<!DOCTYPE html><html><head><title>Macro Cross Reference [T]</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><script src="jquery-3.3.1.min.js" type="text/javascript"></script><script src="d3.js" type="text/javascript"></script><script src="d3pie.min.js" type="text/javascript"></script><script src="plotly.min.js" type="text/javascript"></script><link href="reportCSS.css" type="text/css" rel="stylesheet" /><script src="reportJS.js" type="text/javascript"></script><script src="table_of_contents.js" type="text/javascript"></script></head><body bgcolor="#ffffff" TEXT="#000000"><nav id="main-nav" class="nav"><div id="upper-nav"><img id=und-icon src="understand-logo.png" alt="Understand"></div><div class="navbar" style="position:relative;z-index:1003"><button onclick="pageToTop()" id="pagedesc" title="Return to top of page"><span id="descText">MyUnderstandProject1 - Macro Cross Reference</span></button></div><div id="lower-nav" class=navbar><div id="main-dropdown-html" class="dropdown" tabindex="0"><button id="dropdown-button" class="dropbtn">Contents <img id="dropdown-icon" src="ToCdropdown.png" style="height:12px"></button><div id="dropdown-buffer" class="dropdown-border" style="height:120px;width:300px;"></div><div id="nav-dropdown-content" class="dropdown-content"><a href="table_of_contents.html">Table of Contents</a><txt style="font-size: 12px; text-align: center">Enable javascript to use dropdown contents and other features.</txt></div></div><div class="rightspacer" id="rightspacer"><button id="buttonRight" onclick="scrollTableRight()"><img id="imgRight" src="ToCdropdown.png" /></button><button id="buttonLeft"  onclick="scrollTableLeft()" ><img id="imgLeft" src="ToCdropdown.png"  /></button></div><div class="navCenter">
<a href="macro_xref_&.html">&</a><a href="macro_xref_A.html">A</a><a href="macro_xref_B.html">B</a><a href="macro_xref_C.html">C</a><a href="macro_xref_D.html">D</a><a href="macro_xref_E.html">E</a><a href="macro_xref_F.html">F</a><a href="macro_xref_G.html">G</a><a href="macro_xref_H.html">H</a><a href="macro_xref_I.html">I</a><a2>J</a2><a href="macro_xref_K.html">K</a><a href="macro_xref_L.html">L</a><a href="macro_xref_M.html">M</a><a href="macro_xref_N.html">N</a><a href="macro_xref_O.html">O</a><a href="macro_xref_P.html">P</a><a2>Q</a2><a href="macro_xref_R.html">R</a><a href="macro_xref_S.html">S</a><a href="macro_xref_T.html">T</a><a href="macro_xref_U.html">U</a><a href="macro_xref_V.html">V</a><a href="macro_xref_W.html">W</a><a href="macro_xref_X.html">X</a><a href="macro_xref_Y.html">Y</a><a2>Z</a2></div></div></nav>
<script type="text/javascript">navbar();</script><script type="text/javascript">if (typeof ToC === 'undefined') {document.getElementById("dropdown-button").remove();document.getElementById("dropdown-buffer").remove();document.getElementById("nav-dropdown-content").remove();}</script>
<div id="main-content"><pre>
<a href="dictionary_T.html#10428">TABLE_SIZE</a><a name="10428"> </a>
  Declared as: 256
    Define   [<a href="359.html#331">arm_math.h, 331</a>]         arm_math.h

<a href="dictionary_T.html#18804">TABLE_SIZE</a><a name="18804"> </a>
  Declared as: 256
    Define   [<a href="14909.html#308">arm_math.h, 308</a>]         arm_math.h

<a href="dictionary_T.html#10430">TABLE_SPACING_Q15</a><a name="10430"> </a>
  Declared as: 0x80
    Define   [<a href="359.html#333">arm_math.h, 333</a>]         arm_math.h

<a href="dictionary_T.html#18806">TABLE_SPACING_Q15</a><a name="18806"> </a>
  Declared as: 0x80
    Define   [<a href="14909.html#310">arm_math.h, 310</a>]         arm_math.h

<a href="dictionary_T.html#10429">TABLE_SPACING_Q31</a><a name="10429"> </a>
  Declared as: 0x400000
    Define   [<a href="359.html#332">arm_math.h, 332</a>]         arm_math.h

<a href="dictionary_T.html#18805">TABLE_SPACING_Q31</a><a name="18805"> </a>
  Declared as: 0x800000
    Define   [<a href="14909.html#309">arm_math.h, 309</a>]         arm_math.h

<a href="dictionary_T.html#6830">TIM1</a><a name="6830"> </a>
  Declared as: ((TIM_TypeDef*) TIM1_BASE)
    Define   [<a href="662.html#1212">mm32_reg.h, 1212</a>]        mm32_reg.h
    Use   [<a href="12968.html#45">HAL_tim.c, 45</a>]              <a href="dictionary_T.html#12971">TIM_DeInit</a>
    Use   [<a href="12968.html#85">HAL_tim.c, 85</a>]              <a href="dictionary_T.html#12973">TIM_TimeBaseInit</a>
    Use   [<a href="12968.html#88">HAL_tim.c, 88</a>]              <a href="dictionary_T.html#12973">TIM_TimeBaseInit</a>
    Use   [<a href="12968.html#111">HAL_tim.c, 111</a>]             <a href="dictionary_T.html#12985">TIM_OC1Init</a>
    Use   [<a href="12968.html#134">HAL_tim.c, 134</a>]             <a href="dictionary_T.html#13000">TIM_OC2Init</a>
    Use   [<a href="12968.html#157">HAL_tim.c, 157</a>]             <a href="dictionary_T.html#13005">TIM_OC3Init</a>
    Use   [<a href="12968.html#180">HAL_tim.c, 180</a>]             <a href="dictionary_T.html#13010">TIM_OC4Init</a>

<a href="dictionary_T.html#6833">TIM14</a><a name="6833"> </a>
  Declared as: ((TIM_TypeDef*) TIM14_BASE)
    Define   [<a href="662.html#1218">mm32_reg.h, 1218</a>]        mm32_reg.h
    Use   [<a href="12968.html#57">HAL_tim.c, 57</a>]              <a href="dictionary_T.html#12971">TIM_DeInit</a>

<a href="dictionary_T.html#6397">TIM14_BASE</a><a name="6397"> </a>
  Declared as: (APB2PERIPH_BASE + 0x4000)
    Define   [<a href="662.html#239">mm32_reg.h, 239</a>]         mm32_reg.h
    Macro   [<a href="662.html#1218">mm32_reg.h, 1218</a>]         <a href="dictionary_T.html#6833">TIM14</a>

<a href="dictionary_T.html#6834">TIM16</a><a name="6834"> </a>
  Declared as: ((TIM_TypeDef*) TIM16_BASE)
    Define   [<a href="662.html#1219">mm32_reg.h, 1219</a>]        mm32_reg.h
    Use   [<a href="12968.html#61">HAL_tim.c, 61</a>]              <a href="dictionary_T.html#12971">TIM_DeInit</a>
    Use   [<a href="12968.html#88">HAL_tim.c, 88</a>]              <a href="dictionary_T.html#12973">TIM_TimeBaseInit</a>
    Use   [<a href="12968.html#111">HAL_tim.c, 111</a>]             <a href="dictionary_T.html#12985">TIM_OC1Init</a>

<a href="dictionary_T.html#6398">TIM16_BASE</a><a name="6398"> </a>
  Declared as: (APB2PERIPH_BASE + 0x4400)
    Define   [<a href="662.html#240">mm32_reg.h, 240</a>]         mm32_reg.h
    Macro   [<a href="662.html#1219">mm32_reg.h, 1219</a>]         <a href="dictionary_T.html#6834">TIM16</a>

<a href="dictionary_T.html#6835">TIM17</a><a name="6835"> </a>
  Declared as: ((TIM_TypeDef*) TIM17_BASE)
    Define   [<a href="662.html#1220">mm32_reg.h, 1220</a>]        mm32_reg.h
    Use   [<a href="12968.html#64">HAL_tim.c, 64</a>]              <a href="dictionary_T.html#12971">TIM_DeInit</a>
    Use   [<a href="12968.html#88">HAL_tim.c, 88</a>]              <a href="dictionary_T.html#12973">TIM_TimeBaseInit</a>
    Use   [<a href="12968.html#111">HAL_tim.c, 111</a>]             <a href="dictionary_T.html#12985">TIM_OC1Init</a>

<a href="dictionary_T.html#6399">TIM17_BASE</a><a name="6399"> </a>
  Declared as: (APB2PERIPH_BASE + 0x4800)
    Define   [<a href="662.html#241">mm32_reg.h, 241</a>]         mm32_reg.h
    Macro   [<a href="662.html#1220">mm32_reg.h, 1220</a>]         <a href="dictionary_T.html#6835">TIM17</a>

<a href="dictionary_T.html#6394">TIM1_BASE</a><a name="6394"> </a>
  Declared as: (APB2PERIPH_BASE + 0x2C00)
    Define   [<a href="662.html#233">mm32_reg.h, 233</a>]         mm32_reg.h
    Macro   [<a href="662.html#1212">mm32_reg.h, 1212</a>]         <a href="dictionary_T.html#6830">TIM1</a>

<a href="dictionary_T.html#6831">TIM2</a><a name="6831"> </a>
  Declared as: ((TIM_TypeDef*) TIM2_BASE)
    Define   [<a href="662.html#1213">mm32_reg.h, 1213</a>]        mm32_reg.h
    Use   [<a href="12968.html#48">HAL_tim.c, 48</a>]              <a href="dictionary_T.html#12971">TIM_DeInit</a>
    Use   [<a href="12968.html#85">HAL_tim.c, 85</a>]              <a href="dictionary_T.html#12973">TIM_TimeBaseInit</a>
    Use   [<a href="12968.html#1305">HAL_tim.c, 1305</a>]            <a href="dictionary_T.html#13316">TIM_SetCounter</a>
    Use   [<a href="12968.html#1319">HAL_tim.c, 1319</a>]            <a href="dictionary_T.html#13319">TIM_SetCompare1</a>
    Use   [<a href="12968.html#1333">HAL_tim.c, 1333</a>]            <a href="dictionary_T.html#13322">TIM_SetCompare2</a>
    Use   [<a href="12968.html#1347">HAL_tim.c, 1347</a>]            <a href="dictionary_T.html#13325">TIM_SetCompare3</a>
    Use   [<a href="12968.html#1361">HAL_tim.c, 1361</a>]            <a href="dictionary_T.html#13328">TIM_SetCompare4</a>

<a href="dictionary_T.html#6395">TIM2_BASE</a><a name="6395"> </a>
  Declared as: (APB1PERIPH_BASE + 0x0000)
    Define   [<a href="662.html#234">mm32_reg.h, 234</a>]         mm32_reg.h
    Macro   [<a href="662.html#1213">mm32_reg.h, 1213</a>]         <a href="dictionary_T.html#6831">TIM2</a>

<a href="dictionary_T.html#6832">TIM3</a><a name="6832"> </a>
  Declared as: ((TIM_TypeDef*) TIM3_BASE)
    Define   [<a href="662.html#1214">mm32_reg.h, 1214</a>]        mm32_reg.h
    Use   [<a href="12968.html#51">HAL_tim.c, 51</a>]              <a href="dictionary_T.html#12971">TIM_DeInit</a>
    Use   [<a href="12968.html#85">HAL_tim.c, 85</a>]              <a href="dictionary_T.html#12973">TIM_TimeBaseInit</a>

<a href="dictionary_T.html#6396">TIM3_BASE</a><a name="6396"> </a>
  Declared as: (APB1PERIPH_BASE + 0x0400)
    Define   [<a href="662.html#235">mm32_reg.h, 235</a>]         mm32_reg.h
    Macro   [<a href="662.html#1214">mm32_reg.h, 1214</a>]         <a href="dictionary_T.html#6832">TIM3</a>

<a href="dictionary_T.html#9382">TIM_ARR_ARR</a><a name="9382"> </a>
  Declared as: (0xFFFFFFFFU)
    Define   [<a href="662.html#4872">mm32_reg.h, 4872</a>]        mm32_reg.h

<a href="dictionary_T.html#15742">TIM_BDTR_AOE</a><a name="15742"> </a>
  Declared as: TIM_BDTR_AOEN
    Define   [<a href="1012.html#967">mm32_reg_redefine_v1.h, 967</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12970.html#251">HAL_tim.h, 251</a>]             [unnamed]

<a href="dictionary_T.html#9415">TIM_BDTR_AOEN</a><a name="9415"> </a>
  Declared as: (0x01U << TIM_BDTR_AOEN_Pos)
    Define   [<a href="662.html#4934">mm32_reg.h, 4934</a>]        mm32_reg.h
    Macro   [<a href="1012.html#967">mm32_reg_redefine_v1.h, 967</a>]   <a href="dictionary_T.html#15742">TIM_BDTR_AOE</a>

<a href="dictionary_T.html#9414">TIM_BDTR_AOEN_Pos</a><a name="9414"> </a>
  Declared as: (14)
    Define   [<a href="662.html#4933">mm32_reg.h, 4933</a>]        mm32_reg.h
    Macro   [<a href="662.html#4934">mm32_reg.h, 4934</a>]         <a href="dictionary_T.html#9415">TIM_BDTR_AOEN</a>

<a href="dictionary_T.html#15735">TIM_BDTR_BKE</a><a name="15735"> </a>
  Declared as: TIM_BDTR_BKEN
    Define   [<a href="1012.html#966">mm32_reg_redefine_v1.h, 966</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12970.html#235">HAL_tim.h, 235</a>]             [unnamed]

<a href="dictionary_T.html#9411">TIM_BDTR_BKEN</a><a name="9411"> </a>
  Declared as: (0x01U << TIM_BDTR_BKEN_Pos)
    Define   [<a href="662.html#4930">mm32_reg.h, 4930</a>]        mm32_reg.h
    Macro   [<a href="1012.html#966">mm32_reg_redefine_v1.h, 966</a>]   <a href="dictionary_T.html#15735">TIM_BDTR_BKE</a>

<a href="dictionary_T.html#9410">TIM_BDTR_BKEN_Pos</a><a name="9410"> </a>
  Declared as: (12)
    Define   [<a href="662.html#4929">mm32_reg.h, 4929</a>]        mm32_reg.h
    Macro   [<a href="662.html#4930">mm32_reg.h, 4930</a>]         <a href="dictionary_T.html#9411">TIM_BDTR_BKEN</a>

<a href="dictionary_T.html#9413">TIM_BDTR_BKP</a><a name="9413"> </a>
  Declared as: (0x01U << TIM_BDTR_BKP_Pos)
    Define   [<a href="662.html#4932">mm32_reg.h, 4932</a>]        mm32_reg.h
    Use   [<a href="12970.html#243">HAL_tim.h, 243</a>]             [unnamed]

<a href="dictionary_T.html#9412">TIM_BDTR_BKP_Pos</a><a name="9412"> </a>
  Declared as: (13)
    Define   [<a href="662.html#4931">mm32_reg.h, 4931</a>]        mm32_reg.h
    Macro   [<a href="662.html#4932">mm32_reg.h, 4932</a>]         <a href="dictionary_T.html#9413">TIM_BDTR_BKP</a>

<a href="dictionary_T.html#18059">TIM_BDTR_DOE</a><a name="18059"> </a>
  Declared as: TIM_BDTR_DOEN
    Define   [<a href="1012.html#970">mm32_reg_redefine_v1.h, 970</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9419">TIM_BDTR_DOEN</a><a name="9419"> </a>
  Declared as: (0x01U << TIM_BDTR_DOEN_Pos)
    Define   [<a href="662.html#4939">mm32_reg.h, 4939</a>]        mm32_reg.h
    Macro   [<a href="1012.html#970">mm32_reg_redefine_v1.h, 970</a>]   <a href="dictionary_T.html#18059">TIM_BDTR_DOE</a>

<a href="dictionary_T.html#9418">TIM_BDTR_DOEN_Pos</a><a name="9418"> </a>
  Declared as: (16)
    Define   [<a href="662.html#4938">mm32_reg.h, 4938</a>]        mm32_reg.h
    Macro   [<a href="662.html#4939">mm32_reg.h, 4939</a>]         <a href="dictionary_T.html#9419">TIM_BDTR_DOEN</a>

<a href="dictionary_T.html#9391">TIM_BDTR_DTG</a><a name="9391"> </a>
  Declared as: (0xFFU << TIM_BDTR_DTG_Pos)
    Define   [<a href="662.html#4910">mm32_reg.h, 4910</a>]        mm32_reg.h

<a href="dictionary_T.html#9392">TIM_BDTR_DTG_0</a><a name="9392"> </a>
  Declared as: (0x01U << TIM_BDTR_DTG_Pos)
    Define   [<a href="662.html#4911">mm32_reg.h, 4911</a>]        mm32_reg.h

<a href="dictionary_T.html#9393">TIM_BDTR_DTG_1</a><a name="9393"> </a>
  Declared as: (0x02U << TIM_BDTR_DTG_Pos)
    Define   [<a href="662.html#4912">mm32_reg.h, 4912</a>]        mm32_reg.h

<a href="dictionary_T.html#9394">TIM_BDTR_DTG_2</a><a name="9394"> </a>
  Declared as: (0x04U << TIM_BDTR_DTG_Pos)
    Define   [<a href="662.html#4913">mm32_reg.h, 4913</a>]        mm32_reg.h

<a href="dictionary_T.html#9395">TIM_BDTR_DTG_3</a><a name="9395"> </a>
  Declared as: (0x08U << TIM_BDTR_DTG_Pos)
    Define   [<a href="662.html#4914">mm32_reg.h, 4914</a>]        mm32_reg.h

<a href="dictionary_T.html#9396">TIM_BDTR_DTG_4</a><a name="9396"> </a>
  Declared as: (0x10U << TIM_BDTR_DTG_Pos)
    Define   [<a href="662.html#4915">mm32_reg.h, 4915</a>]        mm32_reg.h

<a href="dictionary_T.html#9397">TIM_BDTR_DTG_5</a><a name="9397"> </a>
  Declared as: (0x20U << TIM_BDTR_DTG_Pos)
    Define   [<a href="662.html#4916">mm32_reg.h, 4916</a>]        mm32_reg.h

<a href="dictionary_T.html#9398">TIM_BDTR_DTG_6</a><a name="9398"> </a>
  Declared as: (0x40U << TIM_BDTR_DTG_Pos)
    Define   [<a href="662.html#4917">mm32_reg.h, 4917</a>]        mm32_reg.h

<a href="dictionary_T.html#9399">TIM_BDTR_DTG_7</a><a name="9399"> </a>
  Declared as: (0x80U << TIM_BDTR_DTG_Pos)
    Define   [<a href="662.html#4918">mm32_reg.h, 4918</a>]        mm32_reg.h

<a href="dictionary_T.html#9390">TIM_BDTR_DTG_Pos</a><a name="9390"> </a>
  Declared as: (0)
    Define   [<a href="662.html#4909">mm32_reg.h, 4909</a>]        mm32_reg.h
    Macro   [<a href="662.html#4910">mm32_reg.h, 4910</a>]         <a href="dictionary_T.html#9391">TIM_BDTR_DTG</a>
    Macro   [<a href="662.html#4911">mm32_reg.h, 4911</a>]         <a href="dictionary_T.html#9392">TIM_BDTR_DTG_0</a>
    Macro   [<a href="662.html#4912">mm32_reg.h, 4912</a>]         <a href="dictionary_T.html#9393">TIM_BDTR_DTG_1</a>
    Macro   [<a href="662.html#4913">mm32_reg.h, 4913</a>]         <a href="dictionary_T.html#9394">TIM_BDTR_DTG_2</a>
    Macro   [<a href="662.html#4914">mm32_reg.h, 4914</a>]         <a href="dictionary_T.html#9395">TIM_BDTR_DTG_3</a>
    Macro   [<a href="662.html#4915">mm32_reg.h, 4915</a>]         <a href="dictionary_T.html#9396">TIM_BDTR_DTG_4</a>
    Macro   [<a href="662.html#4916">mm32_reg.h, 4916</a>]         <a href="dictionary_T.html#9397">TIM_BDTR_DTG_5</a>
    Macro   [<a href="662.html#4917">mm32_reg.h, 4917</a>]         <a href="dictionary_T.html#9398">TIM_BDTR_DTG_6</a>
    Macro   [<a href="662.html#4918">mm32_reg.h, 4918</a>]         <a href="dictionary_T.html#9399">TIM_BDTR_DTG_7</a>

<a href="dictionary_T.html#9401">TIM_BDTR_LOCK</a><a name="9401"> </a>
  Declared as: (0x03U << TIM_BDTR_LOCK_Pos)
    Define   [<a href="662.html#4920">mm32_reg.h, 4920</a>]        mm32_reg.h

<a href="dictionary_T.html#9403">TIM_BDTR_LOCK_1</a><a name="9403"> </a>
  Declared as: (0x01U << TIM_BDTR_LOCK_Pos)
    Define   [<a href="662.html#4922">mm32_reg.h, 4922</a>]        mm32_reg.h
    Use   [<a href="12970.html#164">HAL_tim.h, 164</a>]             [unnamed]

<a href="dictionary_T.html#9404">TIM_BDTR_LOCK_2</a><a name="9404"> </a>
  Declared as: (0x02U << TIM_BDTR_LOCK_Pos)
    Define   [<a href="662.html#4923">mm32_reg.h, 4923</a>]        mm32_reg.h
    Use   [<a href="12970.html#166">HAL_tim.h, 166</a>]             [unnamed]

<a href="dictionary_T.html#9405">TIM_BDTR_LOCK_3</a><a name="9405"> </a>
  Declared as: (0x03U << TIM_BDTR_LOCK_Pos)
    Define   [<a href="662.html#4924">mm32_reg.h, 4924</a>]        mm32_reg.h
    Use   [<a href="12970.html#169">HAL_tim.h, 169</a>]             [unnamed]

<a href="dictionary_T.html#9402">TIM_BDTR_LOCK_OFF</a><a name="9402"> </a>
  Declared as: (0x00U << TIM_BDTR_LOCK_Pos)
    Define   [<a href="662.html#4921">mm32_reg.h, 4921</a>]        mm32_reg.h
    Use   [<a href="12970.html#163">HAL_tim.h, 163</a>]             [unnamed]

<a href="dictionary_T.html#9400">TIM_BDTR_LOCK_Pos</a><a name="9400"> </a>
  Declared as: (8)
    Define   [<a href="662.html#4919">mm32_reg.h, 4919</a>]        mm32_reg.h
    Macro   [<a href="662.html#4920">mm32_reg.h, 4920</a>]         <a href="dictionary_T.html#9401">TIM_BDTR_LOCK</a>
    Macro   [<a href="662.html#4921">mm32_reg.h, 4921</a>]         <a href="dictionary_T.html#9402">TIM_BDTR_LOCK_OFF</a>
    Macro   [<a href="662.html#4922">mm32_reg.h, 4922</a>]         <a href="dictionary_T.html#9403">TIM_BDTR_LOCK_1</a>
    Macro   [<a href="662.html#4923">mm32_reg.h, 4923</a>]         <a href="dictionary_T.html#9404">TIM_BDTR_LOCK_2</a>
    Macro   [<a href="662.html#4924">mm32_reg.h, 4924</a>]         <a href="dictionary_T.html#9405">TIM_BDTR_LOCK_3</a>

<a href="dictionary_T.html#13087">TIM_BDTR_MOE</a><a name="13087"> </a>
  Declared as: TIM_BDTR_MOEN
    Define   [<a href="1012.html#968">mm32_reg_redefine_v1.h, 968</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#346">HAL_tim.c, 346</a>]             <a href="dictionary_T.html#13084">TIM_CtrlPWMOutputs</a>
    Use   [<a href="12968.html#346">HAL_tim.c, 346</a>]             <a href="dictionary_T.html#13084">TIM_CtrlPWMOutputs</a>

<a href="dictionary_T.html#9417">TIM_BDTR_MOEN</a><a name="9417"> </a>
  Declared as: (0x01U << TIM_BDTR_MOEN_Pos)
    Define   [<a href="662.html#4936">mm32_reg.h, 4936</a>]        mm32_reg.h
    Macro   [<a href="1012.html#968">mm32_reg_redefine_v1.h, 968</a>]   <a href="dictionary_T.html#13087">TIM_BDTR_MOE</a>

<a href="dictionary_T.html#9416">TIM_BDTR_MOEN_Pos</a><a name="9416"> </a>
  Declared as: (15)
    Define   [<a href="662.html#4935">mm32_reg.h, 4935</a>]        mm32_reg.h
    Macro   [<a href="662.html#4936">mm32_reg.h, 4936</a>]         <a href="dictionary_T.html#9417">TIM_BDTR_MOEN</a>

<a href="dictionary_T.html#9407">TIM_BDTR_OSSI</a><a name="9407"> </a>
  Declared as: (0x01U << TIM_BDTR_OSSI_Pos)
    Define   [<a href="662.html#4926">mm32_reg.h, 4926</a>]        mm32_reg.h
    Use   [<a href="12970.html#261">HAL_tim.h, 261</a>]             [unnamed]

<a href="dictionary_T.html#9406">TIM_BDTR_OSSI_Pos</a><a name="9406"> </a>
  Declared as: (10)
    Define   [<a href="662.html#4925">mm32_reg.h, 4925</a>]        mm32_reg.h
    Macro   [<a href="662.html#4926">mm32_reg.h, 4926</a>]         <a href="dictionary_T.html#9407">TIM_BDTR_OSSI</a>

<a href="dictionary_T.html#9409">TIM_BDTR_OSSR</a><a name="9409"> </a>
  Declared as: (0x01U << TIM_BDTR_OSSR_Pos)
    Define   [<a href="662.html#4928">mm32_reg.h, 4928</a>]        mm32_reg.h
    Use   [<a href="12970.html#270">HAL_tim.h, 270</a>]             [unnamed]

<a href="dictionary_T.html#9408">TIM_BDTR_OSSR_Pos</a><a name="9408"> </a>
  Declared as: (11)
    Define   [<a href="662.html#4927">mm32_reg.h, 4927</a>]        mm32_reg.h
    Macro   [<a href="662.html#4928">mm32_reg.h, 4928</a>]         <a href="dictionary_T.html#9409">TIM_BDTR_OSSR</a>

<a href="dictionary_T.html#12993">TIM_CCER_CC1E</a><a name="12993"> </a>
  Declared as: TIM_CCER_CC1EN
    Define   [<a href="1012.html#956">mm32_reg_redefine_v1.h, 956</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#108">HAL_tim.c, 108</a>]             <a href="dictionary_T.html#12985">TIM_OC1Init</a>
    Use   [<a href="12968.html#1032">HAL_tim.c, 1032</a>]            <a href="dictionary_T.html#13259">TIM_CCxCmd</a>
    Use   [<a href="12968.html#1078">HAL_tim.c, 1078</a>]            <a href="dictionary_T.html#13270">TIM_SelectOCxM</a>
    Use   [<a href="12968.html#1615">HAL_tim.c, 1615</a>]            <a href="dictionary_T.html#13021">TI1_Configure</a>
    Use   [<a href="12970.html#203">HAL_tim.h, 203</a>]             [unnamed]
    Use   [<a href="12970.html#219">HAL_tim.h, 219</a>]             [unnamed]

<a href="dictionary_T.html#9349">TIM_CCER_CC1EN</a><a name="9349"> </a>
  Declared as: (0x01U << TIM_CCER_CC1EN_Pos)
    Define   [<a href="662.html#4824">mm32_reg.h, 4824</a>]        mm32_reg.h
    Macro   [<a href="1012.html#956">mm32_reg_redefine_v1.h, 956</a>]   <a href="dictionary_T.html#12993">TIM_CCER_CC1E</a>

<a href="dictionary_T.html#9348">TIM_CCER_CC1EN_Pos</a><a name="9348"> </a>
  Declared as: (0)
    Define   [<a href="662.html#4823">mm32_reg.h, 4823</a>]        mm32_reg.h
    Macro   [<a href="662.html#4824">mm32_reg.h, 4824</a>]         <a href="dictionary_T.html#9349">TIM_CCER_CC1EN</a>

<a href="dictionary_T.html#12997">TIM_CCER_CC1NE</a><a name="12997"> </a>
  Declared as: TIM_CCER_CC1NEN
    Define   [<a href="1012.html#957">mm32_reg_redefine_v1.h, 957</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#113">HAL_tim.c, 113</a>]             <a href="dictionary_T.html#12985">TIM_OC1Init</a>
    Use   [<a href="12968.html#1050">HAL_tim.c, 1050</a>]            <a href="dictionary_T.html#13265">TIM_CCxNCmd</a>
    Use   [<a href="12970.html#211">HAL_tim.h, 211</a>]             [unnamed]
    Use   [<a href="12970.html#227">HAL_tim.h, 227</a>]             [unnamed]

<a href="dictionary_T.html#9353">TIM_CCER_CC1NEN</a><a name="9353"> </a>
  Declared as: (0x01U << TIM_CCER_CC1NEN_Pos)
    Define   [<a href="662.html#4828">mm32_reg.h, 4828</a>]        mm32_reg.h
    Macro   [<a href="1012.html#957">mm32_reg_redefine_v1.h, 957</a>]   <a href="dictionary_T.html#12997">TIM_CCER_CC1NE</a>

<a href="dictionary_T.html#9352">TIM_CCER_CC1NEN_Pos</a><a name="9352"> </a>
  Declared as: (2)
    Define   [<a href="662.html#4827">mm32_reg.h, 4827</a>]        mm32_reg.h
    Macro   [<a href="662.html#4828">mm32_reg.h, 4828</a>]         <a href="dictionary_T.html#9353">TIM_CCER_CC1NEN</a>

<a href="dictionary_T.html#9355">TIM_CCER_CC1NP</a><a name="9355"> </a>
  Declared as: (0x01U << TIM_CCER_CC1NP_Pos)
    Define   [<a href="662.html#4830">mm32_reg.h, 4830</a>]        mm32_reg.h
    Use   [<a href="12968.html#112">HAL_tim.c, 112</a>]             <a href="dictionary_T.html#12985">TIM_OC1Init</a>
    Use   [<a href="12968.html#943">HAL_tim.c, 943</a>]             <a href="dictionary_T.html#13240">TIM_OC1NPolarityConfig</a>
    Use   [<a href="12970.html#195">HAL_tim.h, 195</a>]             [unnamed]
    Use   [<a href="12970.html#315">HAL_tim.h, 315</a>]             [unnamed]

<a href="dictionary_T.html#9354">TIM_CCER_CC1NP_Pos</a><a name="9354"> </a>
  Declared as: (3)
    Define   [<a href="662.html#4829">mm32_reg.h, 4829</a>]        mm32_reg.h
    Macro   [<a href="662.html#4830">mm32_reg.h, 4830</a>]         <a href="dictionary_T.html#9355">TIM_CCER_CC1NP</a>

<a href="dictionary_T.html#9351">TIM_CCER_CC1P</a><a name="9351"> </a>
  Declared as: (0x01U << TIM_CCER_CC1P_Pos)
    Define   [<a href="662.html#4826">mm32_reg.h, 4826</a>]        mm32_reg.h
    Use   [<a href="12968.html#107">HAL_tim.c, 107</a>]             <a href="dictionary_T.html#12985">TIM_OC1Init</a>
    Use   [<a href="12968.html#643">HAL_tim.c, 643</a>]             <a href="dictionary_T.html#13153">TIM_EncoderInterfaceConfig</a>
    Use   [<a href="12968.html#929">HAL_tim.c, 929</a>]             <a href="dictionary_T.html#13236">TIM_OC1PolarityConfig</a>
    Use   [<a href="12968.html#1542">HAL_tim.c, 1542</a>]            <a href="dictionary_E.html#13357">exTIM_SetIC1Plority</a>
    Use   [<a href="12968.html#1542">HAL_tim.c, 1542</a>]            <a href="dictionary_E.html#13357">exTIM_SetIC1Plority</a>
    Use   [<a href="12968.html#1615">HAL_tim.c, 1615</a>]            <a href="dictionary_T.html#13021">TI1_Configure</a>
    Use   [<a href="12970.html#187">HAL_tim.h, 187</a>]             [unnamed]
    Use   [<a href="12970.html#314">HAL_tim.h, 314</a>]             [unnamed]
    Use   [<a href="12970.html#315">HAL_tim.h, 315</a>]             [unnamed]

<a href="dictionary_T.html#9350">TIM_CCER_CC1P_Pos</a><a name="9350"> </a>
  Declared as: (1)
    Define   [<a href="662.html#4825">mm32_reg.h, 4825</a>]        mm32_reg.h
    Macro   [<a href="662.html#4826">mm32_reg.h, 4826</a>]         <a href="dictionary_T.html#9351">TIM_CCER_CC1P</a>

<a href="dictionary_T.html#13003">TIM_CCER_CC2E</a><a name="13003"> </a>
  Declared as: TIM_CCER_CC2EN
    Define   [<a href="1012.html#958">mm32_reg_redefine_v1.h, 958</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#130">HAL_tim.c, 130</a>]             <a href="dictionary_T.html#13000">TIM_OC2Init</a>
    Use   [<a href="12968.html#1637">HAL_tim.c, 1637</a>]            <a href="dictionary_T.html#13028">TI2_Configure</a>

<a href="dictionary_T.html#9357">TIM_CCER_CC2EN</a><a name="9357"> </a>
  Declared as: (0x01U << TIM_CCER_CC2EN_Pos)
    Define   [<a href="662.html#4832">mm32_reg.h, 4832</a>]        mm32_reg.h
    Macro   [<a href="1012.html#958">mm32_reg_redefine_v1.h, 958</a>]   <a href="dictionary_T.html#13003">TIM_CCER_CC2E</a>

<a href="dictionary_T.html#9356">TIM_CCER_CC2EN_Pos</a><a name="9356"> </a>
  Declared as: (4)
    Define   [<a href="662.html#4831">mm32_reg.h, 4831</a>]        mm32_reg.h
    Macro   [<a href="662.html#4832">mm32_reg.h, 4832</a>]         <a href="dictionary_T.html#9357">TIM_CCER_CC2EN</a>

<a href="dictionary_T.html#13004">TIM_CCER_CC2NE</a><a name="13004"> </a>
  Declared as: TIM_CCER_CC2NEN
    Define   [<a href="1012.html#959">mm32_reg_redefine_v1.h, 959</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#135">HAL_tim.c, 135</a>]             <a href="dictionary_T.html#13000">TIM_OC2Init</a>

<a href="dictionary_T.html#9361">TIM_CCER_CC2NEN</a><a name="9361"> </a>
  Declared as: (0x01U << TIM_CCER_CC2NEN_Pos)
    Define   [<a href="662.html#4836">mm32_reg.h, 4836</a>]        mm32_reg.h
    Macro   [<a href="1012.html#959">mm32_reg_redefine_v1.h, 959</a>]   <a href="dictionary_T.html#13004">TIM_CCER_CC2NE</a>

<a href="dictionary_T.html#9360">TIM_CCER_CC2NEN_Pos</a><a name="9360"> </a>
  Declared as: (6)
    Define   [<a href="662.html#4835">mm32_reg.h, 4835</a>]        mm32_reg.h
    Macro   [<a href="662.html#4836">mm32_reg.h, 4836</a>]         <a href="dictionary_T.html#9361">TIM_CCER_CC2NEN</a>

<a href="dictionary_T.html#9363">TIM_CCER_CC2NP</a><a name="9363"> </a>
  Declared as: (0x01U << TIM_CCER_CC2NP_Pos)
    Define   [<a href="662.html#4838">mm32_reg.h, 4838</a>]        mm32_reg.h
    Use   [<a href="12968.html#135">HAL_tim.c, 135</a>]             <a href="dictionary_T.html#13000">TIM_OC2Init</a>
    Use   [<a href="12968.html#971">HAL_tim.c, 971</a>]             <a href="dictionary_T.html#13247">TIM_OC2NPolarityConfig</a>

<a href="dictionary_T.html#9362">TIM_CCER_CC2NP_Pos</a><a name="9362"> </a>
  Declared as: (7)
    Define   [<a href="662.html#4837">mm32_reg.h, 4837</a>]        mm32_reg.h
    Macro   [<a href="662.html#4838">mm32_reg.h, 4838</a>]         <a href="dictionary_T.html#9363">TIM_CCER_CC2NP</a>

<a href="dictionary_T.html#9359">TIM_CCER_CC2P</a><a name="9359"> </a>
  Declared as: (0x01U << TIM_CCER_CC2P_Pos)
    Define   [<a href="662.html#4834">mm32_reg.h, 4834</a>]        mm32_reg.h
    Use   [<a href="12968.html#130">HAL_tim.c, 130</a>]             <a href="dictionary_T.html#13000">TIM_OC2Init</a>
    Use   [<a href="12968.html#643">HAL_tim.c, 643</a>]             <a href="dictionary_T.html#13153">TIM_EncoderInterfaceConfig</a>
    Use   [<a href="12968.html#957">HAL_tim.c, 957</a>]             <a href="dictionary_T.html#13244">TIM_OC2PolarityConfig</a>
    Use   [<a href="12968.html#1556">HAL_tim.c, 1556</a>]            <a href="dictionary_E.html#13360">exTIM_SetIC2Plority</a>
    Use   [<a href="12968.html#1556">HAL_tim.c, 1556</a>]            <a href="dictionary_E.html#13360">exTIM_SetIC2Plority</a>
    Use   [<a href="12968.html#1637">HAL_tim.c, 1637</a>]            <a href="dictionary_T.html#13028">TI2_Configure</a>

<a href="dictionary_T.html#9358">TIM_CCER_CC2P_Pos</a><a name="9358"> </a>
  Declared as: (5)
    Define   [<a href="662.html#4833">mm32_reg.h, 4833</a>]        mm32_reg.h
    Macro   [<a href="662.html#4834">mm32_reg.h, 4834</a>]         <a href="dictionary_T.html#9359">TIM_CCER_CC2P</a>

<a href="dictionary_T.html#13008">TIM_CCER_CC3E</a><a name="13008"> </a>
  Declared as: TIM_CCER_CC3EN
    Define   [<a href="1012.html#960">mm32_reg_redefine_v1.h, 960</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#153">HAL_tim.c, 153</a>]             <a href="dictionary_T.html#13005">TIM_OC3Init</a>
    Use   [<a href="12968.html#1659">HAL_tim.c, 1659</a>]            <a href="dictionary_T.html#13031">TI3_Configure</a>

<a href="dictionary_T.html#9365">TIM_CCER_CC3EN</a><a name="9365"> </a>
  Declared as: (0x01U << TIM_CCER_CC3EN_Pos)
    Define   [<a href="662.html#4840">mm32_reg.h, 4840</a>]        mm32_reg.h
    Macro   [<a href="1012.html#960">mm32_reg_redefine_v1.h, 960</a>]   <a href="dictionary_T.html#13008">TIM_CCER_CC3E</a>

<a href="dictionary_T.html#9364">TIM_CCER_CC3EN_Pos</a><a name="9364"> </a>
  Declared as: (8)
    Define   [<a href="662.html#4839">mm32_reg.h, 4839</a>]        mm32_reg.h
    Macro   [<a href="662.html#4840">mm32_reg.h, 4840</a>]         <a href="dictionary_T.html#9365">TIM_CCER_CC3EN</a>

<a href="dictionary_T.html#13009">TIM_CCER_CC3NE</a><a name="13009"> </a>
  Declared as: TIM_CCER_CC3NEN
    Define   [<a href="1012.html#961">mm32_reg_redefine_v1.h, 961</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#158">HAL_tim.c, 158</a>]             <a href="dictionary_T.html#13005">TIM_OC3Init</a>

<a href="dictionary_T.html#9369">TIM_CCER_CC3NEN</a><a name="9369"> </a>
  Declared as: (0x01U << TIM_CCER_CC3NEN_Pos)
    Define   [<a href="662.html#4844">mm32_reg.h, 4844</a>]        mm32_reg.h
    Macro   [<a href="1012.html#961">mm32_reg_redefine_v1.h, 961</a>]   <a href="dictionary_T.html#13009">TIM_CCER_CC3NE</a>

<a href="dictionary_T.html#9368">TIM_CCER_CC3NEN_Pos</a><a name="9368"> </a>
  Declared as: (10)
    Define   [<a href="662.html#4843">mm32_reg.h, 4843</a>]        mm32_reg.h
    Macro   [<a href="662.html#4844">mm32_reg.h, 4844</a>]         <a href="dictionary_T.html#9369">TIM_CCER_CC3NEN</a>

<a href="dictionary_T.html#9371">TIM_CCER_CC3NP</a><a name="9371"> </a>
  Declared as: (0x01U << TIM_CCER_CC3NP_Pos)
    Define   [<a href="662.html#4846">mm32_reg.h, 4846</a>]        mm32_reg.h
    Use   [<a href="12968.html#158">HAL_tim.c, 158</a>]             <a href="dictionary_T.html#13005">TIM_OC3Init</a>
    Use   [<a href="12968.html#999">HAL_tim.c, 999</a>]             <a href="dictionary_T.html#13253">TIM_OC3NPolarityConfig</a>

<a href="dictionary_T.html#9370">TIM_CCER_CC3NP_Pos</a><a name="9370"> </a>
  Declared as: (11)
    Define   [<a href="662.html#4845">mm32_reg.h, 4845</a>]        mm32_reg.h
    Macro   [<a href="662.html#4846">mm32_reg.h, 4846</a>]         <a href="dictionary_T.html#9371">TIM_CCER_CC3NP</a>

<a href="dictionary_T.html#9367">TIM_CCER_CC3P</a><a name="9367"> </a>
  Declared as: (0x01U << TIM_CCER_CC3P_Pos)
    Define   [<a href="662.html#4842">mm32_reg.h, 4842</a>]        mm32_reg.h
    Use   [<a href="12968.html#153">HAL_tim.c, 153</a>]             <a href="dictionary_T.html#13005">TIM_OC3Init</a>
    Use   [<a href="12968.html#985">HAL_tim.c, 985</a>]             <a href="dictionary_T.html#13250">TIM_OC3PolarityConfig</a>
    Use   [<a href="12968.html#1570">HAL_tim.c, 1570</a>]            <a href="dictionary_E.html#13363">exTIM_SetIC3Plority</a>
    Use   [<a href="12968.html#1570">HAL_tim.c, 1570</a>]            <a href="dictionary_E.html#13363">exTIM_SetIC3Plority</a>
    Use   [<a href="12968.html#1659">HAL_tim.c, 1659</a>]            <a href="dictionary_T.html#13031">TI3_Configure</a>

<a href="dictionary_T.html#9366">TIM_CCER_CC3P_Pos</a><a name="9366"> </a>
  Declared as: (9)
    Define   [<a href="662.html#4841">mm32_reg.h, 4841</a>]        mm32_reg.h
    Macro   [<a href="662.html#4842">mm32_reg.h, 4842</a>]         <a href="dictionary_T.html#9367">TIM_CCER_CC3P</a>

<a href="dictionary_T.html#13013">TIM_CCER_CC4E</a><a name="13013"> </a>
  Declared as: TIM_CCER_CC4EN
    Define   [<a href="1012.html#962">mm32_reg_redefine_v1.h, 962</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#176">HAL_tim.c, 176</a>]             <a href="dictionary_T.html#13010">TIM_OC4Init</a>
    Use   [<a href="12968.html#1681">HAL_tim.c, 1681</a>]            <a href="dictionary_T.html#13034">TI4_Configure</a>

<a href="dictionary_T.html#9373">TIM_CCER_CC4EN</a><a name="9373"> </a>
  Declared as: (0x01U << TIM_CCER_CC4EN_Pos)
    Define   [<a href="662.html#4848">mm32_reg.h, 4848</a>]        mm32_reg.h
    Macro   [<a href="1012.html#962">mm32_reg_redefine_v1.h, 962</a>]   <a href="dictionary_T.html#13013">TIM_CCER_CC4E</a>

<a href="dictionary_T.html#9372">TIM_CCER_CC4EN_Pos</a><a name="9372"> </a>
  Declared as: (12)
    Define   [<a href="662.html#4847">mm32_reg.h, 4847</a>]        mm32_reg.h
    Macro   [<a href="662.html#4848">mm32_reg.h, 4848</a>]         <a href="dictionary_T.html#9373">TIM_CCER_CC4EN</a>

<a href="dictionary_T.html#9375">TIM_CCER_CC4P</a><a name="9375"> </a>
  Declared as: (0x01U << TIM_CCER_CC4P_Pos)
    Define   [<a href="662.html#4850">mm32_reg.h, 4850</a>]        mm32_reg.h
    Use   [<a href="12968.html#176">HAL_tim.c, 176</a>]             <a href="dictionary_T.html#13010">TIM_OC4Init</a>
    Use   [<a href="12968.html#1013">HAL_tim.c, 1013</a>]            <a href="dictionary_T.html#13256">TIM_OC4PolarityConfig</a>
    Use   [<a href="12968.html#1584">HAL_tim.c, 1584</a>]            <a href="dictionary_E.html#13366">exTIM_SetIC4Plority</a>
    Use   [<a href="12968.html#1584">HAL_tim.c, 1584</a>]            <a href="dictionary_E.html#13366">exTIM_SetIC4Plority</a>
    Use   [<a href="12968.html#1681">HAL_tim.c, 1681</a>]            <a href="dictionary_T.html#13034">TI4_Configure</a>

<a href="dictionary_T.html#9374">TIM_CCER_CC4P_Pos</a><a name="9374"> </a>
  Declared as: (13)
    Define   [<a href="662.html#4849">mm32_reg.h, 4849</a>]        mm32_reg.h
    Macro   [<a href="662.html#4850">mm32_reg.h, 4850</a>]         <a href="dictionary_T.html#9375">TIM_CCER_CC4P</a>

<a href="dictionary_T.html#18058">TIM_CCER_CC5E</a><a name="18058"> </a>
  Declared as: TIM_CCER_CC5EN
    Define   [<a href="1012.html#964">mm32_reg_redefine_v1.h, 964</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9377">TIM_CCER_CC5EN</a><a name="9377"> </a>
  Declared as: (0x01U << TIM_CCER_CC5EN_Pos)
    Define   [<a href="662.html#4853">mm32_reg.h, 4853</a>]        mm32_reg.h
    Macro   [<a href="1012.html#964">mm32_reg_redefine_v1.h, 964</a>]   <a href="dictionary_T.html#18058">TIM_CCER_CC5E</a>

<a href="dictionary_T.html#9376">TIM_CCER_CC5EN_Pos</a><a name="9376"> </a>
  Declared as: (16)
    Define   [<a href="662.html#4852">mm32_reg.h, 4852</a>]        mm32_reg.h
    Macro   [<a href="662.html#4853">mm32_reg.h, 4853</a>]         <a href="dictionary_T.html#9377">TIM_CCER_CC5EN</a>

<a href="dictionary_T.html#9379">TIM_CCER_CC5P</a><a name="9379"> </a>
  Declared as: (0x01U << TIM_CCER_CC5P_Pos)
    Define   [<a href="662.html#4855">mm32_reg.h, 4855</a>]        mm32_reg.h

<a href="dictionary_T.html#9378">TIM_CCER_CC5P_Pos</a><a name="9378"> </a>
  Declared as: (17)
    Define   [<a href="662.html#4854">mm32_reg.h, 4854</a>]        mm32_reg.h
    Macro   [<a href="662.html#4855">mm32_reg.h, 4855</a>]         <a href="dictionary_T.html#9379">TIM_CCER_CC5P</a>

<a href="dictionary_T.html#9213">TIM_CCMR1_CC1S</a><a name="9213"> </a>
  Declared as: (0x03U << TIM_CCMR1_CC1S_Pos)
    Define   [<a href="662.html#4676">mm32_reg.h, 4676</a>]        mm32_reg.h
    Use   [<a href="12968.html#642">HAL_tim.c, 642</a>]             <a href="dictionary_T.html#13153">TIM_EncoderInterfaceConfig</a>
    Use   [<a href="12968.html#1614">HAL_tim.c, 1614</a>]            <a href="dictionary_T.html#13021">TI1_Configure</a>

<a href="dictionary_T.html#9215">TIM_CCMR1_CC1S_DIRECTTI</a><a name="9215"> </a>
  Declared as: (0x01U << TIM_CCMR1_CC1S_Pos)
    Define   [<a href="662.html#4678">mm32_reg.h, 4678</a>]        mm32_reg.h
    Use   [<a href="12968.html#642">HAL_tim.c, 642</a>]             <a href="dictionary_T.html#13153">TIM_EncoderInterfaceConfig</a>
    Use   [<a href="12970.html#294">HAL_tim.h, 294</a>]             [unnamed]

<a href="dictionary_T.html#9216">TIM_CCMR1_CC1S_INDIRECTTI</a><a name="9216"> </a>
  Declared as: (0x02U << TIM_CCMR1_CC1S_Pos)
    Define   [<a href="662.html#4679">mm32_reg.h, 4679</a>]        mm32_reg.h
    Use   [<a href="12970.html#295">HAL_tim.h, 295</a>]             [unnamed]

<a href="dictionary_T.html#9214">TIM_CCMR1_CC1S_OC</a><a name="9214"> </a>
  Declared as: (0x00U << TIM_CCMR1_CC1S_Pos)
    Define   [<a href="662.html#4677">mm32_reg.h, 4677</a>]        mm32_reg.h

<a href="dictionary_T.html#9212">TIM_CCMR1_CC1S_Pos</a><a name="9212"> </a>
  Declared as: (0)
    Define   [<a href="662.html#4675">mm32_reg.h, 4675</a>]        mm32_reg.h
    Macro   [<a href="662.html#4676">mm32_reg.h, 4676</a>]         <a href="dictionary_T.html#9213">TIM_CCMR1_CC1S</a>
    Macro   [<a href="662.html#4677">mm32_reg.h, 4677</a>]         <a href="dictionary_T.html#9214">TIM_CCMR1_CC1S_OC</a>
    Macro   [<a href="662.html#4678">mm32_reg.h, 4678</a>]         <a href="dictionary_T.html#9215">TIM_CCMR1_CC1S_DIRECTTI</a>
    Macro   [<a href="662.html#4679">mm32_reg.h, 4679</a>]         <a href="dictionary_T.html#9216">TIM_CCMR1_CC1S_INDIRECTTI</a>
    Macro   [<a href="662.html#4680">mm32_reg.h, 4680</a>]         <a href="dictionary_T.html#9217">TIM_CCMR1_CC1S_TRC</a>

<a href="dictionary_T.html#9217">TIM_CCMR1_CC1S_TRC</a><a name="9217"> </a>
  Declared as: (0x03U << TIM_CCMR1_CC1S_Pos)
    Define   [<a href="662.html#4680">mm32_reg.h, 4680</a>]        mm32_reg.h
    Use   [<a href="12970.html#296">HAL_tim.h, 296</a>]             [unnamed]

<a href="dictionary_T.html#9235">TIM_CCMR1_CC2S</a><a name="9235"> </a>
  Declared as: (0x03U << TIM_CCMR1_CC2S_Pos)
    Define   [<a href="662.html#4700">mm32_reg.h, 4700</a>]        mm32_reg.h
    Use   [<a href="12968.html#642">HAL_tim.c, 642</a>]             <a href="dictionary_T.html#13153">TIM_EncoderInterfaceConfig</a>
    Use   [<a href="12968.html#1636">HAL_tim.c, 1636</a>]            <a href="dictionary_T.html#13028">TI2_Configure</a>

<a href="dictionary_T.html#9237">TIM_CCMR1_CC2S_DIRECTTI</a><a name="9237"> </a>
  Declared as: (0x01U << TIM_CCMR1_CC2S_Pos)
    Define   [<a href="662.html#4702">mm32_reg.h, 4702</a>]        mm32_reg.h
    Use   [<a href="12968.html#642">HAL_tim.c, 642</a>]             <a href="dictionary_T.html#13153">TIM_EncoderInterfaceConfig</a>

<a href="dictionary_T.html#9238">TIM_CCMR1_CC2S_INDIRECTTI</a><a name="9238"> </a>
  Declared as: (0x02U << TIM_CCMR1_CC2S_Pos)
    Define   [<a href="662.html#4703">mm32_reg.h, 4703</a>]        mm32_reg.h

<a href="dictionary_T.html#9236">TIM_CCMR1_CC2S_OC</a><a name="9236"> </a>
  Declared as: (0x00U << TIM_CCMR1_CC2S_Pos)
    Define   [<a href="662.html#4701">mm32_reg.h, 4701</a>]        mm32_reg.h

<a href="dictionary_T.html#9234">TIM_CCMR1_CC2S_Pos</a><a name="9234"> </a>
  Declared as: (8)
    Define   [<a href="662.html#4699">mm32_reg.h, 4699</a>]        mm32_reg.h
    Macro   [<a href="662.html#4700">mm32_reg.h, 4700</a>]         <a href="dictionary_T.html#9235">TIM_CCMR1_CC2S</a>
    Macro   [<a href="662.html#4701">mm32_reg.h, 4701</a>]         <a href="dictionary_T.html#9236">TIM_CCMR1_CC2S_OC</a>
    Macro   [<a href="662.html#4702">mm32_reg.h, 4702</a>]         <a href="dictionary_T.html#9237">TIM_CCMR1_CC2S_DIRECTTI</a>
    Macro   [<a href="662.html#4703">mm32_reg.h, 4703</a>]         <a href="dictionary_T.html#9238">TIM_CCMR1_CC2S_INDIRECTTI</a>
    Macro   [<a href="662.html#4704">mm32_reg.h, 4704</a>]         <a href="dictionary_T.html#9239">TIM_CCMR1_CC2S_TRC</a>

<a href="dictionary_T.html#9239">TIM_CCMR1_CC2S_TRC</a><a name="9239"> </a>
  Declared as: (0x03U << TIM_CCMR1_CC2S_Pos)
    Define   [<a href="662.html#4704">mm32_reg.h, 4704</a>]        mm32_reg.h

<a href="dictionary_T.html#9263">TIM_CCMR1_IC1F</a><a name="9263"> </a>
  Declared as: (0x0FU << TIM_CCMR1_IC1F_Pos)
    Define   [<a href="662.html#4729">mm32_reg.h, 4729</a>]        mm32_reg.h
    Use   [<a href="12968.html#1614">HAL_tim.c, 1614</a>]            <a href="dictionary_T.html#13021">TI1_Configure</a>

<a href="dictionary_T.html#9264">TIM_CCMR1_IC1F_0</a><a name="9264"> </a>
  Declared as: (0x01U << TIM_CCMR1_IC1F_Pos)
    Define   [<a href="662.html#4730">mm32_reg.h, 4730</a>]        mm32_reg.h

<a href="dictionary_T.html#9265">TIM_CCMR1_IC1F_1</a><a name="9265"> </a>
  Declared as: (0x02U << TIM_CCMR1_IC1F_Pos)
    Define   [<a href="662.html#4731">mm32_reg.h, 4731</a>]        mm32_reg.h

<a href="dictionary_T.html#9266">TIM_CCMR1_IC1F_2</a><a name="9266"> </a>
  Declared as: (0x04U << TIM_CCMR1_IC1F_Pos)
    Define   [<a href="662.html#4732">mm32_reg.h, 4732</a>]        mm32_reg.h

<a href="dictionary_T.html#9267">TIM_CCMR1_IC1F_3</a><a name="9267"> </a>
  Declared as: (0x08U << TIM_CCMR1_IC1F_Pos)
    Define   [<a href="662.html#4733">mm32_reg.h, 4733</a>]        mm32_reg.h

<a href="dictionary_T.html#9262">TIM_CCMR1_IC1F_Pos</a><a name="9262"> </a>
  Declared as: (4)
    Define   [<a href="662.html#4728">mm32_reg.h, 4728</a>]        mm32_reg.h
    Macro   [<a href="662.html#4729">mm32_reg.h, 4729</a>]         <a href="dictionary_T.html#9263">TIM_CCMR1_IC1F</a>
    Macro   [<a href="662.html#4730">mm32_reg.h, 4730</a>]         <a href="dictionary_T.html#9264">TIM_CCMR1_IC1F_0</a>
    Macro   [<a href="662.html#4731">mm32_reg.h, 4731</a>]         <a href="dictionary_T.html#9265">TIM_CCMR1_IC1F_1</a>
    Macro   [<a href="662.html#4732">mm32_reg.h, 4732</a>]         <a href="dictionary_T.html#9266">TIM_CCMR1_IC1F_2</a>
    Macro   [<a href="662.html#4733">mm32_reg.h, 4733</a>]         <a href="dictionary_T.html#9267">TIM_CCMR1_IC1F_3</a>

<a href="dictionary_T.html#9257">TIM_CCMR1_IC1PSC</a><a name="9257"> </a>
  Declared as: (0x03U << TIM_CCMR1_IC1PSC_Pos)
    Define   [<a href="662.html#4723">mm32_reg.h, 4723</a>]        mm32_reg.h
    Use   [<a href="12968.html#1230">HAL_tim.c, 1230</a>]            <a href="dictionary_T.html#13025">TIM_SetIC1Prescaler</a>

<a href="dictionary_T.html#9258">TIM_CCMR1_IC1PSC_DIV1</a><a name="9258"> </a>
  Declared as: (0x00U << TIM_CCMR1_IC1PSC_Pos)
    Define   [<a href="662.html#4724">mm32_reg.h, 4724</a>]        mm32_reg.h

<a href="dictionary_T.html#9259">TIM_CCMR1_IC1PSC_DIV2</a><a name="9259"> </a>
  Declared as: (0x01U << TIM_CCMR1_IC1PSC_Pos)
    Define   [<a href="662.html#4725">mm32_reg.h, 4725</a>]        mm32_reg.h

<a href="dictionary_T.html#9260">TIM_CCMR1_IC1PSC_DIV4</a><a name="9260"> </a>
  Declared as: (0x02U << TIM_CCMR1_IC1PSC_Pos)
    Define   [<a href="662.html#4726">mm32_reg.h, 4726</a>]        mm32_reg.h

<a href="dictionary_T.html#9261">TIM_CCMR1_IC1PSC_DIV8</a><a name="9261"> </a>
  Declared as: (0x03U << TIM_CCMR1_IC1PSC_Pos)
    Define   [<a href="662.html#4727">mm32_reg.h, 4727</a>]        mm32_reg.h

<a href="dictionary_T.html#9256">TIM_CCMR1_IC1PSC_Pos</a><a name="9256"> </a>
  Declared as: (2)
    Define   [<a href="662.html#4722">mm32_reg.h, 4722</a>]        mm32_reg.h
    Macro   [<a href="662.html#4723">mm32_reg.h, 4723</a>]         <a href="dictionary_T.html#9257">TIM_CCMR1_IC1PSC</a>
    Macro   [<a href="662.html#4724">mm32_reg.h, 4724</a>]         <a href="dictionary_T.html#9258">TIM_CCMR1_IC1PSC_DIV1</a>
    Macro   [<a href="662.html#4725">mm32_reg.h, 4725</a>]         <a href="dictionary_T.html#9259">TIM_CCMR1_IC1PSC_DIV2</a>
    Macro   [<a href="662.html#4726">mm32_reg.h, 4726</a>]         <a href="dictionary_T.html#9260">TIM_CCMR1_IC1PSC_DIV4</a>
    Macro   [<a href="662.html#4727">mm32_reg.h, 4727</a>]         <a href="dictionary_T.html#9261">TIM_CCMR1_IC1PSC_DIV8</a>

<a href="dictionary_T.html#9275">TIM_CCMR1_IC2F</a><a name="9275"> </a>
  Declared as: (0x0FU << TIM_CCMR1_IC2F_Pos)
    Define   [<a href="662.html#4742">mm32_reg.h, 4742</a>]        mm32_reg.h
    Use   [<a href="12968.html#1636">HAL_tim.c, 1636</a>]            <a href="dictionary_T.html#13028">TI2_Configure</a>

<a href="dictionary_T.html#9276">TIM_CCMR1_IC2F_0</a><a name="9276"> </a>
  Declared as: (0x01U << TIM_CCMR1_IC2F_Pos)
    Define   [<a href="662.html#4743">mm32_reg.h, 4743</a>]        mm32_reg.h

<a href="dictionary_T.html#9277">TIM_CCMR1_IC2F_1</a><a name="9277"> </a>
  Declared as: (0x02U << TIM_CCMR1_IC2F_Pos)
    Define   [<a href="662.html#4744">mm32_reg.h, 4744</a>]        mm32_reg.h

<a href="dictionary_T.html#9278">TIM_CCMR1_IC2F_2</a><a name="9278"> </a>
  Declared as: (0x04U << TIM_CCMR1_IC2F_Pos)
    Define   [<a href="662.html#4745">mm32_reg.h, 4745</a>]        mm32_reg.h

<a href="dictionary_T.html#9279">TIM_CCMR1_IC2F_3</a><a name="9279"> </a>
  Declared as: (0x08U << TIM_CCMR1_IC2F_Pos)
    Define   [<a href="662.html#4746">mm32_reg.h, 4746</a>]        mm32_reg.h

<a href="dictionary_T.html#9274">TIM_CCMR1_IC2F_Pos</a><a name="9274"> </a>
  Declared as: (12)
    Define   [<a href="662.html#4741">mm32_reg.h, 4741</a>]        mm32_reg.h
    Macro   [<a href="662.html#4742">mm32_reg.h, 4742</a>]         <a href="dictionary_T.html#9275">TIM_CCMR1_IC2F</a>
    Macro   [<a href="662.html#4743">mm32_reg.h, 4743</a>]         <a href="dictionary_T.html#9276">TIM_CCMR1_IC2F_0</a>
    Macro   [<a href="662.html#4744">mm32_reg.h, 4744</a>]         <a href="dictionary_T.html#9277">TIM_CCMR1_IC2F_1</a>
    Macro   [<a href="662.html#4745">mm32_reg.h, 4745</a>]         <a href="dictionary_T.html#9278">TIM_CCMR1_IC2F_2</a>
    Macro   [<a href="662.html#4746">mm32_reg.h, 4746</a>]         <a href="dictionary_T.html#9279">TIM_CCMR1_IC2F_3</a>

<a href="dictionary_T.html#9269">TIM_CCMR1_IC2PSC</a><a name="9269"> </a>
  Declared as: (0x03U << TIM_CCMR1_IC2PSC_Pos)
    Define   [<a href="662.html#4736">mm32_reg.h, 4736</a>]        mm32_reg.h
    Use   [<a href="12968.html#1246">HAL_tim.c, 1246</a>]            <a href="dictionary_T.html#13029">TIM_SetIC2Prescaler</a>

<a href="dictionary_T.html#9270">TIM_CCMR1_IC2PSC_DIV1</a><a name="9270"> </a>
  Declared as: (0x00U << TIM_CCMR1_IC2PSC_Pos)
    Define   [<a href="662.html#4737">mm32_reg.h, 4737</a>]        mm32_reg.h

<a href="dictionary_T.html#9271">TIM_CCMR1_IC2PSC_DIV2</a><a name="9271"> </a>
  Declared as: (0x01U << TIM_CCMR1_IC2PSC_Pos)
    Define   [<a href="662.html#4738">mm32_reg.h, 4738</a>]        mm32_reg.h

<a href="dictionary_T.html#9272">TIM_CCMR1_IC2PSC_DIV4</a><a name="9272"> </a>
  Declared as: (0x02U << TIM_CCMR1_IC2PSC_Pos)
    Define   [<a href="662.html#4739">mm32_reg.h, 4739</a>]        mm32_reg.h

<a href="dictionary_T.html#9273">TIM_CCMR1_IC2PSC_DIV8</a><a name="9273"> </a>
  Declared as: (0x03U << TIM_CCMR1_IC2PSC_Pos)
    Define   [<a href="662.html#4740">mm32_reg.h, 4740</a>]        mm32_reg.h

<a href="dictionary_T.html#9268">TIM_CCMR1_IC2PSC_Pos</a><a name="9268"> </a>
  Declared as: (10)
    Define   [<a href="662.html#4735">mm32_reg.h, 4735</a>]        mm32_reg.h
    Macro   [<a href="662.html#4736">mm32_reg.h, 4736</a>]         <a href="dictionary_T.html#9269">TIM_CCMR1_IC2PSC</a>
    Macro   [<a href="662.html#4737">mm32_reg.h, 4737</a>]         <a href="dictionary_T.html#9270">TIM_CCMR1_IC2PSC_DIV1</a>
    Macro   [<a href="662.html#4738">mm32_reg.h, 4738</a>]         <a href="dictionary_T.html#9271">TIM_CCMR1_IC2PSC_DIV2</a>
    Macro   [<a href="662.html#4739">mm32_reg.h, 4739</a>]         <a href="dictionary_T.html#9272">TIM_CCMR1_IC2PSC_DIV4</a>
    Macro   [<a href="662.html#4740">mm32_reg.h, 4740</a>]         <a href="dictionary_T.html#9273">TIM_CCMR1_IC2PSC_DIV8</a>

<a href="dictionary_T.html#13223">TIM_CCMR1_OC1CE</a><a name="13223"> </a>
  Declared as: TIM_CCMR1_OC1CEN
    Define   [<a href="1012.html#944">mm32_reg_redefine_v1.h, 944</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#873">HAL_tim.c, 873</a>]             <a href="dictionary_T.html#13219">TIM_ClearOC1Ref</a>
    Use   [<a href="12970.html#375">HAL_tim.h, 375</a>]             [unnamed]

<a href="dictionary_T.html#9233">TIM_CCMR1_OC1CEN</a><a name="9233"> </a>
  Declared as: (0x01U << TIM_CCMR1_OC1CEN_Pos)
    Define   [<a href="662.html#4698">mm32_reg.h, 4698</a>]        mm32_reg.h
    Macro   [<a href="1012.html#944">mm32_reg_redefine_v1.h, 944</a>]   <a href="dictionary_T.html#13223">TIM_CCMR1_OC1CE</a>

<a href="dictionary_T.html#9232">TIM_CCMR1_OC1CEN_Pos</a><a name="9232"> </a>
  Declared as: (7)
    Define   [<a href="662.html#4697">mm32_reg.h, 4697</a>]        mm32_reg.h
    Macro   [<a href="662.html#4698">mm32_reg.h, 4698</a>]         <a href="dictionary_T.html#9233">TIM_CCMR1_OC1CEN</a>

<a href="dictionary_T.html#13206">TIM_CCMR1_OC1FE</a><a name="13206"> </a>
  Declared as: TIM_CCMR1_OC1FEN
    Define   [<a href="1012.html#942">mm32_reg_redefine_v1.h, 942</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#817">HAL_tim.c, 817</a>]             <a href="dictionary_T.html#13202">TIM_OC1FastConfig</a>
    Use   [<a href="12970.html#367">HAL_tim.h, 367</a>]             [unnamed]

<a href="dictionary_T.html#9219">TIM_CCMR1_OC1FEN</a><a name="9219"> </a>
  Declared as: (0x01U << TIM_CCMR1_OC1FEN_Pos)
    Define   [<a href="662.html#4682">mm32_reg.h, 4682</a>]        mm32_reg.h
    Macro   [<a href="1012.html#942">mm32_reg_redefine_v1.h, 942</a>]   <a href="dictionary_T.html#13206">TIM_CCMR1_OC1FE</a>

<a href="dictionary_T.html#9218">TIM_CCMR1_OC1FEN_Pos</a><a name="9218"> </a>
  Declared as: (2)
    Define   [<a href="662.html#4681">mm32_reg.h, 4681</a>]        mm32_reg.h
    Macro   [<a href="662.html#4682">mm32_reg.h, 4682</a>]         <a href="dictionary_T.html#9219">TIM_CCMR1_OC1FEN</a>

<a href="dictionary_T.html#9223">TIM_CCMR1_OC1M</a><a name="9223"> </a>
  Declared as: (0x07U << TIM_CCMR1_OC1M_Pos)
    Define   [<a href="662.html#4687">mm32_reg.h, 4687</a>]        mm32_reg.h
    Use   [<a href="12968.html#106">HAL_tim.c, 106</a>]             <a href="dictionary_T.html#12985">TIM_OC1Init</a>
    Use   [<a href="12968.html#657">HAL_tim.c, 657</a>]             <a href="dictionary_T.html#13159">TIM_ForcedOC1Config</a>
    Use   [<a href="12968.html#1081">HAL_tim.c, 1081</a>]            <a href="dictionary_T.html#13270">TIM_SelectOCxM</a>

<a href="dictionary_T.html#9225">TIM_CCMR1_OC1M_ACTIVE</a><a name="9225"> </a>
  Declared as: (0x01U << TIM_CCMR1_OC1M_Pos)
    Define   [<a href="662.html#4689">mm32_reg.h, 4689</a>]        mm32_reg.h

<a href="dictionary_T.html#9229">TIM_CCMR1_OC1M_FORCEACTIVE</a><a name="9229"> </a>
  Declared as: (0x05U << TIM_CCMR1_OC1M_Pos)
    Define   [<a href="662.html#4693">mm32_reg.h, 4693</a>]        mm32_reg.h

<a href="dictionary_T.html#9228">TIM_CCMR1_OC1M_FORCEINACTIVE</a><a name="9228"> </a>
  Declared as: (0x04U << TIM_CCMR1_OC1M_Pos)
    Define   [<a href="662.html#4692">mm32_reg.h, 4692</a>]        mm32_reg.h

<a href="dictionary_T.html#9226">TIM_CCMR1_OC1M_INACTIVE</a><a name="9226"> </a>
  Declared as: (0x02U << TIM_CCMR1_OC1M_Pos)
    Define   [<a href="662.html#4690">mm32_reg.h, 4690</a>]        mm32_reg.h

<a href="dictionary_T.html#9222">TIM_CCMR1_OC1M_Pos</a><a name="9222"> </a>
  Declared as: (4)
    Define   [<a href="662.html#4686">mm32_reg.h, 4686</a>]        mm32_reg.h
    Macro   [<a href="662.html#4687">mm32_reg.h, 4687</a>]         <a href="dictionary_T.html#9223">TIM_CCMR1_OC1M</a>
    Macro   [<a href="662.html#4688">mm32_reg.h, 4688</a>]         <a href="dictionary_T.html#9224">TIM_CCMR1_OC1M_TIMING</a>
    Macro   [<a href="662.html#4689">mm32_reg.h, 4689</a>]         <a href="dictionary_T.html#9225">TIM_CCMR1_OC1M_ACTIVE</a>
    Macro   [<a href="662.html#4690">mm32_reg.h, 4690</a>]         <a href="dictionary_T.html#9226">TIM_CCMR1_OC1M_INACTIVE</a>
    Macro   [<a href="662.html#4691">mm32_reg.h, 4691</a>]         <a href="dictionary_T.html#9227">TIM_CCMR1_OC1M_TOGGLE</a>
    Macro   [<a href="662.html#4692">mm32_reg.h, 4692</a>]         <a href="dictionary_T.html#9228">TIM_CCMR1_OC1M_FORCEINACTIVE</a>
    Macro   [<a href="662.html#4693">mm32_reg.h, 4693</a>]         <a href="dictionary_T.html#9229">TIM_CCMR1_OC1M_FORCEACTIVE</a>
    Macro   [<a href="662.html#4694">mm32_reg.h, 4694</a>]         <a href="dictionary_T.html#9230">TIM_CCMR1_OC1M_PWM1</a>
    Macro   [<a href="662.html#4695">mm32_reg.h, 4695</a>]         <a href="dictionary_T.html#9231">TIM_CCMR1_OC1M_PWM2</a>

<a href="dictionary_T.html#9230">TIM_CCMR1_OC1M_PWM1</a><a name="9230"> </a>
  Declared as: (0x06U << TIM_CCMR1_OC1M_Pos)
    Define   [<a href="662.html#4694">mm32_reg.h, 4694</a>]        mm32_reg.h

<a href="dictionary_T.html#9231">TIM_CCMR1_OC1M_PWM2</a><a name="9231"> </a>
  Declared as: (0x07U << TIM_CCMR1_OC1M_Pos)
    Define   [<a href="662.html#4695">mm32_reg.h, 4695</a>]        mm32_reg.h

<a href="dictionary_T.html#9224">TIM_CCMR1_OC1M_TIMING</a><a name="9224"> </a>
  Declared as: (0x00U << TIM_CCMR1_OC1M_Pos)
    Define   [<a href="662.html#4688">mm32_reg.h, 4688</a>]        mm32_reg.h

<a href="dictionary_T.html#9227">TIM_CCMR1_OC1M_TOGGLE</a><a name="9227"> </a>
  Declared as: (0x03U << TIM_CCMR1_OC1M_Pos)
    Define   [<a href="662.html#4691">mm32_reg.h, 4691</a>]        mm32_reg.h

<a href="dictionary_T.html#13189">TIM_CCMR1_OC1PE</a><a name="13189"> </a>
  Declared as: TIM_CCMR1_OC1PEN
    Define   [<a href="1012.html#943">mm32_reg_redefine_v1.h, 943</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#761">HAL_tim.c, 761</a>]             <a href="dictionary_T.html#13185">TIM_OC1PreloadConfig</a>
    Use   [<a href="12970.html#359">HAL_tim.h, 359</a>]             [unnamed]

<a href="dictionary_T.html#9221">TIM_CCMR1_OC1PEN</a><a name="9221"> </a>
  Declared as: (0x01U << TIM_CCMR1_OC1PEN_Pos)
    Define   [<a href="662.html#4685">mm32_reg.h, 4685</a>]        mm32_reg.h
    Macro   [<a href="1012.html#943">mm32_reg_redefine_v1.h, 943</a>]   <a href="dictionary_T.html#13189">TIM_CCMR1_OC1PE</a>

<a href="dictionary_T.html#9220">TIM_CCMR1_OC1PEN_Pos</a><a name="9220"> </a>
  Declared as: (3)
    Define   [<a href="662.html#4684">mm32_reg.h, 4684</a>]        mm32_reg.h
    Macro   [<a href="662.html#4685">mm32_reg.h, 4685</a>]         <a href="dictionary_T.html#9221">TIM_CCMR1_OC1PEN</a>

<a href="dictionary_T.html#13227">TIM_CCMR1_OC2CE</a><a name="13227"> </a>
  Declared as: TIM_CCMR1_OC2CEN
    Define   [<a href="1012.html#947">mm32_reg_redefine_v1.h, 947</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#887">HAL_tim.c, 887</a>]             <a href="dictionary_T.html#13224">TIM_ClearOC2Ref</a>

<a href="dictionary_T.html#9255">TIM_CCMR1_OC2CEN</a><a name="9255"> </a>
  Declared as: (0x01U << TIM_CCMR1_OC2CEN_Pos)
    Define   [<a href="662.html#4720">mm32_reg.h, 4720</a>]        mm32_reg.h
    Macro   [<a href="1012.html#947">mm32_reg_redefine_v1.h, 947</a>]   <a href="dictionary_T.html#13227">TIM_CCMR1_OC2CE</a>

<a href="dictionary_T.html#9254">TIM_CCMR1_OC2CEN_Pos</a><a name="9254"> </a>
  Declared as: (15)
    Define   [<a href="662.html#4719">mm32_reg.h, 4719</a>]        mm32_reg.h
    Macro   [<a href="662.html#4720">mm32_reg.h, 4720</a>]         <a href="dictionary_T.html#9255">TIM_CCMR1_OC2CEN</a>

<a href="dictionary_T.html#13210">TIM_CCMR1_OC2FE</a><a name="13210"> </a>
  Declared as: TIM_CCMR1_OC2FEN
    Define   [<a href="1012.html#945">mm32_reg_redefine_v1.h, 945</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#831">HAL_tim.c, 831</a>]             <a href="dictionary_T.html#13207">TIM_OC2FastConfig</a>

<a href="dictionary_T.html#9241">TIM_CCMR1_OC2FEN</a><a name="9241"> </a>
  Declared as: (0x01U << TIM_CCMR1_OC2FEN_Pos)
    Define   [<a href="662.html#4706">mm32_reg.h, 4706</a>]        mm32_reg.h
    Macro   [<a href="1012.html#945">mm32_reg_redefine_v1.h, 945</a>]   <a href="dictionary_T.html#13210">TIM_CCMR1_OC2FE</a>

<a href="dictionary_T.html#9240">TIM_CCMR1_OC2FEN_Pos</a><a name="9240"> </a>
  Declared as: (10)
    Define   [<a href="662.html#4705">mm32_reg.h, 4705</a>]        mm32_reg.h
    Macro   [<a href="662.html#4706">mm32_reg.h, 4706</a>]         <a href="dictionary_T.html#9241">TIM_CCMR1_OC2FEN</a>

<a href="dictionary_T.html#9245">TIM_CCMR1_OC2M</a><a name="9245"> </a>
  Declared as: (0x07U << TIM_CCMR1_OC2M_Pos)
    Define   [<a href="662.html#4710">mm32_reg.h, 4710</a>]        mm32_reg.h
    Use   [<a href="12968.html#129">HAL_tim.c, 129</a>]             <a href="dictionary_T.html#13000">TIM_OC2Init</a>
    Use   [<a href="12968.html#671">HAL_tim.c, 671</a>]             <a href="dictionary_T.html#13163">TIM_ForcedOC2Config</a>
    Use   [<a href="12968.html#1084">HAL_tim.c, 1084</a>]            <a href="dictionary_T.html#13270">TIM_SelectOCxM</a>

<a href="dictionary_T.html#9247">TIM_CCMR1_OC2M_ACTIVE</a><a name="9247"> </a>
  Declared as: (0x01U << TIM_CCMR1_OC2M_Pos)
    Define   [<a href="662.html#4712">mm32_reg.h, 4712</a>]        mm32_reg.h

<a href="dictionary_T.html#9251">TIM_CCMR1_OC2M_FORCEACTIVE</a><a name="9251"> </a>
  Declared as: (0x05U << TIM_CCMR1_OC2M_Pos)
    Define   [<a href="662.html#4716">mm32_reg.h, 4716</a>]        mm32_reg.h

<a href="dictionary_T.html#9250">TIM_CCMR1_OC2M_FORCEINACTIVE</a><a name="9250"> </a>
  Declared as: (0x04U << TIM_CCMR1_OC2M_Pos)
    Define   [<a href="662.html#4715">mm32_reg.h, 4715</a>]        mm32_reg.h

<a href="dictionary_T.html#9248">TIM_CCMR1_OC2M_INACTIVE</a><a name="9248"> </a>
  Declared as: (0x02U << TIM_CCMR1_OC2M_Pos)
    Define   [<a href="662.html#4713">mm32_reg.h, 4713</a>]        mm32_reg.h

<a href="dictionary_T.html#9244">TIM_CCMR1_OC2M_Pos</a><a name="9244"> </a>
  Declared as: (12)
    Define   [<a href="662.html#4709">mm32_reg.h, 4709</a>]        mm32_reg.h
    Macro   [<a href="662.html#4710">mm32_reg.h, 4710</a>]         <a href="dictionary_T.html#9245">TIM_CCMR1_OC2M</a>
    Macro   [<a href="662.html#4711">mm32_reg.h, 4711</a>]         <a href="dictionary_T.html#9246">TIM_CCMR1_OC2M_TIMING</a>
    Macro   [<a href="662.html#4712">mm32_reg.h, 4712</a>]         <a href="dictionary_T.html#9247">TIM_CCMR1_OC2M_ACTIVE</a>
    Macro   [<a href="662.html#4713">mm32_reg.h, 4713</a>]         <a href="dictionary_T.html#9248">TIM_CCMR1_OC2M_INACTIVE</a>
    Macro   [<a href="662.html#4714">mm32_reg.h, 4714</a>]         <a href="dictionary_T.html#9249">TIM_CCMR1_OC2M_TOGGLE</a>
    Macro   [<a href="662.html#4715">mm32_reg.h, 4715</a>]         <a href="dictionary_T.html#9250">TIM_CCMR1_OC2M_FORCEINACTIVE</a>
    Macro   [<a href="662.html#4716">mm32_reg.h, 4716</a>]         <a href="dictionary_T.html#9251">TIM_CCMR1_OC2M_FORCEACTIVE</a>
    Macro   [<a href="662.html#4717">mm32_reg.h, 4717</a>]         <a href="dictionary_T.html#9252">TIM_CCMR1_OC2M_PWM1</a>
    Macro   [<a href="662.html#4718">mm32_reg.h, 4718</a>]         <a href="dictionary_T.html#9253">TIM_CCMR1_OC2M_PWM2</a>

<a href="dictionary_T.html#9252">TIM_CCMR1_OC2M_PWM1</a><a name="9252"> </a>
  Declared as: (0x06U << TIM_CCMR1_OC2M_Pos)
    Define   [<a href="662.html#4717">mm32_reg.h, 4717</a>]        mm32_reg.h

<a href="dictionary_T.html#9253">TIM_CCMR1_OC2M_PWM2</a><a name="9253"> </a>
  Declared as: (0x07U << TIM_CCMR1_OC2M_Pos)
    Define   [<a href="662.html#4718">mm32_reg.h, 4718</a>]        mm32_reg.h

<a href="dictionary_T.html#9246">TIM_CCMR1_OC2M_TIMING</a><a name="9246"> </a>
  Declared as: (0x00U << TIM_CCMR1_OC2M_Pos)
    Define   [<a href="662.html#4711">mm32_reg.h, 4711</a>]        mm32_reg.h

<a href="dictionary_T.html#9249">TIM_CCMR1_OC2M_TOGGLE</a><a name="9249"> </a>
  Declared as: (0x03U << TIM_CCMR1_OC2M_Pos)
    Define   [<a href="662.html#4714">mm32_reg.h, 4714</a>]        mm32_reg.h

<a href="dictionary_T.html#13193">TIM_CCMR1_OC2PE</a><a name="13193"> </a>
  Declared as: TIM_CCMR1_OC2PEN
    Define   [<a href="1012.html#946">mm32_reg_redefine_v1.h, 946</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#775">HAL_tim.c, 775</a>]             <a href="dictionary_T.html#13190">TIM_OC2PreloadConfig</a>

<a href="dictionary_T.html#9243">TIM_CCMR1_OC2PEN</a><a name="9243"> </a>
  Declared as: (0x01U << TIM_CCMR1_OC2PEN_Pos)
    Define   [<a href="662.html#4708">mm32_reg.h, 4708</a>]        mm32_reg.h
    Macro   [<a href="1012.html#946">mm32_reg_redefine_v1.h, 946</a>]   <a href="dictionary_T.html#13193">TIM_CCMR1_OC2PE</a>

<a href="dictionary_T.html#9242">TIM_CCMR1_OC2PEN_Pos</a><a name="9242"> </a>
  Declared as: (11)
    Define   [<a href="662.html#4707">mm32_reg.h, 4707</a>]        mm32_reg.h
    Macro   [<a href="662.html#4708">mm32_reg.h, 4708</a>]         <a href="dictionary_T.html#9243">TIM_CCMR1_OC2PEN</a>

<a href="dictionary_T.html#9281">TIM_CCMR2_CC3S</a><a name="9281"> </a>
  Declared as: (0x03U << TIM_CCMR2_CC3S_Pos)
    Define   [<a href="662.html#4752">mm32_reg.h, 4752</a>]        mm32_reg.h
    Use   [<a href="12968.html#1658">HAL_tim.c, 1658</a>]            <a href="dictionary_T.html#13031">TI3_Configure</a>

<a href="dictionary_T.html#9283">TIM_CCMR2_CC3S_DIRECTTI</a><a name="9283"> </a>
  Declared as: (0x01U << TIM_CCMR2_CC3S_Pos)
    Define   [<a href="662.html#4754">mm32_reg.h, 4754</a>]        mm32_reg.h

<a href="dictionary_T.html#9284">TIM_CCMR2_CC3S_INDIRECTTI</a><a name="9284"> </a>
  Declared as: (0x02U << TIM_CCMR2_CC3S_Pos)
    Define   [<a href="662.html#4755">mm32_reg.h, 4755</a>]        mm32_reg.h

<a href="dictionary_T.html#9282">TIM_CCMR2_CC3S_OC</a><a name="9282"> </a>
  Declared as: (0x00U << TIM_CCMR2_CC3S_Pos)
    Define   [<a href="662.html#4753">mm32_reg.h, 4753</a>]        mm32_reg.h

<a href="dictionary_T.html#9280">TIM_CCMR2_CC3S_Pos</a><a name="9280"> </a>
  Declared as: (0)
    Define   [<a href="662.html#4751">mm32_reg.h, 4751</a>]        mm32_reg.h
    Macro   [<a href="662.html#4752">mm32_reg.h, 4752</a>]         <a href="dictionary_T.html#9281">TIM_CCMR2_CC3S</a>
    Macro   [<a href="662.html#4753">mm32_reg.h, 4753</a>]         <a href="dictionary_T.html#9282">TIM_CCMR2_CC3S_OC</a>
    Macro   [<a href="662.html#4754">mm32_reg.h, 4754</a>]         <a href="dictionary_T.html#9283">TIM_CCMR2_CC3S_DIRECTTI</a>
    Macro   [<a href="662.html#4755">mm32_reg.h, 4755</a>]         <a href="dictionary_T.html#9284">TIM_CCMR2_CC3S_INDIRECTTI</a>
    Macro   [<a href="662.html#4756">mm32_reg.h, 4756</a>]         <a href="dictionary_T.html#9285">TIM_CCMR2_CC3S_TRC</a>

<a href="dictionary_T.html#9285">TIM_CCMR2_CC3S_TRC</a><a name="9285"> </a>
  Declared as: (0x03U << TIM_CCMR2_CC3S_Pos)
    Define   [<a href="662.html#4756">mm32_reg.h, 4756</a>]        mm32_reg.h

<a href="dictionary_T.html#9315">TIM_CCMR2_CC4S</a><a name="9315"> </a>
  Declared as: (0x03U << TIM_CCMR2_CC4S_Pos)
    Define   [<a href="662.html#4786">mm32_reg.h, 4786</a>]        mm32_reg.h
    Use   [<a href="12968.html#1680">HAL_tim.c, 1680</a>]            <a href="dictionary_T.html#13034">TI4_Configure</a>

<a href="dictionary_T.html#9317">TIM_CCMR2_CC4S_DIRECTTI</a><a name="9317"> </a>
  Declared as: (0x01U << TIM_CCMR2_CC4S_Pos)
    Define   [<a href="662.html#4788">mm32_reg.h, 4788</a>]        mm32_reg.h

<a href="dictionary_T.html#9318">TIM_CCMR2_CC4S_INDIRECTTI</a><a name="9318"> </a>
  Declared as: (0x02U << TIM_CCMR2_CC4S_Pos)
    Define   [<a href="662.html#4789">mm32_reg.h, 4789</a>]        mm32_reg.h

<a href="dictionary_T.html#9316">TIM_CCMR2_CC4S_OC</a><a name="9316"> </a>
  Declared as: (0x00U << TIM_CCMR2_CC4S_Pos)
    Define   [<a href="662.html#4787">mm32_reg.h, 4787</a>]        mm32_reg.h

<a href="dictionary_T.html#9314">TIM_CCMR2_CC4S_Pos</a><a name="9314"> </a>
  Declared as: (8)
    Define   [<a href="662.html#4785">mm32_reg.h, 4785</a>]        mm32_reg.h
    Macro   [<a href="662.html#4786">mm32_reg.h, 4786</a>]         <a href="dictionary_T.html#9315">TIM_CCMR2_CC4S</a>
    Macro   [<a href="662.html#4787">mm32_reg.h, 4787</a>]         <a href="dictionary_T.html#9316">TIM_CCMR2_CC4S_OC</a>
    Macro   [<a href="662.html#4788">mm32_reg.h, 4788</a>]         <a href="dictionary_T.html#9317">TIM_CCMR2_CC4S_DIRECTTI</a>
    Macro   [<a href="662.html#4789">mm32_reg.h, 4789</a>]         <a href="dictionary_T.html#9318">TIM_CCMR2_CC4S_INDIRECTTI</a>
    Macro   [<a href="662.html#4790">mm32_reg.h, 4790</a>]         <a href="dictionary_T.html#9319">TIM_CCMR2_CC4S_TRC</a>

<a href="dictionary_T.html#9319">TIM_CCMR2_CC4S_TRC</a><a name="9319"> </a>
  Declared as: (0x03U << TIM_CCMR2_CC4S_Pos)
    Define   [<a href="662.html#4790">mm32_reg.h, 4790</a>]        mm32_reg.h

<a href="dictionary_T.html#9307">TIM_CCMR2_IC3F</a><a name="9307"> </a>
  Declared as: (0x0FU << TIM_CCMR2_IC3F_Pos)
    Define   [<a href="662.html#4778">mm32_reg.h, 4778</a>]        mm32_reg.h
    Use   [<a href="12968.html#1658">HAL_tim.c, 1658</a>]            <a href="dictionary_T.html#13031">TI3_Configure</a>

<a href="dictionary_T.html#9308">TIM_CCMR2_IC3F_0</a><a name="9308"> </a>
  Declared as: (0x01U << TIM_CCMR2_IC3F_Pos)
    Define   [<a href="662.html#4779">mm32_reg.h, 4779</a>]        mm32_reg.h

<a href="dictionary_T.html#9309">TIM_CCMR2_IC3F_1</a><a name="9309"> </a>
  Declared as: (0x02U << TIM_CCMR2_IC3F_Pos)
    Define   [<a href="662.html#4780">mm32_reg.h, 4780</a>]        mm32_reg.h

<a href="dictionary_T.html#9310">TIM_CCMR2_IC3F_2</a><a name="9310"> </a>
  Declared as: (0x04U << TIM_CCMR2_IC3F_Pos)
    Define   [<a href="662.html#4781">mm32_reg.h, 4781</a>]        mm32_reg.h

<a href="dictionary_T.html#9311">TIM_CCMR2_IC3F_3</a><a name="9311"> </a>
  Declared as: (0x08U << TIM_CCMR2_IC3F_Pos)
    Define   [<a href="662.html#4782">mm32_reg.h, 4782</a>]        mm32_reg.h

<a href="dictionary_T.html#9306">TIM_CCMR2_IC3F_Pos</a><a name="9306"> </a>
  Declared as: (4)
    Define   [<a href="662.html#4777">mm32_reg.h, 4777</a>]        mm32_reg.h
    Macro   [<a href="662.html#4778">mm32_reg.h, 4778</a>]         <a href="dictionary_T.html#9307">TIM_CCMR2_IC3F</a>
    Macro   [<a href="662.html#4779">mm32_reg.h, 4779</a>]         <a href="dictionary_T.html#9308">TIM_CCMR2_IC3F_0</a>
    Macro   [<a href="662.html#4780">mm32_reg.h, 4780</a>]         <a href="dictionary_T.html#9309">TIM_CCMR2_IC3F_1</a>
    Macro   [<a href="662.html#4781">mm32_reg.h, 4781</a>]         <a href="dictionary_T.html#9310">TIM_CCMR2_IC3F_2</a>
    Macro   [<a href="662.html#4782">mm32_reg.h, 4782</a>]         <a href="dictionary_T.html#9311">TIM_CCMR2_IC3F_3</a>

<a href="dictionary_T.html#9289">TIM_CCMR2_IC3PSC</a><a name="9289"> </a>
  Declared as: (0x03U << TIM_CCMR2_IC3PSC_Pos)
    Define   [<a href="662.html#4760">mm32_reg.h, 4760</a>]        mm32_reg.h
    Use   [<a href="12968.html#1262">HAL_tim.c, 1262</a>]            <a href="dictionary_T.html#13032">TIM_SetIC3Prescaler</a>

<a href="dictionary_T.html#9290">TIM_CCMR2_IC3PSC_DIV1</a><a name="9290"> </a>
  Declared as: (0x00U << TIM_CCMR2_IC3PSC_Pos)
    Define   [<a href="662.html#4761">mm32_reg.h, 4761</a>]        mm32_reg.h

<a href="dictionary_T.html#9291">TIM_CCMR2_IC3PSC_DIV2</a><a name="9291"> </a>
  Declared as: (0x01U << TIM_CCMR2_IC3PSC_Pos)
    Define   [<a href="662.html#4762">mm32_reg.h, 4762</a>]        mm32_reg.h

<a href="dictionary_T.html#9292">TIM_CCMR2_IC3PSC_DIV4</a><a name="9292"> </a>
  Declared as: (0x02U << TIM_CCMR2_IC3PSC_Pos)
    Define   [<a href="662.html#4763">mm32_reg.h, 4763</a>]        mm32_reg.h

<a href="dictionary_T.html#9293">TIM_CCMR2_IC3PSC_DIV8</a><a name="9293"> </a>
  Declared as: (0x03U << TIM_CCMR2_IC3PSC_Pos)
    Define   [<a href="662.html#4764">mm32_reg.h, 4764</a>]        mm32_reg.h

<a href="dictionary_T.html#9288">TIM_CCMR2_IC3PSC_Pos</a><a name="9288"> </a>
  Declared as: (2)
    Define   [<a href="662.html#4759">mm32_reg.h, 4759</a>]        mm32_reg.h
    Macro   [<a href="662.html#4760">mm32_reg.h, 4760</a>]         <a href="dictionary_T.html#9289">TIM_CCMR2_IC3PSC</a>
    Macro   [<a href="662.html#4761">mm32_reg.h, 4761</a>]         <a href="dictionary_T.html#9290">TIM_CCMR2_IC3PSC_DIV1</a>
    Macro   [<a href="662.html#4762">mm32_reg.h, 4762</a>]         <a href="dictionary_T.html#9291">TIM_CCMR2_IC3PSC_DIV2</a>
    Macro   [<a href="662.html#4763">mm32_reg.h, 4763</a>]         <a href="dictionary_T.html#9292">TIM_CCMR2_IC3PSC_DIV4</a>
    Macro   [<a href="662.html#4764">mm32_reg.h, 4764</a>]         <a href="dictionary_T.html#9293">TIM_CCMR2_IC3PSC_DIV8</a>

<a href="dictionary_T.html#9343">TIM_CCMR2_IC4F</a><a name="9343"> </a>
  Declared as: (0x0FU << TIM_CCMR2_IC4F_Pos)
    Define   [<a href="662.html#4814">mm32_reg.h, 4814</a>]        mm32_reg.h
    Use   [<a href="12968.html#1680">HAL_tim.c, 1680</a>]            <a href="dictionary_T.html#13034">TI4_Configure</a>

<a href="dictionary_T.html#9344">TIM_CCMR2_IC4F_0</a><a name="9344"> </a>
  Declared as: (0x01U << TIM_CCMR2_IC4F_Pos)
    Define   [<a href="662.html#4815">mm32_reg.h, 4815</a>]        mm32_reg.h

<a href="dictionary_T.html#9345">TIM_CCMR2_IC4F_1</a><a name="9345"> </a>
  Declared as: (0x02U << TIM_CCMR2_IC4F_Pos)
    Define   [<a href="662.html#4816">mm32_reg.h, 4816</a>]        mm32_reg.h

<a href="dictionary_T.html#9346">TIM_CCMR2_IC4F_2</a><a name="9346"> </a>
  Declared as: (0x04U << TIM_CCMR2_IC4F_Pos)
    Define   [<a href="662.html#4817">mm32_reg.h, 4817</a>]        mm32_reg.h

<a href="dictionary_T.html#9347">TIM_CCMR2_IC4F_3</a><a name="9347"> </a>
  Declared as: (0x08U << TIM_CCMR2_IC4F_Pos)
    Define   [<a href="662.html#4818">mm32_reg.h, 4818</a>]        mm32_reg.h

<a href="dictionary_T.html#9342">TIM_CCMR2_IC4F_Pos</a><a name="9342"> </a>
  Declared as: (12)
    Define   [<a href="662.html#4813">mm32_reg.h, 4813</a>]        mm32_reg.h
    Macro   [<a href="662.html#4814">mm32_reg.h, 4814</a>]         <a href="dictionary_T.html#9343">TIM_CCMR2_IC4F</a>
    Macro   [<a href="662.html#4815">mm32_reg.h, 4815</a>]         <a href="dictionary_T.html#9344">TIM_CCMR2_IC4F_0</a>
    Macro   [<a href="662.html#4816">mm32_reg.h, 4816</a>]         <a href="dictionary_T.html#9345">TIM_CCMR2_IC4F_1</a>
    Macro   [<a href="662.html#4817">mm32_reg.h, 4817</a>]         <a href="dictionary_T.html#9346">TIM_CCMR2_IC4F_2</a>
    Macro   [<a href="662.html#4818">mm32_reg.h, 4818</a>]         <a href="dictionary_T.html#9347">TIM_CCMR2_IC4F_3</a>

<a href="dictionary_T.html#9337">TIM_CCMR2_IC4PSC</a><a name="9337"> </a>
  Declared as: (0x03U << TIM_CCMR2_IC4PSC_Pos)
    Define   [<a href="662.html#4808">mm32_reg.h, 4808</a>]        mm32_reg.h
    Use   [<a href="12968.html#1278">HAL_tim.c, 1278</a>]            <a href="dictionary_T.html#13035">TIM_SetIC4Prescaler</a>

<a href="dictionary_T.html#9338">TIM_CCMR2_IC4PSC_DIV1</a><a name="9338"> </a>
  Declared as: (0x00U << TIM_CCMR2_IC4PSC_Pos)
    Define   [<a href="662.html#4809">mm32_reg.h, 4809</a>]        mm32_reg.h

<a href="dictionary_T.html#9339">TIM_CCMR2_IC4PSC_DIV2</a><a name="9339"> </a>
  Declared as: (0x01U << TIM_CCMR2_IC4PSC_Pos)
    Define   [<a href="662.html#4810">mm32_reg.h, 4810</a>]        mm32_reg.h

<a href="dictionary_T.html#9340">TIM_CCMR2_IC4PSC_DIV4</a><a name="9340"> </a>
  Declared as: (0x02U << TIM_CCMR2_IC4PSC_Pos)
    Define   [<a href="662.html#4811">mm32_reg.h, 4811</a>]        mm32_reg.h

<a href="dictionary_T.html#9341">TIM_CCMR2_IC4PSC_DIV8</a><a name="9341"> </a>
  Declared as: (0x03U << TIM_CCMR2_IC4PSC_Pos)
    Define   [<a href="662.html#4812">mm32_reg.h, 4812</a>]        mm32_reg.h

<a href="dictionary_T.html#9336">TIM_CCMR2_IC4PSC_Pos</a><a name="9336"> </a>
  Declared as: (10)
    Define   [<a href="662.html#4807">mm32_reg.h, 4807</a>]        mm32_reg.h
    Macro   [<a href="662.html#4808">mm32_reg.h, 4808</a>]         <a href="dictionary_T.html#9337">TIM_CCMR2_IC4PSC</a>
    Macro   [<a href="662.html#4809">mm32_reg.h, 4809</a>]         <a href="dictionary_T.html#9338">TIM_CCMR2_IC4PSC_DIV1</a>
    Macro   [<a href="662.html#4810">mm32_reg.h, 4810</a>]         <a href="dictionary_T.html#9339">TIM_CCMR2_IC4PSC_DIV2</a>
    Macro   [<a href="662.html#4811">mm32_reg.h, 4811</a>]         <a href="dictionary_T.html#9340">TIM_CCMR2_IC4PSC_DIV4</a>
    Macro   [<a href="662.html#4812">mm32_reg.h, 4812</a>]         <a href="dictionary_T.html#9341">TIM_CCMR2_IC4PSC_DIV8</a>

<a href="dictionary_T.html#13231">TIM_CCMR2_OC3CE</a><a name="13231"> </a>
  Declared as: TIM_CCMR2_OC3CEN
    Define   [<a href="1012.html#951">mm32_reg_redefine_v1.h, 951</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#901">HAL_tim.c, 901</a>]             <a href="dictionary_T.html#13228">TIM_ClearOC3Ref</a>

<a href="dictionary_T.html#9313">TIM_CCMR2_OC3CEN</a><a name="9313"> </a>
  Declared as: (0x01U << TIM_CCMR2_OC3CEN_Pos)
    Define   [<a href="662.html#4784">mm32_reg.h, 4784</a>]        mm32_reg.h
    Macro   [<a href="1012.html#951">mm32_reg_redefine_v1.h, 951</a>]   <a href="dictionary_T.html#13231">TIM_CCMR2_OC3CE</a>

<a href="dictionary_T.html#9312">TIM_CCMR2_OC3CEN_Pos</a><a name="9312"> </a>
  Declared as: (7)
    Define   [<a href="662.html#4783">mm32_reg.h, 4783</a>]        mm32_reg.h
    Macro   [<a href="662.html#4784">mm32_reg.h, 4784</a>]         <a href="dictionary_T.html#9313">TIM_CCMR2_OC3CEN</a>

<a href="dictionary_T.html#13214">TIM_CCMR2_OC3FE</a><a name="13214"> </a>
  Declared as: TIM_CCMR2_OC3FEN
    Define   [<a href="1012.html#949">mm32_reg_redefine_v1.h, 949</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#845">HAL_tim.c, 845</a>]             <a href="dictionary_T.html#13211">TIM_OC3FastConfig</a>

<a href="dictionary_T.html#9287">TIM_CCMR2_OC3FEN</a><a name="9287"> </a>
  Declared as: (0x01U << TIM_CCMR2_OC3FEN_Pos)
    Define   [<a href="662.html#4758">mm32_reg.h, 4758</a>]        mm32_reg.h
    Macro   [<a href="1012.html#949">mm32_reg_redefine_v1.h, 949</a>]   <a href="dictionary_T.html#13214">TIM_CCMR2_OC3FE</a>

<a href="dictionary_T.html#9286">TIM_CCMR2_OC3FEN_Pos</a><a name="9286"> </a>
  Declared as: (2)
    Define   [<a href="662.html#4757">mm32_reg.h, 4757</a>]        mm32_reg.h
    Macro   [<a href="662.html#4758">mm32_reg.h, 4758</a>]         <a href="dictionary_T.html#9287">TIM_CCMR2_OC3FEN</a>

<a href="dictionary_T.html#9297">TIM_CCMR2_OC3M</a><a name="9297"> </a>
  Declared as: (0x07U << TIM_CCMR2_OC3M_Pos)
    Define   [<a href="662.html#4768">mm32_reg.h, 4768</a>]        mm32_reg.h
    Use   [<a href="12968.html#152">HAL_tim.c, 152</a>]             <a href="dictionary_T.html#13005">TIM_OC3Init</a>
    Use   [<a href="12968.html#685">HAL_tim.c, 685</a>]             <a href="dictionary_T.html#13166">TIM_ForcedOC3Config</a>
    Use   [<a href="12968.html#1087">HAL_tim.c, 1087</a>]            <a href="dictionary_T.html#13270">TIM_SelectOCxM</a>

<a href="dictionary_T.html#9299">TIM_CCMR2_OC3M_ACTIVE</a><a name="9299"> </a>
  Declared as: (0x01U << TIM_CCMR2_OC3M_Pos)
    Define   [<a href="662.html#4770">mm32_reg.h, 4770</a>]        mm32_reg.h

<a href="dictionary_T.html#9303">TIM_CCMR2_OC3M_FORCEACTIVE</a><a name="9303"> </a>
  Declared as: (0x05U << TIM_CCMR2_OC3M_Pos)
    Define   [<a href="662.html#4774">mm32_reg.h, 4774</a>]        mm32_reg.h

<a href="dictionary_T.html#9302">TIM_CCMR2_OC3M_FORCEINACTIVE</a><a name="9302"> </a>
  Declared as: (0x04U << TIM_CCMR2_OC3M_Pos)
    Define   [<a href="662.html#4773">mm32_reg.h, 4773</a>]        mm32_reg.h

<a href="dictionary_T.html#9300">TIM_CCMR2_OC3M_INACTIVE</a><a name="9300"> </a>
  Declared as: (0x02U << TIM_CCMR2_OC3M_Pos)
    Define   [<a href="662.html#4771">mm32_reg.h, 4771</a>]        mm32_reg.h

<a href="dictionary_T.html#9296">TIM_CCMR2_OC3M_Pos</a><a name="9296"> </a>
  Declared as: (4)
    Define   [<a href="662.html#4767">mm32_reg.h, 4767</a>]        mm32_reg.h
    Macro   [<a href="662.html#4768">mm32_reg.h, 4768</a>]         <a href="dictionary_T.html#9297">TIM_CCMR2_OC3M</a>
    Macro   [<a href="662.html#4769">mm32_reg.h, 4769</a>]         <a href="dictionary_T.html#9298">TIM_CCMR2_OC3M_TIMING</a>
    Macro   [<a href="662.html#4770">mm32_reg.h, 4770</a>]         <a href="dictionary_T.html#9299">TIM_CCMR2_OC3M_ACTIVE</a>
    Macro   [<a href="662.html#4771">mm32_reg.h, 4771</a>]         <a href="dictionary_T.html#9300">TIM_CCMR2_OC3M_INACTIVE</a>
    Macro   [<a href="662.html#4772">mm32_reg.h, 4772</a>]         <a href="dictionary_T.html#9301">TIM_CCMR2_OC3M_TOGGLE</a>
    Macro   [<a href="662.html#4773">mm32_reg.h, 4773</a>]         <a href="dictionary_T.html#9302">TIM_CCMR2_OC3M_FORCEINACTIVE</a>
    Macro   [<a href="662.html#4774">mm32_reg.h, 4774</a>]         <a href="dictionary_T.html#9303">TIM_CCMR2_OC3M_FORCEACTIVE</a>
    Macro   [<a href="662.html#4775">mm32_reg.h, 4775</a>]         <a href="dictionary_T.html#9304">TIM_CCMR2_OC3M_PWM1</a>
    Macro   [<a href="662.html#4776">mm32_reg.h, 4776</a>]         <a href="dictionary_T.html#9305">TIM_CCMR2_OC3M_PWM2</a>

<a href="dictionary_T.html#9304">TIM_CCMR2_OC3M_PWM1</a><a name="9304"> </a>
  Declared as: (0x06U << TIM_CCMR2_OC3M_Pos)
    Define   [<a href="662.html#4775">mm32_reg.h, 4775</a>]        mm32_reg.h

<a href="dictionary_T.html#9305">TIM_CCMR2_OC3M_PWM2</a><a name="9305"> </a>
  Declared as: (0x07U << TIM_CCMR2_OC3M_Pos)
    Define   [<a href="662.html#4776">mm32_reg.h, 4776</a>]        mm32_reg.h

<a href="dictionary_T.html#9298">TIM_CCMR2_OC3M_TIMING</a><a name="9298"> </a>
  Declared as: (0x00U << TIM_CCMR2_OC3M_Pos)
    Define   [<a href="662.html#4769">mm32_reg.h, 4769</a>]        mm32_reg.h

<a href="dictionary_T.html#9301">TIM_CCMR2_OC3M_TOGGLE</a><a name="9301"> </a>
  Declared as: (0x03U << TIM_CCMR2_OC3M_Pos)
    Define   [<a href="662.html#4772">mm32_reg.h, 4772</a>]        mm32_reg.h

<a href="dictionary_T.html#13197">TIM_CCMR2_OC3PE</a><a name="13197"> </a>
  Declared as: TIM_CCMR2_OC3PEN
    Define   [<a href="1012.html#950">mm32_reg_redefine_v1.h, 950</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#789">HAL_tim.c, 789</a>]             <a href="dictionary_T.html#13194">TIM_OC3PreloadConfig</a>

<a href="dictionary_T.html#9295">TIM_CCMR2_OC3PEN</a><a name="9295"> </a>
  Declared as: (0x01U << TIM_CCMR2_OC3PEN_Pos)
    Define   [<a href="662.html#4766">mm32_reg.h, 4766</a>]        mm32_reg.h
    Macro   [<a href="1012.html#950">mm32_reg_redefine_v1.h, 950</a>]   <a href="dictionary_T.html#13197">TIM_CCMR2_OC3PE</a>

<a href="dictionary_T.html#9294">TIM_CCMR2_OC3PEN_Pos</a><a name="9294"> </a>
  Declared as: (3)
    Define   [<a href="662.html#4765">mm32_reg.h, 4765</a>]        mm32_reg.h
    Macro   [<a href="662.html#4766">mm32_reg.h, 4766</a>]         <a href="dictionary_T.html#9295">TIM_CCMR2_OC3PEN</a>

<a href="dictionary_T.html#13235">TIM_CCMR2_OC4CE</a><a name="13235"> </a>
  Declared as: TIM_CCMR2_OC4CEN
    Define   [<a href="1012.html#954">mm32_reg_redefine_v1.h, 954</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#915">HAL_tim.c, 915</a>]             <a href="dictionary_T.html#13232">TIM_ClearOC4Ref</a>

<a href="dictionary_T.html#9335">TIM_CCMR2_OC4CEN</a><a name="9335"> </a>
  Declared as: (0x01U << TIM_CCMR2_OC4CEN_Pos)
    Define   [<a href="662.html#4806">mm32_reg.h, 4806</a>]        mm32_reg.h
    Macro   [<a href="1012.html#954">mm32_reg_redefine_v1.h, 954</a>]   <a href="dictionary_T.html#13235">TIM_CCMR2_OC4CE</a>

<a href="dictionary_T.html#9334">TIM_CCMR2_OC4CEN_Pos</a><a name="9334"> </a>
  Declared as: (15)
    Define   [<a href="662.html#4805">mm32_reg.h, 4805</a>]        mm32_reg.h
    Macro   [<a href="662.html#4806">mm32_reg.h, 4806</a>]         <a href="dictionary_T.html#9335">TIM_CCMR2_OC4CEN</a>

<a href="dictionary_T.html#13218">TIM_CCMR2_OC4FE</a><a name="13218"> </a>
  Declared as: TIM_CCMR2_OC4FEN
    Define   [<a href="1012.html#952">mm32_reg_redefine_v1.h, 952</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#859">HAL_tim.c, 859</a>]             <a href="dictionary_T.html#13215">TIM_OC4FastConfig</a>

<a href="dictionary_T.html#9321">TIM_CCMR2_OC4FEN</a><a name="9321"> </a>
  Declared as: (0x01U << TIM_CCMR2_OC4FEN_Pos)
    Define   [<a href="662.html#4792">mm32_reg.h, 4792</a>]        mm32_reg.h
    Macro   [<a href="1012.html#952">mm32_reg_redefine_v1.h, 952</a>]   <a href="dictionary_T.html#13218">TIM_CCMR2_OC4FE</a>

<a href="dictionary_T.html#9320">TIM_CCMR2_OC4FEN_Pos</a><a name="9320"> </a>
  Declared as: (10)
    Define   [<a href="662.html#4791">mm32_reg.h, 4791</a>]        mm32_reg.h
    Macro   [<a href="662.html#4792">mm32_reg.h, 4792</a>]         <a href="dictionary_T.html#9321">TIM_CCMR2_OC4FEN</a>

<a href="dictionary_T.html#9325">TIM_CCMR2_OC4M</a><a name="9325"> </a>
  Declared as: (0x07U << TIM_CCMR2_OC4M_Pos)
    Define   [<a href="662.html#4796">mm32_reg.h, 4796</a>]        mm32_reg.h
    Use   [<a href="12968.html#175">HAL_tim.c, 175</a>]             <a href="dictionary_T.html#13010">TIM_OC4Init</a>
    Use   [<a href="12968.html#699">HAL_tim.c, 699</a>]             <a href="dictionary_T.html#13169">TIM_ForcedOC4Config</a>
    Use   [<a href="12968.html#1090">HAL_tim.c, 1090</a>]            <a href="dictionary_T.html#13270">TIM_SelectOCxM</a>

<a href="dictionary_T.html#9327">TIM_CCMR2_OC4M_ACTIVE</a><a name="9327"> </a>
  Declared as: (0x01U << TIM_CCMR2_OC4M_Pos)
    Define   [<a href="662.html#4798">mm32_reg.h, 4798</a>]        mm32_reg.h

<a href="dictionary_T.html#9331">TIM_CCMR2_OC4M_FORCEACTIVE</a><a name="9331"> </a>
  Declared as: (0x05U << TIM_CCMR2_OC4M_Pos)
    Define   [<a href="662.html#4802">mm32_reg.h, 4802</a>]        mm32_reg.h

<a href="dictionary_T.html#9330">TIM_CCMR2_OC4M_FORCEINACTIVE</a><a name="9330"> </a>
  Declared as: (0x04U << TIM_CCMR2_OC4M_Pos)
    Define   [<a href="662.html#4801">mm32_reg.h, 4801</a>]        mm32_reg.h

<a href="dictionary_T.html#9328">TIM_CCMR2_OC4M_INACTIVE</a><a name="9328"> </a>
  Declared as: (0x02U << TIM_CCMR2_OC4M_Pos)
    Define   [<a href="662.html#4799">mm32_reg.h, 4799</a>]        mm32_reg.h

<a href="dictionary_T.html#9324">TIM_CCMR2_OC4M_Pos</a><a name="9324"> </a>
  Declared as: (12)
    Define   [<a href="662.html#4795">mm32_reg.h, 4795</a>]        mm32_reg.h
    Macro   [<a href="662.html#4796">mm32_reg.h, 4796</a>]         <a href="dictionary_T.html#9325">TIM_CCMR2_OC4M</a>
    Macro   [<a href="662.html#4797">mm32_reg.h, 4797</a>]         <a href="dictionary_T.html#9326">TIM_CCMR2_OC4M_TIMING</a>
    Macro   [<a href="662.html#4798">mm32_reg.h, 4798</a>]         <a href="dictionary_T.html#9327">TIM_CCMR2_OC4M_ACTIVE</a>
    Macro   [<a href="662.html#4799">mm32_reg.h, 4799</a>]         <a href="dictionary_T.html#9328">TIM_CCMR2_OC4M_INACTIVE</a>
    Macro   [<a href="662.html#4800">mm32_reg.h, 4800</a>]         <a href="dictionary_T.html#9329">TIM_CCMR2_OC4M_TOGGLE</a>
    Macro   [<a href="662.html#4801">mm32_reg.h, 4801</a>]         <a href="dictionary_T.html#9330">TIM_CCMR2_OC4M_FORCEINACTIVE</a>
    Macro   [<a href="662.html#4802">mm32_reg.h, 4802</a>]         <a href="dictionary_T.html#9331">TIM_CCMR2_OC4M_FORCEACTIVE</a>
    Macro   [<a href="662.html#4803">mm32_reg.h, 4803</a>]         <a href="dictionary_T.html#9332">TIM_CCMR2_OC4M_PWM1</a>
    Macro   [<a href="662.html#4804">mm32_reg.h, 4804</a>]         <a href="dictionary_T.html#9333">TIM_CCMR2_OC4M_PWM2</a>

<a href="dictionary_T.html#9332">TIM_CCMR2_OC4M_PWM1</a><a name="9332"> </a>
  Declared as: (0x06U << TIM_CCMR2_OC4M_Pos)
    Define   [<a href="662.html#4803">mm32_reg.h, 4803</a>]        mm32_reg.h

<a href="dictionary_T.html#9333">TIM_CCMR2_OC4M_PWM2</a><a name="9333"> </a>
  Declared as: (0x07U << TIM_CCMR2_OC4M_Pos)
    Define   [<a href="662.html#4804">mm32_reg.h, 4804</a>]        mm32_reg.h

<a href="dictionary_T.html#9326">TIM_CCMR2_OC4M_TIMING</a><a name="9326"> </a>
  Declared as: (0x00U << TIM_CCMR2_OC4M_Pos)
    Define   [<a href="662.html#4797">mm32_reg.h, 4797</a>]        mm32_reg.h

<a href="dictionary_T.html#9329">TIM_CCMR2_OC4M_TOGGLE</a><a name="9329"> </a>
  Declared as: (0x03U << TIM_CCMR2_OC4M_Pos)
    Define   [<a href="662.html#4800">mm32_reg.h, 4800</a>]        mm32_reg.h

<a href="dictionary_T.html#13201">TIM_CCMR2_OC4PE</a><a name="13201"> </a>
  Declared as: TIM_CCMR2_OC4PEN
    Define   [<a href="1012.html#953">mm32_reg_redefine_v1.h, 953</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#803">HAL_tim.c, 803</a>]             <a href="dictionary_T.html#13198">TIM_OC4PreloadConfig</a>

<a href="dictionary_T.html#9323">TIM_CCMR2_OC4PEN</a><a name="9323"> </a>
  Declared as: (0x01U << TIM_CCMR2_OC4PEN_Pos)
    Define   [<a href="662.html#4794">mm32_reg.h, 4794</a>]        mm32_reg.h
    Macro   [<a href="1012.html#953">mm32_reg_redefine_v1.h, 953</a>]   <a href="dictionary_T.html#13201">TIM_CCMR2_OC4PE</a>

<a href="dictionary_T.html#9322">TIM_CCMR2_OC4PEN_Pos</a><a name="9322"> </a>
  Declared as: (11)
    Define   [<a href="662.html#4793">mm32_reg.h, 4793</a>]        mm32_reg.h
    Macro   [<a href="662.html#4794">mm32_reg.h, 4794</a>]         <a href="dictionary_T.html#9323">TIM_CCMR2_OC4PEN</a>

<a href="dictionary_T.html#18062">TIM_CCMR3_OC5CE</a><a name="18062"> </a>
  Declared as: TIM_CCMR3_OC5CEN
    Define   [<a href="1012.html#974">mm32_reg_redefine_v1.h, 974</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9450">TIM_CCMR3_OC5CEN</a><a name="9450"> </a>
  Declared as: (0x01U << TIM_CCMR3_OC5CEN_Pos)
    Define   [<a href="662.html#4988">mm32_reg.h, 4988</a>]        mm32_reg.h
    Macro   [<a href="1012.html#974">mm32_reg_redefine_v1.h, 974</a>]   <a href="dictionary_T.html#18062">TIM_CCMR3_OC5CE</a>

<a href="dictionary_T.html#9449">TIM_CCMR3_OC5CEN_Pos</a><a name="9449"> </a>
  Declared as: (7)
    Define   [<a href="662.html#4987">mm32_reg.h, 4987</a>]        mm32_reg.h
    Macro   [<a href="662.html#4988">mm32_reg.h, 4988</a>]         <a href="dictionary_T.html#9450">TIM_CCMR3_OC5CEN</a>

<a href="dictionary_T.html#18060">TIM_CCMR3_OC5FE</a><a name="18060"> </a>
  Declared as: TIM_CCMR3_OC5FEN
    Define   [<a href="1012.html#972">mm32_reg_redefine_v1.h, 972</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9444">TIM_CCMR3_OC5FEN</a><a name="9444"> </a>
  Declared as: (0x01U << TIM_CCMR3_OC5FEN_Pos)
    Define   [<a href="662.html#4982">mm32_reg.h, 4982</a>]        mm32_reg.h
    Macro   [<a href="1012.html#972">mm32_reg_redefine_v1.h, 972</a>]   <a href="dictionary_T.html#18060">TIM_CCMR3_OC5FE</a>

<a href="dictionary_T.html#9443">TIM_CCMR3_OC5FEN_Pos</a><a name="9443"> </a>
  Declared as: (2)
    Define   [<a href="662.html#4981">mm32_reg.h, 4981</a>]        mm32_reg.h
    Macro   [<a href="662.html#4982">mm32_reg.h, 4982</a>]         <a href="dictionary_T.html#9444">TIM_CCMR3_OC5FEN</a>

<a href="dictionary_T.html#9448">TIM_CCMR3_OC5M</a><a name="9448"> </a>
  Declared as: (0x07U << TIM_CCMR3_OC5M_Pos)
    Define   [<a href="662.html#4986">mm32_reg.h, 4986</a>]        mm32_reg.h

<a href="dictionary_T.html#9447">TIM_CCMR3_OC5M_Pos</a><a name="9447"> </a>
  Declared as: (4)
    Define   [<a href="662.html#4985">mm32_reg.h, 4985</a>]        mm32_reg.h
    Macro   [<a href="662.html#4986">mm32_reg.h, 4986</a>]         <a href="dictionary_T.html#9448">TIM_CCMR3_OC5M</a>

<a href="dictionary_T.html#18061">TIM_CCMR3_OC5PE</a><a name="18061"> </a>
  Declared as: TIM_CCMR3_OC5PEN
    Define   [<a href="1012.html#973">mm32_reg_redefine_v1.h, 973</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9446">TIM_CCMR3_OC5PEN</a><a name="9446"> </a>
  Declared as: (0x01U << TIM_CCMR3_OC5PEN_Pos)
    Define   [<a href="662.html#4984">mm32_reg.h, 4984</a>]        mm32_reg.h
    Macro   [<a href="1012.html#973">mm32_reg_redefine_v1.h, 973</a>]   <a href="dictionary_T.html#18061">TIM_CCMR3_OC5PE</a>

<a href="dictionary_T.html#9445">TIM_CCMR3_OC5PEN_Pos</a><a name="9445"> </a>
  Declared as: (3)
    Define   [<a href="662.html#4983">mm32_reg.h, 4983</a>]        mm32_reg.h
    Macro   [<a href="662.html#4984">mm32_reg.h, 4984</a>]         <a href="dictionary_T.html#9446">TIM_CCMR3_OC5PEN</a>

<a href="dictionary_T.html#9386">TIM_CCR1_CCR1</a><a name="9386"> </a>
  Declared as: (0xFFFFFFFFU)
    Define   [<a href="662.html#4886">mm32_reg.h, 4886</a>]        mm32_reg.h

<a href="dictionary_T.html#9464">TIM_CCR1FALL_CCR1FALL</a><a name="9464"> </a>
  Declared as: (0xFFFFU)
    Define   [<a href="662.html#5014">mm32_reg.h, 5014</a>]        mm32_reg.h

<a href="dictionary_T.html#9387">TIM_CCR2_CCR2</a><a name="9387"> </a>
  Declared as: (0xFFFFFFFFU)
    Define   [<a href="662.html#4892">mm32_reg.h, 4892</a>]        mm32_reg.h

<a href="dictionary_T.html#9465">TIM_CCR2FALL_CCR2FALL</a><a name="9465"> </a>
  Declared as: (0xFFFFU)
    Define   [<a href="662.html#5019">mm32_reg.h, 5019</a>]        mm32_reg.h

<a href="dictionary_T.html#9388">TIM_CCR3_CCR3</a><a name="9388"> </a>
  Declared as: (0xFFFFFFFFU)
    Define   [<a href="662.html#4898">mm32_reg.h, 4898</a>]        mm32_reg.h

<a href="dictionary_T.html#9466">TIM_CCR3FALL_CCR3FALL</a><a name="9466"> </a>
  Declared as: (0xFFFFU)
    Define   [<a href="662.html#5024">mm32_reg.h, 5024</a>]        mm32_reg.h

<a href="dictionary_T.html#9389">TIM_CCR4_CCR4</a><a name="9389"> </a>
  Declared as: (0xFFFFFFFFU)
    Define   [<a href="662.html#4904">mm32_reg.h, 4904</a>]        mm32_reg.h

<a href="dictionary_T.html#9467">TIM_CCR4FALL_CCR4FALL</a><a name="9467"> </a>
  Declared as: (0xFFFFU)
    Define   [<a href="662.html#5029">mm32_reg.h, 5029</a>]        mm32_reg.h

<a href="dictionary_T.html#9451">TIM_CCR5_CCR5</a><a name="9451"> </a>
  Declared as: (0xFFFF)
    Define   [<a href="662.html#4993">mm32_reg.h, 4993</a>]        mm32_reg.h

<a href="dictionary_T.html#9468">TIM_CCR5FALL_CCR5FALL</a><a name="9468"> </a>
  Declared as: (0xFFFFU)
    Define   [<a href="662.html#5034">mm32_reg.h, 5034</a>]        mm32_reg.h

<a href="dictionary_T.html#9380">TIM_CNT_CNT</a><a name="9380"> </a>
  Declared as: (0xFFFFFFFFU)
    Define   [<a href="662.html#4861">mm32_reg.h, 4861</a>]        mm32_reg.h

<a href="dictionary_T.html#13175">TIM_CR1_ARPE</a><a name="13175"> </a>
  Declared as: TIM_CR1_ARPEN
    Define   [<a href="1012.html#888">mm32_reg_redefine_v1.h, 888</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#711">HAL_tim.c, 711</a>]             <a href="dictionary_T.html#13172">TIM_ARRPreloadConfig</a>
    Use   [<a href="12968.html#711">HAL_tim.c, 711</a>]             <a href="dictionary_T.html#13172">TIM_ARRPreloadConfig</a>

<a href="dictionary_T.html#9054">TIM_CR1_ARPEN</a><a name="9054"> </a>
  Declared as: (0x01U << TIM_CR1_ARPEN_Pos)
    Define   [<a href="662.html#4487">mm32_reg.h, 4487</a>]        mm32_reg.h
    Macro   [<a href="1012.html#888">mm32_reg_redefine_v1.h, 888</a>]   <a href="dictionary_T.html#13175">TIM_CR1_ARPE</a>

<a href="dictionary_T.html#9053">TIM_CR1_ARPEN_Pos</a><a name="9053"> </a>
  Declared as: (7)
    Define   [<a href="662.html#4486">mm32_reg.h, 4486</a>]        mm32_reg.h
    Macro   [<a href="662.html#4487">mm32_reg.h, 4487</a>]         <a href="dictionary_T.html#9054">TIM_CR1_ARPEN</a>

<a href="dictionary_T.html#9038">TIM_CR1_CEN</a><a name="9038"> </a>
  Declared as: (0x01U << TIM_CR1_CEN_Pos)
    Define   [<a href="662.html#4471">mm32_reg.h, 4471</a>]        mm32_reg.h
    Use   [<a href="12968.html#334">HAL_tim.c, 334</a>]             <a href="dictionary_T.html#13081">TIM_Cmd</a>
    Use   [<a href="12968.html#334">HAL_tim.c, 334</a>]             <a href="dictionary_T.html#13081">TIM_Cmd</a>

<a href="dictionary_T.html#9037">TIM_CR1_CEN_Pos</a><a name="9037"> </a>
  Declared as: (0)
    Define   [<a href="662.html#4470">mm32_reg.h, 4470</a>]        mm32_reg.h
    Macro   [<a href="662.html#4471">mm32_reg.h, 4471</a>]         <a href="dictionary_T.html#9038">TIM_CR1_CEN</a>

<a href="dictionary_T.html#9056">TIM_CR1_CKD</a><a name="9056"> </a>
  Declared as: (0x03U << TIM_CR1_CKD_Pos)
    Define   [<a href="662.html#4489">mm32_reg.h, 4489</a>]        mm32_reg.h
    Use   [<a href="12968.html#83">HAL_tim.c, 83</a>]              <a href="dictionary_T.html#12973">TIM_TimeBaseInit</a>
    Use   [<a href="12968.html#1294">HAL_tim.c, 1294</a>]            <a href="dictionary_T.html#13312">TIM_SetClockDivision</a>

<a href="dictionary_T.html#9057">TIM_CR1_CKD_DIV1</a><a name="9057"> </a>
  Declared as: (0x00U << TIM_CR1_CKD_Pos)
    Define   [<a href="662.html#4490">mm32_reg.h, 4490</a>]        mm32_reg.h
    Use   [<a href="12970.html#80">HAL_tim.h, 80</a>]              [unnamed]

<a href="dictionary_T.html#9058">TIM_CR1_CKD_DIV2</a><a name="9058"> </a>
  Declared as: (0x01U << TIM_CR1_CKD_Pos)
    Define   [<a href="662.html#4491">mm32_reg.h, 4491</a>]        mm32_reg.h
    Use   [<a href="12970.html#81">HAL_tim.h, 81</a>]              [unnamed]

<a href="dictionary_T.html#9059">TIM_CR1_CKD_DIV4</a><a name="9059"> </a>
  Declared as: (0x02U << TIM_CR1_CKD_Pos)
    Define   [<a href="662.html#4492">mm32_reg.h, 4492</a>]        mm32_reg.h
    Use   [<a href="12970.html#82">HAL_tim.h, 82</a>]              [unnamed]

<a href="dictionary_T.html#9055">TIM_CR1_CKD_Pos</a><a name="9055"> </a>
  Declared as: (8)
    Define   [<a href="662.html#4488">mm32_reg.h, 4488</a>]        mm32_reg.h
    Macro   [<a href="662.html#4489">mm32_reg.h, 4489</a>]         <a href="dictionary_T.html#9056">TIM_CR1_CKD</a>
    Macro   [<a href="662.html#4490">mm32_reg.h, 4490</a>]         <a href="dictionary_T.html#9057">TIM_CR1_CKD_DIV1</a>
    Macro   [<a href="662.html#4491">mm32_reg.h, 4491</a>]         <a href="dictionary_T.html#9058">TIM_CR1_CKD_DIV2</a>
    Macro   [<a href="662.html#4492">mm32_reg.h, 4492</a>]         <a href="dictionary_T.html#9059">TIM_CR1_CKD_DIV4</a>

<a href="dictionary_T.html#9048">TIM_CR1_CMS</a><a name="9048"> </a>
  Declared as: (0x03U << TIM_CR1_CMS_Pos)
    Define   [<a href="662.html#4481">mm32_reg.h, 4481</a>]        mm32_reg.h
    Use   [<a href="12968.html#86">HAL_tim.c, 86</a>]              <a href="dictionary_T.html#12973">TIM_TimeBaseInit</a>
    Use   [<a href="12968.html#594">HAL_tim.c, 594</a>]             <a href="dictionary_T.html#13147">TIM_CounterModeConfig</a>

<a href="dictionary_T.html#9050">TIM_CR1_CMS_CENTERALIGNED1</a><a name="9050"> </a>
  Declared as: (0x01U << TIM_CR1_CMS_Pos)
    Define   [<a href="662.html#4483">mm32_reg.h, 4483</a>]        mm32_reg.h
    Use   [<a href="12970.html#57">HAL_tim.h, 57</a>]              [unnamed]

<a href="dictionary_T.html#9051">TIM_CR1_CMS_CENTERALIGNED2</a><a name="9051"> </a>
  Declared as: (0x02U << TIM_CR1_CMS_Pos)
    Define   [<a href="662.html#4484">mm32_reg.h, 4484</a>]        mm32_reg.h
    Use   [<a href="12970.html#58">HAL_tim.h, 58</a>]              [unnamed]

<a href="dictionary_T.html#9052">TIM_CR1_CMS_CENTERALIGNED3</a><a name="9052"> </a>
  Declared as: (0x03U << TIM_CR1_CMS_Pos)
    Define   [<a href="662.html#4485">mm32_reg.h, 4485</a>]        mm32_reg.h
    Use   [<a href="12970.html#59">HAL_tim.h, 59</a>]              [unnamed]

<a href="dictionary_T.html#9049">TIM_CR1_CMS_EDGEALIGNED</a><a name="9049"> </a>
  Declared as: (0x00U << TIM_CR1_CMS_Pos)
    Define   [<a href="662.html#4482">mm32_reg.h, 4482</a>]        mm32_reg.h

<a href="dictionary_T.html#9047">TIM_CR1_CMS_Pos</a><a name="9047"> </a>
  Declared as: (5)
    Define   [<a href="662.html#4480">mm32_reg.h, 4480</a>]        mm32_reg.h
    Macro   [<a href="662.html#4481">mm32_reg.h, 4481</a>]         <a href="dictionary_T.html#9048">TIM_CR1_CMS</a>
    Macro   [<a href="662.html#4482">mm32_reg.h, 4482</a>]         <a href="dictionary_T.html#9049">TIM_CR1_CMS_EDGEALIGNED</a>
    Macro   [<a href="662.html#4483">mm32_reg.h, 4483</a>]         <a href="dictionary_T.html#9050">TIM_CR1_CMS_CENTERALIGNED1</a>
    Macro   [<a href="662.html#4484">mm32_reg.h, 4484</a>]         <a href="dictionary_T.html#9051">TIM_CR1_CMS_CENTERALIGNED2</a>
    Macro   [<a href="662.html#4485">mm32_reg.h, 4485</a>]         <a href="dictionary_T.html#9052">TIM_CR1_CMS_CENTERALIGNED3</a>

<a href="dictionary_T.html#9046">TIM_CR1_DIR</a><a name="9046"> </a>
  Declared as: (0x01U << TIM_CR1_DIR_Pos)
    Define   [<a href="662.html#4479">mm32_reg.h, 4479</a>]        mm32_reg.h
    Use   [<a href="12968.html#86">HAL_tim.c, 86</a>]              <a href="dictionary_T.html#12973">TIM_TimeBaseInit</a>
    Use   [<a href="12968.html#594">HAL_tim.c, 594</a>]             <a href="dictionary_T.html#13147">TIM_CounterModeConfig</a>
    Use   [<a href="12970.html#56">HAL_tim.h, 56</a>]              [unnamed]

<a href="dictionary_T.html#9045">TIM_CR1_DIR_Pos</a><a name="9045"> </a>
  Declared as: (4)
    Define   [<a href="662.html#4478">mm32_reg.h, 4478</a>]        mm32_reg.h
    Macro   [<a href="662.html#4479">mm32_reg.h, 4479</a>]         <a href="dictionary_T.html#9046">TIM_CR1_DIR</a>

<a href="dictionary_T.html#9044">TIM_CR1_OPM</a><a name="9044"> </a>
  Declared as: (0x01U << TIM_CR1_OPM_Pos)
    Define   [<a href="662.html#4477">mm32_reg.h, 4477</a>]        mm32_reg.h
    Use   [<a href="12968.html#1148">HAL_tim.c, 1148</a>]            <a href="dictionary_T.html#13284">TIM_SelectOnePulseMode</a>
    Use   [<a href="12970.html#179">HAL_tim.h, 179</a>]             [unnamed]

<a href="dictionary_T.html#9043">TIM_CR1_OPM_Pos</a><a name="9043"> </a>
  Declared as: (3)
    Define   [<a href="662.html#4476">mm32_reg.h, 4476</a>]        mm32_reg.h
    Macro   [<a href="662.html#4477">mm32_reg.h, 4477</a>]         <a href="dictionary_T.html#9044">TIM_CR1_OPM</a>

<a href="dictionary_T.html#9040">TIM_CR1_UDIS</a><a name="9040"> </a>
  Declared as: (0x01U << TIM_CR1_UDIS_Pos)
    Define   [<a href="662.html#4473">mm32_reg.h, 4473</a>]        mm32_reg.h
    Use   [<a href="12968.html#1106">HAL_tim.c, 1106</a>]            <a href="dictionary_T.html#13274">TIM_UpdateDisableConfig</a>
    Use   [<a href="12968.html#1106">HAL_tim.c, 1106</a>]            <a href="dictionary_T.html#13274">TIM_UpdateDisableConfig</a>

<a href="dictionary_T.html#9039">TIM_CR1_UDIS_Pos</a><a name="9039"> </a>
  Declared as: (1)
    Define   [<a href="662.html#4472">mm32_reg.h, 4472</a>]        mm32_reg.h
    Macro   [<a href="662.html#4473">mm32_reg.h, 4473</a>]         <a href="dictionary_T.html#9040">TIM_CR1_UDIS</a>

<a href="dictionary_T.html#9042">TIM_CR1_URS</a><a name="9042"> </a>
  Declared as: (0x01U << TIM_CR1_URS_Pos)
    Define   [<a href="662.html#4475">mm32_reg.h, 4475</a>]        mm32_reg.h
    Use   [<a href="12968.html#1122">HAL_tim.c, 1122</a>]            <a href="dictionary_T.html#13277">TIM_UpdateRequestConfig</a>
    Use   [<a href="12970.html#349">HAL_tim.h, 349</a>]             [unnamed]

<a href="dictionary_T.html#9041">TIM_CR1_URS_Pos</a><a name="9041"> </a>
  Declared as: (2)
    Define   [<a href="662.html#4474">mm32_reg.h, 4474</a>]        mm32_reg.h
    Macro   [<a href="662.html#4475">mm32_reg.h, 4475</a>]         <a href="dictionary_T.html#9042">TIM_CR1_URS</a>

<a href="dictionary_T.html#9065">TIM_CR2_CCDS</a><a name="9065"> </a>
  Declared as: (0x01U << TIM_CR2_CCDS_Pos)
    Define   [<a href="662.html#4502">mm32_reg.h, 4502</a>]        mm32_reg.h
    Use   [<a href="12968.html#735">HAL_tim.c, 735</a>]             <a href="dictionary_T.html#13179">TIM_SelectCCDMA</a>
    Use   [<a href="12968.html#735">HAL_tim.c, 735</a>]             <a href="dictionary_T.html#13179">TIM_SelectCCDMA</a>

<a href="dictionary_T.html#9064">TIM_CR2_CCDS_Pos</a><a name="9064"> </a>
  Declared as: (3)
    Define   [<a href="662.html#4501">mm32_reg.h, 4501</a>]        mm32_reg.h
    Macro   [<a href="662.html#4502">mm32_reg.h, 4502</a>]         <a href="dictionary_T.html#9065">TIM_CR2_CCDS</a>

<a href="dictionary_T.html#9061">TIM_CR2_CCPC</a><a name="9061"> </a>
  Declared as: (0x01U << TIM_CR2_CCPC_Pos)
    Define   [<a href="662.html#4498">mm32_reg.h, 4498</a>]        mm32_reg.h
    Use   [<a href="12968.html#747">HAL_tim.c, 747</a>]             <a href="dictionary_T.html#13182">TIM_CCPreloadControl</a>
    Use   [<a href="12968.html#747">HAL_tim.c, 747</a>]             <a href="dictionary_T.html#13182">TIM_CCPreloadControl</a>

<a href="dictionary_T.html#9060">TIM_CR2_CCPC_Pos</a><a name="9060"> </a>
  Declared as: (0)
    Define   [<a href="662.html#4497">mm32_reg.h, 4497</a>]        mm32_reg.h
    Macro   [<a href="662.html#4498">mm32_reg.h, 4498</a>]         <a href="dictionary_T.html#9061">TIM_CR2_CCPC</a>

<a href="dictionary_T.html#9063">TIM_CR2_CCUS</a><a name="9063"> </a>
  Declared as: (0x01U << TIM_CR2_CCUS_Pos)
    Define   [<a href="662.html#4500">mm32_reg.h, 4500</a>]        mm32_reg.h
    Use   [<a href="12968.html#723">HAL_tim.c, 723</a>]             <a href="dictionary_T.html#13176">TIM_SelectCOM</a>
    Use   [<a href="12968.html#723">HAL_tim.c, 723</a>]             <a href="dictionary_T.html#13176">TIM_SelectCOM</a>

<a href="dictionary_T.html#9062">TIM_CR2_CCUS_Pos</a><a name="9062"> </a>
  Declared as: (2)
    Define   [<a href="662.html#4499">mm32_reg.h, 4499</a>]        mm32_reg.h
    Macro   [<a href="662.html#4500">mm32_reg.h, 4500</a>]         <a href="dictionary_T.html#9063">TIM_CR2_CCUS</a>

<a href="dictionary_T.html#9067">TIM_CR2_MMS</a><a name="9067"> </a>
  Declared as: (0x07U << TIM_CR2_MMS_Pos)
    Define   [<a href="662.html#4504">mm32_reg.h, 4504</a>]        mm32_reg.h
    Use   [<a href="12968.html#1171">HAL_tim.c, 1171</a>]            <a href="dictionary_T.html#13288">TIM_SelectOutputTrigger</a>

<a href="dictionary_T.html#9069">TIM_CR2_MMS_ENABLE</a><a name="9069"> </a>
  Declared as: (0x01U << TIM_CR2_MMS_Pos)
    Define   [<a href="662.html#4506">mm32_reg.h, 4506</a>]        mm32_reg.h
    Use   [<a href="12970.html#104">HAL_tim.h, 104</a>]             [unnamed]

<a href="dictionary_T.html#9071">TIM_CR2_MMS_OC1</a><a name="9071"> </a>
  Declared as: (0x03U << TIM_CR2_MMS_Pos)
    Define   [<a href="662.html#4508">mm32_reg.h, 4508</a>]        mm32_reg.h
    Use   [<a href="12970.html#106">HAL_tim.h, 106</a>]             [unnamed]

<a href="dictionary_T.html#9072">TIM_CR2_MMS_OC1REF</a><a name="9072"> </a>
  Declared as: (0x04U << TIM_CR2_MMS_Pos)
    Define   [<a href="662.html#4509">mm32_reg.h, 4509</a>]        mm32_reg.h
    Use   [<a href="12970.html#108">HAL_tim.h, 108</a>]             [unnamed]

<a href="dictionary_T.html#9073">TIM_CR2_MMS_OC2REF</a><a name="9073"> </a>
  Declared as: (0x05U << TIM_CR2_MMS_Pos)
    Define   [<a href="662.html#4510">mm32_reg.h, 4510</a>]        mm32_reg.h
    Use   [<a href="12970.html#109">HAL_tim.h, 109</a>]             [unnamed]

<a href="dictionary_T.html#9074">TIM_CR2_MMS_OC3REF</a><a name="9074"> </a>
  Declared as: (0x06U << TIM_CR2_MMS_Pos)
    Define   [<a href="662.html#4511">mm32_reg.h, 4511</a>]        mm32_reg.h
    Use   [<a href="12970.html#110">HAL_tim.h, 110</a>]             [unnamed]

<a href="dictionary_T.html#9075">TIM_CR2_MMS_OC4REF</a><a name="9075"> </a>
  Declared as: (0x07U << TIM_CR2_MMS_Pos)
    Define   [<a href="662.html#4512">mm32_reg.h, 4512</a>]        mm32_reg.h
    Use   [<a href="12970.html#111">HAL_tim.h, 111</a>]             [unnamed]

<a href="dictionary_T.html#9066">TIM_CR2_MMS_Pos</a><a name="9066"> </a>
  Declared as: (4)
    Define   [<a href="662.html#4503">mm32_reg.h, 4503</a>]        mm32_reg.h
    Macro   [<a href="662.html#4504">mm32_reg.h, 4504</a>]         <a href="dictionary_T.html#9067">TIM_CR2_MMS</a>
    Macro   [<a href="662.html#4505">mm32_reg.h, 4505</a>]         <a href="dictionary_T.html#9068">TIM_CR2_MMS_RESET</a>
    Macro   [<a href="662.html#4506">mm32_reg.h, 4506</a>]         <a href="dictionary_T.html#9069">TIM_CR2_MMS_ENABLE</a>
    Macro   [<a href="662.html#4507">mm32_reg.h, 4507</a>]         <a href="dictionary_T.html#9070">TIM_CR2_MMS_UPDATE</a>
    Macro   [<a href="662.html#4508">mm32_reg.h, 4508</a>]         <a href="dictionary_T.html#9071">TIM_CR2_MMS_OC1</a>
    Macro   [<a href="662.html#4509">mm32_reg.h, 4509</a>]         <a href="dictionary_T.html#9072">TIM_CR2_MMS_OC1REF</a>
    Macro   [<a href="662.html#4510">mm32_reg.h, 4510</a>]         <a href="dictionary_T.html#9073">TIM_CR2_MMS_OC2REF</a>
    Macro   [<a href="662.html#4511">mm32_reg.h, 4511</a>]         <a href="dictionary_T.html#9074">TIM_CR2_MMS_OC3REF</a>
    Macro   [<a href="662.html#4512">mm32_reg.h, 4512</a>]         <a href="dictionary_T.html#9075">TIM_CR2_MMS_OC4REF</a>

<a href="dictionary_T.html#9068">TIM_CR2_MMS_RESET</a><a name="9068"> </a>
  Declared as: (0x00U << TIM_CR2_MMS_Pos)
    Define   [<a href="662.html#4505">mm32_reg.h, 4505</a>]        mm32_reg.h
    Use   [<a href="12970.html#103">HAL_tim.h, 103</a>]             [unnamed]

<a href="dictionary_T.html#9070">TIM_CR2_MMS_UPDATE</a><a name="9070"> </a>
  Declared as: (0x02U << TIM_CR2_MMS_Pos)
    Define   [<a href="662.html#4507">mm32_reg.h, 4507</a>]        mm32_reg.h
    Use   [<a href="12970.html#105">HAL_tim.h, 105</a>]             [unnamed]

<a href="dictionary_T.html#9079">TIM_CR2_OIS1</a><a name="9079"> </a>
  Declared as: (0x01U << TIM_CR2_OIS1_Pos)
    Define   [<a href="662.html#4516">mm32_reg.h, 4516</a>]        mm32_reg.h
    Use   [<a href="12968.html#114">HAL_tim.c, 114</a>]             <a href="dictionary_T.html#12985">TIM_OC1Init</a>
    Use   [<a href="12970.html#279">HAL_tim.h, 279</a>]             [unnamed]

<a href="dictionary_T.html#9078">TIM_CR2_OIS1_Pos</a><a name="9078"> </a>
  Declared as: (8)
    Define   [<a href="662.html#4515">mm32_reg.h, 4515</a>]        mm32_reg.h
    Macro   [<a href="662.html#4516">mm32_reg.h, 4516</a>]         <a href="dictionary_T.html#9079">TIM_CR2_OIS1</a>

<a href="dictionary_T.html#9081">TIM_CR2_OIS1N</a><a name="9081"> </a>
  Declared as: (0x01U << TIM_CR2_OIS1N_Pos)
    Define   [<a href="662.html#4518">mm32_reg.h, 4518</a>]        mm32_reg.h
    Use   [<a href="12968.html#115">HAL_tim.c, 115</a>]             <a href="dictionary_T.html#12985">TIM_OC1Init</a>
    Use   [<a href="12970.html#287">HAL_tim.h, 287</a>]             [unnamed]

<a href="dictionary_T.html#9080">TIM_CR2_OIS1N_Pos</a><a name="9080"> </a>
  Declared as: (9)
    Define   [<a href="662.html#4517">mm32_reg.h, 4517</a>]        mm32_reg.h
    Macro   [<a href="662.html#4518">mm32_reg.h, 4518</a>]         <a href="dictionary_T.html#9081">TIM_CR2_OIS1N</a>

<a href="dictionary_T.html#9083">TIM_CR2_OIS2</a><a name="9083"> </a>
  Declared as: (0x01U << TIM_CR2_OIS2_Pos)
    Define   [<a href="662.html#4520">mm32_reg.h, 4520</a>]        mm32_reg.h
    Use   [<a href="12968.html#137">HAL_tim.c, 137</a>]             <a href="dictionary_T.html#13000">TIM_OC2Init</a>

<a href="dictionary_T.html#9082">TIM_CR2_OIS2_Pos</a><a name="9082"> </a>
  Declared as: (10)
    Define   [<a href="662.html#4519">mm32_reg.h, 4519</a>]        mm32_reg.h
    Macro   [<a href="662.html#4520">mm32_reg.h, 4520</a>]         <a href="dictionary_T.html#9083">TIM_CR2_OIS2</a>

<a href="dictionary_T.html#9085">TIM_CR2_OIS2N</a><a name="9085"> </a>
  Declared as: (0x01U << TIM_CR2_OIS2N_Pos)
    Define   [<a href="662.html#4522">mm32_reg.h, 4522</a>]        mm32_reg.h
    Use   [<a href="12968.html#137">HAL_tim.c, 137</a>]             <a href="dictionary_T.html#13000">TIM_OC2Init</a>

<a href="dictionary_T.html#9084">TIM_CR2_OIS2N_Pos</a><a name="9084"> </a>
  Declared as: (11)
    Define   [<a href="662.html#4521">mm32_reg.h, 4521</a>]        mm32_reg.h
    Macro   [<a href="662.html#4522">mm32_reg.h, 4522</a>]         <a href="dictionary_T.html#9085">TIM_CR2_OIS2N</a>

<a href="dictionary_T.html#9087">TIM_CR2_OIS3</a><a name="9087"> </a>
  Declared as: (0x01U << TIM_CR2_OIS3_Pos)
    Define   [<a href="662.html#4524">mm32_reg.h, 4524</a>]        mm32_reg.h
    Use   [<a href="12968.html#160">HAL_tim.c, 160</a>]             <a href="dictionary_T.html#13005">TIM_OC3Init</a>

<a href="dictionary_T.html#9086">TIM_CR2_OIS3_Pos</a><a name="9086"> </a>
  Declared as: (12)
    Define   [<a href="662.html#4523">mm32_reg.h, 4523</a>]        mm32_reg.h
    Macro   [<a href="662.html#4524">mm32_reg.h, 4524</a>]         <a href="dictionary_T.html#9087">TIM_CR2_OIS3</a>

<a href="dictionary_T.html#9089">TIM_CR2_OIS3N</a><a name="9089"> </a>
  Declared as: (0x01U << TIM_CR2_OIS3N_Pos)
    Define   [<a href="662.html#4526">mm32_reg.h, 4526</a>]        mm32_reg.h
    Use   [<a href="12968.html#160">HAL_tim.c, 160</a>]             <a href="dictionary_T.html#13005">TIM_OC3Init</a>

<a href="dictionary_T.html#9088">TIM_CR2_OIS3N_Pos</a><a name="9088"> </a>
  Declared as: (13)
    Define   [<a href="662.html#4525">mm32_reg.h, 4525</a>]        mm32_reg.h
    Macro   [<a href="662.html#4526">mm32_reg.h, 4526</a>]         <a href="dictionary_T.html#9089">TIM_CR2_OIS3N</a>

<a href="dictionary_T.html#9091">TIM_CR2_OIS4</a><a name="9091"> </a>
  Declared as: (0x01U << TIM_CR2_OIS4_Pos)
    Define   [<a href="662.html#4528">mm32_reg.h, 4528</a>]        mm32_reg.h
    Use   [<a href="12968.html#181">HAL_tim.c, 181</a>]             <a href="dictionary_T.html#13010">TIM_OC4Init</a>

<a href="dictionary_T.html#9090">TIM_CR2_OIS4_Pos</a><a name="9090"> </a>
  Declared as: (14)
    Define   [<a href="662.html#4527">mm32_reg.h, 4527</a>]        mm32_reg.h
    Macro   [<a href="662.html#4528">mm32_reg.h, 4528</a>]         <a href="dictionary_T.html#9091">TIM_CR2_OIS4</a>

<a href="dictionary_T.html#9093">TIM_CR2_OIS5</a><a name="9093"> </a>
  Declared as: (0x01U << TIM_CR2_OIS5_Pos)
    Define   [<a href="662.html#4531">mm32_reg.h, 4531</a>]        mm32_reg.h

<a href="dictionary_T.html#9092">TIM_CR2_OIS5_Pos</a><a name="9092"> </a>
  Declared as: (16)
    Define   [<a href="662.html#4530">mm32_reg.h, 4530</a>]        mm32_reg.h
    Macro   [<a href="662.html#4531">mm32_reg.h, 4531</a>]         <a href="dictionary_T.html#9093">TIM_CR2_OIS5</a>

<a href="dictionary_T.html#9077">TIM_CR2_TI1S</a><a name="9077"> </a>
  Declared as: (0x01U << TIM_CR2_TI1S_Pos)
    Define   [<a href="662.html#4514">mm32_reg.h, 4514</a>]        mm32_reg.h
    Use   [<a href="12968.html#1134">HAL_tim.c, 1134</a>]            <a href="dictionary_T.html#13281">TIM_SelectHallSensor</a>
    Use   [<a href="12968.html#1134">HAL_tim.c, 1134</a>]            <a href="dictionary_T.html#13281">TIM_SelectHallSensor</a>

<a href="dictionary_T.html#9076">TIM_CR2_TI1S_Pos</a><a name="9076"> </a>
  Declared as: (7)
    Define   [<a href="662.html#4513">mm32_reg.h, 4513</a>]        mm32_reg.h
    Macro   [<a href="662.html#4514">mm32_reg.h, 4514</a>]         <a href="dictionary_T.html#9077">TIM_CR2_TI1S</a>

<a href="dictionary_T.html#9421">TIM_DCR_DBA</a><a name="9421"> </a>
  Declared as: (0x1FU << TIM_DCR_DBA_Pos)
    Define   [<a href="662.html#4945">mm32_reg.h, 4945</a>]        mm32_reg.h

<a href="dictionary_T.html#9422">TIM_DCR_DBA_0</a><a name="9422"> </a>
  Declared as: (0x01U << TIM_DCR_DBA_Pos)
    Define   [<a href="662.html#4946">mm32_reg.h, 4946</a>]        mm32_reg.h

<a href="dictionary_T.html#9423">TIM_DCR_DBA_1</a><a name="9423"> </a>
  Declared as: (0x02U << TIM_DCR_DBA_Pos)
    Define   [<a href="662.html#4947">mm32_reg.h, 4947</a>]        mm32_reg.h

<a href="dictionary_T.html#9424">TIM_DCR_DBA_2</a><a name="9424"> </a>
  Declared as: (0x04U << TIM_DCR_DBA_Pos)
    Define   [<a href="662.html#4948">mm32_reg.h, 4948</a>]        mm32_reg.h

<a href="dictionary_T.html#9425">TIM_DCR_DBA_3</a><a name="9425"> </a>
  Declared as: (0x08U << TIM_DCR_DBA_Pos)
    Define   [<a href="662.html#4949">mm32_reg.h, 4949</a>]        mm32_reg.h

<a href="dictionary_T.html#9426">TIM_DCR_DBA_4</a><a name="9426"> </a>
  Declared as: (0x10U << TIM_DCR_DBA_Pos)
    Define   [<a href="662.html#4950">mm32_reg.h, 4950</a>]        mm32_reg.h

<a href="dictionary_T.html#9420">TIM_DCR_DBA_Pos</a><a name="9420"> </a>
  Declared as: (0)
    Define   [<a href="662.html#4944">mm32_reg.h, 4944</a>]        mm32_reg.h
    Macro   [<a href="662.html#4945">mm32_reg.h, 4945</a>]         <a href="dictionary_T.html#9421">TIM_DCR_DBA</a>
    Macro   [<a href="662.html#4946">mm32_reg.h, 4946</a>]         <a href="dictionary_T.html#9422">TIM_DCR_DBA_0</a>
    Macro   [<a href="662.html#4947">mm32_reg.h, 4947</a>]         <a href="dictionary_T.html#9423">TIM_DCR_DBA_1</a>
    Macro   [<a href="662.html#4948">mm32_reg.h, 4948</a>]         <a href="dictionary_T.html#9424">TIM_DCR_DBA_2</a>
    Macro   [<a href="662.html#4949">mm32_reg.h, 4949</a>]         <a href="dictionary_T.html#9425">TIM_DCR_DBA_3</a>
    Macro   [<a href="662.html#4950">mm32_reg.h, 4950</a>]         <a href="dictionary_T.html#9426">TIM_DCR_DBA_4</a>

<a href="dictionary_T.html#9428">TIM_DCR_DBL</a><a name="9428"> </a>
  Declared as: (0x1FU << TIM_DCR_DBL_Pos)
    Define   [<a href="662.html#4952">mm32_reg.h, 4952</a>]        mm32_reg.h

<a href="dictionary_T.html#9429">TIM_DCR_DBL_0</a><a name="9429"> </a>
  Declared as: (0x01U << TIM_DCR_DBL_Pos)
    Define   [<a href="662.html#4953">mm32_reg.h, 4953</a>]        mm32_reg.h

<a href="dictionary_T.html#9430">TIM_DCR_DBL_1</a><a name="9430"> </a>
  Declared as: (0x02U << TIM_DCR_DBL_Pos)
    Define   [<a href="662.html#4954">mm32_reg.h, 4954</a>]        mm32_reg.h

<a href="dictionary_T.html#9431">TIM_DCR_DBL_2</a><a name="9431"> </a>
  Declared as: (0x04U << TIM_DCR_DBL_Pos)
    Define   [<a href="662.html#4955">mm32_reg.h, 4955</a>]        mm32_reg.h

<a href="dictionary_T.html#9432">TIM_DCR_DBL_3</a><a name="9432"> </a>
  Declared as: (0x08U << TIM_DCR_DBL_Pos)
    Define   [<a href="662.html#4956">mm32_reg.h, 4956</a>]        mm32_reg.h

<a href="dictionary_T.html#9433">TIM_DCR_DBL_4</a><a name="9433"> </a>
  Declared as: (0x10U << TIM_DCR_DBL_Pos)
    Define   [<a href="662.html#4957">mm32_reg.h, 4957</a>]        mm32_reg.h

<a href="dictionary_T.html#9427">TIM_DCR_DBL_Pos</a><a name="9427"> </a>
  Declared as: (8)
    Define   [<a href="662.html#4951">mm32_reg.h, 4951</a>]        mm32_reg.h
    Macro   [<a href="662.html#4952">mm32_reg.h, 4952</a>]         <a href="dictionary_T.html#9428">TIM_DCR_DBL</a>
    Macro   [<a href="662.html#4953">mm32_reg.h, 4953</a>]         <a href="dictionary_T.html#9429">TIM_DCR_DBL_0</a>
    Macro   [<a href="662.html#4954">mm32_reg.h, 4954</a>]         <a href="dictionary_T.html#9430">TIM_DCR_DBL_1</a>
    Macro   [<a href="662.html#4955">mm32_reg.h, 4955</a>]         <a href="dictionary_T.html#9431">TIM_DCR_DBL_2</a>
    Macro   [<a href="662.html#4956">mm32_reg.h, 4956</a>]         <a href="dictionary_T.html#9432">TIM_DCR_DBL_3</a>
    Macro   [<a href="662.html#4957">mm32_reg.h, 4957</a>]         <a href="dictionary_T.html#9433">TIM_DCR_DBL_4</a>

<a href="dictionary_T.html#9149">TIM_DIER_BI</a><a name="9149"> </a>
  Declared as: (0x01U << TIM_DIER_BI_Pos)
    Define   [<a href="662.html#4597">mm32_reg.h, 4597</a>]        mm32_reg.h
    Use   [<a href="12970.html#397">HAL_tim.h, 397</a>]             [unnamed]
    Macro   [<a href="1012.html#899">mm32_reg_redefine_v1.h, 899</a>]   <a href="dictionary_T.html#18032">TIM_DIER_BIE</a>
    Macro   [<a href="1012.html#915">mm32_reg_redefine_v1.h, 915</a>]   <a href="dictionary_T.html#18047">TIM_DIER_BIEN</a>

<a href="dictionary_T.html#9148">TIM_DIER_BI_Pos</a><a name="9148"> </a>
  Declared as: (7)
    Define   [<a href="662.html#4596">mm32_reg.h, 4596</a>]        mm32_reg.h
    Macro   [<a href="662.html#4597">mm32_reg.h, 4597</a>]         <a href="dictionary_T.html#9149">TIM_DIER_BI</a>

<a href="dictionary_T.html#18032">TIM_DIER_BIE</a><a name="18032"> </a>
  Declared as: TIM_DIER_BI
    Define   [<a href="1012.html#899">mm32_reg_redefine_v1.h, 899</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18047">TIM_DIER_BIEN</a><a name="18047"> </a>
  Declared as: TIM_DIER_BI
    Define   [<a href="1012.html#915">mm32_reg_redefine_v1.h, 915</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9153">TIM_DIER_CC1D</a><a name="9153"> </a>
  Declared as: (0x01U << TIM_DIER_CC1D_Pos)
    Define   [<a href="662.html#4601">mm32_reg.h, 4601</a>]        mm32_reg.h
    Use   [<a href="12970.html#423">HAL_tim.h, 423</a>]             [unnamed]
    Macro   [<a href="1012.html#901">mm32_reg_redefine_v1.h, 901</a>]   <a href="dictionary_T.html#18034">TIM_DIER_CC1DE</a>
    Macro   [<a href="1012.html#917">mm32_reg_redefine_v1.h, 917</a>]   <a href="dictionary_T.html#18049">TIM_DIER_CC1DEN</a>

<a href="dictionary_T.html#9152">TIM_DIER_CC1D_Pos</a><a name="9152"> </a>
  Declared as: (9)
    Define   [<a href="662.html#4600">mm32_reg.h, 4600</a>]        mm32_reg.h
    Macro   [<a href="662.html#4601">mm32_reg.h, 4601</a>]         <a href="dictionary_T.html#9153">TIM_DIER_CC1D</a>

<a href="dictionary_T.html#18034">TIM_DIER_CC1DE</a><a name="18034"> </a>
  Declared as: TIM_DIER_CC1D
    Define   [<a href="1012.html#901">mm32_reg_redefine_v1.h, 901</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18049">TIM_DIER_CC1DEN</a><a name="18049"> </a>
  Declared as: TIM_DIER_CC1D
    Define   [<a href="1012.html#917">mm32_reg_redefine_v1.h, 917</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9137">TIM_DIER_CC1I</a><a name="9137"> </a>
  Declared as: (0x01U << TIM_DIER_CC1I_Pos)
    Define   [<a href="662.html#4585">mm32_reg.h, 4585</a>]        mm32_reg.h
    Use   [<a href="12970.html#391">HAL_tim.h, 391</a>]             [unnamed]
    Macro   [<a href="1012.html#893">mm32_reg_redefine_v1.h, 893</a>]   <a href="dictionary_T.html#18026">TIM_DIER_CC1IE</a>
    Macro   [<a href="1012.html#909">mm32_reg_redefine_v1.h, 909</a>]   <a href="dictionary_T.html#18041">TIM_DIER_CC1IEN</a>

<a href="dictionary_T.html#9136">TIM_DIER_CC1I_Pos</a><a name="9136"> </a>
  Declared as: (1)
    Define   [<a href="662.html#4584">mm32_reg.h, 4584</a>]        mm32_reg.h
    Macro   [<a href="662.html#4585">mm32_reg.h, 4585</a>]         <a href="dictionary_T.html#9137">TIM_DIER_CC1I</a>

<a href="dictionary_T.html#18026">TIM_DIER_CC1IE</a><a name="18026"> </a>
  Declared as: TIM_DIER_CC1I
    Define   [<a href="1012.html#893">mm32_reg_redefine_v1.h, 893</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18041">TIM_DIER_CC1IEN</a><a name="18041"> </a>
  Declared as: TIM_DIER_CC1I
    Define   [<a href="1012.html#909">mm32_reg_redefine_v1.h, 909</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9155">TIM_DIER_CC2D</a><a name="9155"> </a>
  Declared as: (0x01U << TIM_DIER_CC2D_Pos)
    Define   [<a href="662.html#4603">mm32_reg.h, 4603</a>]        mm32_reg.h
    Use   [<a href="12970.html#424">HAL_tim.h, 424</a>]             [unnamed]
    Macro   [<a href="1012.html#902">mm32_reg_redefine_v1.h, 902</a>]   <a href="dictionary_T.html#18035">TIM_DIER_CC2DE</a>
    Macro   [<a href="1012.html#918">mm32_reg_redefine_v1.h, 918</a>]   <a href="dictionary_T.html#18050">TIM_DIER_CC2DEN</a>

<a href="dictionary_T.html#9154">TIM_DIER_CC2D_Pos</a><a name="9154"> </a>
  Declared as: (10)
    Define   [<a href="662.html#4602">mm32_reg.h, 4602</a>]        mm32_reg.h
    Macro   [<a href="662.html#4603">mm32_reg.h, 4603</a>]         <a href="dictionary_T.html#9155">TIM_DIER_CC2D</a>

<a href="dictionary_T.html#18035">TIM_DIER_CC2DE</a><a name="18035"> </a>
  Declared as: TIM_DIER_CC2D
    Define   [<a href="1012.html#902">mm32_reg_redefine_v1.h, 902</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18050">TIM_DIER_CC2DEN</a><a name="18050"> </a>
  Declared as: TIM_DIER_CC2D
    Define   [<a href="1012.html#918">mm32_reg_redefine_v1.h, 918</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9139">TIM_DIER_CC2I</a><a name="9139"> </a>
  Declared as: (0x01U << TIM_DIER_CC2I_Pos)
    Define   [<a href="662.html#4587">mm32_reg.h, 4587</a>]        mm32_reg.h
    Use   [<a href="12970.html#392">HAL_tim.h, 392</a>]             [unnamed]
    Macro   [<a href="1012.html#894">mm32_reg_redefine_v1.h, 894</a>]   <a href="dictionary_T.html#18027">TIM_DIER_CC2IE</a>
    Macro   [<a href="1012.html#910">mm32_reg_redefine_v1.h, 910</a>]   <a href="dictionary_T.html#18042">TIM_DIER_CC2IEN</a>

<a href="dictionary_T.html#9138">TIM_DIER_CC2I_Pos</a><a name="9138"> </a>
  Declared as: (2)
    Define   [<a href="662.html#4586">mm32_reg.h, 4586</a>]        mm32_reg.h
    Macro   [<a href="662.html#4587">mm32_reg.h, 4587</a>]         <a href="dictionary_T.html#9139">TIM_DIER_CC2I</a>

<a href="dictionary_T.html#18027">TIM_DIER_CC2IE</a><a name="18027"> </a>
  Declared as: TIM_DIER_CC2I
    Define   [<a href="1012.html#894">mm32_reg_redefine_v1.h, 894</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18042">TIM_DIER_CC2IEN</a><a name="18042"> </a>
  Declared as: TIM_DIER_CC2I
    Define   [<a href="1012.html#910">mm32_reg_redefine_v1.h, 910</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9157">TIM_DIER_CC3D</a><a name="9157"> </a>
  Declared as: (0x01U << TIM_DIER_CC3D_Pos)
    Define   [<a href="662.html#4605">mm32_reg.h, 4605</a>]        mm32_reg.h
    Use   [<a href="12970.html#425">HAL_tim.h, 425</a>]             [unnamed]
    Macro   [<a href="1012.html#903">mm32_reg_redefine_v1.h, 903</a>]   <a href="dictionary_T.html#18036">TIM_DIER_CC3DE</a>
    Macro   [<a href="1012.html#919">mm32_reg_redefine_v1.h, 919</a>]   <a href="dictionary_T.html#18051">TIM_DIER_CC3DEN</a>

<a href="dictionary_T.html#9156">TIM_DIER_CC3D_Pos</a><a name="9156"> </a>
  Declared as: (11)
    Define   [<a href="662.html#4604">mm32_reg.h, 4604</a>]        mm32_reg.h
    Macro   [<a href="662.html#4605">mm32_reg.h, 4605</a>]         <a href="dictionary_T.html#9157">TIM_DIER_CC3D</a>

<a href="dictionary_T.html#18036">TIM_DIER_CC3DE</a><a name="18036"> </a>
  Declared as: TIM_DIER_CC3D
    Define   [<a href="1012.html#903">mm32_reg_redefine_v1.h, 903</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18051">TIM_DIER_CC3DEN</a><a name="18051"> </a>
  Declared as: TIM_DIER_CC3D
    Define   [<a href="1012.html#919">mm32_reg_redefine_v1.h, 919</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9141">TIM_DIER_CC3I</a><a name="9141"> </a>
  Declared as: (0x01U << TIM_DIER_CC3I_Pos)
    Define   [<a href="662.html#4589">mm32_reg.h, 4589</a>]        mm32_reg.h
    Use   [<a href="12970.html#393">HAL_tim.h, 393</a>]             [unnamed]
    Macro   [<a href="1012.html#895">mm32_reg_redefine_v1.h, 895</a>]   <a href="dictionary_T.html#18028">TIM_DIER_CC3IE</a>
    Macro   [<a href="1012.html#911">mm32_reg_redefine_v1.h, 911</a>]   <a href="dictionary_T.html#18043">TIM_DIER_CC3IEN</a>

<a href="dictionary_T.html#9140">TIM_DIER_CC3I_Pos</a><a name="9140"> </a>
  Declared as: (3)
    Define   [<a href="662.html#4588">mm32_reg.h, 4588</a>]        mm32_reg.h
    Macro   [<a href="662.html#4589">mm32_reg.h, 4589</a>]         <a href="dictionary_T.html#9141">TIM_DIER_CC3I</a>

<a href="dictionary_T.html#18028">TIM_DIER_CC3IE</a><a name="18028"> </a>
  Declared as: TIM_DIER_CC3I
    Define   [<a href="1012.html#895">mm32_reg_redefine_v1.h, 895</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18043">TIM_DIER_CC3IEN</a><a name="18043"> </a>
  Declared as: TIM_DIER_CC3I
    Define   [<a href="1012.html#911">mm32_reg_redefine_v1.h, 911</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9159">TIM_DIER_CC4D</a><a name="9159"> </a>
  Declared as: (0x01U << TIM_DIER_CC4D_Pos)
    Define   [<a href="662.html#4607">mm32_reg.h, 4607</a>]        mm32_reg.h
    Use   [<a href="12970.html#426">HAL_tim.h, 426</a>]             [unnamed]
    Macro   [<a href="1012.html#904">mm32_reg_redefine_v1.h, 904</a>]   <a href="dictionary_T.html#18037">TIM_DIER_CC4DE</a>
    Macro   [<a href="1012.html#920">mm32_reg_redefine_v1.h, 920</a>]   <a href="dictionary_T.html#18052">TIM_DIER_CC4DEN</a>

<a href="dictionary_T.html#9158">TIM_DIER_CC4D_Pos</a><a name="9158"> </a>
  Declared as: (12)
    Define   [<a href="662.html#4606">mm32_reg.h, 4606</a>]        mm32_reg.h
    Macro   [<a href="662.html#4607">mm32_reg.h, 4607</a>]         <a href="dictionary_T.html#9159">TIM_DIER_CC4D</a>

<a href="dictionary_T.html#18037">TIM_DIER_CC4DE</a><a name="18037"> </a>
  Declared as: TIM_DIER_CC4D
    Define   [<a href="1012.html#904">mm32_reg_redefine_v1.h, 904</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18052">TIM_DIER_CC4DEN</a><a name="18052"> </a>
  Declared as: TIM_DIER_CC4D
    Define   [<a href="1012.html#920">mm32_reg_redefine_v1.h, 920</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9143">TIM_DIER_CC4I</a><a name="9143"> </a>
  Declared as: (0x01U << TIM_DIER_CC4I_Pos)
    Define   [<a href="662.html#4591">mm32_reg.h, 4591</a>]        mm32_reg.h
    Use   [<a href="12970.html#394">HAL_tim.h, 394</a>]             [unnamed]
    Macro   [<a href="1012.html#896">mm32_reg_redefine_v1.h, 896</a>]   <a href="dictionary_T.html#18029">TIM_DIER_CC4IE</a>
    Macro   [<a href="1012.html#912">mm32_reg_redefine_v1.h, 912</a>]   <a href="dictionary_T.html#18044">TIM_DIER_CC4IEN</a>

<a href="dictionary_T.html#9142">TIM_DIER_CC4I_Pos</a><a name="9142"> </a>
  Declared as: (4)
    Define   [<a href="662.html#4590">mm32_reg.h, 4590</a>]        mm32_reg.h
    Macro   [<a href="662.html#4591">mm32_reg.h, 4591</a>]         <a href="dictionary_T.html#9143">TIM_DIER_CC4I</a>

<a href="dictionary_T.html#18029">TIM_DIER_CC4IE</a><a name="18029"> </a>
  Declared as: TIM_DIER_CC4I
    Define   [<a href="1012.html#896">mm32_reg_redefine_v1.h, 896</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18044">TIM_DIER_CC4IEN</a><a name="18044"> </a>
  Declared as: TIM_DIER_CC4I
    Define   [<a href="1012.html#912">mm32_reg_redefine_v1.h, 912</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9167">TIM_DIER_CC5D</a><a name="9167"> </a>
  Declared as: (0x01U << TIM_DIER_CC5D_Pos)
    Define   [<a href="662.html#4616">mm32_reg.h, 4616</a>]        mm32_reg.h
    Macro   [<a href="1012.html#925">mm32_reg_redefine_v1.h, 925</a>]   <a href="dictionary_T.html#18056">TIM_DIER_CC5DE</a>

<a href="dictionary_T.html#9166">TIM_DIER_CC5D_Pos</a><a name="9166"> </a>
  Declared as: (17)
    Define   [<a href="662.html#4615">mm32_reg.h, 4615</a>]        mm32_reg.h
    Macro   [<a href="662.html#4616">mm32_reg.h, 4616</a>]         <a href="dictionary_T.html#9167">TIM_DIER_CC5D</a>

<a href="dictionary_T.html#18056">TIM_DIER_CC5DE</a><a name="18056"> </a>
  Declared as: TIM_DIER_CC5D
    Define   [<a href="1012.html#925">mm32_reg_redefine_v1.h, 925</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9165">TIM_DIER_CC5I</a><a name="9165"> </a>
  Declared as: (0x01U << TIM_DIER_CC5I_Pos)
    Define   [<a href="662.html#4614">mm32_reg.h, 4614</a>]        mm32_reg.h
    Macro   [<a href="1012.html#924">mm32_reg_redefine_v1.h, 924</a>]   <a href="dictionary_T.html#18055">TIM_DIER_CC5IE</a>

<a href="dictionary_T.html#9164">TIM_DIER_CC5I_Pos</a><a name="9164"> </a>
  Declared as: (16)
    Define   [<a href="662.html#4613">mm32_reg.h, 4613</a>]        mm32_reg.h
    Macro   [<a href="662.html#4614">mm32_reg.h, 4614</a>]         <a href="dictionary_T.html#9165">TIM_DIER_CC5I</a>

<a href="dictionary_T.html#18055">TIM_DIER_CC5IE</a><a name="18055"> </a>
  Declared as: TIM_DIER_CC5I
    Define   [<a href="1012.html#924">mm32_reg_redefine_v1.h, 924</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9161">TIM_DIER_COMD</a><a name="9161"> </a>
  Declared as: (0x01U << TIM_DIER_COMD_Pos)
    Define   [<a href="662.html#4609">mm32_reg.h, 4609</a>]        mm32_reg.h
    Use   [<a href="12970.html#427">HAL_tim.h, 427</a>]             [unnamed]
    Macro   [<a href="1012.html#905">mm32_reg_redefine_v1.h, 905</a>]   <a href="dictionary_T.html#18038">TIM_DIER_COMDE</a>
    Macro   [<a href="1012.html#921">mm32_reg_redefine_v1.h, 921</a>]   <a href="dictionary_T.html#18053">TIM_DIER_COMDEN</a>

<a href="dictionary_T.html#9160">TIM_DIER_COMD_Pos</a><a name="9160"> </a>
  Declared as: (13)
    Define   [<a href="662.html#4608">mm32_reg.h, 4608</a>]        mm32_reg.h
    Macro   [<a href="662.html#4609">mm32_reg.h, 4609</a>]         <a href="dictionary_T.html#9161">TIM_DIER_COMD</a>

<a href="dictionary_T.html#18038">TIM_DIER_COMDE</a><a name="18038"> </a>
  Declared as: TIM_DIER_COMD
    Define   [<a href="1012.html#905">mm32_reg_redefine_v1.h, 905</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18053">TIM_DIER_COMDEN</a><a name="18053"> </a>
  Declared as: TIM_DIER_COMD
    Define   [<a href="1012.html#921">mm32_reg_redefine_v1.h, 921</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9145">TIM_DIER_COMI</a><a name="9145"> </a>
  Declared as: (0x01U << TIM_DIER_COMI_Pos)
    Define   [<a href="662.html#4593">mm32_reg.h, 4593</a>]        mm32_reg.h
    Use   [<a href="12970.html#395">HAL_tim.h, 395</a>]             [unnamed]
    Macro   [<a href="1012.html#897">mm32_reg_redefine_v1.h, 897</a>]   <a href="dictionary_T.html#18030">TIM_DIER_COMIE</a>
    Macro   [<a href="1012.html#913">mm32_reg_redefine_v1.h, 913</a>]   <a href="dictionary_T.html#18045">TIM_DIER_COMIEN</a>

<a href="dictionary_T.html#9144">TIM_DIER_COMI_Pos</a><a name="9144"> </a>
  Declared as: (5)
    Define   [<a href="662.html#4592">mm32_reg.h, 4592</a>]        mm32_reg.h
    Macro   [<a href="662.html#4593">mm32_reg.h, 4593</a>]         <a href="dictionary_T.html#9145">TIM_DIER_COMI</a>

<a href="dictionary_T.html#18030">TIM_DIER_COMIE</a><a name="18030"> </a>
  Declared as: TIM_DIER_COMI
    Define   [<a href="1012.html#897">mm32_reg_redefine_v1.h, 897</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18045">TIM_DIER_COMIEN</a><a name="18045"> </a>
  Declared as: TIM_DIER_COMI
    Define   [<a href="1012.html#913">mm32_reg_redefine_v1.h, 913</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9163">TIM_DIER_TD</a><a name="9163"> </a>
  Declared as: (0x01U << TIM_DIER_TD_Pos)
    Define   [<a href="662.html#4611">mm32_reg.h, 4611</a>]        mm32_reg.h
    Use   [<a href="12970.html#428">HAL_tim.h, 428</a>]             [unnamed]
    Macro   [<a href="1012.html#906">mm32_reg_redefine_v1.h, 906</a>]   <a href="dictionary_T.html#18039">TIM_DIER_TDE</a>
    Macro   [<a href="1012.html#922">mm32_reg_redefine_v1.h, 922</a>]   <a href="dictionary_T.html#18054">TIM_DIER_TDEN</a>

<a href="dictionary_T.html#9162">TIM_DIER_TD_Pos</a><a name="9162"> </a>
  Declared as: (14)
    Define   [<a href="662.html#4610">mm32_reg.h, 4610</a>]        mm32_reg.h
    Macro   [<a href="662.html#4611">mm32_reg.h, 4611</a>]         <a href="dictionary_T.html#9163">TIM_DIER_TD</a>

<a href="dictionary_T.html#18039">TIM_DIER_TDE</a><a name="18039"> </a>
  Declared as: TIM_DIER_TD
    Define   [<a href="1012.html#906">mm32_reg_redefine_v1.h, 906</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18054">TIM_DIER_TDEN</a><a name="18054"> </a>
  Declared as: TIM_DIER_TD
    Define   [<a href="1012.html#922">mm32_reg_redefine_v1.h, 922</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9147">TIM_DIER_TI</a><a name="9147"> </a>
  Declared as: (0x01U << TIM_DIER_TI_Pos)
    Define   [<a href="662.html#4595">mm32_reg.h, 4595</a>]        mm32_reg.h
    Use   [<a href="12970.html#396">HAL_tim.h, 396</a>]             [unnamed]
    Macro   [<a href="1012.html#898">mm32_reg_redefine_v1.h, 898</a>]   <a href="dictionary_T.html#18031">TIM_DIER_TIE</a>
    Macro   [<a href="1012.html#914">mm32_reg_redefine_v1.h, 914</a>]   <a href="dictionary_T.html#18046">TIM_DIER_TIEN</a>

<a href="dictionary_T.html#9146">TIM_DIER_TI_Pos</a><a name="9146"> </a>
  Declared as: (6)
    Define   [<a href="662.html#4594">mm32_reg.h, 4594</a>]        mm32_reg.h
    Macro   [<a href="662.html#4595">mm32_reg.h, 4595</a>]         <a href="dictionary_T.html#9147">TIM_DIER_TI</a>

<a href="dictionary_T.html#18031">TIM_DIER_TIE</a><a name="18031"> </a>
  Declared as: TIM_DIER_TI
    Define   [<a href="1012.html#898">mm32_reg_redefine_v1.h, 898</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18046">TIM_DIER_TIEN</a><a name="18046"> </a>
  Declared as: TIM_DIER_TI
    Define   [<a href="1012.html#914">mm32_reg_redefine_v1.h, 914</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9151">TIM_DIER_UD</a><a name="9151"> </a>
  Declared as: (0x01U << TIM_DIER_UD_Pos)
    Define   [<a href="662.html#4599">mm32_reg.h, 4599</a>]        mm32_reg.h
    Use   [<a href="12970.html#422">HAL_tim.h, 422</a>]             [unnamed]
    Macro   [<a href="1012.html#900">mm32_reg_redefine_v1.h, 900</a>]   <a href="dictionary_T.html#18033">TIM_DIER_UDE</a>
    Macro   [<a href="1012.html#916">mm32_reg_redefine_v1.h, 916</a>]   <a href="dictionary_T.html#18048">TIM_DIER_UDEN</a>

<a href="dictionary_T.html#9150">TIM_DIER_UD_Pos</a><a name="9150"> </a>
  Declared as: (8)
    Define   [<a href="662.html#4598">mm32_reg.h, 4598</a>]        mm32_reg.h
    Macro   [<a href="662.html#4599">mm32_reg.h, 4599</a>]         <a href="dictionary_T.html#9151">TIM_DIER_UD</a>

<a href="dictionary_T.html#18033">TIM_DIER_UDE</a><a name="18033"> </a>
  Declared as: TIM_DIER_UD
    Define   [<a href="1012.html#900">mm32_reg_redefine_v1.h, 900</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18048">TIM_DIER_UDEN</a><a name="18048"> </a>
  Declared as: TIM_DIER_UD
    Define   [<a href="1012.html#916">mm32_reg_redefine_v1.h, 916</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9135">TIM_DIER_UI</a><a name="9135"> </a>
  Declared as: (0x01U << TIM_DIER_UI_Pos)
    Define   [<a href="662.html#4583">mm32_reg.h, 4583</a>]        mm32_reg.h
    Use   [<a href="12970.html#390">HAL_tim.h, 390</a>]             [unnamed]
    Macro   [<a href="1012.html#892">mm32_reg_redefine_v1.h, 892</a>]   <a href="dictionary_T.html#18025">TIM_DIER_UIE</a>
    Macro   [<a href="1012.html#908">mm32_reg_redefine_v1.h, 908</a>]   <a href="dictionary_T.html#18040">TIM_DIER_UIEN</a>

<a href="dictionary_T.html#9134">TIM_DIER_UI_Pos</a><a name="9134"> </a>
  Declared as: (0)
    Define   [<a href="662.html#4582">mm32_reg.h, 4582</a>]        mm32_reg.h
    Macro   [<a href="662.html#4583">mm32_reg.h, 4583</a>]         <a href="dictionary_T.html#9135">TIM_DIER_UI</a>

<a href="dictionary_T.html#18025">TIM_DIER_UIE</a><a name="18025"> </a>
  Declared as: TIM_DIER_UI
    Define   [<a href="1012.html#892">mm32_reg_redefine_v1.h, 892</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#18040">TIM_DIER_UIEN</a><a name="18040"> </a>
  Declared as: TIM_DIER_UI
    Define   [<a href="1012.html#908">mm32_reg_redefine_v1.h, 908</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9434">TIM_DMAR_DMAB</a><a name="9434"> </a>
  Declared as: (0xFFFFU)
    Define   [<a href="662.html#4962">mm32_reg.h, 4962</a>]        mm32_reg.h

<a href="dictionary_T.html#9209">TIM_EGR_BG</a><a name="9209"> </a>
  Declared as: (0x01U << TIM_EGR_BG_Pos)
    Define   [<a href="662.html#4667">mm32_reg.h, 4667</a>]        mm32_reg.h
    Use   [<a href="12970.html#136">HAL_tim.h, 136</a>]             [unnamed]

<a href="dictionary_T.html#9208">TIM_EGR_BG_Pos</a><a name="9208"> </a>
  Declared as: (7)
    Define   [<a href="662.html#4666">mm32_reg.h, 4666</a>]        mm32_reg.h
    Macro   [<a href="662.html#4667">mm32_reg.h, 4667</a>]         <a href="dictionary_T.html#9209">TIM_EGR_BG</a>

<a href="dictionary_T.html#9197">TIM_EGR_CC1G</a><a name="9197"> </a>
  Declared as: (0x01U << TIM_EGR_CC1G_Pos)
    Define   [<a href="662.html#4655">mm32_reg.h, 4655</a>]        mm32_reg.h
    Use   [<a href="12970.html#130">HAL_tim.h, 130</a>]             [unnamed]

<a href="dictionary_T.html#9196">TIM_EGR_CC1G_Pos</a><a name="9196"> </a>
  Declared as: (1)
    Define   [<a href="662.html#4654">mm32_reg.h, 4654</a>]        mm32_reg.h
    Macro   [<a href="662.html#4655">mm32_reg.h, 4655</a>]         <a href="dictionary_T.html#9197">TIM_EGR_CC1G</a>

<a href="dictionary_T.html#9199">TIM_EGR_CC2G</a><a name="9199"> </a>
  Declared as: (0x01U << TIM_EGR_CC2G_Pos)
    Define   [<a href="662.html#4657">mm32_reg.h, 4657</a>]        mm32_reg.h
    Use   [<a href="12970.html#131">HAL_tim.h, 131</a>]             [unnamed]

<a href="dictionary_T.html#9198">TIM_EGR_CC2G_Pos</a><a name="9198"> </a>
  Declared as: (2)
    Define   [<a href="662.html#4656">mm32_reg.h, 4656</a>]        mm32_reg.h
    Macro   [<a href="662.html#4657">mm32_reg.h, 4657</a>]         <a href="dictionary_T.html#9199">TIM_EGR_CC2G</a>

<a href="dictionary_T.html#9201">TIM_EGR_CC3G</a><a name="9201"> </a>
  Declared as: (0x01U << TIM_EGR_CC3G_Pos)
    Define   [<a href="662.html#4659">mm32_reg.h, 4659</a>]        mm32_reg.h
    Use   [<a href="12970.html#132">HAL_tim.h, 132</a>]             [unnamed]

<a href="dictionary_T.html#9200">TIM_EGR_CC3G_Pos</a><a name="9200"> </a>
  Declared as: (3)
    Define   [<a href="662.html#4658">mm32_reg.h, 4658</a>]        mm32_reg.h
    Macro   [<a href="662.html#4659">mm32_reg.h, 4659</a>]         <a href="dictionary_T.html#9201">TIM_EGR_CC3G</a>

<a href="dictionary_T.html#9203">TIM_EGR_CC4G</a><a name="9203"> </a>
  Declared as: (0x01U << TIM_EGR_CC4G_Pos)
    Define   [<a href="662.html#4661">mm32_reg.h, 4661</a>]        mm32_reg.h
    Use   [<a href="12970.html#133">HAL_tim.h, 133</a>]             [unnamed]

<a href="dictionary_T.html#9202">TIM_EGR_CC4G_Pos</a><a name="9202"> </a>
  Declared as: (4)
    Define   [<a href="662.html#4660">mm32_reg.h, 4660</a>]        mm32_reg.h
    Macro   [<a href="662.html#4661">mm32_reg.h, 4661</a>]         <a href="dictionary_T.html#9203">TIM_EGR_CC4G</a>

<a href="dictionary_T.html#9211">TIM_EGR_CC5G</a><a name="9211"> </a>
  Declared as: (0x01U << TIM_EGR_CC5G_Pos)
    Define   [<a href="662.html#4670">mm32_reg.h, 4670</a>]        mm32_reg.h

<a href="dictionary_T.html#9210">TIM_EGR_CC5G_Pos</a><a name="9210"> </a>
  Declared as: (16)
    Define   [<a href="662.html#4669">mm32_reg.h, 4669</a>]        mm32_reg.h
    Macro   [<a href="662.html#4670">mm32_reg.h, 4670</a>]         <a href="dictionary_T.html#9211">TIM_EGR_CC5G</a>

<a href="dictionary_T.html#9205">TIM_EGR_COMG</a><a name="9205"> </a>
  Declared as: (0x01U << TIM_EGR_COMG_Pos)
    Define   [<a href="662.html#4663">mm32_reg.h, 4663</a>]        mm32_reg.h
    Use   [<a href="12970.html#134">HAL_tim.h, 134</a>]             [unnamed]

<a href="dictionary_T.html#9204">TIM_EGR_COMG_Pos</a><a name="9204"> </a>
  Declared as: (5)
    Define   [<a href="662.html#4662">mm32_reg.h, 4662</a>]        mm32_reg.h
    Macro   [<a href="662.html#4663">mm32_reg.h, 4663</a>]         <a href="dictionary_T.html#9205">TIM_EGR_COMG</a>

<a href="dictionary_T.html#9207">TIM_EGR_TG</a><a name="9207"> </a>
  Declared as: (0x01U << TIM_EGR_TG_Pos)
    Define   [<a href="662.html#4665">mm32_reg.h, 4665</a>]        mm32_reg.h
    Use   [<a href="12970.html#135">HAL_tim.h, 135</a>]             [unnamed]

<a href="dictionary_T.html#9206">TIM_EGR_TG_Pos</a><a name="9206"> </a>
  Declared as: (6)
    Define   [<a href="662.html#4664">mm32_reg.h, 4664</a>]        mm32_reg.h
    Macro   [<a href="662.html#4665">mm32_reg.h, 4665</a>]         <a href="dictionary_T.html#9207">TIM_EGR_TG</a>

<a href="dictionary_T.html#9195">TIM_EGR_UG</a><a name="9195"> </a>
  Declared as: (0x01U << TIM_EGR_UG_Pos)
    Define   [<a href="662.html#4653">mm32_reg.h, 4653</a>]        mm32_reg.h
    Use   [<a href="12970.html#129">HAL_tim.h, 129</a>]             [unnamed]
    Use   [<a href="12970.html#331">HAL_tim.h, 331</a>]             [unnamed]

<a href="dictionary_T.html#9194">TIM_EGR_UG_Pos</a><a name="9194"> </a>
  Declared as: (0)
    Define   [<a href="662.html#4652">mm32_reg.h, 4652</a>]        mm32_reg.h
    Macro   [<a href="662.html#4653">mm32_reg.h, 4653</a>]         <a href="dictionary_T.html#9195">TIM_EGR_UG</a>

<a href="dictionary_T.html#9436">TIM_OR_ETR_RMP</a><a name="9436"> </a>
  Declared as: (0x07U << TIM_OR_ETR_RMP_Pos)
    Define   [<a href="662.html#4968">mm32_reg.h, 4968</a>]        mm32_reg.h

<a href="dictionary_T.html#9437">TIM_OR_ETR_RMP_GPIO</a><a name="9437"> </a>
  Declared as: (0x00U << TIM_OR_ETR_RMP_Pos)
    Define   [<a href="662.html#4969">mm32_reg.h, 4969</a>]        mm32_reg.h

<a href="dictionary_T.html#9440">TIM_OR_ETR_RMP_HSE_Div128</a><a name="9440"> </a>
  Declared as: (0x03U << TIM_OR_ETR_RMP_Pos)
    Define   [<a href="662.html#4972">mm32_reg.h, 4972</a>]        mm32_reg.h

<a href="dictionary_T.html#9439">TIM_OR_ETR_RMP_LSE</a><a name="9439"> </a>
  Declared as: (0x02U << TIM_OR_ETR_RMP_Pos)
    Define   [<a href="662.html#4971">mm32_reg.h, 4971</a>]        mm32_reg.h

<a href="dictionary_T.html#9438">TIM_OR_ETR_RMP_LSI</a><a name="9438"> </a>
  Declared as: (0x01U << TIM_OR_ETR_RMP_Pos)
    Define   [<a href="662.html#4970">mm32_reg.h, 4970</a>]        mm32_reg.h

<a href="dictionary_T.html#9435">TIM_OR_ETR_RMP_Pos</a><a name="9435"> </a>
  Declared as: (0)
    Define   [<a href="662.html#4967">mm32_reg.h, 4967</a>]        mm32_reg.h
    Macro   [<a href="662.html#4968">mm32_reg.h, 4968</a>]         <a href="dictionary_T.html#9436">TIM_OR_ETR_RMP</a>
    Macro   [<a href="662.html#4969">mm32_reg.h, 4969</a>]         <a href="dictionary_T.html#9437">TIM_OR_ETR_RMP_GPIO</a>
    Macro   [<a href="662.html#4970">mm32_reg.h, 4970</a>]         <a href="dictionary_T.html#9438">TIM_OR_ETR_RMP_LSI</a>
    Macro   [<a href="662.html#4971">mm32_reg.h, 4971</a>]         <a href="dictionary_T.html#9439">TIM_OR_ETR_RMP_LSE</a>
    Macro   [<a href="662.html#4972">mm32_reg.h, 4972</a>]         <a href="dictionary_T.html#9440">TIM_OR_ETR_RMP_HSE_Div128</a>

<a href="dictionary_T.html#9442">TIM_OR_TI4_RMP</a><a name="9442"> </a>
  Declared as: (0x03U << TIM_OR_TI4_RMP_Pos)
    Define   [<a href="662.html#4976">mm32_reg.h, 4976</a>]        mm32_reg.h

<a href="dictionary_T.html#9441">TIM_OR_TI4_RMP_Pos</a><a name="9441"> </a>
  Declared as: (6)
    Define   [<a href="662.html#4975">mm32_reg.h, 4975</a>]        mm32_reg.h
    Macro   [<a href="662.html#4976">mm32_reg.h, 4976</a>]         <a href="dictionary_T.html#9442">TIM_OR_TI4_RMP</a>

<a href="dictionary_T.html#9453">TIM_PDER_CCDREPE</a><a name="9453"> </a>
  Declared as: (0x01U << TIM_PDER_CCDREPE_Pos)
    Define   [<a href="662.html#4999">mm32_reg.h, 4999</a>]        mm32_reg.h

<a href="dictionary_T.html#9452">TIM_PDER_CCDREPE_Pos</a><a name="9452"> </a>
  Declared as: (0)
    Define   [<a href="662.html#4998">mm32_reg.h, 4998</a>]        mm32_reg.h
    Macro   [<a href="662.html#4999">mm32_reg.h, 4999</a>]         <a href="dictionary_T.html#9453">TIM_PDER_CCDREPE</a>

<a href="dictionary_T.html#9455">TIM_PDER_CCR1SHIFTEN</a><a name="9455"> </a>
  Declared as: (0x01U << TIM_PDER_CC1RSHIFTEN_Pos)
    Define   [<a href="662.html#5001">mm32_reg.h, 5001</a>]        mm32_reg.h

<a href="dictionary_T.html#9454">TIM_PDER_CCR1SHIFTEN_Pos</a><a name="9454"> </a>
  Declared as: (1)
    Define   [<a href="662.html#5000">mm32_reg.h, 5000</a>]        mm32_reg.h

<a href="dictionary_T.html#9457">TIM_PDER_CCR2SHIFTEN</a><a name="9457"> </a>
  Declared as: (0x01U << TIM_PDER_CC2RSHIFTEN_Pos)
    Define   [<a href="662.html#5003">mm32_reg.h, 5003</a>]        mm32_reg.h

<a href="dictionary_T.html#9456">TIM_PDER_CCR2SHIFTEN_Pos</a><a name="9456"> </a>
  Declared as: (2)
    Define   [<a href="662.html#5002">mm32_reg.h, 5002</a>]        mm32_reg.h

<a href="dictionary_T.html#9459">TIM_PDER_CCR3SHIFTEN</a><a name="9459"> </a>
  Declared as: (0x01U << TIM_PDER_CC3RSHIFTEN_Pos)
    Define   [<a href="662.html#5005">mm32_reg.h, 5005</a>]        mm32_reg.h

<a href="dictionary_T.html#9458">TIM_PDER_CCR3SHIFTEN_Pos</a><a name="9458"> </a>
  Declared as: (3)
    Define   [<a href="662.html#5004">mm32_reg.h, 5004</a>]        mm32_reg.h

<a href="dictionary_T.html#9461">TIM_PDER_CCR4SHIFTEN</a><a name="9461"> </a>
  Declared as: (0x01U << TIM_PDER_CC4RSHIFTEN_Pos)
    Define   [<a href="662.html#5007">mm32_reg.h, 5007</a>]        mm32_reg.h

<a href="dictionary_T.html#9460">TIM_PDER_CCR4SHIFTEN_Pos</a><a name="9460"> </a>
  Declared as: (4)
    Define   [<a href="662.html#5006">mm32_reg.h, 5006</a>]        mm32_reg.h

<a href="dictionary_T.html#9463">TIM_PDER_CCR5SHIFTEN</a><a name="9463"> </a>
  Declared as: (0x01U << TIM_PDER_CC5RSHIFTEN_Pos)
    Define   [<a href="662.html#5009">mm32_reg.h, 5009</a>]        mm32_reg.h

<a href="dictionary_T.html#9462">TIM_PDER_CCR5SHIFTEN_Pos</a><a name="9462"> </a>
  Declared as: (5)
    Define   [<a href="662.html#5008">mm32_reg.h, 5008</a>]        mm32_reg.h

<a href="dictionary_T.html#9381">TIM_PSC_PSC</a><a name="9381"> </a>
  Declared as: (0xFFFFU)
    Define   [<a href="662.html#4866">mm32_reg.h, 4866</a>]        mm32_reg.h

<a href="dictionary_T.html#9383">TIM_RCR_REP</a><a name="9383"> </a>
  Declared as: (0xFFU)
    Define   [<a href="662.html#4877">mm32_reg.h, 4877</a>]        mm32_reg.h

<a href="dictionary_T.html#9385">TIM_RCR_REP_CNT</a><a name="9385"> </a>
  Declared as: (0xFFU << TIM_RCR_REP_CNT_Pos)
    Define   [<a href="662.html#4880">mm32_reg.h, 4880</a>]        mm32_reg.h

<a href="dictionary_T.html#9384">TIM_RCR_REP_CNT_Pos</a><a name="9384"> </a>
  Declared as: (8)
    Define   [<a href="662.html#4879">mm32_reg.h, 4879</a>]        mm32_reg.h
    Macro   [<a href="662.html#4880">mm32_reg.h, 4880</a>]         <a href="dictionary_T.html#9385">TIM_RCR_REP_CNT</a>

<a href="dictionary_T.html#13130">TIM_SMCR_ECE</a><a name="13130"> </a>
  Declared as: TIM_SMCR_ECEN
    Define   [<a href="1012.html#890">mm32_reg_redefine_v1.h, 890</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12968.html#511">HAL_tim.c, 511</a>]             <a href="dictionary_T.html#13123">TIM_ETRConfig</a>
    Use   [<a href="12968.html#561">HAL_tim.c, 561</a>]             <a href="dictionary_T.html#13137">TIM_ETRClockMode2Config</a>

<a href="dictionary_T.html#9131">TIM_SMCR_ECEN</a><a name="9131"> </a>
  Declared as: (0x01U << TIM_SMCR_ECEN_Pos)
    Define   [<a href="662.html#4575">mm32_reg.h, 4575</a>]        mm32_reg.h
    Macro   [<a href="1012.html#890">mm32_reg_redefine_v1.h, 890</a>]   <a href="dictionary_T.html#13130">TIM_SMCR_ECE</a>

<a href="dictionary_T.html#9130">TIM_SMCR_ECEN_Pos</a><a name="9130"> </a>
  Declared as: (14)
    Define   [<a href="662.html#4574">mm32_reg.h, 4574</a>]        mm32_reg.h
    Macro   [<a href="662.html#4575">mm32_reg.h, 4575</a>]         <a href="dictionary_T.html#9131">TIM_SMCR_ECEN</a>

<a href="dictionary_T.html#9119">TIM_SMCR_ETF</a><a name="9119"> </a>
  Declared as: (0xFFU << TIM_SMCR_ETF_Pos)
    Define   [<a href="662.html#4563">mm32_reg.h, 4563</a>]        mm32_reg.h
    Use   [<a href="12968.html#514">HAL_tim.c, 514</a>]             <a href="dictionary_T.html#13123">TIM_ETRConfig</a>

<a href="dictionary_T.html#9120">TIM_SMCR_ETF_0</a><a name="9120"> </a>
  Declared as: (0x01U << TIM_SMCR_ETF_Pos)
    Define   [<a href="662.html#4564">mm32_reg.h, 4564</a>]        mm32_reg.h

<a href="dictionary_T.html#9121">TIM_SMCR_ETF_1</a><a name="9121"> </a>
  Declared as: (0x02U << TIM_SMCR_ETF_Pos)
    Define   [<a href="662.html#4565">mm32_reg.h, 4565</a>]        mm32_reg.h

<a href="dictionary_T.html#9122">TIM_SMCR_ETF_2</a><a name="9122"> </a>
  Declared as: (0x04U << TIM_SMCR_ETF_Pos)
    Define   [<a href="662.html#4566">mm32_reg.h, 4566</a>]        mm32_reg.h

<a href="dictionary_T.html#9123">TIM_SMCR_ETF_3</a><a name="9123"> </a>
  Declared as: (0x08U << TIM_SMCR_ETF_Pos)
    Define   [<a href="662.html#4567">mm32_reg.h, 4567</a>]        mm32_reg.h

<a href="dictionary_T.html#9118">TIM_SMCR_ETF_Pos</a><a name="9118"> </a>
  Declared as: (8)
    Define   [<a href="662.html#4562">mm32_reg.h, 4562</a>]        mm32_reg.h
    Macro   [<a href="662.html#4563">mm32_reg.h, 4563</a>]         <a href="dictionary_T.html#9119">TIM_SMCR_ETF</a>
    Macro   [<a href="662.html#4564">mm32_reg.h, 4564</a>]         <a href="dictionary_T.html#9120">TIM_SMCR_ETF_0</a>
    Macro   [<a href="662.html#4565">mm32_reg.h, 4565</a>]         <a href="dictionary_T.html#9121">TIM_SMCR_ETF_1</a>
    Macro   [<a href="662.html#4566">mm32_reg.h, 4566</a>]         <a href="dictionary_T.html#9122">TIM_SMCR_ETF_2</a>
    Macro   [<a href="662.html#4567">mm32_reg.h, 4567</a>]         <a href="dictionary_T.html#9123">TIM_SMCR_ETF_3</a>

<a href="dictionary_T.html#9133">TIM_SMCR_ETP</a><a name="9133"> </a>
  Declared as: (0x01U << TIM_SMCR_ETP_Pos)
    Define   [<a href="662.html#4577">mm32_reg.h, 4577</a>]        mm32_reg.h
    Use   [<a href="12968.html#512">HAL_tim.c, 512</a>]             <a href="dictionary_T.html#13123">TIM_ETRConfig</a>
    Use   [<a href="12970.html#323">HAL_tim.h, 323</a>]             [unnamed]

<a href="dictionary_T.html#9132">TIM_SMCR_ETP_Pos</a><a name="9132"> </a>
  Declared as: (15)
    Define   [<a href="662.html#4576">mm32_reg.h, 4576</a>]        mm32_reg.h
    Macro   [<a href="662.html#4577">mm32_reg.h, 4577</a>]         <a href="dictionary_T.html#9133">TIM_SMCR_ETP</a>

<a href="dictionary_T.html#9125">TIM_SMCR_ETPS</a><a name="9125"> </a>
  Declared as: (0x03U << TIM_SMCR_ETPS_Pos)
    Define   [<a href="662.html#4569">mm32_reg.h, 4569</a>]        mm32_reg.h
    Use   [<a href="12968.html#513">HAL_tim.c, 513</a>]             <a href="dictionary_T.html#13123">TIM_ETRConfig</a>

<a href="dictionary_T.html#9127">TIM_SMCR_ETPS_DIV2</a><a name="9127"> </a>
  Declared as: (0x01U << TIM_SMCR_ETPS_Pos)
    Define   [<a href="662.html#4571">mm32_reg.h, 4571</a>]        mm32_reg.h
    Use   [<a href="12970.html#145">HAL_tim.h, 145</a>]             [unnamed]

<a href="dictionary_T.html#9128">TIM_SMCR_ETPS_DIV4</a><a name="9128"> </a>
  Declared as: (0x02U << TIM_SMCR_ETPS_Pos)
    Define   [<a href="662.html#4572">mm32_reg.h, 4572</a>]        mm32_reg.h
    Use   [<a href="12970.html#146">HAL_tim.h, 146</a>]             [unnamed]

<a href="dictionary_T.html#9129">TIM_SMCR_ETPS_DIV8</a><a name="9129"> </a>
  Declared as: (0x03U << TIM_SMCR_ETPS_Pos)
    Define   [<a href="662.html#4573">mm32_reg.h, 4573</a>]        mm32_reg.h
    Use   [<a href="12970.html#147">HAL_tim.h, 147</a>]             [unnamed]

<a href="dictionary_T.html#9126">TIM_SMCR_ETPS_OFF</a><a name="9126"> </a>
  Declared as: (0x00U << TIM_SMCR_ETPS_Pos)
    Define   [<a href="662.html#4570">mm32_reg.h, 4570</a>]        mm32_reg.h
    Use   [<a href="12970.html#144">HAL_tim.h, 144</a>]             [unnamed]

<a href="dictionary_T.html#9124">TIM_SMCR_ETPS_Pos</a><a name="9124"> </a>
  Declared as: (12)
    Define   [<a href="662.html#4568">mm32_reg.h, 4568</a>]        mm32_reg.h
    Macro   [<a href="662.html#4569">mm32_reg.h, 4569</a>]         <a href="dictionary_T.html#9125">TIM_SMCR_ETPS</a>
    Macro   [<a href="662.html#4570">mm32_reg.h, 4570</a>]         <a href="dictionary_T.html#9126">TIM_SMCR_ETPS_OFF</a>
    Macro   [<a href="662.html#4571">mm32_reg.h, 4571</a>]         <a href="dictionary_T.html#9127">TIM_SMCR_ETPS_DIV2</a>
    Macro   [<a href="662.html#4572">mm32_reg.h, 4572</a>]         <a href="dictionary_T.html#9128">TIM_SMCR_ETPS_DIV4</a>
    Macro   [<a href="662.html#4573">mm32_reg.h, 4573</a>]         <a href="dictionary_T.html#9129">TIM_SMCR_ETPS_DIV8</a>

<a href="dictionary_T.html#9117">TIM_SMCR_MSM</a><a name="9117"> </a>
  Declared as: (0x01U << TIM_SMCR_MSM_Pos)
    Define   [<a href="662.html#4561">mm32_reg.h, 4561</a>]        mm32_reg.h
    Use   [<a href="12968.html#1203">HAL_tim.c, 1203</a>]            <a href="dictionary_T.html#13296">TIM_SelectMasterSlaveMode</a>
    Use   [<a href="12970.html#383">HAL_tim.h, 383</a>]             [unnamed]

<a href="dictionary_T.html#9116">TIM_SMCR_MSM_Pos</a><a name="9116"> </a>
  Declared as: (7)
    Define   [<a href="662.html#4560">mm32_reg.h, 4560</a>]        mm32_reg.h
    Macro   [<a href="662.html#4561">mm32_reg.h, 4561</a>]         <a href="dictionary_T.html#9117">TIM_SMCR_MSM</a>

<a href="dictionary_T.html#9105">TIM_SMCR_OCCS</a><a name="9105"> </a>
  Declared as: (0x01U << TIM_SMCR_OCCS_Pos)
    Define   [<a href="662.html#4548">mm32_reg.h, 4548</a>]        mm32_reg.h

<a href="dictionary_T.html#9104">TIM_SMCR_OCCS_Pos</a><a name="9104"> </a>
  Declared as: (3)
    Define   [<a href="662.html#4547">mm32_reg.h, 4547</a>]        mm32_reg.h
    Macro   [<a href="662.html#4548">mm32_reg.h, 4548</a>]         <a href="dictionary_T.html#9105">TIM_SMCR_OCCS</a>

<a href="dictionary_T.html#9095">TIM_SMCR_SMS</a><a name="9095"> </a>
  Declared as: (0x07U << TIM_SMCR_SMS_Pos)
    Define   [<a href="662.html#4537">mm32_reg.h, 4537</a>]        mm32_reg.h
    Use   [<a href="12968.html#448">HAL_tim.c, 448</a>]             <a href="dictionary_T.html#13107">TIM_InternalClockConfig</a>
    Use   [<a href="12968.html#538">HAL_tim.c, 538</a>]             <a href="dictionary_T.html#13131">TIM_ETRClockMode1Config</a>
    Use   [<a href="12968.html#641">HAL_tim.c, 641</a>]             <a href="dictionary_T.html#13153">TIM_EncoderInterfaceConfig</a>
    Use   [<a href="12968.html#1188">HAL_tim.c, 1188</a>]            <a href="dictionary_T.html#13292">TIM_SelectSlaveMode</a>

<a href="dictionary_T.html#9097">TIM_SMCR_SMS_ENCODER1</a><a name="9097"> </a>
  Declared as: (0x01U << TIM_SMCR_SMS_Pos)
    Define   [<a href="662.html#4539">mm32_reg.h, 4539</a>]        mm32_reg.h
    Use   [<a href="12970.html#338">HAL_tim.h, 338</a>]             [unnamed]

<a href="dictionary_T.html#9098">TIM_SMCR_SMS_ENCODER2</a><a name="9098"> </a>
  Declared as: (0x02U << TIM_SMCR_SMS_Pos)
    Define   [<a href="662.html#4540">mm32_reg.h, 4540</a>]        mm32_reg.h
    Use   [<a href="12970.html#339">HAL_tim.h, 339</a>]             [unnamed]

<a href="dictionary_T.html#9099">TIM_SMCR_SMS_ENCODER3</a><a name="9099"> </a>
  Declared as: (0x03U << TIM_SMCR_SMS_Pos)
    Define   [<a href="662.html#4541">mm32_reg.h, 4541</a>]        mm32_reg.h
    Use   [<a href="12970.html#340">HAL_tim.h, 340</a>]             [unnamed]

<a href="dictionary_T.html#9103">TIM_SMCR_SMS_EXTERNAL1</a><a name="9103"> </a>
  Declared as: (0x07U << TIM_SMCR_SMS_Pos)
    Define   [<a href="662.html#4545">mm32_reg.h, 4545</a>]        mm32_reg.h
    Use   [<a href="12970.html#122">HAL_tim.h, 122</a>]             [unnamed]

<a href="dictionary_T.html#9101">TIM_SMCR_SMS_GATED</a><a name="9101"> </a>
  Declared as: (0x05U << TIM_SMCR_SMS_Pos)
    Define   [<a href="662.html#4543">mm32_reg.h, 4543</a>]        mm32_reg.h
    Use   [<a href="12970.html#120">HAL_tim.h, 120</a>]             [unnamed]

<a href="dictionary_T.html#9096">TIM_SMCR_SMS_OFF</a><a name="9096"> </a>
  Declared as: (0x00U << TIM_SMCR_SMS_Pos)
    Define   [<a href="662.html#4538">mm32_reg.h, 4538</a>]        mm32_reg.h

<a href="dictionary_T.html#9094">TIM_SMCR_SMS_Pos</a><a name="9094"> </a>
  Declared as: (0)
    Define   [<a href="662.html#4536">mm32_reg.h, 4536</a>]        mm32_reg.h
    Macro   [<a href="662.html#4537">mm32_reg.h, 4537</a>]         <a href="dictionary_T.html#9095">TIM_SMCR_SMS</a>
    Macro   [<a href="662.html#4538">mm32_reg.h, 4538</a>]         <a href="dictionary_T.html#9096">TIM_SMCR_SMS_OFF</a>
    Macro   [<a href="662.html#4539">mm32_reg.h, 4539</a>]         <a href="dictionary_T.html#9097">TIM_SMCR_SMS_ENCODER1</a>
    Macro   [<a href="662.html#4540">mm32_reg.h, 4540</a>]         <a href="dictionary_T.html#9098">TIM_SMCR_SMS_ENCODER2</a>
    Macro   [<a href="662.html#4541">mm32_reg.h, 4541</a>]         <a href="dictionary_T.html#9099">TIM_SMCR_SMS_ENCODER3</a>
    Macro   [<a href="662.html#4542">mm32_reg.h, 4542</a>]         <a href="dictionary_T.html#9100">TIM_SMCR_SMS_RESET</a>
    Macro   [<a href="662.html#4543">mm32_reg.h, 4543</a>]         <a href="dictionary_T.html#9101">TIM_SMCR_SMS_GATED</a>
    Macro   [<a href="662.html#4544">mm32_reg.h, 4544</a>]         <a href="dictionary_T.html#9102">TIM_SMCR_SMS_TRIGGER</a>
    Macro   [<a href="662.html#4545">mm32_reg.h, 4545</a>]         <a href="dictionary_T.html#9103">TIM_SMCR_SMS_EXTERNAL1</a>

<a href="dictionary_T.html#9100">TIM_SMCR_SMS_RESET</a><a name="9100"> </a>
  Declared as: (0x04U << TIM_SMCR_SMS_Pos)
    Define   [<a href="662.html#4542">mm32_reg.h, 4542</a>]        mm32_reg.h
    Use   [<a href="12970.html#118">HAL_tim.h, 118</a>]             [unnamed]

<a href="dictionary_T.html#9102">TIM_SMCR_SMS_TRIGGER</a><a name="9102"> </a>
  Declared as: (0x06U << TIM_SMCR_SMS_Pos)
    Define   [<a href="662.html#4544">mm32_reg.h, 4544</a>]        mm32_reg.h
    Use   [<a href="12970.html#121">HAL_tim.h, 121</a>]             [unnamed]

<a href="dictionary_T.html#9107">TIM_SMCR_TS</a><a name="9107"> </a>
  Declared as: (0x07U << TIM_SMCR_TS_Pos)
    Define   [<a href="662.html#4551">mm32_reg.h, 4551</a>]        mm32_reg.h
    Use   [<a href="12968.html#537">HAL_tim.c, 537</a>]             <a href="dictionary_T.html#13131">TIM_ETRClockMode1Config</a>
    Use   [<a href="12968.html#614">HAL_tim.c, 614</a>]             <a href="dictionary_T.html#13113">TIM_SelectInputTrigger</a>

<a href="dictionary_T.html#9115">TIM_SMCR_TS_ETRF</a><a name="9115"> </a>
  Declared as: (0x07U << TIM_SMCR_TS_Pos)
    Define   [<a href="662.html#4559">mm32_reg.h, 4559</a>]        mm32_reg.h
    Use   [<a href="12970.html#96">HAL_tim.h, 96</a>]              [unnamed]

<a href="dictionary_T.html#9108">TIM_SMCR_TS_ITR0</a><a name="9108"> </a>
  Declared as: (0x00U << TIM_SMCR_TS_Pos)
    Define   [<a href="662.html#4552">mm32_reg.h, 4552</a>]        mm32_reg.h
    Use   [<a href="12970.html#89">HAL_tim.h, 89</a>]              [unnamed]

<a href="dictionary_T.html#9109">TIM_SMCR_TS_ITR1</a><a name="9109"> </a>
  Declared as: (0x01U << TIM_SMCR_TS_Pos)
    Define   [<a href="662.html#4553">mm32_reg.h, 4553</a>]        mm32_reg.h
    Use   [<a href="12970.html#90">HAL_tim.h, 90</a>]              [unnamed]

<a href="dictionary_T.html#9110">TIM_SMCR_TS_ITR2</a><a name="9110"> </a>
  Declared as: (0x02U << TIM_SMCR_TS_Pos)
    Define   [<a href="662.html#4554">mm32_reg.h, 4554</a>]        mm32_reg.h
    Use   [<a href="12970.html#91">HAL_tim.h, 91</a>]              [unnamed]

<a href="dictionary_T.html#9111">TIM_SMCR_TS_ITR3</a><a name="9111"> </a>
  Declared as: (0x03U << TIM_SMCR_TS_Pos)
    Define   [<a href="662.html#4555">mm32_reg.h, 4555</a>]        mm32_reg.h
    Use   [<a href="12970.html#92">HAL_tim.h, 92</a>]              [unnamed]

<a href="dictionary_T.html#9106">TIM_SMCR_TS_Pos</a><a name="9106"> </a>
  Declared as: (4)
    Define   [<a href="662.html#4550">mm32_reg.h, 4550</a>]        mm32_reg.h
    Macro   [<a href="662.html#4551">mm32_reg.h, 4551</a>]         <a href="dictionary_T.html#9107">TIM_SMCR_TS</a>
    Macro   [<a href="662.html#4552">mm32_reg.h, 4552</a>]         <a href="dictionary_T.html#9108">TIM_SMCR_TS_ITR0</a>
    Macro   [<a href="662.html#4553">mm32_reg.h, 4553</a>]         <a href="dictionary_T.html#9109">TIM_SMCR_TS_ITR1</a>
    Macro   [<a href="662.html#4554">mm32_reg.h, 4554</a>]         <a href="dictionary_T.html#9110">TIM_SMCR_TS_ITR2</a>
    Macro   [<a href="662.html#4555">mm32_reg.h, 4555</a>]         <a href="dictionary_T.html#9111">TIM_SMCR_TS_ITR3</a>
    Macro   [<a href="662.html#4556">mm32_reg.h, 4556</a>]         <a href="dictionary_T.html#9112">TIM_SMCR_TS_TI1F_ED</a>
    Macro   [<a href="662.html#4557">mm32_reg.h, 4557</a>]         <a href="dictionary_T.html#9113">TIM_SMCR_TS_TI1FP1</a>
    Macro   [<a href="662.html#4558">mm32_reg.h, 4558</a>]         <a href="dictionary_T.html#9114">TIM_SMCR_TS_TI2FP2</a>
    Macro   [<a href="662.html#4559">mm32_reg.h, 4559</a>]         <a href="dictionary_T.html#9115">TIM_SMCR_TS_ETRF</a>

<a href="dictionary_T.html#9112">TIM_SMCR_TS_TI1F_ED</a><a name="9112"> </a>
  Declared as: (0x04U << TIM_SMCR_TS_Pos)
    Define   [<a href="662.html#4556">mm32_reg.h, 4556</a>]        mm32_reg.h
    Use   [<a href="12970.html#93">HAL_tim.h, 93</a>]              [unnamed]
    Use   [<a href="12970.html#156">HAL_tim.h, 156</a>]             [unnamed]

<a href="dictionary_T.html#9113">TIM_SMCR_TS_TI1FP1</a><a name="9113"> </a>
  Declared as: (0x05U << TIM_SMCR_TS_Pos)
    Define   [<a href="662.html#4557">mm32_reg.h, 4557</a>]        mm32_reg.h
    Use   [<a href="12970.html#94">HAL_tim.h, 94</a>]              [unnamed]
    Use   [<a href="12970.html#154">HAL_tim.h, 154</a>]             [unnamed]

<a href="dictionary_T.html#9114">TIM_SMCR_TS_TI2FP2</a><a name="9114"> </a>
  Declared as: (0x06U << TIM_SMCR_TS_Pos)
    Define   [<a href="662.html#4558">mm32_reg.h, 4558</a>]        mm32_reg.h
    Use   [<a href="12970.html#95">HAL_tim.h, 95</a>]              [unnamed]
    Use   [<a href="12970.html#155">HAL_tim.h, 155</a>]             [unnamed]

<a href="dictionary_T.html#9183">TIM_SR_BI</a><a name="9183"> </a>
  Declared as: (0x01U << TIM_SR_BI_Pos)
    Define   [<a href="662.html#4636">mm32_reg.h, 4636</a>]        mm32_reg.h
    Macro   [<a href="1012.html#934">mm32_reg_redefine_v1.h, 934</a>]   <a href="dictionary_T.html#15814">TIM_SR_BIF</a>

<a href="dictionary_T.html#9182">TIM_SR_BI_Pos</a><a name="9182"> </a>
  Declared as: (7)
    Define   [<a href="662.html#4635">mm32_reg.h, 4635</a>]        mm32_reg.h
    Macro   [<a href="662.html#4636">mm32_reg.h, 4636</a>]         <a href="dictionary_T.html#9183">TIM_SR_BI</a>

<a href="dictionary_T.html#15814">TIM_SR_BIF</a><a name="15814"> </a>
  Declared as: TIM_SR_BI
    Define   [<a href="1012.html#934">mm32_reg_redefine_v1.h, 934</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12970.html#411">HAL_tim.h, 411</a>]             [unnamed]

<a href="dictionary_T.html#9171">TIM_SR_CC1I</a><a name="9171"> </a>
  Declared as: (0x01U << TIM_SR_CC1I_Pos)
    Define   [<a href="662.html#4624">mm32_reg.h, 4624</a>]        mm32_reg.h
    Macro   [<a href="1012.html#928">mm32_reg_redefine_v1.h, 928</a>]   <a href="dictionary_T.html#15802">TIM_SR_CC1IF</a>

<a href="dictionary_T.html#9170">TIM_SR_CC1I_Pos</a><a name="9170"> </a>
  Declared as: (1)
    Define   [<a href="662.html#4623">mm32_reg.h, 4623</a>]        mm32_reg.h
    Macro   [<a href="662.html#4624">mm32_reg.h, 4624</a>]         <a href="dictionary_T.html#9171">TIM_SR_CC1I</a>

<a href="dictionary_T.html#15802">TIM_SR_CC1IF</a><a name="15802"> </a>
  Declared as: TIM_SR_CC1I
    Define   [<a href="1012.html#928">mm32_reg_redefine_v1.h, 928</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12970.html#405">HAL_tim.h, 405</a>]             [unnamed]

<a href="dictionary_T.html#9185">TIM_SR_CC1O</a><a name="9185"> </a>
  Declared as: (0x01U << TIM_SR_CC1O_Pos)
    Define   [<a href="662.html#4638">mm32_reg.h, 4638</a>]        mm32_reg.h
    Macro   [<a href="1012.html#935">mm32_reg_redefine_v1.h, 935</a>]   <a href="dictionary_T.html#15816">TIM_SR_CC1OF</a>

<a href="dictionary_T.html#9184">TIM_SR_CC1O_Pos</a><a name="9184"> </a>
  Declared as: (9)
    Define   [<a href="662.html#4637">mm32_reg.h, 4637</a>]        mm32_reg.h
    Macro   [<a href="662.html#4638">mm32_reg.h, 4638</a>]         <a href="dictionary_T.html#9185">TIM_SR_CC1O</a>

<a href="dictionary_T.html#15816">TIM_SR_CC1OF</a><a name="15816"> </a>
  Declared as: TIM_SR_CC1O
    Define   [<a href="1012.html#935">mm32_reg_redefine_v1.h, 935</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12970.html#412">HAL_tim.h, 412</a>]             [unnamed]

<a href="dictionary_T.html#9173">TIM_SR_CC2I</a><a name="9173"> </a>
  Declared as: (0x01U << TIM_SR_CC2I_Pos)
    Define   [<a href="662.html#4626">mm32_reg.h, 4626</a>]        mm32_reg.h
    Macro   [<a href="1012.html#929">mm32_reg_redefine_v1.h, 929</a>]   <a href="dictionary_T.html#15804">TIM_SR_CC2IF</a>

<a href="dictionary_T.html#9172">TIM_SR_CC2I_Pos</a><a name="9172"> </a>
  Declared as: (2)
    Define   [<a href="662.html#4625">mm32_reg.h, 4625</a>]        mm32_reg.h
    Macro   [<a href="662.html#4626">mm32_reg.h, 4626</a>]         <a href="dictionary_T.html#9173">TIM_SR_CC2I</a>

<a href="dictionary_T.html#15804">TIM_SR_CC2IF</a><a name="15804"> </a>
  Declared as: TIM_SR_CC2I
    Define   [<a href="1012.html#929">mm32_reg_redefine_v1.h, 929</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12970.html#406">HAL_tim.h, 406</a>]             [unnamed]

<a href="dictionary_T.html#9187">TIM_SR_CC2O</a><a name="9187"> </a>
  Declared as: (0x01U << TIM_SR_CC2O_Pos)
    Define   [<a href="662.html#4640">mm32_reg.h, 4640</a>]        mm32_reg.h
    Macro   [<a href="1012.html#936">mm32_reg_redefine_v1.h, 936</a>]   <a href="dictionary_T.html#15818">TIM_SR_CC2OF</a>

<a href="dictionary_T.html#9186">TIM_SR_CC2O_Pos</a><a name="9186"> </a>
  Declared as: (10)
    Define   [<a href="662.html#4639">mm32_reg.h, 4639</a>]        mm32_reg.h
    Macro   [<a href="662.html#4640">mm32_reg.h, 4640</a>]         <a href="dictionary_T.html#9187">TIM_SR_CC2O</a>

<a href="dictionary_T.html#15818">TIM_SR_CC2OF</a><a name="15818"> </a>
  Declared as: TIM_SR_CC2O
    Define   [<a href="1012.html#936">mm32_reg_redefine_v1.h, 936</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12970.html#413">HAL_tim.h, 413</a>]             [unnamed]

<a href="dictionary_T.html#9175">TIM_SR_CC3I</a><a name="9175"> </a>
  Declared as: (0x01U << TIM_SR_CC3I_Pos)
    Define   [<a href="662.html#4628">mm32_reg.h, 4628</a>]        mm32_reg.h
    Macro   [<a href="1012.html#930">mm32_reg_redefine_v1.h, 930</a>]   <a href="dictionary_T.html#15806">TIM_SR_CC3IF</a>

<a href="dictionary_T.html#9174">TIM_SR_CC3I_Pos</a><a name="9174"> </a>
  Declared as: (3)
    Define   [<a href="662.html#4627">mm32_reg.h, 4627</a>]        mm32_reg.h
    Macro   [<a href="662.html#4628">mm32_reg.h, 4628</a>]         <a href="dictionary_T.html#9175">TIM_SR_CC3I</a>

<a href="dictionary_T.html#15806">TIM_SR_CC3IF</a><a name="15806"> </a>
  Declared as: TIM_SR_CC3I
    Define   [<a href="1012.html#930">mm32_reg_redefine_v1.h, 930</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12970.html#407">HAL_tim.h, 407</a>]             [unnamed]

<a href="dictionary_T.html#9189">TIM_SR_CC3O</a><a name="9189"> </a>
  Declared as: (0x01U << TIM_SR_CC3O_Pos)
    Define   [<a href="662.html#4642">mm32_reg.h, 4642</a>]        mm32_reg.h
    Macro   [<a href="1012.html#937">mm32_reg_redefine_v1.h, 937</a>]   <a href="dictionary_T.html#15820">TIM_SR_CC3OF</a>

<a href="dictionary_T.html#9188">TIM_SR_CC3O_Pos</a><a name="9188"> </a>
  Declared as: (11)
    Define   [<a href="662.html#4641">mm32_reg.h, 4641</a>]        mm32_reg.h
    Macro   [<a href="662.html#4642">mm32_reg.h, 4642</a>]         <a href="dictionary_T.html#9189">TIM_SR_CC3O</a>

<a href="dictionary_T.html#15820">TIM_SR_CC3OF</a><a name="15820"> </a>
  Declared as: TIM_SR_CC3O
    Define   [<a href="1012.html#937">mm32_reg_redefine_v1.h, 937</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12970.html#414">HAL_tim.h, 414</a>]             [unnamed]

<a href="dictionary_T.html#9177">TIM_SR_CC4I</a><a name="9177"> </a>
  Declared as: (0x01U << TIM_SR_CC4I_Pos)
    Define   [<a href="662.html#4630">mm32_reg.h, 4630</a>]        mm32_reg.h
    Macro   [<a href="1012.html#931">mm32_reg_redefine_v1.h, 931</a>]   <a href="dictionary_T.html#15808">TIM_SR_CC4IF</a>

<a href="dictionary_T.html#9176">TIM_SR_CC4I_Pos</a><a name="9176"> </a>
  Declared as: (4)
    Define   [<a href="662.html#4629">mm32_reg.h, 4629</a>]        mm32_reg.h
    Macro   [<a href="662.html#4630">mm32_reg.h, 4630</a>]         <a href="dictionary_T.html#9177">TIM_SR_CC4I</a>

<a href="dictionary_T.html#15808">TIM_SR_CC4IF</a><a name="15808"> </a>
  Declared as: TIM_SR_CC4I
    Define   [<a href="1012.html#931">mm32_reg_redefine_v1.h, 931</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12970.html#408">HAL_tim.h, 408</a>]             [unnamed]

<a href="dictionary_T.html#9191">TIM_SR_CC4O</a><a name="9191"> </a>
  Declared as: (0x01U << TIM_SR_CC4O_Pos)
    Define   [<a href="662.html#4644">mm32_reg.h, 4644</a>]        mm32_reg.h
    Macro   [<a href="1012.html#938">mm32_reg_redefine_v1.h, 938</a>]   <a href="dictionary_T.html#15822">TIM_SR_CC4OF</a>

<a href="dictionary_T.html#9190">TIM_SR_CC4O_Pos</a><a name="9190"> </a>
  Declared as: (12)
    Define   [<a href="662.html#4643">mm32_reg.h, 4643</a>]        mm32_reg.h
    Macro   [<a href="662.html#4644">mm32_reg.h, 4644</a>]         <a href="dictionary_T.html#9191">TIM_SR_CC4O</a>

<a href="dictionary_T.html#15822">TIM_SR_CC4OF</a><a name="15822"> </a>
  Declared as: TIM_SR_CC4O
    Define   [<a href="1012.html#938">mm32_reg_redefine_v1.h, 938</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12970.html#415">HAL_tim.h, 415</a>]             [unnamed]

<a href="dictionary_T.html#9193">TIM_SR_CC5I</a><a name="9193"> </a>
  Declared as: (0x01U << TIM_SR_CC5I_Pos)
    Define   [<a href="662.html#4647">mm32_reg.h, 4647</a>]        mm32_reg.h
    Macro   [<a href="1012.html#940">mm32_reg_redefine_v1.h, 940</a>]   <a href="dictionary_T.html#18057">TIM_SR_CC5IF</a>

<a href="dictionary_T.html#9192">TIM_SR_CC5I_Pos</a><a name="9192"> </a>
  Declared as: (16)
    Define   [<a href="662.html#4646">mm32_reg.h, 4646</a>]        mm32_reg.h
    Macro   [<a href="662.html#4647">mm32_reg.h, 4647</a>]         <a href="dictionary_T.html#9193">TIM_SR_CC5I</a>

<a href="dictionary_T.html#18057">TIM_SR_CC5IF</a><a name="18057"> </a>
  Declared as: TIM_SR_CC5I
    Define   [<a href="1012.html#940">mm32_reg_redefine_v1.h, 940</a>]   mm32_reg_redefine_v1.h

<a href="dictionary_T.html#9179">TIM_SR_COMI</a><a name="9179"> </a>
  Declared as: (0x01U << TIM_SR_COMI_Pos)
    Define   [<a href="662.html#4632">mm32_reg.h, 4632</a>]        mm32_reg.h
    Macro   [<a href="1012.html#932">mm32_reg_redefine_v1.h, 932</a>]   <a href="dictionary_T.html#15810">TIM_SR_COMIF</a>

<a href="dictionary_T.html#9178">TIM_SR_COMI_Pos</a><a name="9178"> </a>
  Declared as: (5)
    Define   [<a href="662.html#4631">mm32_reg.h, 4631</a>]        mm32_reg.h
    Macro   [<a href="662.html#4632">mm32_reg.h, 4632</a>]         <a href="dictionary_T.html#9179">TIM_SR_COMI</a>

<a href="dictionary_T.html#15810">TIM_SR_COMIF</a><a name="15810"> </a>
  Declared as: TIM_SR_COMI
    Define   [<a href="1012.html#932">mm32_reg_redefine_v1.h, 932</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12970.html#409">HAL_tim.h, 409</a>]             [unnamed]

<a href="dictionary_T.html#9181">TIM_SR_TI</a><a name="9181"> </a>
  Declared as: (0x01U << TIM_SR_TI_Pos)
    Define   [<a href="662.html#4634">mm32_reg.h, 4634</a>]        mm32_reg.h
    Macro   [<a href="1012.html#933">mm32_reg_redefine_v1.h, 933</a>]   <a href="dictionary_T.html#15812">TIM_SR_TIF</a>

<a href="dictionary_T.html#9180">TIM_SR_TI_Pos</a><a name="9180"> </a>
  Declared as: (6)
    Define   [<a href="662.html#4633">mm32_reg.h, 4633</a>]        mm32_reg.h
    Macro   [<a href="662.html#4634">mm32_reg.h, 4634</a>]         <a href="dictionary_T.html#9181">TIM_SR_TI</a>

<a href="dictionary_T.html#15812">TIM_SR_TIF</a><a name="15812"> </a>
  Declared as: TIM_SR_TI
    Define   [<a href="1012.html#933">mm32_reg_redefine_v1.h, 933</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12970.html#410">HAL_tim.h, 410</a>]             [unnamed]

<a href="dictionary_T.html#9169">TIM_SR_UI</a><a name="9169"> </a>
  Declared as: (0x01U << TIM_SR_UI_Pos)
    Define   [<a href="662.html#4622">mm32_reg.h, 4622</a>]        mm32_reg.h
    Macro   [<a href="1012.html#927">mm32_reg_redefine_v1.h, 927</a>]   <a href="dictionary_T.html#15800">TIM_SR_UIF</a>

<a href="dictionary_T.html#9168">TIM_SR_UI_Pos</a><a name="9168"> </a>
  Declared as: (0)
    Define   [<a href="662.html#4621">mm32_reg.h, 4621</a>]        mm32_reg.h
    Macro   [<a href="662.html#4622">mm32_reg.h, 4622</a>]         <a href="dictionary_T.html#9169">TIM_SR_UI</a>

<a href="dictionary_T.html#15800">TIM_SR_UIF</a><a name="15800"> </a>
  Declared as: TIM_SR_UI
    Define   [<a href="1012.html#927">mm32_reg_redefine_v1.h, 927</a>]   mm32_reg_redefine_v1.h
    Use   [<a href="12970.html#404">HAL_tim.h, 404</a>]             [unnamed]

<a href="dictionary_T.html#14891">TIM_TRGOSource_Enable</a><a name="14891"> </a>
  Declared as: TIM_TRIGSource_Enable
    Define   [<a href="14887.html#58">HAL_redefine_V1.h, 58</a>]   HAL_redefine_V1.h

<a href="dictionary_T.html#14895">TIM_TRGOSource_OC1</a><a name="14895"> </a>
  Declared as: TIM_TRIGSource_OC1
    Define   [<a href="14887.html#60">HAL_redefine_V1.h, 60</a>]   HAL_redefine_V1.h

<a href="dictionary_T.html#14897">TIM_TRGOSource_OC1Ref</a><a name="14897"> </a>
  Declared as: TIM_TRIGSource_OC1Ref
    Define   [<a href="14887.html#61">HAL_redefine_V1.h, 61</a>]   HAL_redefine_V1.h

<a href="dictionary_T.html#14899">TIM_TRGOSource_OC2Ref</a><a name="14899"> </a>
  Declared as: TIM_TRIGSource_OC2Ref
    Define   [<a href="14887.html#62">HAL_redefine_V1.h, 62</a>]   HAL_redefine_V1.h

<a href="dictionary_T.html#14901">TIM_TRGOSource_OC3Ref</a><a name="14901"> </a>
  Declared as: TIM_TRIGSource_OC3Ref
    Define   [<a href="14887.html#63">HAL_redefine_V1.h, 63</a>]   HAL_redefine_V1.h

<a href="dictionary_T.html#14903">TIM_TRGOSource_OC4Ref</a><a name="14903"> </a>
  Declared as: TIM_TRIGSource_OC4Ref
    Define   [<a href="14887.html#64">HAL_redefine_V1.h, 64</a>]   HAL_redefine_V1.h

<a href="dictionary_T.html#14889">TIM_TRGOSource_Reset</a><a name="14889"> </a>
  Declared as: TIM_TRIGSource_Reset
    Define   [<a href="14887.html#57">HAL_redefine_V1.h, 57</a>]   HAL_redefine_V1.h

<a href="dictionary_T.html#14893">TIM_TRGOSource_Update</a><a name="14893"> </a>
  Declared as: TIM_TRIGSource_Update
    Define   [<a href="14887.html#59">HAL_redefine_V1.h, 59</a>]   HAL_redefine_V1.h

<a href="dictionary_T.html#1790">Tiny_Delay</a><a name="1790"> </a>
  Declared as: delay_us(x)
    Define   [<a href="264.html#66">config.h, 66</a>]            config.h
    Use   [<a href="1700.html#271">rf_phy.c, 271</a>]              <a href="dictionary_R.html#18154">rafael_pll_calibration</a>
    Use   [<a href="1700.html#893">rf_phy.c, 893</a>]              <a href="dictionary_R.html#18185">RF_Voltage_Det</a>
    Use   [<a href="1700.html#1169">rf_phy.c, 1169</a>]             <a href="dictionary_R.html#18261">RF_External_Wakeup</a>
    Use   [<a href="1700.html#1174">rf_phy.c, 1174</a>]             <a href="dictionary_R.html#18261">RF_External_Wakeup</a>
    Use   [<a href="20605.html#129">bsp_irq_gpio.c, 129</a>]        <a href="dictionary_E.html#4458">EXTI4_15_IRQHandler</a>

<a href="dictionary_T.html#3139">Tiny_Delay</a><a name="3139"> </a>
  Declared as: SysTick_DelayMs(x)
    Define   [<a href="1298.html#66">config.h, 66</a>]            config.h
    Use   [<a href="6077.html#271">rf_phy.c, 271</a>]              <a href="dictionary_R.html#5722">rafael_pll_calibration</a>
    Use   [<a href="6077.html#893">rf_phy.c, 893</a>]              <a href="dictionary_R.html#5793">RF_Voltage_Det</a>
    Use   [<a href="6077.html#1169">rf_phy.c, 1169</a>]             <a href="dictionary_R.html#5904">RF_External_Wakeup</a>
    Use   [<a href="6077.html#1174">rf_phy.c, 1174</a>]             <a href="dictionary_R.html#5904">RF_External_Wakeup</a>

<a href="dictionary_T.html#5749">Tiny_Delay</a><a name="5749"> </a>
  Declared as: delay_us(x)
    Define   [<a href="902.html#66">config.h, 66</a>]            config.h
    Use   [<a href="5655.html#272">rf_phy.c, 272</a>]              <a href="dictionary_R.html#6128">rafael_pll_calibration</a>
    Use   [<a href="5655.html#900">rf_phy.c, 900</a>]              <a href="dictionary_R.html#6160">RF_Voltage_Det</a>
    Use   [<a href="5655.html#1176">rf_phy.c, 1176</a>]             <a href="dictionary_R.html#6242">RF_External_Wakeup</a>
    Use   [<a href="5655.html#1181">rf_phy.c, 1181</a>]             <a href="dictionary_R.html#6242">RF_External_Wakeup</a>

<a href="dictionary_T.html#14187">Tiny_Delay</a><a name="14187"> </a>
  Declared as: delay_us(x)
    Define   [<a href="987.html#66">config.h, 66</a>]            config.h
    Use   [<a href="15173.html#118">bsp_irq_gpio.c, 118</a>]        <a href="dictionary_E.html#13844">EXTI4_15_IRQHandler</a>
    Use   [<a href="18107.html#276">rf_phy.c, 276</a>]              <a href="dictionary_R.html#1765">rafael_pll_calibration</a>
    Use   [<a href="18107.html#909">rf_phy.c, 909</a>]              <a href="dictionary_R.html#196">RF_Voltage_Det</a>
    Use   [<a href="18107.html#1186">rf_phy.c, 1186</a>]             <a href="dictionary_R.html#213">RF_External_Wakeup</a>
    Use   [<a href="18107.html#1191">rf_phy.c, 1191</a>]             <a href="dictionary_R.html#213">RF_External_Wakeup</a>

<a href="dictionary_T.html#2583">TPI</a><a name="2583"> </a>
  Declared as: ((TPI_Type *) TPI_BASE )
    Define   [<a href="1967.html#1202">core_sc300.h, 1202</a>]      core_sc300.h

<a href="dictionary_T.html#3850">TPI</a><a name="3850"> </a>
  Declared as: ((TPI_Type *) TPI_BASE )
    Define   [<a href="3169.html#1396">core_cm4.h, 1396</a>]        core_cm4.h

<a href="dictionary_T.html#5602">TPI</a><a name="5602"> </a>
  Declared as: ((TPI_Type *) TPI_BASE )
    Define   [<a href="4987.html#1231">core_sc300.h, 1231</a>]      core_sc300.h

<a href="dictionary_T.html#14814">TPI</a><a name="14814"> </a>
  Declared as: ((TPI_Type *) TPI_BASE )
    Define   [<a href="10414.html#1251">core_cm3.h, 1251</a>]        core_cm3.h

<a href="dictionary_T.html#16835">TPI</a><a name="16835"> </a>
  Declared as: ((TPI_Type *) TPI_BASE )
    Define   [<a href="16158.html#1369">core_cm4.h, 1369</a>]        core_cm4.h

<a href="dictionary_T.html#20258">TPI</a><a name="20258"> </a>
  Declared as: ((TPI_Type *) TPI_BASE )
    Define   [<a href="10411.html#1583">core_cm7.h, 1583</a>]        core_cm7.h

<a href="dictionary_T.html#21247">TPI</a><a name="21247"> </a>
  Declared as: ((TPI_Type *) TPI_BASE )
    Define   [<a href="18796.html#1231">core_cm3.h, 1231</a>]        core_cm3.h

<a href="dictionary_T.html#2402">TPI_ACPR_PRESCALER_Msk</a><a name="2402"> </a>
  Declared as: (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)
    Define   [<a href="1967.html#871">core_sc300.h, 871</a>]       core_sc300.h

<a href="dictionary_T.html#3618">TPI_ACPR_PRESCALER_Msk</a><a name="3618"> </a>
  Declared as: (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)
    Define   [<a href="3169.html#960">core_cm4.h, 960</a>]         core_cm4.h

<a href="dictionary_T.html#5422">TPI_ACPR_PRESCALER_Msk</a><a name="5422"> </a>
  Declared as: (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)
    Define   [<a href="4987.html#900">core_sc300.h, 900</a>]       core_sc300.h

<a href="dictionary_T.html#14634">TPI_ACPR_PRESCALER_Msk</a><a name="14634"> </a>
  Declared as: (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)
    Define   [<a href="10414.html#920">core_cm3.h, 920</a>]         core_cm3.h

<a href="dictionary_T.html#16603">TPI_ACPR_PRESCALER_Msk</a><a name="16603"> </a>
  Declared as: (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)
    Define   [<a href="16158.html#933">core_cm4.h, 933</a>]         core_cm4.h

<a href="dictionary_T.html#20026">TPI_ACPR_PRESCALER_Msk</a><a name="20026"> </a>
  Declared as: (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)
    Define   [<a href="10411.html#1144">core_cm7.h, 1144</a>]        core_cm7.h

<a href="dictionary_T.html#21067">TPI_ACPR_PRESCALER_Msk</a><a name="21067"> </a>
  Declared as: (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)
    Define   [<a href="18796.html#900">core_cm3.h, 900</a>]         core_cm3.h

<a href="dictionary_T.html#2401">TPI_ACPR_PRESCALER_Pos</a><a name="2401"> </a>
  Declared as: 0
    Define   [<a href="1967.html#870">core_sc300.h, 870</a>]       core_sc300.h
    Macro   [<a href="1967.html#871">core_sc300.h, 871</a>]        <a href="dictionary_T.html#2402">TPI_ACPR_PRESCALER_Msk</a>

<a href="dictionary_T.html#3617">TPI_ACPR_PRESCALER_Pos</a><a name="3617"> </a>
  Declared as: 0
    Define   [<a href="3169.html#959">core_cm4.h, 959</a>]         core_cm4.h
    Macro   [<a href="3169.html#960">core_cm4.h, 960</a>]          <a href="dictionary_T.html#3618">TPI_ACPR_PRESCALER_Msk</a>

<a href="dictionary_T.html#5421">TPI_ACPR_PRESCALER_Pos</a><a name="5421"> </a>
  Declared as: 0
    Define   [<a href="4987.html#899">core_sc300.h, 899</a>]       core_sc300.h
    Macro   [<a href="4987.html#900">core_sc300.h, 900</a>]        <a href="dictionary_T.html#5422">TPI_ACPR_PRESCALER_Msk</a>

<a href="dictionary_T.html#14633">TPI_ACPR_PRESCALER_Pos</a><a name="14633"> </a>
  Declared as: 0
    Define   [<a href="10414.html#919">core_cm3.h, 919</a>]         core_cm3.h
    Macro   [<a href="10414.html#920">core_cm3.h, 920</a>]          <a href="dictionary_T.html#14634">TPI_ACPR_PRESCALER_Msk</a>

<a href="dictionary_T.html#16602">TPI_ACPR_PRESCALER_Pos</a><a name="16602"> </a>
  Declared as: 0
    Define   [<a href="16158.html#932">core_cm4.h, 932</a>]         core_cm4.h
    Macro   [<a href="16158.html#933">core_cm4.h, 933</a>]          <a href="dictionary_T.html#16603">TPI_ACPR_PRESCALER_Msk</a>

<a href="dictionary_T.html#20025">TPI_ACPR_PRESCALER_Pos</a><a name="20025"> </a>
  Declared as: 0
    Define   [<a href="10411.html#1143">core_cm7.h, 1143</a>]        core_cm7.h
    Macro   [<a href="10411.html#1144">core_cm7.h, 1144</a>]         <a href="dictionary_T.html#20026">TPI_ACPR_PRESCALER_Msk</a>

<a href="dictionary_T.html#21066">TPI_ACPR_PRESCALER_Pos</a><a name="21066"> </a>
  Declared as: 0
    Define   [<a href="18796.html#899">core_cm3.h, 899</a>]         core_cm3.h
    Macro   [<a href="18796.html#900">core_cm3.h, 900</a>]          <a href="dictionary_T.html#21067">TPI_ACPR_PRESCALER_Msk</a>

<a href="dictionary_T.html#2572">TPI_BASE</a><a name="2572"> </a>
  Declared as: (0xE0040000UL)
    Define   [<a href="1967.html#1190">core_sc300.h, 1190</a>]      core_sc300.h
    Macro   [<a href="1967.html#1202">core_sc300.h, 1202</a>]       <a href="dictionary_T.html#2583">TPI</a>

<a href="dictionary_T.html#3839">TPI_BASE</a><a name="3839"> </a>
  Declared as: (0xE0040000UL)
    Define   [<a href="3169.html#1384">core_cm4.h, 1384</a>]        core_cm4.h
    Macro   [<a href="3169.html#1396">core_cm4.h, 1396</a>]         <a href="dictionary_T.html#3850">TPI</a>

<a href="dictionary_T.html#5591">TPI_BASE</a><a name="5591"> </a>
  Declared as: (0xE0040000UL)
    Define   [<a href="4987.html#1219">core_sc300.h, 1219</a>]      core_sc300.h
    Macro   [<a href="4987.html#1231">core_sc300.h, 1231</a>]       <a href="dictionary_T.html#5602">TPI</a>

<a href="dictionary_T.html#14803">TPI_BASE</a><a name="14803"> </a>
  Declared as: (0xE0040000UL)
    Define   [<a href="10414.html#1239">core_cm3.h, 1239</a>]        core_cm3.h
    Macro   [<a href="10414.html#1251">core_cm3.h, 1251</a>]         <a href="dictionary_T.html#14814">TPI</a>

<a href="dictionary_T.html#16824">TPI_BASE</a><a name="16824"> </a>
  Declared as: (0xE0040000UL)
    Define   [<a href="16158.html#1357">core_cm4.h, 1357</a>]        core_cm4.h
    Macro   [<a href="16158.html#1369">core_cm4.h, 1369</a>]         <a href="dictionary_T.html#16835">TPI</a>

<a href="dictionary_T.html#20247">TPI_BASE</a><a name="20247"> </a>
  Declared as: (0xE0040000UL)
    Define   [<a href="10411.html#1571">core_cm7.h, 1571</a>]        core_cm7.h
    Macro   [<a href="10411.html#1583">core_cm7.h, 1583</a>]         <a href="dictionary_T.html#20258">TPI</a>

<a href="dictionary_T.html#21236">TPI_BASE</a><a name="21236"> </a>
  Declared as: (0xE0040000UL)
    Define   [<a href="18796.html#1219">core_cm3.h, 1219</a>]        core_cm3.h
    Macro   [<a href="18796.html#1231">core_cm3.h, 1231</a>]         <a href="dictionary_T.html#21247">TPI</a>

<a href="dictionary_T.html#2462">TPI_DEVID_AsynClkIn_Msk</a><a name="2462"> </a>
  Declared as: (0x1UL << TPI_DEVID_AsynClkIn_Pos)
    Define   [<a href="1967.html#971">core_sc300.h, 971</a>]       core_sc300.h

<a href="dictionary_T.html#3678">TPI_DEVID_AsynClkIn_Msk</a><a name="3678"> </a>
  Declared as: (0x1UL << TPI_DEVID_AsynClkIn_Pos)
    Define   [<a href="3169.html#1060">core_cm4.h, 1060</a>]        core_cm4.h

<a href="dictionary_T.html#5482">TPI_DEVID_AsynClkIn_Msk</a><a name="5482"> </a>
  Declared as: (0x1UL << TPI_DEVID_AsynClkIn_Pos)
    Define   [<a href="4987.html#1000">core_sc300.h, 1000</a>]      core_sc300.h

<a href="dictionary_T.html#14694">TPI_DEVID_AsynClkIn_Msk</a><a name="14694"> </a>
  Declared as: (0x1UL << TPI_DEVID_AsynClkIn_Pos)
    Define   [<a href="10414.html#1020">core_cm3.h, 1020</a>]        core_cm3.h

<a href="dictionary_T.html#16663">TPI_DEVID_AsynClkIn_Msk</a><a name="16663"> </a>
  Declared as: (0x1UL << TPI_DEVID_AsynClkIn_Pos)
    Define   [<a href="16158.html#1033">core_cm4.h, 1033</a>]        core_cm4.h

<a href="dictionary_T.html#20086">TPI_DEVID_AsynClkIn_Msk</a><a name="20086"> </a>
  Declared as: (0x1UL << TPI_DEVID_AsynClkIn_Pos)
    Define   [<a href="10411.html#1244">core_cm7.h, 1244</a>]        core_cm7.h

<a href="dictionary_T.html#21127">TPI_DEVID_AsynClkIn_Msk</a><a name="21127"> </a>
  Declared as: (0x1UL << TPI_DEVID_AsynClkIn_Pos)
    Define   [<a href="18796.html#1000">core_cm3.h, 1000</a>]        core_cm3.h

<a href="dictionary_T.html#2461">TPI_DEVID_AsynClkIn_Pos</a><a name="2461"> </a>
  Declared as: 5
    Define   [<a href="1967.html#970">core_sc300.h, 970</a>]       core_sc300.h
    Macro   [<a href="1967.html#971">core_sc300.h, 971</a>]        <a href="dictionary_T.html#2462">TPI_DEVID_AsynClkIn_Msk</a>

<a href="dictionary_T.html#3677">TPI_DEVID_AsynClkIn_Pos</a><a name="3677"> </a>
  Declared as: 5
    Define   [<a href="3169.html#1059">core_cm4.h, 1059</a>]        core_cm4.h
    Macro   [<a href="3169.html#1060">core_cm4.h, 1060</a>]         <a href="dictionary_T.html#3678">TPI_DEVID_AsynClkIn_Msk</a>

<a href="dictionary_T.html#5481">TPI_DEVID_AsynClkIn_Pos</a><a name="5481"> </a>
  Declared as: 5
    Define   [<a href="4987.html#999">core_sc300.h, 999</a>]       core_sc300.h
    Macro   [<a href="4987.html#1000">core_sc300.h, 1000</a>]       <a href="dictionary_T.html#5482">TPI_DEVID_AsynClkIn_Msk</a>

<a href="dictionary_T.html#14693">TPI_DEVID_AsynClkIn_Pos</a><a name="14693"> </a>
  Declared as: 5
    Define   [<a href="10414.html#1019">core_cm3.h, 1019</a>]        core_cm3.h
    Macro   [<a href="10414.html#1020">core_cm3.h, 1020</a>]         <a href="dictionary_T.html#14694">TPI_DEVID_AsynClkIn_Msk</a>

<a href="dictionary_T.html#16662">TPI_DEVID_AsynClkIn_Pos</a><a name="16662"> </a>
  Declared as: 5
    Define   [<a href="16158.html#1032">core_cm4.h, 1032</a>]        core_cm4.h
    Macro   [<a href="16158.html#1033">core_cm4.h, 1033</a>]         <a href="dictionary_T.html#16663">TPI_DEVID_AsynClkIn_Msk</a>

<a href="dictionary_T.html#20085">TPI_DEVID_AsynClkIn_Pos</a><a name="20085"> </a>
  Declared as: 5
    Define   [<a href="10411.html#1243">core_cm7.h, 1243</a>]        core_cm7.h
    Macro   [<a href="10411.html#1244">core_cm7.h, 1244</a>]         <a href="dictionary_T.html#20086">TPI_DEVID_AsynClkIn_Msk</a>

<a href="dictionary_T.html#21126">TPI_DEVID_AsynClkIn_Pos</a><a name="21126"> </a>
  Declared as: 5
    Define   [<a href="18796.html#999">core_cm3.h, 999</a>]         core_cm3.h
    Macro   [<a href="18796.html#1000">core_cm3.h, 1000</a>]         <a href="dictionary_T.html#21127">TPI_DEVID_AsynClkIn_Msk</a>

<a href="dictionary_T.html#2456">TPI_DEVID_MANCVALID_Msk</a><a name="2456"> </a>
  Declared as: (0x1UL << TPI_DEVID_MANCVALID_Pos)
    Define   [<a href="1967.html#962">core_sc300.h, 962</a>]       core_sc300.h

<a href="dictionary_T.html#3672">TPI_DEVID_MANCVALID_Msk</a><a name="3672"> </a>
  Declared as: (0x1UL << TPI_DEVID_MANCVALID_Pos)
    Define   [<a href="3169.html#1051">core_cm4.h, 1051</a>]        core_cm4.h

<a href="dictionary_T.html#5476">TPI_DEVID_MANCVALID_Msk</a><a name="5476"> </a>
  Declared as: (0x1UL << TPI_DEVID_MANCVALID_Pos)
    Define   [<a href="4987.html#991">core_sc300.h, 991</a>]       core_sc300.h

<a href="dictionary_T.html#14688">TPI_DEVID_MANCVALID_Msk</a><a name="14688"> </a>
  Declared as: (0x1UL << TPI_DEVID_MANCVALID_Pos)
    Define   [<a href="10414.html#1011">core_cm3.h, 1011</a>]        core_cm3.h

<a href="dictionary_T.html#16657">TPI_DEVID_MANCVALID_Msk</a><a name="16657"> </a>
  Declared as: (0x1UL << TPI_DEVID_MANCVALID_Pos)
    Define   [<a href="16158.html#1024">core_cm4.h, 1024</a>]        core_cm4.h

<a href="dictionary_T.html#20080">TPI_DEVID_MANCVALID_Msk</a><a name="20080"> </a>
  Declared as: (0x1UL << TPI_DEVID_MANCVALID_Pos)
    Define   [<a href="10411.html#1235">core_cm7.h, 1235</a>]        core_cm7.h

<a href="dictionary_T.html#21121">TPI_DEVID_MANCVALID_Msk</a><a name="21121"> </a>
  Declared as: (0x1UL << TPI_DEVID_MANCVALID_Pos)
    Define   [<a href="18796.html#991">core_cm3.h, 991</a>]         core_cm3.h

<a href="dictionary_T.html#2455">TPI_DEVID_MANCVALID_Pos</a><a name="2455"> </a>
  Declared as: 10
    Define   [<a href="1967.html#961">core_sc300.h, 961</a>]       core_sc300.h
    Macro   [<a href="1967.html#962">core_sc300.h, 962</a>]        <a href="dictionary_T.html#2456">TPI_DEVID_MANCVALID_Msk</a>

<a href="dictionary_T.html#3671">TPI_DEVID_MANCVALID_Pos</a><a name="3671"> </a>
  Declared as: 10
    Define   [<a href="3169.html#1050">core_cm4.h, 1050</a>]        core_cm4.h
    Macro   [<a href="3169.html#1051">core_cm4.h, 1051</a>]         <a href="dictionary_T.html#3672">TPI_DEVID_MANCVALID_Msk</a>

<a href="dictionary_T.html#5475">TPI_DEVID_MANCVALID_Pos</a><a name="5475"> </a>
  Declared as: 10
    Define   [<a href="4987.html#990">core_sc300.h, 990</a>]       core_sc300.h
    Macro   [<a href="4987.html#991">core_sc300.h, 991</a>]        <a href="dictionary_T.html#5476">TPI_DEVID_MANCVALID_Msk</a>

<a href="dictionary_T.html#14687">TPI_DEVID_MANCVALID_Pos</a><a name="14687"> </a>
  Declared as: 10
    Define   [<a href="10414.html#1010">core_cm3.h, 1010</a>]        core_cm3.h
    Macro   [<a href="10414.html#1011">core_cm3.h, 1011</a>]         <a href="dictionary_T.html#14688">TPI_DEVID_MANCVALID_Msk</a>

<a href="dictionary_T.html#16656">TPI_DEVID_MANCVALID_Pos</a><a name="16656"> </a>
  Declared as: 10
    Define   [<a href="16158.html#1023">core_cm4.h, 1023</a>]        core_cm4.h
    Macro   [<a href="16158.html#1024">core_cm4.h, 1024</a>]         <a href="dictionary_T.html#16657">TPI_DEVID_MANCVALID_Msk</a>

<a href="dictionary_T.html#20079">TPI_DEVID_MANCVALID_Pos</a><a name="20079"> </a>
  Declared as: 10
    Define   [<a href="10411.html#1234">core_cm7.h, 1234</a>]        core_cm7.h
    Macro   [<a href="10411.html#1235">core_cm7.h, 1235</a>]         <a href="dictionary_T.html#20080">TPI_DEVID_MANCVALID_Msk</a>

<a href="dictionary_T.html#21120">TPI_DEVID_MANCVALID_Pos</a><a name="21120"> </a>
  Declared as: 10
    Define   [<a href="18796.html#990">core_cm3.h, 990</a>]         core_cm3.h
    Macro   [<a href="18796.html#991">core_cm3.h, 991</a>]          <a href="dictionary_T.html#21121">TPI_DEVID_MANCVALID_Msk</a>

<a href="dictionary_T.html#2460">TPI_DEVID_MinBufSz_Msk</a><a name="2460"> </a>
  Declared as: (0x7UL << TPI_DEVID_MinBufSz_Pos)
    Define   [<a href="1967.html#968">core_sc300.h, 968</a>]       core_sc300.h

<a href="dictionary_T.html#3676">TPI_DEVID_MinBufSz_Msk</a><a name="3676"> </a>
  Declared as: (0x7UL << TPI_DEVID_MinBufSz_Pos)
    Define   [<a href="3169.html#1057">core_cm4.h, 1057</a>]        core_cm4.h

<a href="dictionary_T.html#5480">TPI_DEVID_MinBufSz_Msk</a><a name="5480"> </a>
  Declared as: (0x7UL << TPI_DEVID_MinBufSz_Pos)
    Define   [<a href="4987.html#997">core_sc300.h, 997</a>]       core_sc300.h

<a href="dictionary_T.html#14692">TPI_DEVID_MinBufSz_Msk</a><a name="14692"> </a>
  Declared as: (0x7UL << TPI_DEVID_MinBufSz_Pos)
    Define   [<a href="10414.html#1017">core_cm3.h, 1017</a>]        core_cm3.h

<a href="dictionary_T.html#16661">TPI_DEVID_MinBufSz_Msk</a><a name="16661"> </a>
  Declared as: (0x7UL << TPI_DEVID_MinBufSz_Pos)
    Define   [<a href="16158.html#1030">core_cm4.h, 1030</a>]        core_cm4.h

<a href="dictionary_T.html#20084">TPI_DEVID_MinBufSz_Msk</a><a name="20084"> </a>
  Declared as: (0x7UL << TPI_DEVID_MinBufSz_Pos)
    Define   [<a href="10411.html#1241">core_cm7.h, 1241</a>]        core_cm7.h

<a href="dictionary_T.html#21125">TPI_DEVID_MinBufSz_Msk</a><a name="21125"> </a>
  Declared as: (0x7UL << TPI_DEVID_MinBufSz_Pos)
    Define   [<a href="18796.html#997">core_cm3.h, 997</a>]         core_cm3.h

<a href="dictionary_T.html#2459">TPI_DEVID_MinBufSz_Pos</a><a name="2459"> </a>
  Declared as: 6
    Define   [<a href="1967.html#967">core_sc300.h, 967</a>]       core_sc300.h
    Macro   [<a href="1967.html#968">core_sc300.h, 968</a>]        <a href="dictionary_T.html#2460">TPI_DEVID_MinBufSz_Msk</a>

<a href="dictionary_T.html#3675">TPI_DEVID_MinBufSz_Pos</a><a name="3675"> </a>
  Declared as: 6
    Define   [<a href="3169.html#1056">core_cm4.h, 1056</a>]        core_cm4.h
    Macro   [<a href="3169.html#1057">core_cm4.h, 1057</a>]         <a href="dictionary_T.html#3676">TPI_DEVID_MinBufSz_Msk</a>

<a href="dictionary_T.html#5479">TPI_DEVID_MinBufSz_Pos</a><a name="5479"> </a>
  Declared as: 6
    Define   [<a href="4987.html#996">core_sc300.h, 996</a>]       core_sc300.h
    Macro   [<a href="4987.html#997">core_sc300.h, 997</a>]        <a href="dictionary_T.html#5480">TPI_DEVID_MinBufSz_Msk</a>

<a href="dictionary_T.html#14691">TPI_DEVID_MinBufSz_Pos</a><a name="14691"> </a>
  Declared as: 6
    Define   [<a href="10414.html#1016">core_cm3.h, 1016</a>]        core_cm3.h
    Macro   [<a href="10414.html#1017">core_cm3.h, 1017</a>]         <a href="dictionary_T.html#14692">TPI_DEVID_MinBufSz_Msk</a>

<a href="dictionary_T.html#16660">TPI_DEVID_MinBufSz_Pos</a><a name="16660"> </a>
  Declared as: 6
    Define   [<a href="16158.html#1029">core_cm4.h, 1029</a>]        core_cm4.h
    Macro   [<a href="16158.html#1030">core_cm4.h, 1030</a>]         <a href="dictionary_T.html#16661">TPI_DEVID_MinBufSz_Msk</a>

<a href="dictionary_T.html#20083">TPI_DEVID_MinBufSz_Pos</a><a name="20083"> </a>
  Declared as: 6
    Define   [<a href="10411.html#1240">core_cm7.h, 1240</a>]        core_cm7.h
    Macro   [<a href="10411.html#1241">core_cm7.h, 1241</a>]         <a href="dictionary_T.html#20084">TPI_DEVID_MinBufSz_Msk</a>

<a href="dictionary_T.html#21124">TPI_DEVID_MinBufSz_Pos</a><a name="21124"> </a>
  Declared as: 6
    Define   [<a href="18796.html#996">core_cm3.h, 996</a>]         core_cm3.h
    Macro   [<a href="18796.html#997">core_cm3.h, 997</a>]          <a href="dictionary_T.html#21125">TPI_DEVID_MinBufSz_Msk</a>

<a href="dictionary_T.html#2464">TPI_DEVID_NrTraceInput_Msk</a><a name="2464"> </a>
  Declared as: (0x1FUL << TPI_DEVID_NrTraceInput_Pos)
    Define   [<a href="1967.html#974">core_sc300.h, 974</a>]       core_sc300.h

<a href="dictionary_T.html#3680">TPI_DEVID_NrTraceInput_Msk</a><a name="3680"> </a>
  Declared as: (0x1FUL << TPI_DEVID_NrTraceInput_Pos)
    Define   [<a href="3169.html#1063">core_cm4.h, 1063</a>]        core_cm4.h

<a href="dictionary_T.html#5484">TPI_DEVID_NrTraceInput_Msk</a><a name="5484"> </a>
  Declared as: (0x1FUL << TPI_DEVID_NrTraceInput_Pos)
    Define   [<a href="4987.html#1003">core_sc300.h, 1003</a>]      core_sc300.h

<a href="dictionary_T.html#14696">TPI_DEVID_NrTraceInput_Msk</a><a name="14696"> </a>
  Declared as: (0x1FUL << TPI_DEVID_NrTraceInput_Pos)
    Define   [<a href="10414.html#1023">core_cm3.h, 1023</a>]        core_cm3.h

<a href="dictionary_T.html#16665">TPI_DEVID_NrTraceInput_Msk</a><a name="16665"> </a>
  Declared as: (0x1FUL << TPI_DEVID_NrTraceInput_Pos)
    Define   [<a href="16158.html#1036">core_cm4.h, 1036</a>]        core_cm4.h

<a href="dictionary_T.html#20088">TPI_DEVID_NrTraceInput_Msk</a><a name="20088"> </a>
  Declared as: (0x1FUL << TPI_DEVID_NrTraceInput_Pos)
    Define   [<a href="10411.html#1247">core_cm7.h, 1247</a>]        core_cm7.h

<a href="dictionary_T.html#21129">TPI_DEVID_NrTraceInput_Msk</a><a name="21129"> </a>
  Declared as: (0x1FUL << TPI_DEVID_NrTraceInput_Pos)
    Define   [<a href="18796.html#1003">core_cm3.h, 1003</a>]        core_cm3.h

<a href="dictionary_T.html#2463">TPI_DEVID_NrTraceInput_Pos</a><a name="2463"> </a>
  Declared as: 0
    Define   [<a href="1967.html#973">core_sc300.h, 973</a>]       core_sc300.h
    Macro   [<a href="1967.html#974">core_sc300.h, 974</a>]        <a href="dictionary_T.html#2464">TPI_DEVID_NrTraceInput_Msk</a>

<a href="dictionary_T.html#3679">TPI_DEVID_NrTraceInput_Pos</a><a name="3679"> </a>
  Declared as: 0
    Define   [<a href="3169.html#1062">core_cm4.h, 1062</a>]        core_cm4.h
    Macro   [<a href="3169.html#1063">core_cm4.h, 1063</a>]         <a href="dictionary_T.html#3680">TPI_DEVID_NrTraceInput_Msk</a>

<a href="dictionary_T.html#5483">TPI_DEVID_NrTraceInput_Pos</a><a name="5483"> </a>
  Declared as: 0
    Define   [<a href="4987.html#1002">core_sc300.h, 1002</a>]      core_sc300.h
    Macro   [<a href="4987.html#1003">core_sc300.h, 1003</a>]       <a href="dictionary_T.html#5484">TPI_DEVID_NrTraceInput_Msk</a>

<a href="dictionary_T.html#14695">TPI_DEVID_NrTraceInput_Pos</a><a name="14695"> </a>
  Declared as: 0
    Define   [<a href="10414.html#1022">core_cm3.h, 1022</a>]        core_cm3.h
    Macro   [<a href="10414.html#1023">core_cm3.h, 1023</a>]         <a href="dictionary_T.html#14696">TPI_DEVID_NrTraceInput_Msk</a>

<a href="dictionary_T.html#16664">TPI_DEVID_NrTraceInput_Pos</a><a name="16664"> </a>
  Declared as: 0
    Define   [<a href="16158.html#1035">core_cm4.h, 1035</a>]        core_cm4.h
    Macro   [<a href="16158.html#1036">core_cm4.h, 1036</a>]         <a href="dictionary_T.html#16665">TPI_DEVID_NrTraceInput_Msk</a>

<a href="dictionary_T.html#20087">TPI_DEVID_NrTraceInput_Pos</a><a name="20087"> </a>
  Declared as: 0
    Define   [<a href="10411.html#1246">core_cm7.h, 1246</a>]        core_cm7.h
    Macro   [<a href="10411.html#1247">core_cm7.h, 1247</a>]         <a href="dictionary_T.html#20088">TPI_DEVID_NrTraceInput_Msk</a>

<a href="dictionary_T.html#21128">TPI_DEVID_NrTraceInput_Pos</a><a name="21128"> </a>
  Declared as: 0
    Define   [<a href="18796.html#1002">core_cm3.h, 1002</a>]        core_cm3.h
    Macro   [<a href="18796.html#1003">core_cm3.h, 1003</a>]         <a href="dictionary_T.html#21129">TPI_DEVID_NrTraceInput_Msk</a>

<a href="dictionary_T.html#2454">TPI_DEVID_NRZVALID_Msk</a><a name="2454"> </a>
  Declared as: (0x1UL << TPI_DEVID_NRZVALID_Pos)
    Define   [<a href="1967.html#959">core_sc300.h, 959</a>]       core_sc300.h

<a href="dictionary_T.html#3670">TPI_DEVID_NRZVALID_Msk</a><a name="3670"> </a>
  Declared as: (0x1UL << TPI_DEVID_NRZVALID_Pos)
    Define   [<a href="3169.html#1048">core_cm4.h, 1048</a>]        core_cm4.h

<a href="dictionary_T.html#5474">TPI_DEVID_NRZVALID_Msk</a><a name="5474"> </a>
  Declared as: (0x1UL << TPI_DEVID_NRZVALID_Pos)
    Define   [<a href="4987.html#988">core_sc300.h, 988</a>]       core_sc300.h

<a href="dictionary_T.html#14686">TPI_DEVID_NRZVALID_Msk</a><a name="14686"> </a>
  Declared as: (0x1UL << TPI_DEVID_NRZVALID_Pos)
    Define   [<a href="10414.html#1008">core_cm3.h, 1008</a>]        core_cm3.h

<a href="dictionary_T.html#16655">TPI_DEVID_NRZVALID_Msk</a><a name="16655"> </a>
  Declared as: (0x1UL << TPI_DEVID_NRZVALID_Pos)
    Define   [<a href="16158.html#1021">core_cm4.h, 1021</a>]        core_cm4.h

<a href="dictionary_T.html#20078">TPI_DEVID_NRZVALID_Msk</a><a name="20078"> </a>
  Declared as: (0x1UL << TPI_DEVID_NRZVALID_Pos)
    Define   [<a href="10411.html#1232">core_cm7.h, 1232</a>]        core_cm7.h

<a href="dictionary_T.html#21119">TPI_DEVID_NRZVALID_Msk</a><a name="21119"> </a>
  Declared as: (0x1UL << TPI_DEVID_NRZVALID_Pos)
    Define   [<a href="18796.html#988">core_cm3.h, 988</a>]         core_cm3.h

<a href="dictionary_T.html#2453">TPI_DEVID_NRZVALID_Pos</a><a name="2453"> </a>
  Declared as: 11
    Define   [<a href="1967.html#958">core_sc300.h, 958</a>]       core_sc300.h
    Macro   [<a href="1967.html#959">core_sc300.h, 959</a>]        <a href="dictionary_T.html#2454">TPI_DEVID_NRZVALID_Msk</a>

<a href="dictionary_T.html#3669">TPI_DEVID_NRZVALID_Pos</a><a name="3669"> </a>
  Declared as: 11
    Define   [<a href="3169.html#1047">core_cm4.h, 1047</a>]        core_cm4.h
    Macro   [<a href="3169.html#1048">core_cm4.h, 1048</a>]         <a href="dictionary_T.html#3670">TPI_DEVID_NRZVALID_Msk</a>

<a href="dictionary_T.html#5473">TPI_DEVID_NRZVALID_Pos</a><a name="5473"> </a>
  Declared as: 11
    Define   [<a href="4987.html#987">core_sc300.h, 987</a>]       core_sc300.h
    Macro   [<a href="4987.html#988">core_sc300.h, 988</a>]        <a href="dictionary_T.html#5474">TPI_DEVID_NRZVALID_Msk</a>

<a href="dictionary_T.html#14685">TPI_DEVID_NRZVALID_Pos</a><a name="14685"> </a>
  Declared as: 11
    Define   [<a href="10414.html#1007">core_cm3.h, 1007</a>]        core_cm3.h
    Macro   [<a href="10414.html#1008">core_cm3.h, 1008</a>]         <a href="dictionary_T.html#14686">TPI_DEVID_NRZVALID_Msk</a>

<a href="dictionary_T.html#16654">TPI_DEVID_NRZVALID_Pos</a><a name="16654"> </a>
  Declared as: 11
    Define   [<a href="16158.html#1020">core_cm4.h, 1020</a>]        core_cm4.h
    Macro   [<a href="16158.html#1021">core_cm4.h, 1021</a>]         <a href="dictionary_T.html#16655">TPI_DEVID_NRZVALID_Msk</a>

<a href="dictionary_T.html#20077">TPI_DEVID_NRZVALID_Pos</a><a name="20077"> </a>
  Declared as: 11
    Define   [<a href="10411.html#1231">core_cm7.h, 1231</a>]        core_cm7.h
    Macro   [<a href="10411.html#1232">core_cm7.h, 1232</a>]         <a href="dictionary_T.html#20078">TPI_DEVID_NRZVALID_Msk</a>

<a href="dictionary_T.html#21118">TPI_DEVID_NRZVALID_Pos</a><a name="21118"> </a>
  Declared as: 11
    Define   [<a href="18796.html#987">core_cm3.h, 987</a>]         core_cm3.h
    Macro   [<a href="18796.html#988">core_cm3.h, 988</a>]          <a href="dictionary_T.html#21119">TPI_DEVID_NRZVALID_Msk</a>

<a href="dictionary_T.html#2458">TPI_DEVID_PTINVALID_Msk</a><a name="2458"> </a>
  Declared as: (0x1UL << TPI_DEVID_PTINVALID_Pos)
    Define   [<a href="1967.html#965">core_sc300.h, 965</a>]       core_sc300.h

<a href="dictionary_T.html#3674">TPI_DEVID_PTINVALID_Msk</a><a name="3674"> </a>
  Declared as: (0x1UL << TPI_DEVID_PTINVALID_Pos)
    Define   [<a href="3169.html#1054">core_cm4.h, 1054</a>]        core_cm4.h

<a href="dictionary_T.html#5478">TPI_DEVID_PTINVALID_Msk</a><a name="5478"> </a>
  Declared as: (0x1UL << TPI_DEVID_PTINVALID_Pos)
    Define   [<a href="4987.html#994">core_sc300.h, 994</a>]       core_sc300.h

<a href="dictionary_T.html#14690">TPI_DEVID_PTINVALID_Msk</a><a name="14690"> </a>
  Declared as: (0x1UL << TPI_DEVID_PTINVALID_Pos)
    Define   [<a href="10414.html#1014">core_cm3.h, 1014</a>]        core_cm3.h

<a href="dictionary_T.html#16659">TPI_DEVID_PTINVALID_Msk</a><a name="16659"> </a>
  Declared as: (0x1UL << TPI_DEVID_PTINVALID_Pos)
    Define   [<a href="16158.html#1027">core_cm4.h, 1027</a>]        core_cm4.h

<a href="dictionary_T.html#20082">TPI_DEVID_PTINVALID_Msk</a><a name="20082"> </a>
  Declared as: (0x1UL << TPI_DEVID_PTINVALID_Pos)
    Define   [<a href="10411.html#1238">core_cm7.h, 1238</a>]        core_cm7.h

<a href="dictionary_T.html#21123">TPI_DEVID_PTINVALID_Msk</a><a name="21123"> </a>
  Declared as: (0x1UL << TPI_DEVID_PTINVALID_Pos)
    Define   [<a href="18796.html#994">core_cm3.h, 994</a>]         core_cm3.h

<a href="dictionary_T.html#2457">TPI_DEVID_PTINVALID_Pos</a><a name="2457"> </a>
  Declared as: 9
    Define   [<a href="1967.html#964">core_sc300.h, 964</a>]       core_sc300.h
    Macro   [<a href="1967.html#965">core_sc300.h, 965</a>]        <a href="dictionary_T.html#2458">TPI_DEVID_PTINVALID_Msk</a>

<a href="dictionary_T.html#3673">TPI_DEVID_PTINVALID_Pos</a><a name="3673"> </a>
  Declared as: 9
    Define   [<a href="3169.html#1053">core_cm4.h, 1053</a>]        core_cm4.h
    Macro   [<a href="3169.html#1054">core_cm4.h, 1054</a>]         <a href="dictionary_T.html#3674">TPI_DEVID_PTINVALID_Msk</a>

<a href="dictionary_T.html#5477">TPI_DEVID_PTINVALID_Pos</a><a name="5477"> </a>
  Declared as: 9
    Define   [<a href="4987.html#993">core_sc300.h, 993</a>]       core_sc300.h
    Macro   [<a href="4987.html#994">core_sc300.h, 994</a>]        <a href="dictionary_T.html#5478">TPI_DEVID_PTINVALID_Msk</a>

<a href="dictionary_T.html#14689">TPI_DEVID_PTINVALID_Pos</a><a name="14689"> </a>
  Declared as: 9
    Define   [<a href="10414.html#1013">core_cm3.h, 1013</a>]        core_cm3.h
    Macro   [<a href="10414.html#1014">core_cm3.h, 1014</a>]         <a href="dictionary_T.html#14690">TPI_DEVID_PTINVALID_Msk</a>

<a href="dictionary_T.html#16658">TPI_DEVID_PTINVALID_Pos</a><a name="16658"> </a>
  Declared as: 9
    Define   [<a href="16158.html#1026">core_cm4.h, 1026</a>]        core_cm4.h
    Macro   [<a href="16158.html#1027">core_cm4.h, 1027</a>]         <a href="dictionary_T.html#16659">TPI_DEVID_PTINVALID_Msk</a>

<a href="dictionary_T.html#20081">TPI_DEVID_PTINVALID_Pos</a><a name="20081"> </a>
  Declared as: 9
    Define   [<a href="10411.html#1237">core_cm7.h, 1237</a>]        core_cm7.h
    Macro   [<a href="10411.html#1238">core_cm7.h, 1238</a>]         <a href="dictionary_T.html#20082">TPI_DEVID_PTINVALID_Msk</a>

<a href="dictionary_T.html#21122">TPI_DEVID_PTINVALID_Pos</a><a name="21122"> </a>
  Declared as: 9
    Define   [<a href="18796.html#993">core_cm3.h, 993</a>]         core_cm3.h
    Macro   [<a href="18796.html#994">core_cm3.h, 994</a>]          <a href="dictionary_T.html#21123">TPI_DEVID_PTINVALID_Msk</a>

<a href="dictionary_T.html#2468">TPI_DEVTYPE_MajorType_Msk</a><a name="2468"> </a>
  Declared as: (0xFUL << TPI_DEVTYPE_MajorType_Pos)
    Define   [<a href="1967.html#981">core_sc300.h, 981</a>]       core_sc300.h

<a href="dictionary_T.html#3684">TPI_DEVTYPE_MajorType_Msk</a><a name="3684"> </a>
  Declared as: (0xFUL << TPI_DEVTYPE_MajorType_Pos)
    Define   [<a href="3169.html#1070">core_cm4.h, 1070</a>]        core_cm4.h

<a href="dictionary_T.html#5488">TPI_DEVTYPE_MajorType_Msk</a><a name="5488"> </a>
  Declared as: (0xFUL << TPI_DEVTYPE_MajorType_Pos)
    Define   [<a href="4987.html#1010">core_sc300.h, 1010</a>]      core_sc300.h

<a href="dictionary_T.html#14700">TPI_DEVTYPE_MajorType_Msk</a><a name="14700"> </a>
  Declared as: (0xFUL << TPI_DEVTYPE_MajorType_Pos)
    Define   [<a href="10414.html#1030">core_cm3.h, 1030</a>]        core_cm3.h

<a href="dictionary_T.html#16669">TPI_DEVTYPE_MajorType_Msk</a><a name="16669"> </a>
  Declared as: (0xFUL << TPI_DEVTYPE_MajorType_Pos)
    Define   [<a href="16158.html#1043">core_cm4.h, 1043</a>]        core_cm4.h

<a href="dictionary_T.html#20092">TPI_DEVTYPE_MajorType_Msk</a><a name="20092"> </a>
  Declared as: (0xFUL << TPI_DEVTYPE_MajorType_Pos)
    Define   [<a href="10411.html#1254">core_cm7.h, 1254</a>]        core_cm7.h

<a href="dictionary_T.html#21133">TPI_DEVTYPE_MajorType_Msk</a><a name="21133"> </a>
  Declared as: (0xFUL << TPI_DEVTYPE_MajorType_Pos)
    Define   [<a href="18796.html#1010">core_cm3.h, 1010</a>]        core_cm3.h

<a href="dictionary_T.html#2467">TPI_DEVTYPE_MajorType_Pos</a><a name="2467"> </a>
  Declared as: 4
    Define   [<a href="1967.html#980">core_sc300.h, 980</a>]       core_sc300.h
    Macro   [<a href="1967.html#981">core_sc300.h, 981</a>]        <a href="dictionary_T.html#2468">TPI_DEVTYPE_MajorType_Msk</a>

<a href="dictionary_T.html#3683">TPI_DEVTYPE_MajorType_Pos</a><a name="3683"> </a>
  Declared as: 4
    Define   [<a href="3169.html#1069">core_cm4.h, 1069</a>]        core_cm4.h
    Macro   [<a href="3169.html#1070">core_cm4.h, 1070</a>]         <a href="dictionary_T.html#3684">TPI_DEVTYPE_MajorType_Msk</a>

<a href="dictionary_T.html#5487">TPI_DEVTYPE_MajorType_Pos</a><a name="5487"> </a>
  Declared as: 4
    Define   [<a href="4987.html#1009">core_sc300.h, 1009</a>]      core_sc300.h
    Macro   [<a href="4987.html#1010">core_sc300.h, 1010</a>]       <a href="dictionary_T.html#5488">TPI_DEVTYPE_MajorType_Msk</a>

<a href="dictionary_T.html#14699">TPI_DEVTYPE_MajorType_Pos</a><a name="14699"> </a>
  Declared as: 4
    Define   [<a href="10414.html#1029">core_cm3.h, 1029</a>]        core_cm3.h
    Macro   [<a href="10414.html#1030">core_cm3.h, 1030</a>]         <a href="dictionary_T.html#14700">TPI_DEVTYPE_MajorType_Msk</a>

<a href="dictionary_T.html#16668">TPI_DEVTYPE_MajorType_Pos</a><a name="16668"> </a>
  Declared as: 4
    Define   [<a href="16158.html#1042">core_cm4.h, 1042</a>]        core_cm4.h
    Macro   [<a href="16158.html#1043">core_cm4.h, 1043</a>]         <a href="dictionary_T.html#16669">TPI_DEVTYPE_MajorType_Msk</a>

<a href="dictionary_T.html#20091">TPI_DEVTYPE_MajorType_Pos</a><a name="20091"> </a>
  Declared as: 4
    Define   [<a href="10411.html#1253">core_cm7.h, 1253</a>]        core_cm7.h
    Macro   [<a href="10411.html#1254">core_cm7.h, 1254</a>]         <a href="dictionary_T.html#20092">TPI_DEVTYPE_MajorType_Msk</a>

<a href="dictionary_T.html#21132">TPI_DEVTYPE_MajorType_Pos</a><a name="21132"> </a>
  Declared as: 4
    Define   [<a href="18796.html#1009">core_cm3.h, 1009</a>]        core_cm3.h
    Macro   [<a href="18796.html#1010">core_cm3.h, 1010</a>]         <a href="dictionary_T.html#21133">TPI_DEVTYPE_MajorType_Msk</a>

<a href="dictionary_T.html#2466">TPI_DEVTYPE_SubType_Msk</a><a name="2466"> </a>
  Declared as: (0xFUL << TPI_DEVTYPE_SubType_Pos)
    Define   [<a href="1967.html#978">core_sc300.h, 978</a>]       core_sc300.h

<a href="dictionary_T.html#3682">TPI_DEVTYPE_SubType_Msk</a><a name="3682"> </a>
  Declared as: (0xFUL << TPI_DEVTYPE_SubType_Pos)
    Define   [<a href="3169.html#1067">core_cm4.h, 1067</a>]        core_cm4.h

<a href="dictionary_T.html#5486">TPI_DEVTYPE_SubType_Msk</a><a name="5486"> </a>
  Declared as: (0xFUL << TPI_DEVTYPE_SubType_Pos)
    Define   [<a href="4987.html#1007">core_sc300.h, 1007</a>]      core_sc300.h

<a href="dictionary_T.html#14698">TPI_DEVTYPE_SubType_Msk</a><a name="14698"> </a>
  Declared as: (0xFUL << TPI_DEVTYPE_SubType_Pos)
    Define   [<a href="10414.html#1027">core_cm3.h, 1027</a>]        core_cm3.h

<a href="dictionary_T.html#16667">TPI_DEVTYPE_SubType_Msk</a><a name="16667"> </a>
  Declared as: (0xFUL << TPI_DEVTYPE_SubType_Pos)
    Define   [<a href="16158.html#1040">core_cm4.h, 1040</a>]        core_cm4.h

<a href="dictionary_T.html#20090">TPI_DEVTYPE_SubType_Msk</a><a name="20090"> </a>
  Declared as: (0xFUL << TPI_DEVTYPE_SubType_Pos)
    Define   [<a href="10411.html#1251">core_cm7.h, 1251</a>]        core_cm7.h

<a href="dictionary_T.html#21131">TPI_DEVTYPE_SubType_Msk</a><a name="21131"> </a>
  Declared as: (0xFUL << TPI_DEVTYPE_SubType_Pos)
    Define   [<a href="18796.html#1007">core_cm3.h, 1007</a>]        core_cm3.h

<a href="dictionary_T.html#2465">TPI_DEVTYPE_SubType_Pos</a><a name="2465"> </a>
  Declared as: 0
    Define   [<a href="1967.html#977">core_sc300.h, 977</a>]       core_sc300.h
    Macro   [<a href="1967.html#978">core_sc300.h, 978</a>]        <a href="dictionary_T.html#2466">TPI_DEVTYPE_SubType_Msk</a>

<a href="dictionary_T.html#3681">TPI_DEVTYPE_SubType_Pos</a><a name="3681"> </a>
  Declared as: 0
    Define   [<a href="3169.html#1066">core_cm4.h, 1066</a>]        core_cm4.h
    Macro   [<a href="3169.html#1067">core_cm4.h, 1067</a>]         <a href="dictionary_T.html#3682">TPI_DEVTYPE_SubType_Msk</a>

<a href="dictionary_T.html#5485">TPI_DEVTYPE_SubType_Pos</a><a name="5485"> </a>
  Declared as: 0
    Define   [<a href="4987.html#1006">core_sc300.h, 1006</a>]      core_sc300.h
    Macro   [<a href="4987.html#1007">core_sc300.h, 1007</a>]       <a href="dictionary_T.html#5486">TPI_DEVTYPE_SubType_Msk</a>

<a href="dictionary_T.html#14697">TPI_DEVTYPE_SubType_Pos</a><a name="14697"> </a>
  Declared as: 0
    Define   [<a href="10414.html#1026">core_cm3.h, 1026</a>]        core_cm3.h
    Macro   [<a href="10414.html#1027">core_cm3.h, 1027</a>]         <a href="dictionary_T.html#14698">TPI_DEVTYPE_SubType_Msk</a>

<a href="dictionary_T.html#16666">TPI_DEVTYPE_SubType_Pos</a><a name="16666"> </a>
  Declared as: 0
    Define   [<a href="16158.html#1039">core_cm4.h, 1039</a>]        core_cm4.h
    Macro   [<a href="16158.html#1040">core_cm4.h, 1040</a>]         <a href="dictionary_T.html#16667">TPI_DEVTYPE_SubType_Msk</a>

<a href="dictionary_T.html#20089">TPI_DEVTYPE_SubType_Pos</a><a name="20089"> </a>
  Declared as: 0
    Define   [<a href="10411.html#1250">core_cm7.h, 1250</a>]        core_cm7.h
    Macro   [<a href="10411.html#1251">core_cm7.h, 1251</a>]         <a href="dictionary_T.html#20090">TPI_DEVTYPE_SubType_Msk</a>

<a href="dictionary_T.html#21130">TPI_DEVTYPE_SubType_Pos</a><a name="21130"> </a>
  Declared as: 0
    Define   [<a href="18796.html#1006">core_cm3.h, 1006</a>]        core_cm3.h
    Macro   [<a href="18796.html#1007">core_cm3.h, 1007</a>]         <a href="dictionary_T.html#21131">TPI_DEVTYPE_SubType_Msk</a>

<a href="dictionary_T.html#2416">TPI_FFCR_EnFCont_Msk</a><a name="2416"> </a>
  Declared as: (0x1UL << TPI_FFCR_EnFCont_Pos)
    Define   [<a href="1967.html#895">core_sc300.h, 895</a>]       core_sc300.h

<a href="dictionary_T.html#3632">TPI_FFCR_EnFCont_Msk</a><a name="3632"> </a>
  Declared as: (0x1UL << TPI_FFCR_EnFCont_Pos)
    Define   [<a href="3169.html#984">core_cm4.h, 984</a>]         core_cm4.h

<a href="dictionary_T.html#5436">TPI_FFCR_EnFCont_Msk</a><a name="5436"> </a>
  Declared as: (0x1UL << TPI_FFCR_EnFCont_Pos)
    Define   [<a href="4987.html#924">core_sc300.h, 924</a>]       core_sc300.h

<a href="dictionary_T.html#14648">TPI_FFCR_EnFCont_Msk</a><a name="14648"> </a>
  Declared as: (0x1UL << TPI_FFCR_EnFCont_Pos)
    Define   [<a href="10414.html#944">core_cm3.h, 944</a>]         core_cm3.h

<a href="dictionary_T.html#16617">TPI_FFCR_EnFCont_Msk</a><a name="16617"> </a>
  Declared as: (0x1UL << TPI_FFCR_EnFCont_Pos)
    Define   [<a href="16158.html#957">core_cm4.h, 957</a>]         core_cm4.h

<a href="dictionary_T.html#20040">TPI_FFCR_EnFCont_Msk</a><a name="20040"> </a>
  Declared as: (0x1UL << TPI_FFCR_EnFCont_Pos)
    Define   [<a href="10411.html#1168">core_cm7.h, 1168</a>]        core_cm7.h

<a href="dictionary_T.html#21081">TPI_FFCR_EnFCont_Msk</a><a name="21081"> </a>
  Declared as: (0x1UL << TPI_FFCR_EnFCont_Pos)
    Define   [<a href="18796.html#924">core_cm3.h, 924</a>]         core_cm3.h

<a href="dictionary_T.html#2415">TPI_FFCR_EnFCont_Pos</a><a name="2415"> </a>
  Declared as: 1
    Define   [<a href="1967.html#894">core_sc300.h, 894</a>]       core_sc300.h
    Macro   [<a href="1967.html#895">core_sc300.h, 895</a>]        <a href="dictionary_T.html#2416">TPI_FFCR_EnFCont_Msk</a>

<a href="dictionary_T.html#3631">TPI_FFCR_EnFCont_Pos</a><a name="3631"> </a>
  Declared as: 1
    Define   [<a href="3169.html#983">core_cm4.h, 983</a>]         core_cm4.h
    Macro   [<a href="3169.html#984">core_cm4.h, 984</a>]          <a href="dictionary_T.html#3632">TPI_FFCR_EnFCont_Msk</a>

<a href="dictionary_T.html#5435">TPI_FFCR_EnFCont_Pos</a><a name="5435"> </a>
  Declared as: 1
    Define   [<a href="4987.html#923">core_sc300.h, 923</a>]       core_sc300.h
    Macro   [<a href="4987.html#924">core_sc300.h, 924</a>]        <a href="dictionary_T.html#5436">TPI_FFCR_EnFCont_Msk</a>

<a href="dictionary_T.html#14647">TPI_FFCR_EnFCont_Pos</a><a name="14647"> </a>
  Declared as: 1
    Define   [<a href="10414.html#943">core_cm3.h, 943</a>]         core_cm3.h
    Macro   [<a href="10414.html#944">core_cm3.h, 944</a>]          <a href="dictionary_T.html#14648">TPI_FFCR_EnFCont_Msk</a>

<a href="dictionary_T.html#16616">TPI_FFCR_EnFCont_Pos</a><a name="16616"> </a>
  Declared as: 1
    Define   [<a href="16158.html#956">core_cm4.h, 956</a>]         core_cm4.h
    Macro   [<a href="16158.html#957">core_cm4.h, 957</a>]          <a href="dictionary_T.html#16617">TPI_FFCR_EnFCont_Msk</a>

<a href="dictionary_T.html#20039">TPI_FFCR_EnFCont_Pos</a><a name="20039"> </a>
  Declared as: 1
    Define   [<a href="10411.html#1167">core_cm7.h, 1167</a>]        core_cm7.h
    Macro   [<a href="10411.html#1168">core_cm7.h, 1168</a>]         <a href="dictionary_T.html#20040">TPI_FFCR_EnFCont_Msk</a>

<a href="dictionary_T.html#21080">TPI_FFCR_EnFCont_Pos</a><a name="21080"> </a>
  Declared as: 1
    Define   [<a href="18796.html#923">core_cm3.h, 923</a>]         core_cm3.h
    Macro   [<a href="18796.html#924">core_cm3.h, 924</a>]          <a href="dictionary_T.html#21081">TPI_FFCR_EnFCont_Msk</a>

<a href="dictionary_T.html#2414">TPI_FFCR_TrigIn_Msk</a><a name="2414"> </a>
  Declared as: (0x1UL << TPI_FFCR_TrigIn_Pos)
    Define   [<a href="1967.html#892">core_sc300.h, 892</a>]       core_sc300.h

<a href="dictionary_T.html#3630">TPI_FFCR_TrigIn_Msk</a><a name="3630"> </a>
  Declared as: (0x1UL << TPI_FFCR_TrigIn_Pos)
    Define   [<a href="3169.html#981">core_cm4.h, 981</a>]         core_cm4.h

<a href="dictionary_T.html#5434">TPI_FFCR_TrigIn_Msk</a><a name="5434"> </a>
  Declared as: (0x1UL << TPI_FFCR_TrigIn_Pos)
    Define   [<a href="4987.html#921">core_sc300.h, 921</a>]       core_sc300.h

<a href="dictionary_T.html#14646">TPI_FFCR_TrigIn_Msk</a><a name="14646"> </a>
  Declared as: (0x1UL << TPI_FFCR_TrigIn_Pos)
    Define   [<a href="10414.html#941">core_cm3.h, 941</a>]         core_cm3.h

<a href="dictionary_T.html#16615">TPI_FFCR_TrigIn_Msk</a><a name="16615"> </a>
  Declared as: (0x1UL << TPI_FFCR_TrigIn_Pos)
    Define   [<a href="16158.html#954">core_cm4.h, 954</a>]         core_cm4.h

<a href="dictionary_T.html#20038">TPI_FFCR_TrigIn_Msk</a><a name="20038"> </a>
  Declared as: (0x1UL << TPI_FFCR_TrigIn_Pos)
    Define   [<a href="10411.html#1165">core_cm7.h, 1165</a>]        core_cm7.h

<a href="dictionary_T.html#21079">TPI_FFCR_TrigIn_Msk</a><a name="21079"> </a>
  Declared as: (0x1UL << TPI_FFCR_TrigIn_Pos)
    Define   [<a href="18796.html#921">core_cm3.h, 921</a>]         core_cm3.h

<a href="dictionary_T.html#2413">TPI_FFCR_TrigIn_Pos</a><a name="2413"> </a>
  Declared as: 8
    Define   [<a href="1967.html#891">core_sc300.h, 891</a>]       core_sc300.h
    Macro   [<a href="1967.html#892">core_sc300.h, 892</a>]        <a href="dictionary_T.html#2414">TPI_FFCR_TrigIn_Msk</a>

<a href="dictionary_T.html#3629">TPI_FFCR_TrigIn_Pos</a><a name="3629"> </a>
  Declared as: 8
    Define   [<a href="3169.html#980">core_cm4.h, 980</a>]         core_cm4.h
    Macro   [<a href="3169.html#981">core_cm4.h, 981</a>]          <a href="dictionary_T.html#3630">TPI_FFCR_TrigIn_Msk</a>

<a href="dictionary_T.html#5433">TPI_FFCR_TrigIn_Pos</a><a name="5433"> </a>
  Declared as: 8
    Define   [<a href="4987.html#920">core_sc300.h, 920</a>]       core_sc300.h
    Macro   [<a href="4987.html#921">core_sc300.h, 921</a>]        <a href="dictionary_T.html#5434">TPI_FFCR_TrigIn_Msk</a>

<a href="dictionary_T.html#14645">TPI_FFCR_TrigIn_Pos</a><a name="14645"> </a>
  Declared as: 8
    Define   [<a href="10414.html#940">core_cm3.h, 940</a>]         core_cm3.h
    Macro   [<a href="10414.html#941">core_cm3.h, 941</a>]          <a href="dictionary_T.html#14646">TPI_FFCR_TrigIn_Msk</a>

<a href="dictionary_T.html#16614">TPI_FFCR_TrigIn_Pos</a><a name="16614"> </a>
  Declared as: 8
    Define   [<a href="16158.html#953">core_cm4.h, 953</a>]         core_cm4.h
    Macro   [<a href="16158.html#954">core_cm4.h, 954</a>]          <a href="dictionary_T.html#16615">TPI_FFCR_TrigIn_Msk</a>

<a href="dictionary_T.html#20037">TPI_FFCR_TrigIn_Pos</a><a name="20037"> </a>
  Declared as: 8
    Define   [<a href="10411.html#1164">core_cm7.h, 1164</a>]        core_cm7.h
    Macro   [<a href="10411.html#1165">core_cm7.h, 1165</a>]         <a href="dictionary_T.html#20038">TPI_FFCR_TrigIn_Msk</a>

<a href="dictionary_T.html#21078">TPI_FFCR_TrigIn_Pos</a><a name="21078"> </a>
  Declared as: 8
    Define   [<a href="18796.html#920">core_cm3.h, 920</a>]         core_cm3.h
    Macro   [<a href="18796.html#921">core_cm3.h, 921</a>]          <a href="dictionary_T.html#21079">TPI_FFCR_TrigIn_Msk</a>

<a href="dictionary_T.html#2412">TPI_FFSR_FlInProg_Msk</a><a name="2412"> </a>
  Declared as: (0x1UL << TPI_FFSR_FlInProg_Pos)
    Define   [<a href="1967.html#888">core_sc300.h, 888</a>]       core_sc300.h

<a href="dictionary_T.html#3628">TPI_FFSR_FlInProg_Msk</a><a name="3628"> </a>
  Declared as: (0x1UL << TPI_FFSR_FlInProg_Pos)
    Define   [<a href="3169.html#977">core_cm4.h, 977</a>]         core_cm4.h

<a href="dictionary_T.html#5432">TPI_FFSR_FlInProg_Msk</a><a name="5432"> </a>
  Declared as: (0x1UL << TPI_FFSR_FlInProg_Pos)
    Define   [<a href="4987.html#917">core_sc300.h, 917</a>]       core_sc300.h

<a href="dictionary_T.html#14644">TPI_FFSR_FlInProg_Msk</a><a name="14644"> </a>
  Declared as: (0x1UL << TPI_FFSR_FlInProg_Pos)
    Define   [<a href="10414.html#937">core_cm3.h, 937</a>]         core_cm3.h

<a href="dictionary_T.html#16613">TPI_FFSR_FlInProg_Msk</a><a name="16613"> </a>
  Declared as: (0x1UL << TPI_FFSR_FlInProg_Pos)
    Define   [<a href="16158.html#950">core_cm4.h, 950</a>]         core_cm4.h

<a href="dictionary_T.html#20036">TPI_FFSR_FlInProg_Msk</a><a name="20036"> </a>
  Declared as: (0x1UL << TPI_FFSR_FlInProg_Pos)
    Define   [<a href="10411.html#1161">core_cm7.h, 1161</a>]        core_cm7.h

<a href="dictionary_T.html#21077">TPI_FFSR_FlInProg_Msk</a><a name="21077"> </a>
  Declared as: (0x1UL << TPI_FFSR_FlInProg_Pos)
    Define   [<a href="18796.html#917">core_cm3.h, 917</a>]         core_cm3.h

<a href="dictionary_T.html#2411">TPI_FFSR_FlInProg_Pos</a><a name="2411"> </a>
  Declared as: 0
    Define   [<a href="1967.html#887">core_sc300.h, 887</a>]       core_sc300.h
    Macro   [<a href="1967.html#888">core_sc300.h, 888</a>]        <a href="dictionary_T.html#2412">TPI_FFSR_FlInProg_Msk</a>

<a href="dictionary_T.html#3627">TPI_FFSR_FlInProg_Pos</a><a name="3627"> </a>
  Declared as: 0
    Define   [<a href="3169.html#976">core_cm4.h, 976</a>]         core_cm4.h
    Macro   [<a href="3169.html#977">core_cm4.h, 977</a>]          <a href="dictionary_T.html#3628">TPI_FFSR_FlInProg_Msk</a>

<a href="dictionary_T.html#5431">TPI_FFSR_FlInProg_Pos</a><a name="5431"> </a>
  Declared as: 0
    Define   [<a href="4987.html#916">core_sc300.h, 916</a>]       core_sc300.h
    Macro   [<a href="4987.html#917">core_sc300.h, 917</a>]        <a href="dictionary_T.html#5432">TPI_FFSR_FlInProg_Msk</a>

<a href="dictionary_T.html#14643">TPI_FFSR_FlInProg_Pos</a><a name="14643"> </a>
  Declared as: 0
    Define   [<a href="10414.html#936">core_cm3.h, 936</a>]         core_cm3.h
    Macro   [<a href="10414.html#937">core_cm3.h, 937</a>]          <a href="dictionary_T.html#14644">TPI_FFSR_FlInProg_Msk</a>

<a href="dictionary_T.html#16612">TPI_FFSR_FlInProg_Pos</a><a name="16612"> </a>
  Declared as: 0
    Define   [<a href="16158.html#949">core_cm4.h, 949</a>]         core_cm4.h
    Macro   [<a href="16158.html#950">core_cm4.h, 950</a>]          <a href="dictionary_T.html#16613">TPI_FFSR_FlInProg_Msk</a>

<a href="dictionary_T.html#20035">TPI_FFSR_FlInProg_Pos</a><a name="20035"> </a>
  Declared as: 0
    Define   [<a href="10411.html#1160">core_cm7.h, 1160</a>]        core_cm7.h
    Macro   [<a href="10411.html#1161">core_cm7.h, 1161</a>]         <a href="dictionary_T.html#20036">TPI_FFSR_FlInProg_Msk</a>

<a href="dictionary_T.html#21076">TPI_FFSR_FlInProg_Pos</a><a name="21076"> </a>
  Declared as: 0
    Define   [<a href="18796.html#916">core_cm3.h, 916</a>]         core_cm3.h
    Macro   [<a href="18796.html#917">core_cm3.h, 917</a>]          <a href="dictionary_T.html#21077">TPI_FFSR_FlInProg_Msk</a>

<a href="dictionary_T.html#2406">TPI_FFSR_FtNonStop_Msk</a><a name="2406"> </a>
  Declared as: (0x1UL << TPI_FFSR_FtNonStop_Pos)
    Define   [<a href="1967.html#879">core_sc300.h, 879</a>]       core_sc300.h

<a href="dictionary_T.html#3622">TPI_FFSR_FtNonStop_Msk</a><a name="3622"> </a>
  Declared as: (0x1UL << TPI_FFSR_FtNonStop_Pos)
    Define   [<a href="3169.html#968">core_cm4.h, 968</a>]         core_cm4.h

<a href="dictionary_T.html#5426">TPI_FFSR_FtNonStop_Msk</a><a name="5426"> </a>
  Declared as: (0x1UL << TPI_FFSR_FtNonStop_Pos)
    Define   [<a href="4987.html#908">core_sc300.h, 908</a>]       core_sc300.h

<a href="dictionary_T.html#14638">TPI_FFSR_FtNonStop_Msk</a><a name="14638"> </a>
  Declared as: (0x1UL << TPI_FFSR_FtNonStop_Pos)
    Define   [<a href="10414.html#928">core_cm3.h, 928</a>]         core_cm3.h

<a href="dictionary_T.html#16607">TPI_FFSR_FtNonStop_Msk</a><a name="16607"> </a>
  Declared as: (0x1UL << TPI_FFSR_FtNonStop_Pos)
    Define   [<a href="16158.html#941">core_cm4.h, 941</a>]         core_cm4.h

<a href="dictionary_T.html#20030">TPI_FFSR_FtNonStop_Msk</a><a name="20030"> </a>
  Declared as: (0x1UL << TPI_FFSR_FtNonStop_Pos)
    Define   [<a href="10411.html#1152">core_cm7.h, 1152</a>]        core_cm7.h

<a href="dictionary_T.html#21071">TPI_FFSR_FtNonStop_Msk</a><a name="21071"> </a>
  Declared as: (0x1UL << TPI_FFSR_FtNonStop_Pos)
    Define   [<a href="18796.html#908">core_cm3.h, 908</a>]         core_cm3.h

<a href="dictionary_T.html#2405">TPI_FFSR_FtNonStop_Pos</a><a name="2405"> </a>
  Declared as: 3
    Define   [<a href="1967.html#878">core_sc300.h, 878</a>]       core_sc300.h
    Macro   [<a href="1967.html#879">core_sc300.h, 879</a>]        <a href="dictionary_T.html#2406">TPI_FFSR_FtNonStop_Msk</a>

<a href="dictionary_T.html#3621">TPI_FFSR_FtNonStop_Pos</a><a name="3621"> </a>
  Declared as: 3
    Define   [<a href="3169.html#967">core_cm4.h, 967</a>]         core_cm4.h
    Macro   [<a href="3169.html#968">core_cm4.h, 968</a>]          <a href="dictionary_T.html#3622">TPI_FFSR_FtNonStop_Msk</a>

<a href="dictionary_T.html#5425">TPI_FFSR_FtNonStop_Pos</a><a name="5425"> </a>
  Declared as: 3
    Define   [<a href="4987.html#907">core_sc300.h, 907</a>]       core_sc300.h
    Macro   [<a href="4987.html#908">core_sc300.h, 908</a>]        <a href="dictionary_T.html#5426">TPI_FFSR_FtNonStop_Msk</a>

<a href="dictionary_T.html#14637">TPI_FFSR_FtNonStop_Pos</a><a name="14637"> </a>
  Declared as: 3
    Define   [<a href="10414.html#927">core_cm3.h, 927</a>]         core_cm3.h
    Macro   [<a href="10414.html#928">core_cm3.h, 928</a>]          <a href="dictionary_T.html#14638">TPI_FFSR_FtNonStop_Msk</a>

<a href="dictionary_T.html#16606">TPI_FFSR_FtNonStop_Pos</a><a name="16606"> </a>
  Declared as: 3
    Define   [<a href="16158.html#940">core_cm4.h, 940</a>]         core_cm4.h
    Macro   [<a href="16158.html#941">core_cm4.h, 941</a>]          <a href="dictionary_T.html#16607">TPI_FFSR_FtNonStop_Msk</a>

<a href="dictionary_T.html#20029">TPI_FFSR_FtNonStop_Pos</a><a name="20029"> </a>
  Declared as: 3
    Define   [<a href="10411.html#1151">core_cm7.h, 1151</a>]        core_cm7.h
    Macro   [<a href="10411.html#1152">core_cm7.h, 1152</a>]         <a href="dictionary_T.html#20030">TPI_FFSR_FtNonStop_Msk</a>

<a href="dictionary_T.html#21070">TPI_FFSR_FtNonStop_Pos</a><a name="21070"> </a>
  Declared as: 3
    Define   [<a href="18796.html#907">core_cm3.h, 907</a>]         core_cm3.h
    Macro   [<a href="18796.html#908">core_cm3.h, 908</a>]          <a href="dictionary_T.html#21071">TPI_FFSR_FtNonStop_Msk</a>

<a href="dictionary_T.html#2410">TPI_FFSR_FtStopped_Msk</a><a name="2410"> </a>
  Declared as: (0x1UL << TPI_FFSR_FtStopped_Pos)
    Define   [<a href="1967.html#885">core_sc300.h, 885</a>]       core_sc300.h

<a href="dictionary_T.html#3626">TPI_FFSR_FtStopped_Msk</a><a name="3626"> </a>
  Declared as: (0x1UL << TPI_FFSR_FtStopped_Pos)
    Define   [<a href="3169.html#974">core_cm4.h, 974</a>]         core_cm4.h

<a href="dictionary_T.html#5430">TPI_FFSR_FtStopped_Msk</a><a name="5430"> </a>
  Declared as: (0x1UL << TPI_FFSR_FtStopped_Pos)
    Define   [<a href="4987.html#914">core_sc300.h, 914</a>]       core_sc300.h

<a href="dictionary_T.html#14642">TPI_FFSR_FtStopped_Msk</a><a name="14642"> </a>
  Declared as: (0x1UL << TPI_FFSR_FtStopped_Pos)
    Define   [<a href="10414.html#934">core_cm3.h, 934</a>]         core_cm3.h

<a href="dictionary_T.html#16611">TPI_FFSR_FtStopped_Msk</a><a name="16611"> </a>
  Declared as: (0x1UL << TPI_FFSR_FtStopped_Pos)
    Define   [<a href="16158.html#947">core_cm4.h, 947</a>]         core_cm4.h

<a href="dictionary_T.html#20034">TPI_FFSR_FtStopped_Msk</a><a name="20034"> </a>
  Declared as: (0x1UL << TPI_FFSR_FtStopped_Pos)
    Define   [<a href="10411.html#1158">core_cm7.h, 1158</a>]        core_cm7.h

<a href="dictionary_T.html#21075">TPI_FFSR_FtStopped_Msk</a><a name="21075"> </a>
  Declared as: (0x1UL << TPI_FFSR_FtStopped_Pos)
    Define   [<a href="18796.html#914">core_cm3.h, 914</a>]         core_cm3.h

<a href="dictionary_T.html#2409">TPI_FFSR_FtStopped_Pos</a><a name="2409"> </a>
  Declared as: 1
    Define   [<a href="1967.html#884">core_sc300.h, 884</a>]       core_sc300.h
    Macro   [<a href="1967.html#885">core_sc300.h, 885</a>]        <a href="dictionary_T.html#2410">TPI_FFSR_FtStopped_Msk</a>

<a href="dictionary_T.html#3625">TPI_FFSR_FtStopped_Pos</a><a name="3625"> </a>
  Declared as: 1
    Define   [<a href="3169.html#973">core_cm4.h, 973</a>]         core_cm4.h
    Macro   [<a href="3169.html#974">core_cm4.h, 974</a>]          <a href="dictionary_T.html#3626">TPI_FFSR_FtStopped_Msk</a>

<a href="dictionary_T.html#5429">TPI_FFSR_FtStopped_Pos</a><a name="5429"> </a>
  Declared as: 1
    Define   [<a href="4987.html#913">core_sc300.h, 913</a>]       core_sc300.h
    Macro   [<a href="4987.html#914">core_sc300.h, 914</a>]        <a href="dictionary_T.html#5430">TPI_FFSR_FtStopped_Msk</a>

<a href="dictionary_T.html#14641">TPI_FFSR_FtStopped_Pos</a><a name="14641"> </a>
  Declared as: 1
    Define   [<a href="10414.html#933">core_cm3.h, 933</a>]         core_cm3.h
    Macro   [<a href="10414.html#934">core_cm3.h, 934</a>]          <a href="dictionary_T.html#14642">TPI_FFSR_FtStopped_Msk</a>

<a href="dictionary_T.html#16610">TPI_FFSR_FtStopped_Pos</a><a name="16610"> </a>
  Declared as: 1
    Define   [<a href="16158.html#946">core_cm4.h, 946</a>]         core_cm4.h
    Macro   [<a href="16158.html#947">core_cm4.h, 947</a>]          <a href="dictionary_T.html#16611">TPI_FFSR_FtStopped_Msk</a>

<a href="dictionary_T.html#20033">TPI_FFSR_FtStopped_Pos</a><a name="20033"> </a>
  Declared as: 1
    Define   [<a href="10411.html#1157">core_cm7.h, 1157</a>]        core_cm7.h
    Macro   [<a href="10411.html#1158">core_cm7.h, 1158</a>]         <a href="dictionary_T.html#20034">TPI_FFSR_FtStopped_Msk</a>

<a href="dictionary_T.html#21074">TPI_FFSR_FtStopped_Pos</a><a name="21074"> </a>
  Declared as: 1
    Define   [<a href="18796.html#913">core_cm3.h, 913</a>]         core_cm3.h
    Macro   [<a href="18796.html#914">core_cm3.h, 914</a>]          <a href="dictionary_T.html#21075">TPI_FFSR_FtStopped_Msk</a>

<a href="dictionary_T.html#2408">TPI_FFSR_TCPresent_Msk</a><a name="2408"> </a>
  Declared as: (0x1UL << TPI_FFSR_TCPresent_Pos)
    Define   [<a href="1967.html#882">core_sc300.h, 882</a>]       core_sc300.h

<a href="dictionary_T.html#3624">TPI_FFSR_TCPresent_Msk</a><a name="3624"> </a>
  Declared as: (0x1UL << TPI_FFSR_TCPresent_Pos)
    Define   [<a href="3169.html#971">core_cm4.h, 971</a>]         core_cm4.h

<a href="dictionary_T.html#5428">TPI_FFSR_TCPresent_Msk</a><a name="5428"> </a>
  Declared as: (0x1UL << TPI_FFSR_TCPresent_Pos)
    Define   [<a href="4987.html#911">core_sc300.h, 911</a>]       core_sc300.h

<a href="dictionary_T.html#14640">TPI_FFSR_TCPresent_Msk</a><a name="14640"> </a>
  Declared as: (0x1UL << TPI_FFSR_TCPresent_Pos)
    Define   [<a href="10414.html#931">core_cm3.h, 931</a>]         core_cm3.h

<a href="dictionary_T.html#16609">TPI_FFSR_TCPresent_Msk</a><a name="16609"> </a>
  Declared as: (0x1UL << TPI_FFSR_TCPresent_Pos)
    Define   [<a href="16158.html#944">core_cm4.h, 944</a>]         core_cm4.h

<a href="dictionary_T.html#20032">TPI_FFSR_TCPresent_Msk</a><a name="20032"> </a>
  Declared as: (0x1UL << TPI_FFSR_TCPresent_Pos)
    Define   [<a href="10411.html#1155">core_cm7.h, 1155</a>]        core_cm7.h

<a href="dictionary_T.html#21073">TPI_FFSR_TCPresent_Msk</a><a name="21073"> </a>
  Declared as: (0x1UL << TPI_FFSR_TCPresent_Pos)
    Define   [<a href="18796.html#911">core_cm3.h, 911</a>]         core_cm3.h

<a href="dictionary_T.html#2407">TPI_FFSR_TCPresent_Pos</a><a name="2407"> </a>
  Declared as: 2
    Define   [<a href="1967.html#881">core_sc300.h, 881</a>]       core_sc300.h
    Macro   [<a href="1967.html#882">core_sc300.h, 882</a>]        <a href="dictionary_T.html#2408">TPI_FFSR_TCPresent_Msk</a>

<a href="dictionary_T.html#3623">TPI_FFSR_TCPresent_Pos</a><a name="3623"> </a>
  Declared as: 2
    Define   [<a href="3169.html#970">core_cm4.h, 970</a>]         core_cm4.h
    Macro   [<a href="3169.html#971">core_cm4.h, 971</a>]          <a href="dictionary_T.html#3624">TPI_FFSR_TCPresent_Msk</a>

<a href="dictionary_T.html#5427">TPI_FFSR_TCPresent_Pos</a><a name="5427"> </a>
  Declared as: 2
    Define   [<a href="4987.html#910">core_sc300.h, 910</a>]       core_sc300.h
    Macro   [<a href="4987.html#911">core_sc300.h, 911</a>]        <a href="dictionary_T.html#5428">TPI_FFSR_TCPresent_Msk</a>

<a href="dictionary_T.html#14639">TPI_FFSR_TCPresent_Pos</a><a name="14639"> </a>
  Declared as: 2
    Define   [<a href="10414.html#930">core_cm3.h, 930</a>]         core_cm3.h
    Macro   [<a href="10414.html#931">core_cm3.h, 931</a>]          <a href="dictionary_T.html#14640">TPI_FFSR_TCPresent_Msk</a>

<a href="dictionary_T.html#16608">TPI_FFSR_TCPresent_Pos</a><a name="16608"> </a>
  Declared as: 2
    Define   [<a href="16158.html#943">core_cm4.h, 943</a>]         core_cm4.h
    Macro   [<a href="16158.html#944">core_cm4.h, 944</a>]          <a href="dictionary_T.html#16609">TPI_FFSR_TCPresent_Msk</a>

<a href="dictionary_T.html#20031">TPI_FFSR_TCPresent_Pos</a><a name="20031"> </a>
  Declared as: 2
    Define   [<a href="10411.html#1154">core_cm7.h, 1154</a>]        core_cm7.h
    Macro   [<a href="10411.html#1155">core_cm7.h, 1155</a>]         <a href="dictionary_T.html#20032">TPI_FFSR_TCPresent_Msk</a>

<a href="dictionary_T.html#21072">TPI_FFSR_TCPresent_Pos</a><a name="21072"> </a>
  Declared as: 2
    Define   [<a href="18796.html#910">core_cm3.h, 910</a>]         core_cm3.h
    Macro   [<a href="18796.html#911">core_cm3.h, 911</a>]          <a href="dictionary_T.html#21073">TPI_FFSR_TCPresent_Msk</a>

<a href="dictionary_T.html#2432">TPI_FIFO0_ETM0_Msk</a><a name="2432"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM0_Pos)
    Define   [<a href="1967.html#921">core_sc300.h, 921</a>]       core_sc300.h

<a href="dictionary_T.html#3648">TPI_FIFO0_ETM0_Msk</a><a name="3648"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM0_Pos)
    Define   [<a href="3169.html#1010">core_cm4.h, 1010</a>]        core_cm4.h

<a href="dictionary_T.html#5452">TPI_FIFO0_ETM0_Msk</a><a name="5452"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM0_Pos)
    Define   [<a href="4987.html#950">core_sc300.h, 950</a>]       core_sc300.h

<a href="dictionary_T.html#14664">TPI_FIFO0_ETM0_Msk</a><a name="14664"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM0_Pos)
    Define   [<a href="10414.html#970">core_cm3.h, 970</a>]         core_cm3.h

<a href="dictionary_T.html#16633">TPI_FIFO0_ETM0_Msk</a><a name="16633"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM0_Pos)
    Define   [<a href="16158.html#983">core_cm4.h, 983</a>]         core_cm4.h

<a href="dictionary_T.html#20056">TPI_FIFO0_ETM0_Msk</a><a name="20056"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM0_Pos)
    Define   [<a href="10411.html#1194">core_cm7.h, 1194</a>]        core_cm7.h

<a href="dictionary_T.html#21097">TPI_FIFO0_ETM0_Msk</a><a name="21097"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM0_Pos)
    Define   [<a href="18796.html#950">core_cm3.h, 950</a>]         core_cm3.h

<a href="dictionary_T.html#2431">TPI_FIFO0_ETM0_Pos</a><a name="2431"> </a>
  Declared as: 0
    Define   [<a href="1967.html#920">core_sc300.h, 920</a>]       core_sc300.h
    Macro   [<a href="1967.html#921">core_sc300.h, 921</a>]        <a href="dictionary_T.html#2432">TPI_FIFO0_ETM0_Msk</a>

<a href="dictionary_T.html#3647">TPI_FIFO0_ETM0_Pos</a><a name="3647"> </a>
  Declared as: 0
    Define   [<a href="3169.html#1009">core_cm4.h, 1009</a>]        core_cm4.h
    Macro   [<a href="3169.html#1010">core_cm4.h, 1010</a>]         <a href="dictionary_T.html#3648">TPI_FIFO0_ETM0_Msk</a>

<a href="dictionary_T.html#5451">TPI_FIFO0_ETM0_Pos</a><a name="5451"> </a>
  Declared as: 0
    Define   [<a href="4987.html#949">core_sc300.h, 949</a>]       core_sc300.h
    Macro   [<a href="4987.html#950">core_sc300.h, 950</a>]        <a href="dictionary_T.html#5452">TPI_FIFO0_ETM0_Msk</a>

<a href="dictionary_T.html#14663">TPI_FIFO0_ETM0_Pos</a><a name="14663"> </a>
  Declared as: 0
    Define   [<a href="10414.html#969">core_cm3.h, 969</a>]         core_cm3.h
    Macro   [<a href="10414.html#970">core_cm3.h, 970</a>]          <a href="dictionary_T.html#14664">TPI_FIFO0_ETM0_Msk</a>

<a href="dictionary_T.html#16632">TPI_FIFO0_ETM0_Pos</a><a name="16632"> </a>
  Declared as: 0
    Define   [<a href="16158.html#982">core_cm4.h, 982</a>]         core_cm4.h
    Macro   [<a href="16158.html#983">core_cm4.h, 983</a>]          <a href="dictionary_T.html#16633">TPI_FIFO0_ETM0_Msk</a>

<a href="dictionary_T.html#20055">TPI_FIFO0_ETM0_Pos</a><a name="20055"> </a>
  Declared as: 0
    Define   [<a href="10411.html#1193">core_cm7.h, 1193</a>]        core_cm7.h
    Macro   [<a href="10411.html#1194">core_cm7.h, 1194</a>]         <a href="dictionary_T.html#20056">TPI_FIFO0_ETM0_Msk</a>

<a href="dictionary_T.html#21096">TPI_FIFO0_ETM0_Pos</a><a name="21096"> </a>
  Declared as: 0
    Define   [<a href="18796.html#949">core_cm3.h, 949</a>]         core_cm3.h
    Macro   [<a href="18796.html#950">core_cm3.h, 950</a>]          <a href="dictionary_T.html#21097">TPI_FIFO0_ETM0_Msk</a>

<a href="dictionary_T.html#2430">TPI_FIFO0_ETM1_Msk</a><a name="2430"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM1_Pos)
    Define   [<a href="1967.html#918">core_sc300.h, 918</a>]       core_sc300.h

<a href="dictionary_T.html#3646">TPI_FIFO0_ETM1_Msk</a><a name="3646"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM1_Pos)
    Define   [<a href="3169.html#1007">core_cm4.h, 1007</a>]        core_cm4.h

<a href="dictionary_T.html#5450">TPI_FIFO0_ETM1_Msk</a><a name="5450"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM1_Pos)
    Define   [<a href="4987.html#947">core_sc300.h, 947</a>]       core_sc300.h

<a href="dictionary_T.html#14662">TPI_FIFO0_ETM1_Msk</a><a name="14662"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM1_Pos)
    Define   [<a href="10414.html#967">core_cm3.h, 967</a>]         core_cm3.h

<a href="dictionary_T.html#16631">TPI_FIFO0_ETM1_Msk</a><a name="16631"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM1_Pos)
    Define   [<a href="16158.html#980">core_cm4.h, 980</a>]         core_cm4.h

<a href="dictionary_T.html#20054">TPI_FIFO0_ETM1_Msk</a><a name="20054"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM1_Pos)
    Define   [<a href="10411.html#1191">core_cm7.h, 1191</a>]        core_cm7.h

<a href="dictionary_T.html#21095">TPI_FIFO0_ETM1_Msk</a><a name="21095"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM1_Pos)
    Define   [<a href="18796.html#947">core_cm3.h, 947</a>]         core_cm3.h

<a href="dictionary_T.html#2429">TPI_FIFO0_ETM1_Pos</a><a name="2429"> </a>
  Declared as: 8
    Define   [<a href="1967.html#917">core_sc300.h, 917</a>]       core_sc300.h
    Macro   [<a href="1967.html#918">core_sc300.h, 918</a>]        <a href="dictionary_T.html#2430">TPI_FIFO0_ETM1_Msk</a>

<a href="dictionary_T.html#3645">TPI_FIFO0_ETM1_Pos</a><a name="3645"> </a>
  Declared as: 8
    Define   [<a href="3169.html#1006">core_cm4.h, 1006</a>]        core_cm4.h
    Macro   [<a href="3169.html#1007">core_cm4.h, 1007</a>]         <a href="dictionary_T.html#3646">TPI_FIFO0_ETM1_Msk</a>

<a href="dictionary_T.html#5449">TPI_FIFO0_ETM1_Pos</a><a name="5449"> </a>
  Declared as: 8
    Define   [<a href="4987.html#946">core_sc300.h, 946</a>]       core_sc300.h
    Macro   [<a href="4987.html#947">core_sc300.h, 947</a>]        <a href="dictionary_T.html#5450">TPI_FIFO0_ETM1_Msk</a>

<a href="dictionary_T.html#14661">TPI_FIFO0_ETM1_Pos</a><a name="14661"> </a>
  Declared as: 8
    Define   [<a href="10414.html#966">core_cm3.h, 966</a>]         core_cm3.h
    Macro   [<a href="10414.html#967">core_cm3.h, 967</a>]          <a href="dictionary_T.html#14662">TPI_FIFO0_ETM1_Msk</a>

<a href="dictionary_T.html#16630">TPI_FIFO0_ETM1_Pos</a><a name="16630"> </a>
  Declared as: 8
    Define   [<a href="16158.html#979">core_cm4.h, 979</a>]         core_cm4.h
    Macro   [<a href="16158.html#980">core_cm4.h, 980</a>]          <a href="dictionary_T.html#16631">TPI_FIFO0_ETM1_Msk</a>

<a href="dictionary_T.html#20053">TPI_FIFO0_ETM1_Pos</a><a name="20053"> </a>
  Declared as: 8
    Define   [<a href="10411.html#1190">core_cm7.h, 1190</a>]        core_cm7.h
    Macro   [<a href="10411.html#1191">core_cm7.h, 1191</a>]         <a href="dictionary_T.html#20054">TPI_FIFO0_ETM1_Msk</a>

<a href="dictionary_T.html#21094">TPI_FIFO0_ETM1_Pos</a><a name="21094"> </a>
  Declared as: 8
    Define   [<a href="18796.html#946">core_cm3.h, 946</a>]         core_cm3.h
    Macro   [<a href="18796.html#947">core_cm3.h, 947</a>]          <a href="dictionary_T.html#21095">TPI_FIFO0_ETM1_Msk</a>

<a href="dictionary_T.html#2428">TPI_FIFO0_ETM2_Msk</a><a name="2428"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM2_Pos)
    Define   [<a href="1967.html#915">core_sc300.h, 915</a>]       core_sc300.h

<a href="dictionary_T.html#3644">TPI_FIFO0_ETM2_Msk</a><a name="3644"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM2_Pos)
    Define   [<a href="3169.html#1004">core_cm4.h, 1004</a>]        core_cm4.h

<a href="dictionary_T.html#5448">TPI_FIFO0_ETM2_Msk</a><a name="5448"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM2_Pos)
    Define   [<a href="4987.html#944">core_sc300.h, 944</a>]       core_sc300.h

<a href="dictionary_T.html#14660">TPI_FIFO0_ETM2_Msk</a><a name="14660"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM2_Pos)
    Define   [<a href="10414.html#964">core_cm3.h, 964</a>]         core_cm3.h

<a href="dictionary_T.html#16629">TPI_FIFO0_ETM2_Msk</a><a name="16629"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM2_Pos)
    Define   [<a href="16158.html#977">core_cm4.h, 977</a>]         core_cm4.h

<a href="dictionary_T.html#20052">TPI_FIFO0_ETM2_Msk</a><a name="20052"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM2_Pos)
    Define   [<a href="10411.html#1188">core_cm7.h, 1188</a>]        core_cm7.h

<a href="dictionary_T.html#21093">TPI_FIFO0_ETM2_Msk</a><a name="21093"> </a>
  Declared as: (0xFFUL << TPI_FIFO0_ETM2_Pos)
    Define   [<a href="18796.html#944">core_cm3.h, 944</a>]         core_cm3.h

<a href="dictionary_T.html#2427">TPI_FIFO0_ETM2_Pos</a><a name="2427"> </a>
  Declared as: 16
    Define   [<a href="1967.html#914">core_sc300.h, 914</a>]       core_sc300.h
    Macro   [<a href="1967.html#915">core_sc300.h, 915</a>]        <a href="dictionary_T.html#2428">TPI_FIFO0_ETM2_Msk</a>

<a href="dictionary_T.html#3643">TPI_FIFO0_ETM2_Pos</a><a name="3643"> </a>
  Declared as: 16
    Define   [<a href="3169.html#1003">core_cm4.h, 1003</a>]        core_cm4.h
    Macro   [<a href="3169.html#1004">core_cm4.h, 1004</a>]         <a href="dictionary_T.html#3644">TPI_FIFO0_ETM2_Msk</a>

<a href="dictionary_T.html#5447">TPI_FIFO0_ETM2_Pos</a><a name="5447"> </a>
  Declared as: 16
    Define   [<a href="4987.html#943">core_sc300.h, 943</a>]       core_sc300.h
    Macro   [<a href="4987.html#944">core_sc300.h, 944</a>]        <a href="dictionary_T.html#5448">TPI_FIFO0_ETM2_Msk</a>

<a href="dictionary_T.html#14659">TPI_FIFO0_ETM2_Pos</a><a name="14659"> </a>
  Declared as: 16
    Define   [<a href="10414.html#963">core_cm3.h, 963</a>]         core_cm3.h
    Macro   [<a href="10414.html#964">core_cm3.h, 964</a>]          <a href="dictionary_T.html#14660">TPI_FIFO0_ETM2_Msk</a>

<a href="dictionary_T.html#16628">TPI_FIFO0_ETM2_Pos</a><a name="16628"> </a>
  Declared as: 16
    Define   [<a href="16158.html#976">core_cm4.h, 976</a>]         core_cm4.h
    Macro   [<a href="16158.html#977">core_cm4.h, 977</a>]          <a href="dictionary_T.html#16629">TPI_FIFO0_ETM2_Msk</a>

<a href="dictionary_T.html#20051">TPI_FIFO0_ETM2_Pos</a><a name="20051"> </a>
  Declared as: 16
    Define   [<a href="10411.html#1187">core_cm7.h, 1187</a>]        core_cm7.h
    Macro   [<a href="10411.html#1188">core_cm7.h, 1188</a>]         <a href="dictionary_T.html#20052">TPI_FIFO0_ETM2_Msk</a>

<a href="dictionary_T.html#21092">TPI_FIFO0_ETM2_Pos</a><a name="21092"> </a>
  Declared as: 16
    Define   [<a href="18796.html#943">core_cm3.h, 943</a>]         core_cm3.h
    Macro   [<a href="18796.html#944">core_cm3.h, 944</a>]          <a href="dictionary_T.html#21093">TPI_FIFO0_ETM2_Msk</a>

<a href="dictionary_T.html#2424">TPI_FIFO0_ETM_ATVALID_Msk</a><a name="2424"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)
    Define   [<a href="1967.html#909">core_sc300.h, 909</a>]       core_sc300.h

<a href="dictionary_T.html#3640">TPI_FIFO0_ETM_ATVALID_Msk</a><a name="3640"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)
    Define   [<a href="3169.html#998">core_cm4.h, 998</a>]         core_cm4.h

<a href="dictionary_T.html#5444">TPI_FIFO0_ETM_ATVALID_Msk</a><a name="5444"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)
    Define   [<a href="4987.html#938">core_sc300.h, 938</a>]       core_sc300.h

<a href="dictionary_T.html#14656">TPI_FIFO0_ETM_ATVALID_Msk</a><a name="14656"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)
    Define   [<a href="10414.html#958">core_cm3.h, 958</a>]         core_cm3.h

<a href="dictionary_T.html#16625">TPI_FIFO0_ETM_ATVALID_Msk</a><a name="16625"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)
    Define   [<a href="16158.html#971">core_cm4.h, 971</a>]         core_cm4.h

<a href="dictionary_T.html#20048">TPI_FIFO0_ETM_ATVALID_Msk</a><a name="20048"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)
    Define   [<a href="10411.html#1182">core_cm7.h, 1182</a>]        core_cm7.h

<a href="dictionary_T.html#21089">TPI_FIFO0_ETM_ATVALID_Msk</a><a name="21089"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)
    Define   [<a href="18796.html#938">core_cm3.h, 938</a>]         core_cm3.h

<a href="dictionary_T.html#2423">TPI_FIFO0_ETM_ATVALID_Pos</a><a name="2423"> </a>
  Declared as: 26
    Define   [<a href="1967.html#908">core_sc300.h, 908</a>]       core_sc300.h
    Macro   [<a href="1967.html#909">core_sc300.h, 909</a>]        <a href="dictionary_T.html#2424">TPI_FIFO0_ETM_ATVALID_Msk</a>

<a href="dictionary_T.html#3639">TPI_FIFO0_ETM_ATVALID_Pos</a><a name="3639"> </a>
  Declared as: 26
    Define   [<a href="3169.html#997">core_cm4.h, 997</a>]         core_cm4.h
    Macro   [<a href="3169.html#998">core_cm4.h, 998</a>]          <a href="dictionary_T.html#3640">TPI_FIFO0_ETM_ATVALID_Msk</a>

<a href="dictionary_T.html#5443">TPI_FIFO0_ETM_ATVALID_Pos</a><a name="5443"> </a>
  Declared as: 26
    Define   [<a href="4987.html#937">core_sc300.h, 937</a>]       core_sc300.h
    Macro   [<a href="4987.html#938">core_sc300.h, 938</a>]        <a href="dictionary_T.html#5444">TPI_FIFO0_ETM_ATVALID_Msk</a>

<a href="dictionary_T.html#14655">TPI_FIFO0_ETM_ATVALID_Pos</a><a name="14655"> </a>
  Declared as: 26
    Define   [<a href="10414.html#957">core_cm3.h, 957</a>]         core_cm3.h
    Macro   [<a href="10414.html#958">core_cm3.h, 958</a>]          <a href="dictionary_T.html#14656">TPI_FIFO0_ETM_ATVALID_Msk</a>

<a href="dictionary_T.html#16624">TPI_FIFO0_ETM_ATVALID_Pos</a><a name="16624"> </a>
  Declared as: 26
    Define   [<a href="16158.html#970">core_cm4.h, 970</a>]         core_cm4.h
    Macro   [<a href="16158.html#971">core_cm4.h, 971</a>]          <a href="dictionary_T.html#16625">TPI_FIFO0_ETM_ATVALID_Msk</a>

<a href="dictionary_T.html#20047">TPI_FIFO0_ETM_ATVALID_Pos</a><a name="20047"> </a>
  Declared as: 26
    Define   [<a href="10411.html#1181">core_cm7.h, 1181</a>]        core_cm7.h
    Macro   [<a href="10411.html#1182">core_cm7.h, 1182</a>]         <a href="dictionary_T.html#20048">TPI_FIFO0_ETM_ATVALID_Msk</a>

<a href="dictionary_T.html#21088">TPI_FIFO0_ETM_ATVALID_Pos</a><a name="21088"> </a>
  Declared as: 26
    Define   [<a href="18796.html#937">core_cm3.h, 937</a>]         core_cm3.h
    Macro   [<a href="18796.html#938">core_cm3.h, 938</a>]          <a href="dictionary_T.html#21089">TPI_FIFO0_ETM_ATVALID_Msk</a>

<a href="dictionary_T.html#2426">TPI_FIFO0_ETM_bytecount_Msk</a><a name="2426"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)
    Define   [<a href="1967.html#912">core_sc300.h, 912</a>]       core_sc300.h

<a href="dictionary_T.html#3642">TPI_FIFO0_ETM_bytecount_Msk</a><a name="3642"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)
    Define   [<a href="3169.html#1001">core_cm4.h, 1001</a>]        core_cm4.h

<a href="dictionary_T.html#5446">TPI_FIFO0_ETM_bytecount_Msk</a><a name="5446"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)
    Define   [<a href="4987.html#941">core_sc300.h, 941</a>]       core_sc300.h

<a href="dictionary_T.html#14658">TPI_FIFO0_ETM_bytecount_Msk</a><a name="14658"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)
    Define   [<a href="10414.html#961">core_cm3.h, 961</a>]         core_cm3.h

<a href="dictionary_T.html#16627">TPI_FIFO0_ETM_bytecount_Msk</a><a name="16627"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)
    Define   [<a href="16158.html#974">core_cm4.h, 974</a>]         core_cm4.h

<a href="dictionary_T.html#20050">TPI_FIFO0_ETM_bytecount_Msk</a><a name="20050"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)
    Define   [<a href="10411.html#1185">core_cm7.h, 1185</a>]        core_cm7.h

<a href="dictionary_T.html#21091">TPI_FIFO0_ETM_bytecount_Msk</a><a name="21091"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)
    Define   [<a href="18796.html#941">core_cm3.h, 941</a>]         core_cm3.h

<a href="dictionary_T.html#2425">TPI_FIFO0_ETM_bytecount_Pos</a><a name="2425"> </a>
  Declared as: 24
    Define   [<a href="1967.html#911">core_sc300.h, 911</a>]       core_sc300.h
    Macro   [<a href="1967.html#912">core_sc300.h, 912</a>]        <a href="dictionary_T.html#2426">TPI_FIFO0_ETM_bytecount_Msk</a>

<a href="dictionary_T.html#3641">TPI_FIFO0_ETM_bytecount_Pos</a><a name="3641"> </a>
  Declared as: 24
    Define   [<a href="3169.html#1000">core_cm4.h, 1000</a>]        core_cm4.h
    Macro   [<a href="3169.html#1001">core_cm4.h, 1001</a>]         <a href="dictionary_T.html#3642">TPI_FIFO0_ETM_bytecount_Msk</a>

<a href="dictionary_T.html#5445">TPI_FIFO0_ETM_bytecount_Pos</a><a name="5445"> </a>
  Declared as: 24
    Define   [<a href="4987.html#940">core_sc300.h, 940</a>]       core_sc300.h
    Macro   [<a href="4987.html#941">core_sc300.h, 941</a>]        <a href="dictionary_T.html#5446">TPI_FIFO0_ETM_bytecount_Msk</a>

<a href="dictionary_T.html#14657">TPI_FIFO0_ETM_bytecount_Pos</a><a name="14657"> </a>
  Declared as: 24
    Define   [<a href="10414.html#960">core_cm3.h, 960</a>]         core_cm3.h
    Macro   [<a href="10414.html#961">core_cm3.h, 961</a>]          <a href="dictionary_T.html#14658">TPI_FIFO0_ETM_bytecount_Msk</a>

<a href="dictionary_T.html#16626">TPI_FIFO0_ETM_bytecount_Pos</a><a name="16626"> </a>
  Declared as: 24
    Define   [<a href="16158.html#973">core_cm4.h, 973</a>]         core_cm4.h
    Macro   [<a href="16158.html#974">core_cm4.h, 974</a>]          <a href="dictionary_T.html#16627">TPI_FIFO0_ETM_bytecount_Msk</a>

<a href="dictionary_T.html#20049">TPI_FIFO0_ETM_bytecount_Pos</a><a name="20049"> </a>
  Declared as: 24
    Define   [<a href="10411.html#1184">core_cm7.h, 1184</a>]        core_cm7.h
    Macro   [<a href="10411.html#1185">core_cm7.h, 1185</a>]         <a href="dictionary_T.html#20050">TPI_FIFO0_ETM_bytecount_Msk</a>

<a href="dictionary_T.html#21090">TPI_FIFO0_ETM_bytecount_Pos</a><a name="21090"> </a>
  Declared as: 24
    Define   [<a href="18796.html#940">core_cm3.h, 940</a>]         core_cm3.h
    Macro   [<a href="18796.html#941">core_cm3.h, 941</a>]          <a href="dictionary_T.html#21091">TPI_FIFO0_ETM_bytecount_Msk</a>

<a href="dictionary_T.html#2420">TPI_FIFO0_ITM_ATVALID_Msk</a><a name="2420"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)
    Define   [<a href="1967.html#903">core_sc300.h, 903</a>]       core_sc300.h

<a href="dictionary_T.html#3636">TPI_FIFO0_ITM_ATVALID_Msk</a><a name="3636"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)
    Define   [<a href="3169.html#992">core_cm4.h, 992</a>]         core_cm4.h

<a href="dictionary_T.html#5440">TPI_FIFO0_ITM_ATVALID_Msk</a><a name="5440"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)
    Define   [<a href="4987.html#932">core_sc300.h, 932</a>]       core_sc300.h

<a href="dictionary_T.html#14652">TPI_FIFO0_ITM_ATVALID_Msk</a><a name="14652"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)
    Define   [<a href="10414.html#952">core_cm3.h, 952</a>]         core_cm3.h

<a href="dictionary_T.html#16621">TPI_FIFO0_ITM_ATVALID_Msk</a><a name="16621"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)
    Define   [<a href="16158.html#965">core_cm4.h, 965</a>]         core_cm4.h

<a href="dictionary_T.html#20044">TPI_FIFO0_ITM_ATVALID_Msk</a><a name="20044"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)
    Define   [<a href="10411.html#1176">core_cm7.h, 1176</a>]        core_cm7.h

<a href="dictionary_T.html#21085">TPI_FIFO0_ITM_ATVALID_Msk</a><a name="21085"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)
    Define   [<a href="18796.html#932">core_cm3.h, 932</a>]         core_cm3.h

<a href="dictionary_T.html#2419">TPI_FIFO0_ITM_ATVALID_Pos</a><a name="2419"> </a>
  Declared as: 29
    Define   [<a href="1967.html#902">core_sc300.h, 902</a>]       core_sc300.h
    Macro   [<a href="1967.html#903">core_sc300.h, 903</a>]        <a href="dictionary_T.html#2420">TPI_FIFO0_ITM_ATVALID_Msk</a>

<a href="dictionary_T.html#3635">TPI_FIFO0_ITM_ATVALID_Pos</a><a name="3635"> </a>
  Declared as: 29
    Define   [<a href="3169.html#991">core_cm4.h, 991</a>]         core_cm4.h
    Macro   [<a href="3169.html#992">core_cm4.h, 992</a>]          <a href="dictionary_T.html#3636">TPI_FIFO0_ITM_ATVALID_Msk</a>

<a href="dictionary_T.html#5439">TPI_FIFO0_ITM_ATVALID_Pos</a><a name="5439"> </a>
  Declared as: 29
    Define   [<a href="4987.html#931">core_sc300.h, 931</a>]       core_sc300.h
    Macro   [<a href="4987.html#932">core_sc300.h, 932</a>]        <a href="dictionary_T.html#5440">TPI_FIFO0_ITM_ATVALID_Msk</a>

<a href="dictionary_T.html#14651">TPI_FIFO0_ITM_ATVALID_Pos</a><a name="14651"> </a>
  Declared as: 29
    Define   [<a href="10414.html#951">core_cm3.h, 951</a>]         core_cm3.h
    Macro   [<a href="10414.html#952">core_cm3.h, 952</a>]          <a href="dictionary_T.html#14652">TPI_FIFO0_ITM_ATVALID_Msk</a>

<a href="dictionary_T.html#16620">TPI_FIFO0_ITM_ATVALID_Pos</a><a name="16620"> </a>
  Declared as: 29
    Define   [<a href="16158.html#964">core_cm4.h, 964</a>]         core_cm4.h
    Macro   [<a href="16158.html#965">core_cm4.h, 965</a>]          <a href="dictionary_T.html#16621">TPI_FIFO0_ITM_ATVALID_Msk</a>

<a href="dictionary_T.html#20043">TPI_FIFO0_ITM_ATVALID_Pos</a><a name="20043"> </a>
  Declared as: 29
    Define   [<a href="10411.html#1175">core_cm7.h, 1175</a>]        core_cm7.h
    Macro   [<a href="10411.html#1176">core_cm7.h, 1176</a>]         <a href="dictionary_T.html#20044">TPI_FIFO0_ITM_ATVALID_Msk</a>

<a href="dictionary_T.html#21084">TPI_FIFO0_ITM_ATVALID_Pos</a><a name="21084"> </a>
  Declared as: 29
    Define   [<a href="18796.html#931">core_cm3.h, 931</a>]         core_cm3.h
    Macro   [<a href="18796.html#932">core_cm3.h, 932</a>]          <a href="dictionary_T.html#21085">TPI_FIFO0_ITM_ATVALID_Msk</a>

<a href="dictionary_T.html#2422">TPI_FIFO0_ITM_bytecount_Msk</a><a name="2422"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)
    Define   [<a href="1967.html#906">core_sc300.h, 906</a>]       core_sc300.h

<a href="dictionary_T.html#3638">TPI_FIFO0_ITM_bytecount_Msk</a><a name="3638"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)
    Define   [<a href="3169.html#995">core_cm4.h, 995</a>]         core_cm4.h

<a href="dictionary_T.html#5442">TPI_FIFO0_ITM_bytecount_Msk</a><a name="5442"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)
    Define   [<a href="4987.html#935">core_sc300.h, 935</a>]       core_sc300.h

<a href="dictionary_T.html#14654">TPI_FIFO0_ITM_bytecount_Msk</a><a name="14654"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)
    Define   [<a href="10414.html#955">core_cm3.h, 955</a>]         core_cm3.h

<a href="dictionary_T.html#16623">TPI_FIFO0_ITM_bytecount_Msk</a><a name="16623"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)
    Define   [<a href="16158.html#968">core_cm4.h, 968</a>]         core_cm4.h

<a href="dictionary_T.html#20046">TPI_FIFO0_ITM_bytecount_Msk</a><a name="20046"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)
    Define   [<a href="10411.html#1179">core_cm7.h, 1179</a>]        core_cm7.h

<a href="dictionary_T.html#21087">TPI_FIFO0_ITM_bytecount_Msk</a><a name="21087"> </a>
  Declared as: (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)
    Define   [<a href="18796.html#935">core_cm3.h, 935</a>]         core_cm3.h

<a href="dictionary_T.html#2421">TPI_FIFO0_ITM_bytecount_Pos</a><a name="2421"> </a>
  Declared as: 27
    Define   [<a href="1967.html#905">core_sc300.h, 905</a>]       core_sc300.h
    Macro   [<a href="1967.html#906">core_sc300.h, 906</a>]        <a href="dictionary_T.html#2422">TPI_FIFO0_ITM_bytecount_Msk</a>

<a href="dictionary_T.html#3637">TPI_FIFO0_ITM_bytecount_Pos</a><a name="3637"> </a>
  Declared as: 27
    Define   [<a href="3169.html#994">core_cm4.h, 994</a>]         core_cm4.h
    Macro   [<a href="3169.html#995">core_cm4.h, 995</a>]          <a href="dictionary_T.html#3638">TPI_FIFO0_ITM_bytecount_Msk</a>

<a href="dictionary_T.html#5441">TPI_FIFO0_ITM_bytecount_Pos</a><a name="5441"> </a>
  Declared as: 27
    Define   [<a href="4987.html#934">core_sc300.h, 934</a>]       core_sc300.h
    Macro   [<a href="4987.html#935">core_sc300.h, 935</a>]        <a href="dictionary_T.html#5442">TPI_FIFO0_ITM_bytecount_Msk</a>

<a href="dictionary_T.html#14653">TPI_FIFO0_ITM_bytecount_Pos</a><a name="14653"> </a>
  Declared as: 27
    Define   [<a href="10414.html#954">core_cm3.h, 954</a>]         core_cm3.h
    Macro   [<a href="10414.html#955">core_cm3.h, 955</a>]          <a href="dictionary_T.html#14654">TPI_FIFO0_ITM_bytecount_Msk</a>

<a href="dictionary_T.html#16622">TPI_FIFO0_ITM_bytecount_Pos</a><a name="16622"> </a>
  Declared as: 27
    Define   [<a href="16158.html#967">core_cm4.h, 967</a>]         core_cm4.h
    Macro   [<a href="16158.html#968">core_cm4.h, 968</a>]          <a href="dictionary_T.html#16623">TPI_FIFO0_ITM_bytecount_Msk</a>

<a href="dictionary_T.html#20045">TPI_FIFO0_ITM_bytecount_Pos</a><a name="20045"> </a>
  Declared as: 27
    Define   [<a href="10411.html#1178">core_cm7.h, 1178</a>]        core_cm7.h
    Macro   [<a href="10411.html#1179">core_cm7.h, 1179</a>]         <a href="dictionary_T.html#20046">TPI_FIFO0_ITM_bytecount_Msk</a>

<a href="dictionary_T.html#21086">TPI_FIFO0_ITM_bytecount_Pos</a><a name="21086"> </a>
  Declared as: 27
    Define   [<a href="18796.html#934">core_cm3.h, 934</a>]         core_cm3.h
    Macro   [<a href="18796.html#935">core_cm3.h, 935</a>]          <a href="dictionary_T.html#21087">TPI_FIFO0_ITM_bytecount_Msk</a>

<a href="dictionary_T.html#2440">TPI_FIFO1_ETM_ATVALID_Msk</a><a name="2440"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)
    Define   [<a href="1967.html#935">core_sc300.h, 935</a>]       core_sc300.h

<a href="dictionary_T.html#3656">TPI_FIFO1_ETM_ATVALID_Msk</a><a name="3656"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)
    Define   [<a href="3169.html#1024">core_cm4.h, 1024</a>]        core_cm4.h

<a href="dictionary_T.html#5460">TPI_FIFO1_ETM_ATVALID_Msk</a><a name="5460"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)
    Define   [<a href="4987.html#964">core_sc300.h, 964</a>]       core_sc300.h

<a href="dictionary_T.html#14672">TPI_FIFO1_ETM_ATVALID_Msk</a><a name="14672"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)
    Define   [<a href="10414.html#984">core_cm3.h, 984</a>]         core_cm3.h

<a href="dictionary_T.html#16641">TPI_FIFO1_ETM_ATVALID_Msk</a><a name="16641"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)
    Define   [<a href="16158.html#997">core_cm4.h, 997</a>]         core_cm4.h

<a href="dictionary_T.html#20064">TPI_FIFO1_ETM_ATVALID_Msk</a><a name="20064"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)
    Define   [<a href="10411.html#1208">core_cm7.h, 1208</a>]        core_cm7.h

<a href="dictionary_T.html#21105">TPI_FIFO1_ETM_ATVALID_Msk</a><a name="21105"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)
    Define   [<a href="18796.html#964">core_cm3.h, 964</a>]         core_cm3.h

<a href="dictionary_T.html#2439">TPI_FIFO1_ETM_ATVALID_Pos</a><a name="2439"> </a>
  Declared as: 26
    Define   [<a href="1967.html#934">core_sc300.h, 934</a>]       core_sc300.h
    Macro   [<a href="1967.html#935">core_sc300.h, 935</a>]        <a href="dictionary_T.html#2440">TPI_FIFO1_ETM_ATVALID_Msk</a>

<a href="dictionary_T.html#3655">TPI_FIFO1_ETM_ATVALID_Pos</a><a name="3655"> </a>
  Declared as: 26
    Define   [<a href="3169.html#1023">core_cm4.h, 1023</a>]        core_cm4.h
    Macro   [<a href="3169.html#1024">core_cm4.h, 1024</a>]         <a href="dictionary_T.html#3656">TPI_FIFO1_ETM_ATVALID_Msk</a>

<a href="dictionary_T.html#5459">TPI_FIFO1_ETM_ATVALID_Pos</a><a name="5459"> </a>
  Declared as: 26
    Define   [<a href="4987.html#963">core_sc300.h, 963</a>]       core_sc300.h
    Macro   [<a href="4987.html#964">core_sc300.h, 964</a>]        <a href="dictionary_T.html#5460">TPI_FIFO1_ETM_ATVALID_Msk</a>

<a href="dictionary_T.html#14671">TPI_FIFO1_ETM_ATVALID_Pos</a><a name="14671"> </a>
  Declared as: 26
    Define   [<a href="10414.html#983">core_cm3.h, 983</a>]         core_cm3.h
    Macro   [<a href="10414.html#984">core_cm3.h, 984</a>]          <a href="dictionary_T.html#14672">TPI_FIFO1_ETM_ATVALID_Msk</a>

<a href="dictionary_T.html#16640">TPI_FIFO1_ETM_ATVALID_Pos</a><a name="16640"> </a>
  Declared as: 26
    Define   [<a href="16158.html#996">core_cm4.h, 996</a>]         core_cm4.h
    Macro   [<a href="16158.html#997">core_cm4.h, 997</a>]          <a href="dictionary_T.html#16641">TPI_FIFO1_ETM_ATVALID_Msk</a>

<a href="dictionary_T.html#20063">TPI_FIFO1_ETM_ATVALID_Pos</a><a name="20063"> </a>
  Declared as: 26
    Define   [<a href="10411.html#1207">core_cm7.h, 1207</a>]        core_cm7.h
    Macro   [<a href="10411.html#1208">core_cm7.h, 1208</a>]         <a href="dictionary_T.html#20064">TPI_FIFO1_ETM_ATVALID_Msk</a>

<a href="dictionary_T.html#21104">TPI_FIFO1_ETM_ATVALID_Pos</a><a name="21104"> </a>
  Declared as: 26
    Define   [<a href="18796.html#963">core_cm3.h, 963</a>]         core_cm3.h
    Macro   [<a href="18796.html#964">core_cm3.h, 964</a>]          <a href="dictionary_T.html#21105">TPI_FIFO1_ETM_ATVALID_Msk</a>

<a href="dictionary_T.html#2442">TPI_FIFO1_ETM_bytecount_Msk</a><a name="2442"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)
    Define   [<a href="1967.html#938">core_sc300.h, 938</a>]       core_sc300.h

<a href="dictionary_T.html#3658">TPI_FIFO1_ETM_bytecount_Msk</a><a name="3658"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)
    Define   [<a href="3169.html#1027">core_cm4.h, 1027</a>]        core_cm4.h

<a href="dictionary_T.html#5462">TPI_FIFO1_ETM_bytecount_Msk</a><a name="5462"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)
    Define   [<a href="4987.html#967">core_sc300.h, 967</a>]       core_sc300.h

<a href="dictionary_T.html#14674">TPI_FIFO1_ETM_bytecount_Msk</a><a name="14674"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)
    Define   [<a href="10414.html#987">core_cm3.h, 987</a>]         core_cm3.h

<a href="dictionary_T.html#16643">TPI_FIFO1_ETM_bytecount_Msk</a><a name="16643"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)
    Define   [<a href="16158.html#1000">core_cm4.h, 1000</a>]        core_cm4.h

<a href="dictionary_T.html#20066">TPI_FIFO1_ETM_bytecount_Msk</a><a name="20066"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)
    Define   [<a href="10411.html#1211">core_cm7.h, 1211</a>]        core_cm7.h

<a href="dictionary_T.html#21107">TPI_FIFO1_ETM_bytecount_Msk</a><a name="21107"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)
    Define   [<a href="18796.html#967">core_cm3.h, 967</a>]         core_cm3.h

<a href="dictionary_T.html#2441">TPI_FIFO1_ETM_bytecount_Pos</a><a name="2441"> </a>
  Declared as: 24
    Define   [<a href="1967.html#937">core_sc300.h, 937</a>]       core_sc300.h
    Macro   [<a href="1967.html#938">core_sc300.h, 938</a>]        <a href="dictionary_T.html#2442">TPI_FIFO1_ETM_bytecount_Msk</a>

<a href="dictionary_T.html#3657">TPI_FIFO1_ETM_bytecount_Pos</a><a name="3657"> </a>
  Declared as: 24
    Define   [<a href="3169.html#1026">core_cm4.h, 1026</a>]        core_cm4.h
    Macro   [<a href="3169.html#1027">core_cm4.h, 1027</a>]         <a href="dictionary_T.html#3658">TPI_FIFO1_ETM_bytecount_Msk</a>

<a href="dictionary_T.html#5461">TPI_FIFO1_ETM_bytecount_Pos</a><a name="5461"> </a>
  Declared as: 24
    Define   [<a href="4987.html#966">core_sc300.h, 966</a>]       core_sc300.h
    Macro   [<a href="4987.html#967">core_sc300.h, 967</a>]        <a href="dictionary_T.html#5462">TPI_FIFO1_ETM_bytecount_Msk</a>

<a href="dictionary_T.html#14673">TPI_FIFO1_ETM_bytecount_Pos</a><a name="14673"> </a>
  Declared as: 24
    Define   [<a href="10414.html#986">core_cm3.h, 986</a>]         core_cm3.h
    Macro   [<a href="10414.html#987">core_cm3.h, 987</a>]          <a href="dictionary_T.html#14674">TPI_FIFO1_ETM_bytecount_Msk</a>

<a href="dictionary_T.html#16642">TPI_FIFO1_ETM_bytecount_Pos</a><a name="16642"> </a>
  Declared as: 24
    Define   [<a href="16158.html#999">core_cm4.h, 999</a>]         core_cm4.h
    Macro   [<a href="16158.html#1000">core_cm4.h, 1000</a>]         <a href="dictionary_T.html#16643">TPI_FIFO1_ETM_bytecount_Msk</a>

<a href="dictionary_T.html#20065">TPI_FIFO1_ETM_bytecount_Pos</a><a name="20065"> </a>
  Declared as: 24
    Define   [<a href="10411.html#1210">core_cm7.h, 1210</a>]        core_cm7.h
    Macro   [<a href="10411.html#1211">core_cm7.h, 1211</a>]         <a href="dictionary_T.html#20066">TPI_FIFO1_ETM_bytecount_Msk</a>

<a href="dictionary_T.html#21106">TPI_FIFO1_ETM_bytecount_Pos</a><a name="21106"> </a>
  Declared as: 24
    Define   [<a href="18796.html#966">core_cm3.h, 966</a>]         core_cm3.h
    Macro   [<a href="18796.html#967">core_cm3.h, 967</a>]          <a href="dictionary_T.html#21107">TPI_FIFO1_ETM_bytecount_Msk</a>

<a href="dictionary_T.html#2448">TPI_FIFO1_ITM0_Msk</a><a name="2448"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM0_Pos)
    Define   [<a href="1967.html#947">core_sc300.h, 947</a>]       core_sc300.h

<a href="dictionary_T.html#3664">TPI_FIFO1_ITM0_Msk</a><a name="3664"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM0_Pos)
    Define   [<a href="3169.html#1036">core_cm4.h, 1036</a>]        core_cm4.h

<a href="dictionary_T.html#5468">TPI_FIFO1_ITM0_Msk</a><a name="5468"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM0_Pos)
    Define   [<a href="4987.html#976">core_sc300.h, 976</a>]       core_sc300.h

<a href="dictionary_T.html#14680">TPI_FIFO1_ITM0_Msk</a><a name="14680"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM0_Pos)
    Define   [<a href="10414.html#996">core_cm3.h, 996</a>]         core_cm3.h

<a href="dictionary_T.html#16649">TPI_FIFO1_ITM0_Msk</a><a name="16649"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM0_Pos)
    Define   [<a href="16158.html#1009">core_cm4.h, 1009</a>]        core_cm4.h

<a href="dictionary_T.html#20072">TPI_FIFO1_ITM0_Msk</a><a name="20072"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM0_Pos)
    Define   [<a href="10411.html#1220">core_cm7.h, 1220</a>]        core_cm7.h

<a href="dictionary_T.html#21113">TPI_FIFO1_ITM0_Msk</a><a name="21113"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM0_Pos)
    Define   [<a href="18796.html#976">core_cm3.h, 976</a>]         core_cm3.h

<a href="dictionary_T.html#2447">TPI_FIFO1_ITM0_Pos</a><a name="2447"> </a>
  Declared as: 0
    Define   [<a href="1967.html#946">core_sc300.h, 946</a>]       core_sc300.h
    Macro   [<a href="1967.html#947">core_sc300.h, 947</a>]        <a href="dictionary_T.html#2448">TPI_FIFO1_ITM0_Msk</a>

<a href="dictionary_T.html#3663">TPI_FIFO1_ITM0_Pos</a><a name="3663"> </a>
  Declared as: 0
    Define   [<a href="3169.html#1035">core_cm4.h, 1035</a>]        core_cm4.h
    Macro   [<a href="3169.html#1036">core_cm4.h, 1036</a>]         <a href="dictionary_T.html#3664">TPI_FIFO1_ITM0_Msk</a>

<a href="dictionary_T.html#5467">TPI_FIFO1_ITM0_Pos</a><a name="5467"> </a>
  Declared as: 0
    Define   [<a href="4987.html#975">core_sc300.h, 975</a>]       core_sc300.h
    Macro   [<a href="4987.html#976">core_sc300.h, 976</a>]        <a href="dictionary_T.html#5468">TPI_FIFO1_ITM0_Msk</a>

<a href="dictionary_T.html#14679">TPI_FIFO1_ITM0_Pos</a><a name="14679"> </a>
  Declared as: 0
    Define   [<a href="10414.html#995">core_cm3.h, 995</a>]         core_cm3.h
    Macro   [<a href="10414.html#996">core_cm3.h, 996</a>]          <a href="dictionary_T.html#14680">TPI_FIFO1_ITM0_Msk</a>

<a href="dictionary_T.html#16648">TPI_FIFO1_ITM0_Pos</a><a name="16648"> </a>
  Declared as: 0
    Define   [<a href="16158.html#1008">core_cm4.h, 1008</a>]        core_cm4.h
    Macro   [<a href="16158.html#1009">core_cm4.h, 1009</a>]         <a href="dictionary_T.html#16649">TPI_FIFO1_ITM0_Msk</a>

<a href="dictionary_T.html#20071">TPI_FIFO1_ITM0_Pos</a><a name="20071"> </a>
  Declared as: 0
    Define   [<a href="10411.html#1219">core_cm7.h, 1219</a>]        core_cm7.h
    Macro   [<a href="10411.html#1220">core_cm7.h, 1220</a>]         <a href="dictionary_T.html#20072">TPI_FIFO1_ITM0_Msk</a>

<a href="dictionary_T.html#21112">TPI_FIFO1_ITM0_Pos</a><a name="21112"> </a>
  Declared as: 0
    Define   [<a href="18796.html#975">core_cm3.h, 975</a>]         core_cm3.h
    Macro   [<a href="18796.html#976">core_cm3.h, 976</a>]          <a href="dictionary_T.html#21113">TPI_FIFO1_ITM0_Msk</a>

<a href="dictionary_T.html#2446">TPI_FIFO1_ITM1_Msk</a><a name="2446"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM1_Pos)
    Define   [<a href="1967.html#944">core_sc300.h, 944</a>]       core_sc300.h

<a href="dictionary_T.html#3662">TPI_FIFO1_ITM1_Msk</a><a name="3662"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM1_Pos)
    Define   [<a href="3169.html#1033">core_cm4.h, 1033</a>]        core_cm4.h

<a href="dictionary_T.html#5466">TPI_FIFO1_ITM1_Msk</a><a name="5466"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM1_Pos)
    Define   [<a href="4987.html#973">core_sc300.h, 973</a>]       core_sc300.h

<a href="dictionary_T.html#14678">TPI_FIFO1_ITM1_Msk</a><a name="14678"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM1_Pos)
    Define   [<a href="10414.html#993">core_cm3.h, 993</a>]         core_cm3.h

<a href="dictionary_T.html#16647">TPI_FIFO1_ITM1_Msk</a><a name="16647"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM1_Pos)
    Define   [<a href="16158.html#1006">core_cm4.h, 1006</a>]        core_cm4.h

<a href="dictionary_T.html#20070">TPI_FIFO1_ITM1_Msk</a><a name="20070"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM1_Pos)
    Define   [<a href="10411.html#1217">core_cm7.h, 1217</a>]        core_cm7.h

<a href="dictionary_T.html#21111">TPI_FIFO1_ITM1_Msk</a><a name="21111"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM1_Pos)
    Define   [<a href="18796.html#973">core_cm3.h, 973</a>]         core_cm3.h

<a href="dictionary_T.html#2445">TPI_FIFO1_ITM1_Pos</a><a name="2445"> </a>
  Declared as: 8
    Define   [<a href="1967.html#943">core_sc300.h, 943</a>]       core_sc300.h
    Macro   [<a href="1967.html#944">core_sc300.h, 944</a>]        <a href="dictionary_T.html#2446">TPI_FIFO1_ITM1_Msk</a>

<a href="dictionary_T.html#3661">TPI_FIFO1_ITM1_Pos</a><a name="3661"> </a>
  Declared as: 8
    Define   [<a href="3169.html#1032">core_cm4.h, 1032</a>]        core_cm4.h
    Macro   [<a href="3169.html#1033">core_cm4.h, 1033</a>]         <a href="dictionary_T.html#3662">TPI_FIFO1_ITM1_Msk</a>

<a href="dictionary_T.html#5465">TPI_FIFO1_ITM1_Pos</a><a name="5465"> </a>
  Declared as: 8
    Define   [<a href="4987.html#972">core_sc300.h, 972</a>]       core_sc300.h
    Macro   [<a href="4987.html#973">core_sc300.h, 973</a>]        <a href="dictionary_T.html#5466">TPI_FIFO1_ITM1_Msk</a>

<a href="dictionary_T.html#14677">TPI_FIFO1_ITM1_Pos</a><a name="14677"> </a>
  Declared as: 8
    Define   [<a href="10414.html#992">core_cm3.h, 992</a>]         core_cm3.h
    Macro   [<a href="10414.html#993">core_cm3.h, 993</a>]          <a href="dictionary_T.html#14678">TPI_FIFO1_ITM1_Msk</a>

<a href="dictionary_T.html#16646">TPI_FIFO1_ITM1_Pos</a><a name="16646"> </a>
  Declared as: 8
    Define   [<a href="16158.html#1005">core_cm4.h, 1005</a>]        core_cm4.h
    Macro   [<a href="16158.html#1006">core_cm4.h, 1006</a>]         <a href="dictionary_T.html#16647">TPI_FIFO1_ITM1_Msk</a>

<a href="dictionary_T.html#20069">TPI_FIFO1_ITM1_Pos</a><a name="20069"> </a>
  Declared as: 8
    Define   [<a href="10411.html#1216">core_cm7.h, 1216</a>]        core_cm7.h
    Macro   [<a href="10411.html#1217">core_cm7.h, 1217</a>]         <a href="dictionary_T.html#20070">TPI_FIFO1_ITM1_Msk</a>

<a href="dictionary_T.html#21110">TPI_FIFO1_ITM1_Pos</a><a name="21110"> </a>
  Declared as: 8
    Define   [<a href="18796.html#972">core_cm3.h, 972</a>]         core_cm3.h
    Macro   [<a href="18796.html#973">core_cm3.h, 973</a>]          <a href="dictionary_T.html#21111">TPI_FIFO1_ITM1_Msk</a>

<a href="dictionary_T.html#2444">TPI_FIFO1_ITM2_Msk</a><a name="2444"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM2_Pos)
    Define   [<a href="1967.html#941">core_sc300.h, 941</a>]       core_sc300.h

<a href="dictionary_T.html#3660">TPI_FIFO1_ITM2_Msk</a><a name="3660"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM2_Pos)
    Define   [<a href="3169.html#1030">core_cm4.h, 1030</a>]        core_cm4.h

<a href="dictionary_T.html#5464">TPI_FIFO1_ITM2_Msk</a><a name="5464"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM2_Pos)
    Define   [<a href="4987.html#970">core_sc300.h, 970</a>]       core_sc300.h

<a href="dictionary_T.html#14676">TPI_FIFO1_ITM2_Msk</a><a name="14676"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM2_Pos)
    Define   [<a href="10414.html#990">core_cm3.h, 990</a>]         core_cm3.h

<a href="dictionary_T.html#16645">TPI_FIFO1_ITM2_Msk</a><a name="16645"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM2_Pos)
    Define   [<a href="16158.html#1003">core_cm4.h, 1003</a>]        core_cm4.h

<a href="dictionary_T.html#20068">TPI_FIFO1_ITM2_Msk</a><a name="20068"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM2_Pos)
    Define   [<a href="10411.html#1214">core_cm7.h, 1214</a>]        core_cm7.h

<a href="dictionary_T.html#21109">TPI_FIFO1_ITM2_Msk</a><a name="21109"> </a>
  Declared as: (0xFFUL << TPI_FIFO1_ITM2_Pos)
    Define   [<a href="18796.html#970">core_cm3.h, 970</a>]         core_cm3.h

<a href="dictionary_T.html#2443">TPI_FIFO1_ITM2_Pos</a><a name="2443"> </a>
  Declared as: 16
    Define   [<a href="1967.html#940">core_sc300.h, 940</a>]       core_sc300.h
    Macro   [<a href="1967.html#941">core_sc300.h, 941</a>]        <a href="dictionary_T.html#2444">TPI_FIFO1_ITM2_Msk</a>

<a href="dictionary_T.html#3659">TPI_FIFO1_ITM2_Pos</a><a name="3659"> </a>
  Declared as: 16
    Define   [<a href="3169.html#1029">core_cm4.h, 1029</a>]        core_cm4.h
    Macro   [<a href="3169.html#1030">core_cm4.h, 1030</a>]         <a href="dictionary_T.html#3660">TPI_FIFO1_ITM2_Msk</a>

<a href="dictionary_T.html#5463">TPI_FIFO1_ITM2_Pos</a><a name="5463"> </a>
  Declared as: 16
    Define   [<a href="4987.html#969">core_sc300.h, 969</a>]       core_sc300.h
    Macro   [<a href="4987.html#970">core_sc300.h, 970</a>]        <a href="dictionary_T.html#5464">TPI_FIFO1_ITM2_Msk</a>

<a href="dictionary_T.html#14675">TPI_FIFO1_ITM2_Pos</a><a name="14675"> </a>
  Declared as: 16
    Define   [<a href="10414.html#989">core_cm3.h, 989</a>]         core_cm3.h
    Macro   [<a href="10414.html#990">core_cm3.h, 990</a>]          <a href="dictionary_T.html#14676">TPI_FIFO1_ITM2_Msk</a>

<a href="dictionary_T.html#16644">TPI_FIFO1_ITM2_Pos</a><a name="16644"> </a>
  Declared as: 16
    Define   [<a href="16158.html#1002">core_cm4.h, 1002</a>]        core_cm4.h
    Macro   [<a href="16158.html#1003">core_cm4.h, 1003</a>]         <a href="dictionary_T.html#16645">TPI_FIFO1_ITM2_Msk</a>

<a href="dictionary_T.html#20067">TPI_FIFO1_ITM2_Pos</a><a name="20067"> </a>
  Declared as: 16
    Define   [<a href="10411.html#1213">core_cm7.h, 1213</a>]        core_cm7.h
    Macro   [<a href="10411.html#1214">core_cm7.h, 1214</a>]         <a href="dictionary_T.html#20068">TPI_FIFO1_ITM2_Msk</a>

<a href="dictionary_T.html#21108">TPI_FIFO1_ITM2_Pos</a><a name="21108"> </a>
  Declared as: 16
    Define   [<a href="18796.html#969">core_cm3.h, 969</a>]         core_cm3.h
    Macro   [<a href="18796.html#970">core_cm3.h, 970</a>]          <a href="dictionary_T.html#21109">TPI_FIFO1_ITM2_Msk</a>

<a href="dictionary_T.html#2436">TPI_FIFO1_ITM_ATVALID_Msk</a><a name="2436"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)
    Define   [<a href="1967.html#929">core_sc300.h, 929</a>]       core_sc300.h

<a href="dictionary_T.html#3652">TPI_FIFO1_ITM_ATVALID_Msk</a><a name="3652"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)
    Define   [<a href="3169.html#1018">core_cm4.h, 1018</a>]        core_cm4.h

<a href="dictionary_T.html#5456">TPI_FIFO1_ITM_ATVALID_Msk</a><a name="5456"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)
    Define   [<a href="4987.html#958">core_sc300.h, 958</a>]       core_sc300.h

<a href="dictionary_T.html#14668">TPI_FIFO1_ITM_ATVALID_Msk</a><a name="14668"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)
    Define   [<a href="10414.html#978">core_cm3.h, 978</a>]         core_cm3.h

<a href="dictionary_T.html#16637">TPI_FIFO1_ITM_ATVALID_Msk</a><a name="16637"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)
    Define   [<a href="16158.html#991">core_cm4.h, 991</a>]         core_cm4.h

<a href="dictionary_T.html#20060">TPI_FIFO1_ITM_ATVALID_Msk</a><a name="20060"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)
    Define   [<a href="10411.html#1202">core_cm7.h, 1202</a>]        core_cm7.h

<a href="dictionary_T.html#21101">TPI_FIFO1_ITM_ATVALID_Msk</a><a name="21101"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)
    Define   [<a href="18796.html#958">core_cm3.h, 958</a>]         core_cm3.h

<a href="dictionary_T.html#2435">TPI_FIFO1_ITM_ATVALID_Pos</a><a name="2435"> </a>
  Declared as: 29
    Define   [<a href="1967.html#928">core_sc300.h, 928</a>]       core_sc300.h
    Macro   [<a href="1967.html#929">core_sc300.h, 929</a>]        <a href="dictionary_T.html#2436">TPI_FIFO1_ITM_ATVALID_Msk</a>

<a href="dictionary_T.html#3651">TPI_FIFO1_ITM_ATVALID_Pos</a><a name="3651"> </a>
  Declared as: 29
    Define   [<a href="3169.html#1017">core_cm4.h, 1017</a>]        core_cm4.h
    Macro   [<a href="3169.html#1018">core_cm4.h, 1018</a>]         <a href="dictionary_T.html#3652">TPI_FIFO1_ITM_ATVALID_Msk</a>

<a href="dictionary_T.html#5455">TPI_FIFO1_ITM_ATVALID_Pos</a><a name="5455"> </a>
  Declared as: 29
    Define   [<a href="4987.html#957">core_sc300.h, 957</a>]       core_sc300.h
    Macro   [<a href="4987.html#958">core_sc300.h, 958</a>]        <a href="dictionary_T.html#5456">TPI_FIFO1_ITM_ATVALID_Msk</a>

<a href="dictionary_T.html#14667">TPI_FIFO1_ITM_ATVALID_Pos</a><a name="14667"> </a>
  Declared as: 29
    Define   [<a href="10414.html#977">core_cm3.h, 977</a>]         core_cm3.h
    Macro   [<a href="10414.html#978">core_cm3.h, 978</a>]          <a href="dictionary_T.html#14668">TPI_FIFO1_ITM_ATVALID_Msk</a>

<a href="dictionary_T.html#16636">TPI_FIFO1_ITM_ATVALID_Pos</a><a name="16636"> </a>
  Declared as: 29
    Define   [<a href="16158.html#990">core_cm4.h, 990</a>]         core_cm4.h
    Macro   [<a href="16158.html#991">core_cm4.h, 991</a>]          <a href="dictionary_T.html#16637">TPI_FIFO1_ITM_ATVALID_Msk</a>

<a href="dictionary_T.html#20059">TPI_FIFO1_ITM_ATVALID_Pos</a><a name="20059"> </a>
  Declared as: 29
    Define   [<a href="10411.html#1201">core_cm7.h, 1201</a>]        core_cm7.h
    Macro   [<a href="10411.html#1202">core_cm7.h, 1202</a>]         <a href="dictionary_T.html#20060">TPI_FIFO1_ITM_ATVALID_Msk</a>

<a href="dictionary_T.html#21100">TPI_FIFO1_ITM_ATVALID_Pos</a><a name="21100"> </a>
  Declared as: 29
    Define   [<a href="18796.html#957">core_cm3.h, 957</a>]         core_cm3.h
    Macro   [<a href="18796.html#958">core_cm3.h, 958</a>]          <a href="dictionary_T.html#21101">TPI_FIFO1_ITM_ATVALID_Msk</a>

<a href="dictionary_T.html#2438">TPI_FIFO1_ITM_bytecount_Msk</a><a name="2438"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)
    Define   [<a href="1967.html#932">core_sc300.h, 932</a>]       core_sc300.h

<a href="dictionary_T.html#3654">TPI_FIFO1_ITM_bytecount_Msk</a><a name="3654"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)
    Define   [<a href="3169.html#1021">core_cm4.h, 1021</a>]        core_cm4.h

<a href="dictionary_T.html#5458">TPI_FIFO1_ITM_bytecount_Msk</a><a name="5458"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)
    Define   [<a href="4987.html#961">core_sc300.h, 961</a>]       core_sc300.h

<a href="dictionary_T.html#14670">TPI_FIFO1_ITM_bytecount_Msk</a><a name="14670"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)
    Define   [<a href="10414.html#981">core_cm3.h, 981</a>]         core_cm3.h

<a href="dictionary_T.html#16639">TPI_FIFO1_ITM_bytecount_Msk</a><a name="16639"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)
    Define   [<a href="16158.html#994">core_cm4.h, 994</a>]         core_cm4.h

<a href="dictionary_T.html#20062">TPI_FIFO1_ITM_bytecount_Msk</a><a name="20062"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)
    Define   [<a href="10411.html#1205">core_cm7.h, 1205</a>]        core_cm7.h

<a href="dictionary_T.html#21103">TPI_FIFO1_ITM_bytecount_Msk</a><a name="21103"> </a>
  Declared as: (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)
    Define   [<a href="18796.html#961">core_cm3.h, 961</a>]         core_cm3.h

<a href="dictionary_T.html#2437">TPI_FIFO1_ITM_bytecount_Pos</a><a name="2437"> </a>
  Declared as: 27
    Define   [<a href="1967.html#931">core_sc300.h, 931</a>]       core_sc300.h
    Macro   [<a href="1967.html#932">core_sc300.h, 932</a>]        <a href="dictionary_T.html#2438">TPI_FIFO1_ITM_bytecount_Msk</a>

<a href="dictionary_T.html#3653">TPI_FIFO1_ITM_bytecount_Pos</a><a name="3653"> </a>
  Declared as: 27
    Define   [<a href="3169.html#1020">core_cm4.h, 1020</a>]        core_cm4.h
    Macro   [<a href="3169.html#1021">core_cm4.h, 1021</a>]         <a href="dictionary_T.html#3654">TPI_FIFO1_ITM_bytecount_Msk</a>

<a href="dictionary_T.html#5457">TPI_FIFO1_ITM_bytecount_Pos</a><a name="5457"> </a>
  Declared as: 27
    Define   [<a href="4987.html#960">core_sc300.h, 960</a>]       core_sc300.h
    Macro   [<a href="4987.html#961">core_sc300.h, 961</a>]        <a href="dictionary_T.html#5458">TPI_FIFO1_ITM_bytecount_Msk</a>

<a href="dictionary_T.html#14669">TPI_FIFO1_ITM_bytecount_Pos</a><a name="14669"> </a>
  Declared as: 27
    Define   [<a href="10414.html#980">core_cm3.h, 980</a>]         core_cm3.h
    Macro   [<a href="10414.html#981">core_cm3.h, 981</a>]          <a href="dictionary_T.html#14670">TPI_FIFO1_ITM_bytecount_Msk</a>

<a href="dictionary_T.html#16638">TPI_FIFO1_ITM_bytecount_Pos</a><a name="16638"> </a>
  Declared as: 27
    Define   [<a href="16158.html#993">core_cm4.h, 993</a>]         core_cm4.h
    Macro   [<a href="16158.html#994">core_cm4.h, 994</a>]          <a href="dictionary_T.html#16639">TPI_FIFO1_ITM_bytecount_Msk</a>

<a href="dictionary_T.html#20061">TPI_FIFO1_ITM_bytecount_Pos</a><a name="20061"> </a>
  Declared as: 27
    Define   [<a href="10411.html#1204">core_cm7.h, 1204</a>]        core_cm7.h
    Macro   [<a href="10411.html#1205">core_cm7.h, 1205</a>]         <a href="dictionary_T.html#20062">TPI_FIFO1_ITM_bytecount_Msk</a>

<a href="dictionary_T.html#21102">TPI_FIFO1_ITM_bytecount_Pos</a><a name="21102"> </a>
  Declared as: 27
    Define   [<a href="18796.html#960">core_cm3.h, 960</a>]         core_cm3.h
    Macro   [<a href="18796.html#961">core_cm3.h, 961</a>]          <a href="dictionary_T.html#21103">TPI_FIFO1_ITM_bytecount_Msk</a>

<a href="dictionary_T.html#2450">TPI_ITATBCTR0_ATREADY_Msk</a><a name="2450"> </a>
  Declared as: (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)
    Define   [<a href="1967.html#951">core_sc300.h, 951</a>]       core_sc300.h

<a href="dictionary_T.html#3666">TPI_ITATBCTR0_ATREADY_Msk</a><a name="3666"> </a>
  Declared as: (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)
    Define   [<a href="3169.html#1040">core_cm4.h, 1040</a>]        core_cm4.h

<a href="dictionary_T.html#5470">TPI_ITATBCTR0_ATREADY_Msk</a><a name="5470"> </a>
  Declared as: (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)
    Define   [<a href="4987.html#980">core_sc300.h, 980</a>]       core_sc300.h

<a href="dictionary_T.html#14682">TPI_ITATBCTR0_ATREADY_Msk</a><a name="14682"> </a>
  Declared as: (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)
    Define   [<a href="10414.html#1000">core_cm3.h, 1000</a>]        core_cm3.h

<a href="dictionary_T.html#16651">TPI_ITATBCTR0_ATREADY_Msk</a><a name="16651"> </a>
  Declared as: (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)
    Define   [<a href="16158.html#1013">core_cm4.h, 1013</a>]        core_cm4.h

<a href="dictionary_T.html#20074">TPI_ITATBCTR0_ATREADY_Msk</a><a name="20074"> </a>
  Declared as: (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)
    Define   [<a href="10411.html#1224">core_cm7.h, 1224</a>]        core_cm7.h

<a href="dictionary_T.html#21115">TPI_ITATBCTR0_ATREADY_Msk</a><a name="21115"> </a>
  Declared as: (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)
    Define   [<a href="18796.html#980">core_cm3.h, 980</a>]         core_cm3.h

<a href="dictionary_T.html#2449">TPI_ITATBCTR0_ATREADY_Pos</a><a name="2449"> </a>
  Declared as: 0
    Define   [<a href="1967.html#950">core_sc300.h, 950</a>]       core_sc300.h
    Macro   [<a href="1967.html#951">core_sc300.h, 951</a>]        <a href="dictionary_T.html#2450">TPI_ITATBCTR0_ATREADY_Msk</a>

<a href="dictionary_T.html#3665">TPI_ITATBCTR0_ATREADY_Pos</a><a name="3665"> </a>
  Declared as: 0
    Define   [<a href="3169.html#1039">core_cm4.h, 1039</a>]        core_cm4.h
    Macro   [<a href="3169.html#1040">core_cm4.h, 1040</a>]         <a href="dictionary_T.html#3666">TPI_ITATBCTR0_ATREADY_Msk</a>

<a href="dictionary_T.html#5469">TPI_ITATBCTR0_ATREADY_Pos</a><a name="5469"> </a>
  Declared as: 0
    Define   [<a href="4987.html#979">core_sc300.h, 979</a>]       core_sc300.h
    Macro   [<a href="4987.html#980">core_sc300.h, 980</a>]        <a href="dictionary_T.html#5470">TPI_ITATBCTR0_ATREADY_Msk</a>

<a href="dictionary_T.html#14681">TPI_ITATBCTR0_ATREADY_Pos</a><a name="14681"> </a>
  Declared as: 0
    Define   [<a href="10414.html#999">core_cm3.h, 999</a>]         core_cm3.h
    Macro   [<a href="10414.html#1000">core_cm3.h, 1000</a>]         <a href="dictionary_T.html#14682">TPI_ITATBCTR0_ATREADY_Msk</a>

<a href="dictionary_T.html#16650">TPI_ITATBCTR0_ATREADY_Pos</a><a name="16650"> </a>
  Declared as: 0
    Define   [<a href="16158.html#1012">core_cm4.h, 1012</a>]        core_cm4.h
    Macro   [<a href="16158.html#1013">core_cm4.h, 1013</a>]         <a href="dictionary_T.html#16651">TPI_ITATBCTR0_ATREADY_Msk</a>

<a href="dictionary_T.html#20073">TPI_ITATBCTR0_ATREADY_Pos</a><a name="20073"> </a>
  Declared as: 0
    Define   [<a href="10411.html#1223">core_cm7.h, 1223</a>]        core_cm7.h
    Macro   [<a href="10411.html#1224">core_cm7.h, 1224</a>]         <a href="dictionary_T.html#20074">TPI_ITATBCTR0_ATREADY_Msk</a>

<a href="dictionary_T.html#21114">TPI_ITATBCTR0_ATREADY_Pos</a><a name="21114"> </a>
  Declared as: 0
    Define   [<a href="18796.html#979">core_cm3.h, 979</a>]         core_cm3.h
    Macro   [<a href="18796.html#980">core_cm3.h, 980</a>]          <a href="dictionary_T.html#21115">TPI_ITATBCTR0_ATREADY_Msk</a>

<a href="dictionary_T.html#2434">TPI_ITATBCTR2_ATREADY_Msk</a><a name="2434"> </a>
  Declared as: (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)
    Define   [<a href="1967.html#925">core_sc300.h, 925</a>]       core_sc300.h

<a href="dictionary_T.html#3650">TPI_ITATBCTR2_ATREADY_Msk</a><a name="3650"> </a>
  Declared as: (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)
    Define   [<a href="3169.html#1014">core_cm4.h, 1014</a>]        core_cm4.h

<a href="dictionary_T.html#5454">TPI_ITATBCTR2_ATREADY_Msk</a><a name="5454"> </a>
  Declared as: (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)
    Define   [<a href="4987.html#954">core_sc300.h, 954</a>]       core_sc300.h

<a href="dictionary_T.html#14666">TPI_ITATBCTR2_ATREADY_Msk</a><a name="14666"> </a>
  Declared as: (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)
    Define   [<a href="10414.html#974">core_cm3.h, 974</a>]         core_cm3.h

<a href="dictionary_T.html#16635">TPI_ITATBCTR2_ATREADY_Msk</a><a name="16635"> </a>
  Declared as: (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)
    Define   [<a href="16158.html#987">core_cm4.h, 987</a>]         core_cm4.h

<a href="dictionary_T.html#20058">TPI_ITATBCTR2_ATREADY_Msk</a><a name="20058"> </a>
  Declared as: (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)
    Define   [<a href="10411.html#1198">core_cm7.h, 1198</a>]        core_cm7.h

<a href="dictionary_T.html#21099">TPI_ITATBCTR2_ATREADY_Msk</a><a name="21099"> </a>
  Declared as: (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)
    Define   [<a href="18796.html#954">core_cm3.h, 954</a>]         core_cm3.h

<a href="dictionary_T.html#2433">TPI_ITATBCTR2_ATREADY_Pos</a><a name="2433"> </a>
  Declared as: 0
    Define   [<a href="1967.html#924">core_sc300.h, 924</a>]       core_sc300.h
    Macro   [<a href="1967.html#925">core_sc300.h, 925</a>]        <a href="dictionary_T.html#2434">TPI_ITATBCTR2_ATREADY_Msk</a>

<a href="dictionary_T.html#3649">TPI_ITATBCTR2_ATREADY_Pos</a><a name="3649"> </a>
  Declared as: 0
    Define   [<a href="3169.html#1013">core_cm4.h, 1013</a>]        core_cm4.h
    Macro   [<a href="3169.html#1014">core_cm4.h, 1014</a>]         <a href="dictionary_T.html#3650">TPI_ITATBCTR2_ATREADY_Msk</a>

<a href="dictionary_T.html#5453">TPI_ITATBCTR2_ATREADY_Pos</a><a name="5453"> </a>
  Declared as: 0
    Define   [<a href="4987.html#953">core_sc300.h, 953</a>]       core_sc300.h
    Macro   [<a href="4987.html#954">core_sc300.h, 954</a>]        <a href="dictionary_T.html#5454">TPI_ITATBCTR2_ATREADY_Msk</a>

<a href="dictionary_T.html#14665">TPI_ITATBCTR2_ATREADY_Pos</a><a name="14665"> </a>
  Declared as: 0
    Define   [<a href="10414.html#973">core_cm3.h, 973</a>]         core_cm3.h
    Macro   [<a href="10414.html#974">core_cm3.h, 974</a>]          <a href="dictionary_T.html#14666">TPI_ITATBCTR2_ATREADY_Msk</a>

<a href="dictionary_T.html#16634">TPI_ITATBCTR2_ATREADY_Pos</a><a name="16634"> </a>
  Declared as: 0
    Define   [<a href="16158.html#986">core_cm4.h, 986</a>]         core_cm4.h
    Macro   [<a href="16158.html#987">core_cm4.h, 987</a>]          <a href="dictionary_T.html#16635">TPI_ITATBCTR2_ATREADY_Msk</a>

<a href="dictionary_T.html#20057">TPI_ITATBCTR2_ATREADY_Pos</a><a name="20057"> </a>
  Declared as: 0
    Define   [<a href="10411.html#1197">core_cm7.h, 1197</a>]        core_cm7.h
    Macro   [<a href="10411.html#1198">core_cm7.h, 1198</a>]         <a href="dictionary_T.html#20058">TPI_ITATBCTR2_ATREADY_Msk</a>

<a href="dictionary_T.html#21098">TPI_ITATBCTR2_ATREADY_Pos</a><a name="21098"> </a>
  Declared as: 0
    Define   [<a href="18796.html#953">core_cm3.h, 953</a>]         core_cm3.h
    Macro   [<a href="18796.html#954">core_cm3.h, 954</a>]          <a href="dictionary_T.html#21099">TPI_ITATBCTR2_ATREADY_Msk</a>

<a href="dictionary_T.html#2452">TPI_ITCTRL_Mode_Msk</a><a name="2452"> </a>
  Declared as: (0x1UL << TPI_ITCTRL_Mode_Pos)
    Define   [<a href="1967.html#955">core_sc300.h, 955</a>]       core_sc300.h

<a href="dictionary_T.html#3668">TPI_ITCTRL_Mode_Msk</a><a name="3668"> </a>
  Declared as: (0x1UL << TPI_ITCTRL_Mode_Pos)
    Define   [<a href="3169.html#1044">core_cm4.h, 1044</a>]        core_cm4.h

<a href="dictionary_T.html#5472">TPI_ITCTRL_Mode_Msk</a><a name="5472"> </a>
  Declared as: (0x1UL << TPI_ITCTRL_Mode_Pos)
    Define   [<a href="4987.html#984">core_sc300.h, 984</a>]       core_sc300.h

<a href="dictionary_T.html#14684">TPI_ITCTRL_Mode_Msk</a><a name="14684"> </a>
  Declared as: (0x1UL << TPI_ITCTRL_Mode_Pos)
    Define   [<a href="10414.html#1004">core_cm3.h, 1004</a>]        core_cm3.h

<a href="dictionary_T.html#16653">TPI_ITCTRL_Mode_Msk</a><a name="16653"> </a>
  Declared as: (0x1UL << TPI_ITCTRL_Mode_Pos)
    Define   [<a href="16158.html#1017">core_cm4.h, 1017</a>]        core_cm4.h

<a href="dictionary_T.html#20076">TPI_ITCTRL_Mode_Msk</a><a name="20076"> </a>
  Declared as: (0x1UL << TPI_ITCTRL_Mode_Pos)
    Define   [<a href="10411.html#1228">core_cm7.h, 1228</a>]        core_cm7.h

<a href="dictionary_T.html#21117">TPI_ITCTRL_Mode_Msk</a><a name="21117"> </a>
  Declared as: (0x1UL << TPI_ITCTRL_Mode_Pos)
    Define   [<a href="18796.html#984">core_cm3.h, 984</a>]         core_cm3.h

<a href="dictionary_T.html#2451">TPI_ITCTRL_Mode_Pos</a><a name="2451"> </a>
  Declared as: 0
    Define   [<a href="1967.html#954">core_sc300.h, 954</a>]       core_sc300.h
    Macro   [<a href="1967.html#955">core_sc300.h, 955</a>]        <a href="dictionary_T.html#2452">TPI_ITCTRL_Mode_Msk</a>

<a href="dictionary_T.html#3667">TPI_ITCTRL_Mode_Pos</a><a name="3667"> </a>
  Declared as: 0
    Define   [<a href="3169.html#1043">core_cm4.h, 1043</a>]        core_cm4.h
    Macro   [<a href="3169.html#1044">core_cm4.h, 1044</a>]         <a href="dictionary_T.html#3668">TPI_ITCTRL_Mode_Msk</a>

<a href="dictionary_T.html#5471">TPI_ITCTRL_Mode_Pos</a><a name="5471"> </a>
  Declared as: 0
    Define   [<a href="4987.html#983">core_sc300.h, 983</a>]       core_sc300.h
    Macro   [<a href="4987.html#984">core_sc300.h, 984</a>]        <a href="dictionary_T.html#5472">TPI_ITCTRL_Mode_Msk</a>

<a href="dictionary_T.html#14683">TPI_ITCTRL_Mode_Pos</a><a name="14683"> </a>
  Declared as: 0
    Define   [<a href="10414.html#1003">core_cm3.h, 1003</a>]        core_cm3.h
    Macro   [<a href="10414.html#1004">core_cm3.h, 1004</a>]         <a href="dictionary_T.html#14684">TPI_ITCTRL_Mode_Msk</a>

<a href="dictionary_T.html#16652">TPI_ITCTRL_Mode_Pos</a><a name="16652"> </a>
  Declared as: 0
    Define   [<a href="16158.html#1016">core_cm4.h, 1016</a>]        core_cm4.h
    Macro   [<a href="16158.html#1017">core_cm4.h, 1017</a>]         <a href="dictionary_T.html#16653">TPI_ITCTRL_Mode_Msk</a>

<a href="dictionary_T.html#20075">TPI_ITCTRL_Mode_Pos</a><a name="20075"> </a>
  Declared as: 0
    Define   [<a href="10411.html#1227">core_cm7.h, 1227</a>]        core_cm7.h
    Macro   [<a href="10411.html#1228">core_cm7.h, 1228</a>]         <a href="dictionary_T.html#20076">TPI_ITCTRL_Mode_Msk</a>

<a href="dictionary_T.html#21116">TPI_ITCTRL_Mode_Pos</a><a name="21116"> </a>
  Declared as: 0
    Define   [<a href="18796.html#983">core_cm3.h, 983</a>]         core_cm3.h
    Macro   [<a href="18796.html#984">core_cm3.h, 984</a>]          <a href="dictionary_T.html#21117">TPI_ITCTRL_Mode_Msk</a>

<a href="dictionary_T.html#2404">TPI_SPPR_TXMODE_Msk</a><a name="2404"> </a>
  Declared as: (0x3UL << TPI_SPPR_TXMODE_Pos)
    Define   [<a href="1967.html#875">core_sc300.h, 875</a>]       core_sc300.h

<a href="dictionary_T.html#3620">TPI_SPPR_TXMODE_Msk</a><a name="3620"> </a>
  Declared as: (0x3UL << TPI_SPPR_TXMODE_Pos)
    Define   [<a href="3169.html#964">core_cm4.h, 964</a>]         core_cm4.h

<a href="dictionary_T.html#5424">TPI_SPPR_TXMODE_Msk</a><a name="5424"> </a>
  Declared as: (0x3UL << TPI_SPPR_TXMODE_Pos)
    Define   [<a href="4987.html#904">core_sc300.h, 904</a>]       core_sc300.h

<a href="dictionary_T.html#14636">TPI_SPPR_TXMODE_Msk</a><a name="14636"> </a>
  Declared as: (0x3UL << TPI_SPPR_TXMODE_Pos)
    Define   [<a href="10414.html#924">core_cm3.h, 924</a>]         core_cm3.h

<a href="dictionary_T.html#16605">TPI_SPPR_TXMODE_Msk</a><a name="16605"> </a>
  Declared as: (0x3UL << TPI_SPPR_TXMODE_Pos)
    Define   [<a href="16158.html#937">core_cm4.h, 937</a>]         core_cm4.h

<a href="dictionary_T.html#20028">TPI_SPPR_TXMODE_Msk</a><a name="20028"> </a>
  Declared as: (0x3UL << TPI_SPPR_TXMODE_Pos)
    Define   [<a href="10411.html#1148">core_cm7.h, 1148</a>]        core_cm7.h

<a href="dictionary_T.html#21069">TPI_SPPR_TXMODE_Msk</a><a name="21069"> </a>
  Declared as: (0x3UL << TPI_SPPR_TXMODE_Pos)
    Define   [<a href="18796.html#904">core_cm3.h, 904</a>]         core_cm3.h

<a href="dictionary_T.html#2403">TPI_SPPR_TXMODE_Pos</a><a name="2403"> </a>
  Declared as: 0
    Define   [<a href="1967.html#874">core_sc300.h, 874</a>]       core_sc300.h
    Macro   [<a href="1967.html#875">core_sc300.h, 875</a>]        <a href="dictionary_T.html#2404">TPI_SPPR_TXMODE_Msk</a>

<a href="dictionary_T.html#3619">TPI_SPPR_TXMODE_Pos</a><a name="3619"> </a>
  Declared as: 0
    Define   [<a href="3169.html#963">core_cm4.h, 963</a>]         core_cm4.h
    Macro   [<a href="3169.html#964">core_cm4.h, 964</a>]          <a href="dictionary_T.html#3620">TPI_SPPR_TXMODE_Msk</a>

<a href="dictionary_T.html#5423">TPI_SPPR_TXMODE_Pos</a><a name="5423"> </a>
  Declared as: 0
    Define   [<a href="4987.html#903">core_sc300.h, 903</a>]       core_sc300.h
    Macro   [<a href="4987.html#904">core_sc300.h, 904</a>]        <a href="dictionary_T.html#5424">TPI_SPPR_TXMODE_Msk</a>

<a href="dictionary_T.html#14635">TPI_SPPR_TXMODE_Pos</a><a name="14635"> </a>
  Declared as: 0
    Define   [<a href="10414.html#923">core_cm3.h, 923</a>]         core_cm3.h
    Macro   [<a href="10414.html#924">core_cm3.h, 924</a>]          <a href="dictionary_T.html#14636">TPI_SPPR_TXMODE_Msk</a>

<a href="dictionary_T.html#16604">TPI_SPPR_TXMODE_Pos</a><a name="16604"> </a>
  Declared as: 0
    Define   [<a href="16158.html#936">core_cm4.h, 936</a>]         core_cm4.h
    Macro   [<a href="16158.html#937">core_cm4.h, 937</a>]          <a href="dictionary_T.html#16605">TPI_SPPR_TXMODE_Msk</a>

<a href="dictionary_T.html#20027">TPI_SPPR_TXMODE_Pos</a><a name="20027"> </a>
  Declared as: 0
    Define   [<a href="10411.html#1147">core_cm7.h, 1147</a>]        core_cm7.h
    Macro   [<a href="10411.html#1148">core_cm7.h, 1148</a>]         <a href="dictionary_T.html#20028">TPI_SPPR_TXMODE_Msk</a>

<a href="dictionary_T.html#21068">TPI_SPPR_TXMODE_Pos</a><a name="21068"> </a>
  Declared as: 0
    Define   [<a href="18796.html#903">core_cm3.h, 903</a>]         core_cm3.h
    Macro   [<a href="18796.html#904">core_cm3.h, 904</a>]          <a href="dictionary_T.html#21069">TPI_SPPR_TXMODE_Msk</a>

<a href="dictionary_T.html#2418">TPI_TRIGGER_TRIGGER_Msk</a><a name="2418"> </a>
  Declared as: (0x1UL << TPI_TRIGGER_TRIGGER_Pos)
    Define   [<a href="1967.html#899">core_sc300.h, 899</a>]       core_sc300.h

<a href="dictionary_T.html#3634">TPI_TRIGGER_TRIGGER_Msk</a><a name="3634"> </a>
  Declared as: (0x1UL << TPI_TRIGGER_TRIGGER_Pos)
    Define   [<a href="3169.html#988">core_cm4.h, 988</a>]         core_cm4.h

<a href="dictionary_T.html#5438">TPI_TRIGGER_TRIGGER_Msk</a><a name="5438"> </a>
  Declared as: (0x1UL << TPI_TRIGGER_TRIGGER_Pos)
    Define   [<a href="4987.html#928">core_sc300.h, 928</a>]       core_sc300.h

<a href="dictionary_T.html#14650">TPI_TRIGGER_TRIGGER_Msk</a><a name="14650"> </a>
  Declared as: (0x1UL << TPI_TRIGGER_TRIGGER_Pos)
    Define   [<a href="10414.html#948">core_cm3.h, 948</a>]         core_cm3.h

<a href="dictionary_T.html#16619">TPI_TRIGGER_TRIGGER_Msk</a><a name="16619"> </a>
  Declared as: (0x1UL << TPI_TRIGGER_TRIGGER_Pos)
    Define   [<a href="16158.html#961">core_cm4.h, 961</a>]         core_cm4.h

<a href="dictionary_T.html#20042">TPI_TRIGGER_TRIGGER_Msk</a><a name="20042"> </a>
  Declared as: (0x1UL << TPI_TRIGGER_TRIGGER_Pos)
    Define   [<a href="10411.html#1172">core_cm7.h, 1172</a>]        core_cm7.h

<a href="dictionary_T.html#21083">TPI_TRIGGER_TRIGGER_Msk</a><a name="21083"> </a>
  Declared as: (0x1UL << TPI_TRIGGER_TRIGGER_Pos)
    Define   [<a href="18796.html#928">core_cm3.h, 928</a>]         core_cm3.h

<a href="dictionary_T.html#2417">TPI_TRIGGER_TRIGGER_Pos</a><a name="2417"> </a>
  Declared as: 0
    Define   [<a href="1967.html#898">core_sc300.h, 898</a>]       core_sc300.h
    Macro   [<a href="1967.html#899">core_sc300.h, 899</a>]        <a href="dictionary_T.html#2418">TPI_TRIGGER_TRIGGER_Msk</a>

<a href="dictionary_T.html#3633">TPI_TRIGGER_TRIGGER_Pos</a><a name="3633"> </a>
  Declared as: 0
    Define   [<a href="3169.html#987">core_cm4.h, 987</a>]         core_cm4.h
    Macro   [<a href="3169.html#988">core_cm4.h, 988</a>]          <a href="dictionary_T.html#3634">TPI_TRIGGER_TRIGGER_Msk</a>

<a href="dictionary_T.html#5437">TPI_TRIGGER_TRIGGER_Pos</a><a name="5437"> </a>
  Declared as: 0
    Define   [<a href="4987.html#927">core_sc300.h, 927</a>]       core_sc300.h
    Macro   [<a href="4987.html#928">core_sc300.h, 928</a>]        <a href="dictionary_T.html#5438">TPI_TRIGGER_TRIGGER_Msk</a>

<a href="dictionary_T.html#14649">TPI_TRIGGER_TRIGGER_Pos</a><a name="14649"> </a>
  Declared as: 0
    Define   [<a href="10414.html#947">core_cm3.h, 947</a>]         core_cm3.h
    Macro   [<a href="10414.html#948">core_cm3.h, 948</a>]          <a href="dictionary_T.html#14650">TPI_TRIGGER_TRIGGER_Msk</a>

<a href="dictionary_T.html#16618">TPI_TRIGGER_TRIGGER_Pos</a><a name="16618"> </a>
  Declared as: 0
    Define   [<a href="16158.html#960">core_cm4.h, 960</a>]         core_cm4.h
    Macro   [<a href="16158.html#961">core_cm4.h, 961</a>]          <a href="dictionary_T.html#16619">TPI_TRIGGER_TRIGGER_Msk</a>

<a href="dictionary_T.html#20041">TPI_TRIGGER_TRIGGER_Pos</a><a name="20041"> </a>
  Declared as: 0
    Define   [<a href="10411.html#1171">core_cm7.h, 1171</a>]        core_cm7.h
    Macro   [<a href="10411.html#1172">core_cm7.h, 1172</a>]         <a href="dictionary_T.html#20042">TPI_TRIGGER_TRIGGER_Msk</a>

<a href="dictionary_T.html#21082">TPI_TRIGGER_TRIGGER_Pos</a><a name="21082"> </a>
  Declared as: 0
    Define   [<a href="18796.html#927">core_cm3.h, 927</a>]         core_cm3.h
    Macro   [<a href="18796.html#928">core_cm3.h, 928</a>]          <a href="dictionary_T.html#21083">TPI_TRIGGER_TRIGGER_Msk</a>

<a href="dictionary_T.html#1839">TRUE</a><a name="1839"> </a>
  Declared as: (1UL)
    Define   [<a href="264.html#122">config.h, 122</a>]           config.h
    Use   [<a href="1700.html#542">rf_phy.c, 542</a>]              <a href="dictionary_R.html#957">RF_CRCchk</a>
    Use   [<a href="18425.html#56">LL.c, 56</a>]                   LL.c

<a href="dictionary_T.html#3167">TRUE</a><a name="3167"> </a>
  Declared as: (1UL)
    Define   [<a href="1298.html#122">config.h, 122</a>]           config.h
    Use   [<a href="6077.html#542">rf_phy.c, 542</a>]              <a href="dictionary_R.html#6240">RF_CRCchk</a>
    Use   [<a href="13575.html#56">LL.c, 56</a>]                   LL.c

<a href="dictionary_T.html#4004">TRUE</a><a name="4004"> </a>
  Declared as: (1UL)
    Define   [<a href="987.html#122">config.h, 122</a>]           config.h
    Use   [<a href="3972.html#56">LL.c, 56</a>]                   LL.c
    Use   [<a href="9952.html#56">LL_back.c, 56</a>]              LL_back.c
    Use   [<a href="18107.html#556">rf_phy.c, 556</a>]              <a href="dictionary_R.html#5901">RF_CRCchk</a>

<a href="dictionary_T.html#4495">TRUE</a><a name="4495"> </a>
  Declared as: (1UL)
    Define   [<a href="902.html#122">config.h, 122</a>]           config.h
    Use   [<a href="4461.html#56">LL.c, 56</a>]                   LL.c
    Use   [<a href="5655.html#549">rf_phy.c, 549</a>]              <a href="dictionary_R.html#18259">RF_CRCchk</a>

<a href="dictionary_T.html#13416">twiddleCoef</a><a name="13416"> </a>
  Declared as: twiddleCoef_4096
    Define   [<a href="360.html#60">arm_common_tables.h, 60</a>]   arm_common_tables.h

<a href="dictionary_T.html#14912">twiddleCoef</a><a name="14912"> </a>
  Declared as: twiddleCoef_4096
    Define   [<a href="14907.html#60">arm_common_tables.h, 60</a>]   arm_common_tables.h

<a href="dictionary_T.html#301">TX_BUFFER_WRITE_PORT</a><a name="301"> </a>
  Declared as: RFIP_REG_254
    Define   [<a href="231.html#45">rf_phy.h, 45</a>]            rf_phy.h
    Use   [<a href="227.html#294">porting_spi.c, 294</a>]         <a href="dictionary_S.html#21577">SPI_2BYT_SetTx_Isr</a>
    Use   [<a href="227.html#481">porting_spi.c, 481</a>]         <a href="dictionary_S.html#21575">SPI_PDMA_SetTx</a>
    Use   [<a href="1456.html#224">bsp_spi_ble.c, 224</a>]         <a href="dictionary_S.html#17403">SPI_2BYT_SetTx_Isr</a>
    Use   [<a href="1456.html#319">bsp_spi_ble.c, 319</a>]         <a href="dictionary_S.html#13968">SPI_PDMA_SetTx</a>
    Use   [<a href="1700.html#416">rf_phy.c, 416</a>]              <a href="dictionary_R.html#194">RF_Init</a>
    Use   [<a href="1700.html#727">rf_phy.c, 727</a>]              <a href="dictionary_R.html#13942">RF_TxFIFO_ADVaddr_set</a>
    Use   [<a href="1700.html#736">rf_phy.c, 736</a>]              <a href="dictionary_R.html#21555">RF_TxFIFO_ADVData_set</a>
    Use   [<a href="1700.html#745">rf_phy.c, 745</a>]              <a href="dictionary_R.html#18149">RF_TxFIFO_LeData_set</a>
    Use   [<a href="1700.html#754">rf_phy.c, 754</a>]              <a href="dictionary_R.html#1017">RF_LE_HeaderStsLen_Tx</a>
    Use   [<a href="1700.html#835">rf_phy.c, 835</a>]              <a href="dictionary_S.html#18233">smpAES_in_PlainText</a>
    Use   [<a href="13928.html#251">bsp_spi_ble_alldma.c, 251</a>]   <a href="dictionary_S.html#1340">SPI_2BYT_SetTx_Isr</a>
    Use   [<a href="13928.html#350">bsp_spi_ble_alldma.c, 350</a>]   <a href="dictionary_S.html#1501">SPI_PDMA_SetTx</a>

<a href="dictionary_T.html#3932">TX_BUFFER_WRITE_PORT</a><a name="3932"> </a>
  Declared as: RFIP_REG_254
    Define   [<a href="3905.html#45">rf_phy.h, 45</a>]            rf_phy.h
    Use   [<a href="3902.html#294">porting_spi.c, 294</a>]         <a href="dictionary_S.html#15202">SPI_2BYT_SetTx_Isr</a>
    Use   [<a href="3902.html#481">porting_spi.c, 481</a>]         <a href="dictionary_S.html#13731">SPI_PDMA_SetTx</a>
    Use   [<a href="5655.html#416">rf_phy.c, 416</a>]              <a href="dictionary_R.html#10407">RF_Init</a>
    Use   [<a href="5655.html#734">rf_phy.c, 734</a>]              <a href="dictionary_R.html#18214">RF_TxFIFO_ADVaddr_set</a>
    Use   [<a href="5655.html#743">rf_phy.c, 743</a>]              <a href="dictionary_R.html#18210">RF_TxFIFO_ADVData_set</a>
    Use   [<a href="5655.html#752">rf_phy.c, 752</a>]              <a href="dictionary_R.html#6123">RF_TxFIFO_LeData_set</a>
    Use   [<a href="5655.html#761">rf_phy.c, 761</a>]              <a href="dictionary_R.html#12964">RF_LE_HeaderStsLen_Tx</a>
    Use   [<a href="5655.html#842">rf_phy.c, 842</a>]              <a href="dictionary_S.html#6213">smpAES_in_PlainText</a>
    Use   [<a href="13707.html#224">bsp_spi_ble.c, 224</a>]         <a href="dictionary_S.html#6290">SPI_2BYT_SetTx_Isr</a>
    Use   [<a href="13707.html#319">bsp_spi_ble.c, 319</a>]         <a href="dictionary_S.html#3939">SPI_PDMA_SetTx</a>

<a href="dictionary_T.html#4804">TX_BUFFER_WRITE_PORT</a><a name="4804"> </a>
  Declared as: RFIP_REG_254
    Define   [<a href="4698.html#45">rf_phy.h, 45</a>]            rf_phy.h
    Use   [<a href="4694.html#790">bsp_spi_ble.c, 790</a>]         <a href="dictionary_S.html#12308">SPI_2BYT_SetTx_Isr</a>
    Use   [<a href="4694.html#885">bsp_spi_ble.c, 885</a>]         <a href="dictionary_S.html#12106">SPI_PDMA_SetTx</a>
    Use   [<a href="6077.html#416">rf_phy.c, 416</a>]              <a href="dictionary_R.html#13970">RF_Init</a>
    Use   [<a href="6077.html#727">rf_phy.c, 727</a>]              <a href="dictionary_R.html#6194">RF_TxFIFO_ADVaddr_set</a>
    Use   [<a href="6077.html#736">rf_phy.c, 736</a>]              <a href="dictionary_R.html#6189">RF_TxFIFO_ADVData_set</a>
    Use   [<a href="6077.html#745">rf_phy.c, 745</a>]              <a href="dictionary_R.html#5717">RF_TxFIFO_LeData_set</a>
    Use   [<a href="6077.html#754">rf_phy.c, 754</a>]              <a href="dictionary_R.html#11831">RF_LE_HeaderStsLen_Tx</a>
    Use   [<a href="6077.html#835">rf_phy.c, 835</a>]              <a href="dictionary_S.html#5862">smpAES_in_PlainText</a>
    Use   [<a href="21553.html#294">porting_spi.c, 294</a>]         <a href="dictionary_S.html#1009">SPI_2BYT_SetTx_Isr</a>
    Use   [<a href="21553.html#481">porting_spi.c, 481</a>]         <a href="dictionary_S.html#327">SPI_PDMA_SetTx</a>

<a href="dictionary_T.html#9886">TX_BUFFER_WRITE_PORT</a><a name="9886"> </a>
  Declared as: RFIP_REG_254
    Define   [<a href="941.html#45">rf_phy.h, 45</a>]            rf_phy.h
    Use   [<a href="9859.html#224">bsp_spi_ble.c, 224</a>]         <a href="dictionary_S.html#10283">SPI_2BYT_SetTx_Isr</a>
    Use   [<a href="9859.html#319">bsp_spi_ble.c, 319</a>]         <a href="dictionary_S.html#9888">SPI_PDMA_SetTx</a>
    Use   [<a href="12083.html#294">porting_spi.c, 294</a>]         <a href="dictionary_S.html#10038">SPI_2BYT_SetTx_Isr</a>
    Use   [<a href="12083.html#481">porting_spi.c, 481</a>]         <a href="dictionary_S.html#4806">SPI_PDMA_SetTx</a>
    Use   [<a href="18107.html#421">rf_phy.c, 421</a>]              <a href="dictionary_R.html#6139">RF_Init</a>
    Use   [<a href="18107.html#742">rf_phy.c, 742</a>]              <a href="dictionary_R.html#5833">RF_TxFIFO_ADVaddr_set</a>
    Use   [<a href="18107.html#751">rf_phy.c, 751</a>]              <a href="dictionary_R.html#5826">RF_TxFIFO_ADVData_set</a>
    Use   [<a href="18107.html#760">rf_phy.c, 760</a>]              <a href="dictionary_R.html#1762">RF_TxFIFO_LeData_set</a>
    Use   [<a href="18107.html#769">rf_phy.c, 769</a>]              <a href="dictionary_R.html#4181">RF_LE_HeaderStsLen_Tx</a>
    Use   [<a href="18107.html#850">rf_phy.c, 850</a>]              <a href="dictionary_S.html#1899">smpAES_in_PlainText</a>

<a href="dictionary_T.html#14014">TX_EMPTY_CTRL</a><a name="14014"> </a>
  Declared as: I2C_CR_EMPINT
    Define   [<a href="12386.html#113">HAL_i2c.h, 113</a>]          HAL_i2c.h

<a href="dictionary_T.html#1952">TX_POWER_0_DBM</a><a name="1952"> </a>
  Declared as: 0
    Define   [<a href="234.html#364">ble_cmd.h, 364</a>]          ble_cmd.h
    Use   [<a href="1700.html#1093">rf_phy.c, 1093</a>]             <a href="dictionary_R.html#10284">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="1700.html#1126">rf_phy.c, 1126</a>]             <a href="dictionary_R.html#18178">RF_Get_TxPowerLevel</a>

<a href="dictionary_T.html#4254">TX_POWER_0_DBM</a><a name="4254"> </a>
  Declared as: 0
    Define   [<a href="4183.html#364">ble_cmd.h, 364</a>]          ble_cmd.h
    Use   [<a href="6077.html#1093">rf_phy.c, 1093</a>]             <a href="dictionary_R.html#6293">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="6077.html#1126">rf_phy.c, 1126</a>]             <a href="dictionary_R.html#5761">RF_Get_TxPowerLevel</a>

<a href="dictionary_T.html#5914">TX_POWER_0_DBM</a><a name="5914"> </a>
  Declared as: 0
    Define   [<a href="3906.html#364">ble_cmd.h, 364</a>]          ble_cmd.h
    Use   [<a href="5655.html#1100">rf_phy.c, 1100</a>]             <a href="dictionary_R.html#10039">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="5655.html#1133">rf_phy.c, 1133</a>]             <a href="dictionary_R.html#6153">RF_Get_TxPowerLevel</a>

<a href="dictionary_T.html#11564">TX_POWER_0_DBM</a><a name="11564"> </a>
  Declared as: 0
    Define   [<a href="942.html#364">ble_cmd.h, 364</a>]          ble_cmd.h
    Use   [<a href="18107.html#1109">rf_phy.c, 1109</a>]             <a href="dictionary_R.html#1345">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="18107.html#1142">rf_phy.c, 1142</a>]             <a href="dictionary_R.html#1043">RF_Get_TxPowerLevel</a>

<a href="dictionary_T.html#1955">TX_POWER_10_DBM</a><a name="1955"> </a>
  Declared as: 10
    Define   [<a href="234.html#369">ble_cmd.h, 369</a>]          ble_cmd.h
    Use   [<a href="1700.html#1105">rf_phy.c, 1105</a>]             <a href="dictionary_R.html#10284">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="1700.html#1138">rf_phy.c, 1138</a>]             <a href="dictionary_R.html#18178">RF_Get_TxPowerLevel</a>
    Use   [<a href="1700.html#1141">rf_phy.c, 1141</a>]             <a href="dictionary_R.html#18178">RF_Get_TxPowerLevel</a>
    Use   [<a href="1700.html#1146">rf_phy.c, 1146</a>]             <a href="dictionary_R.html#18270">RF_Get_MaximumTxPowerLevel</a>

<a href="dictionary_T.html#4257">TX_POWER_10_DBM</a><a name="4257"> </a>
  Declared as: 10
    Define   [<a href="4183.html#369">ble_cmd.h, 369</a>]          ble_cmd.h
    Use   [<a href="6077.html#1105">rf_phy.c, 1105</a>]             <a href="dictionary_R.html#6293">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="6077.html#1138">rf_phy.c, 1138</a>]             <a href="dictionary_R.html#5761">RF_Get_TxPowerLevel</a>
    Use   [<a href="6077.html#1141">rf_phy.c, 1141</a>]             <a href="dictionary_R.html#5761">RF_Get_TxPowerLevel</a>
    Use   [<a href="6077.html#1146">rf_phy.c, 1146</a>]             <a href="dictionary_R.html#5917">RF_Get_MaximumTxPowerLevel</a>

<a href="dictionary_T.html#5916">TX_POWER_10_DBM</a><a name="5916"> </a>
  Declared as: 10
    Define   [<a href="3906.html#369">ble_cmd.h, 369</a>]          ble_cmd.h
    Use   [<a href="5655.html#1112">rf_phy.c, 1112</a>]             <a href="dictionary_R.html#10039">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="5655.html#1145">rf_phy.c, 1145</a>]             <a href="dictionary_R.html#6153">RF_Get_TxPowerLevel</a>
    Use   [<a href="5655.html#1148">rf_phy.c, 1148</a>]             <a href="dictionary_R.html#6153">RF_Get_TxPowerLevel</a>
    Use   [<a href="5655.html#1153">rf_phy.c, 1153</a>]             <a href="dictionary_R.html#6251">RF_Get_MaximumTxPowerLevel</a>

<a href="dictionary_T.html#11566">TX_POWER_10_DBM</a><a name="11566"> </a>
  Declared as: 10
    Define   [<a href="942.html#369">ble_cmd.h, 369</a>]          ble_cmd.h
    Use   [<a href="18107.html#1121">rf_phy.c, 1121</a>]             <a href="dictionary_R.html#1345">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="18107.html#1154">rf_phy.c, 1154</a>]             <a href="dictionary_R.html#1043">RF_Get_TxPowerLevel</a>
    Use   [<a href="18107.html#1157">rf_phy.c, 1157</a>]             <a href="dictionary_R.html#1043">RF_Get_TxPowerLevel</a>
    Use   [<a href="18107.html#1162">rf_phy.c, 1162</a>]             <a href="dictionary_R.html#1956">RF_Get_MaximumTxPowerLevel</a>

<a href="dictionary_T.html#1953">TX_POWER_4_DBM</a><a name="1953"> </a>
  Declared as: 4
    Define   [<a href="234.html#365">ble_cmd.h, 365</a>]          ble_cmd.h
    Use   [<a href="1700.html#1097">rf_phy.c, 1097</a>]             <a href="dictionary_R.html#10284">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="1700.html#1130">rf_phy.c, 1130</a>]             <a href="dictionary_R.html#18178">RF_Get_TxPowerLevel</a>

<a href="dictionary_T.html#4255">TX_POWER_4_DBM</a><a name="4255"> </a>
  Declared as: 4
    Define   [<a href="4183.html#365">ble_cmd.h, 365</a>]          ble_cmd.h
    Use   [<a href="6077.html#1097">rf_phy.c, 1097</a>]             <a href="dictionary_R.html#6293">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="6077.html#1130">rf_phy.c, 1130</a>]             <a href="dictionary_R.html#5761">RF_Get_TxPowerLevel</a>

<a href="dictionary_T.html#5915">TX_POWER_4_DBM</a><a name="5915"> </a>
  Declared as: 4
    Define   [<a href="3906.html#365">ble_cmd.h, 365</a>]          ble_cmd.h
    Use   [<a href="5655.html#1104">rf_phy.c, 1104</a>]             <a href="dictionary_R.html#10039">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="5655.html#1137">rf_phy.c, 1137</a>]             <a href="dictionary_R.html#6153">RF_Get_TxPowerLevel</a>

<a href="dictionary_T.html#11565">TX_POWER_4_DBM</a><a name="11565"> </a>
  Declared as: 4
    Define   [<a href="942.html#365">ble_cmd.h, 365</a>]          ble_cmd.h
    Use   [<a href="18107.html#1113">rf_phy.c, 1113</a>]             <a href="dictionary_R.html#1345">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="18107.html#1146">rf_phy.c, 1146</a>]             <a href="dictionary_R.html#1043">RF_Get_TxPowerLevel</a>

<a href="dictionary_T.html#1954">TX_POWER_8_DBM</a><a name="1954"> </a>
  Declared as: 8
    Define   [<a href="234.html#366">ble_cmd.h, 366</a>]          ble_cmd.h
    Use   [<a href="1700.html#1101">rf_phy.c, 1101</a>]             <a href="dictionary_R.html#10284">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="1700.html#1134">rf_phy.c, 1134</a>]             <a href="dictionary_R.html#18178">RF_Get_TxPowerLevel</a>
    Use   [<a href="18425.html#215">LL.c, 215</a>]                  <a href="dictionary_I.html#1044">initLL</a>

<a href="dictionary_T.html#4053">TX_POWER_8_DBM</a><a name="4053"> </a>
  Declared as: 8
    Define   [<a href="942.html#366">ble_cmd.h, 366</a>]          ble_cmd.h
    Use   [<a href="3972.html#215">LL.c, 215</a>]                  <a href="dictionary_I.html#11832">initLL</a>
    Use   [<a href="9952.html#220">LL_back.c, 220</a>]             <a href="dictionary_I.html#4182">initLL</a>
    Use   [<a href="18107.html#1117">rf_phy.c, 1117</a>]             <a href="dictionary_R.html#1345">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="18107.html#1150">rf_phy.c, 1150</a>]             <a href="dictionary_R.html#1043">RF_Get_TxPowerLevel</a>

<a href="dictionary_T.html#4256">TX_POWER_8_DBM</a><a name="4256"> </a>
  Declared as: 8
    Define   [<a href="4183.html#366">ble_cmd.h, 366</a>]          ble_cmd.h
    Use   [<a href="6077.html#1101">rf_phy.c, 1101</a>]             <a href="dictionary_R.html#6293">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="6077.html#1134">rf_phy.c, 1134</a>]             <a href="dictionary_R.html#5761">RF_Get_TxPowerLevel</a>
    Use   [<a href="13575.html#214">LL.c, 214</a>]                  <a href="dictionary_I.html#1539">initLL</a>

<a href="dictionary_T.html#4535">TX_POWER_8_DBM</a><a name="4535"> </a>
  Declared as: 8
    Define   [<a href="3906.html#366">ble_cmd.h, 366</a>]          ble_cmd.h
    Use   [<a href="4461.html#214">LL.c, 214</a>]                  <a href="dictionary_I.html#6296">initLL</a>
    Use   [<a href="5655.html#1108">rf_phy.c, 1108</a>]             <a href="dictionary_R.html#10039">RF_Set_TxPowerLevel_Isr</a>
    Use   [<a href="5655.html#1141">rf_phy.c, 1141</a>]             <a href="dictionary_R.html#6153">RF_Get_TxPowerLevel</a>
</pre>
<p>
<div class="footer"><b>Generated:</b> 2020年8月30日 17:10:50</div><center><p><div class="scitools-tag">Scientific Toolworks, Inc.<br></div><div class="scitools-link"><A target="_blank" href="mailto:support@scitools.com">support@scitools.com</A><br><A href="http://www.scitools.com">www.scitools.com</A></div></center></div></body></html>