--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.649ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.054 - 0.061)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y9.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y11.G1      net (fanout=1)        0.382   ftop/clkN210/locked_d
    SLICE_X58Y11.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (1.267ns logic, 0.382ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y11.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y11.BX      net (fanout=2)        0.766   ftop/clkN210/unlock2
    SLICE_X58Y11.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (0.833ns logic, 0.766ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y11.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X58Y11.BX      net (fanout=2)        0.613   ftop/clkN210/unlock2
    SLICE_X58Y11.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.579ns logic, 0.613ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.068 - 0.049)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y9.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X58Y11.G1      net (fanout=1)        0.306   ftop/clkN210/locked_d
    SLICE_X58Y11.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.927ns logic, 0.306ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X58Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X84Y56.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X84Y56.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X84Y56.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X58Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13716 paths analyzed, 1965 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.945ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.898ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.649 - 0.696)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_ptr_1 to ftop/gbe0/gmac/txfun_inF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y193.XQ    Tcko                  0.521   ftop/gbe0/gmac/txfun_ptr<1>
                                                       ftop/gbe0/gmac/txfun_ptr_1
    SLICE_X99Y190.BY     net (fanout=14)       1.060   ftop/gbe0/gmac/txfun_ptr<1>
    SLICE_X99Y190.Y      Tbyy                  0.649   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X100Y191.F2    net (fanout=3)        0.333   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X100Y191.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y189.G1    net (fanout=7)        0.393   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X106Y193.G4    net (fanout=40)       1.521   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X106Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<3>_SW0
    SLICE_X107Y190.SR    net (fanout=1)        1.155   ftop/gbe0/gmac/txfun_inF/N12
    SLICE_X107Y190.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.898ns (3.436ns logic, 4.462ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.860ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.377 - 0.412)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y188.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X99Y191.G3     net (fanout=5)        0.669   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X99Y191.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X99Y190.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X99Y190.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X100Y191.F2    net (fanout=3)        0.333   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X100Y191.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y189.G1    net (fanout=7)        0.393   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X106Y193.G4    net (fanout=40)       1.521   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X106Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<3>_SW0
    SLICE_X107Y190.SR    net (fanout=1)        1.155   ftop/gbe0/gmac/txfun_inF/N12
    SLICE_X107Y190.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.860ns (3.789ns logic, 4.071ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.714ns (Levels of Logic = 6)
  Clock Path Skew:      -0.181ns (0.350 - 0.531)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y171.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X106Y171.G2    net (fanout=5)        0.653   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X104Y179.G1    net (fanout=17)       0.901   ftop/gbe0/gmac/gmac/N29
    SLICE_X104Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3
    SLICE_X104Y179.F2    net (fanout=1)        0.762   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3/O
    SLICE_X104Y179.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X106Y178.G4    net (fanout=5)        0.337   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X106Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X107Y180.F4    net (fanout=4)        0.660   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X107Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X107Y182.G4    net (fanout=1)        0.268   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X107Y182.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.714ns (4.133ns logic, 3.581ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.713ns (Levels of Logic = 6)
  Clock Path Skew:      -0.168ns (0.350 - 0.518)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X106Y171.G3    net (fanout=8)        0.649   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X104Y179.G1    net (fanout=17)       0.901   ftop/gbe0/gmac/gmac/N29
    SLICE_X104Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3
    SLICE_X104Y179.F2    net (fanout=1)        0.762   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3/O
    SLICE_X104Y179.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X106Y178.G4    net (fanout=5)        0.337   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X106Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X107Y180.F4    net (fanout=4)        0.660   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X107Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X107Y182.G4    net (fanout=1)        0.268   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X107Y182.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (4.136ns logic, 3.577ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.659ns (Levels of Logic = 6)
  Clock Path Skew:      -0.189ns (0.350 - 0.539)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X107Y173.G3    net (fanout=21)       0.413   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X107Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X104Y179.G2    net (fanout=16)       1.138   ftop/gbe0/gmac/gmac/N38
    SLICE_X104Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3
    SLICE_X104Y179.F2    net (fanout=1)        0.762   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3/O
    SLICE_X104Y179.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X106Y178.G4    net (fanout=5)        0.337   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X106Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X107Y180.F4    net (fanout=4)        0.660   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X107Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X107Y182.G4    net (fanout=1)        0.268   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X107Y182.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.659ns (4.081ns logic, 3.578ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.860ns (Levels of Logic = 5)
  Clock Path Skew:      0.019ns (0.377 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_38 to ftop/gbe0/gmac/txfun_inF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y186.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_38
    SLICE_X99Y190.F1     net (fanout=5)        0.741   ftop/gbe0/gmac/txfun_inF_D_OUT<38>
    SLICE_X99Y190.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X99Y190.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X99Y190.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X100Y191.F2    net (fanout=3)        0.333   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X100Y191.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y189.G1    net (fanout=7)        0.393   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X106Y193.G4    net (fanout=40)       1.521   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X106Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<3>_SW0
    SLICE_X107Y190.SR    net (fanout=1)        1.155   ftop/gbe0/gmac/txfun_inF/N12
    SLICE_X107Y190.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.860ns (3.717ns logic, 4.143ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.789ns (Levels of Logic = 6)
  Clock Path Skew:      -0.049ns (0.006 - 0.055)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X107Y173.G4    net (fanout=15)       0.471   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X107Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X104Y179.G2    net (fanout=16)       1.138   ftop/gbe0/gmac/gmac/N38
    SLICE_X104Y179.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3
    SLICE_X104Y179.F2    net (fanout=1)        0.762   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW3/O
    SLICE_X104Y179.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X106Y178.G4    net (fanout=5)        0.337   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X106Y178.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X107Y180.F4    net (fanout=4)        0.660   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X107Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X107Y182.G4    net (fanout=1)        0.268   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X107Y182.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.789ns (4.153ns logic, 3.636ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.611ns (Levels of Logic = 3)
  Clock Path Skew:      -0.224ns (0.556 - 0.780)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X107Y173.G4    net (fanout=15)       0.471   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X107Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y175.G2    net (fanout=16)       1.124   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y151.F4     net (fanout=11)       2.172   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y151.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X100Y132.CE    net (fanout=7)        1.370   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X100Y132.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5
    -------------------------------------------------  ---------------------------
    Total                                      7.611ns (2.474ns logic, 5.137ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.611ns (Levels of Logic = 3)
  Clock Path Skew:      -0.224ns (0.556 - 0.780)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X107Y173.G4    net (fanout=15)       0.471   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X107Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y175.G2    net (fanout=16)       1.124   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y151.F4     net (fanout=11)       2.172   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y151.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X100Y132.CE    net (fanout=7)        1.370   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X100Y132.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      7.611ns (2.474ns logic, 5.137ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.852ns (Levels of Logic = 5)
  Clock Path Skew:      0.019ns (0.377 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y186.YQ     Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X99Y190.F2     net (fanout=5)        0.661   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X99Y190.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X99Y190.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X99Y190.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X100Y191.F2    net (fanout=3)        0.333   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X100Y191.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y189.G1    net (fanout=7)        0.393   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X106Y193.G4    net (fanout=40)       1.521   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X106Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<3>_SW0
    SLICE_X107Y190.SR    net (fanout=1)        1.155   ftop/gbe0/gmac/txfun_inF/N12
    SLICE_X107Y190.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.852ns (3.789ns logic, 4.063ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.684ns (Levels of Logic = 5)
  Clock Path Skew:      -0.109ns (0.350 - 0.459)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X107Y173.G4    net (fanout=15)       0.471   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X107Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y175.G2    net (fanout=16)       1.124   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y178.F4    net (fanout=11)       0.344   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y178.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X109Y182.G1    net (fanout=9)        1.520   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X109Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X107Y184.F1    net (fanout=5)        0.782   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X107Y184.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (3.443ns logic, 4.241ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.481ns (Levels of Logic = 3)
  Clock Path Skew:      -0.304ns (0.556 - 0.860)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X107Y173.G3    net (fanout=21)       0.413   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X107Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y175.G2    net (fanout=16)       1.124   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y151.F4     net (fanout=11)       2.172   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y151.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X100Y132.CE    net (fanout=7)        1.370   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X100Y132.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_5
    -------------------------------------------------  ---------------------------
    Total                                      7.481ns (2.402ns logic, 5.079ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.481ns (Levels of Logic = 3)
  Clock Path Skew:      -0.304ns (0.556 - 0.860)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X107Y173.G3    net (fanout=21)       0.413   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X107Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y175.G2    net (fanout=16)       1.124   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X98Y151.F4     net (fanout=11)       2.172   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X98Y151.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X100Y132.CE    net (fanout=7)        1.370   ftop/gbe0/gmac/gmac/txRS_lenCnt_value_EN
    SLICE_X100Y132.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<5>
                                                       ftop/gbe0/gmac/gmac/txRS_lenCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      7.481ns (2.402ns logic, 5.079ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_28 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.746ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.377 - 0.381)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_28 to ftop/gbe0/gmac/txfun_inF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y190.YQ    Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_28
    SLICE_X99Y190.G1     net (fanout=5)        0.555   ftop/gbe0/gmac/txfun_inF_D_OUT<28>
    SLICE_X99Y190.F5     Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00011
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X99Y190.FXINA  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_3
    SLICE_X99Y190.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X100Y191.F2    net (fanout=3)        0.333   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X100Y191.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y189.G1    net (fanout=7)        0.393   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X102Y189.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X106Y193.G4    net (fanout=40)       1.521   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X106Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<3>_SW0
    SLICE_X107Y190.SR    net (fanout=1)        1.155   ftop/gbe0/gmac/txfun_inF/N12
    SLICE_X107Y190.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.746ns (3.789ns logic, 3.957ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.558ns (Levels of Logic = 6)
  Clock Path Skew:      -0.189ns (0.350 - 0.539)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X107Y173.G3    net (fanout=21)       0.413   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X107Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y175.G2    net (fanout=16)       1.124   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y176.F1    net (fanout=11)       0.896   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y176.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X107Y180.G1    net (fanout=10)       0.845   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X107Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X107Y180.F3    net (fanout=4)        0.041   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X107Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X107Y182.G4    net (fanout=1)        0.268   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X107Y182.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.558ns (3.971ns logic, 3.587ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.554ns (Levels of Logic = 5)
  Clock Path Skew:      -0.189ns (0.350 - 0.539)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X107Y173.G3    net (fanout=21)       0.413   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X107Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y175.G2    net (fanout=16)       1.124   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y178.F4    net (fanout=11)       0.344   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y178.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X109Y182.G1    net (fanout=9)        1.520   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X109Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X107Y184.F1    net (fanout=5)        0.782   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X107Y184.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.554ns (3.371ns logic, 4.183ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 6)
  Clock Path Skew:      -0.049ns (0.006 - 0.055)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X107Y173.G4    net (fanout=15)       0.471   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X107Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y175.G2    net (fanout=16)       1.124   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y176.F1    net (fanout=11)       0.896   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y176.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X107Y180.G1    net (fanout=10)       0.845   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X107Y180.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X107Y180.F3    net (fanout=4)        0.041   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X107Y180.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X107Y182.G4    net (fanout=1)        0.268   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X107Y182.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (4.043ns logic, 3.645ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.548ns (Levels of Logic = 3)
  Clock Path Skew:      -0.171ns (0.609 - 0.780)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X108Y174.G3    net (fanout=15)       0.640   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X108Y174.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X98Y134.F4     net (fanout=56)       3.281   ftop/gbe0/gmac/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X98Y134.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_D_IN<2>11
    SLICE_X104Y154.G1    net (fanout=2)        1.143   ftop/gbe0/gmac/gmac/N32
    SLICE_X104Y154.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_D_IN<0>1
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      7.548ns (2.484ns logic, 5.064ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.528ns (Levels of Logic = 3)
  Clock Path Skew:      -0.171ns (0.609 - 0.780)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X108Y174.G3    net (fanout=15)       0.640   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X108Y174.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_11
    SLICE_X98Y134.F4     net (fanout=56)       3.281   ftop/gbe0/gmac/gmac/MUX_txRS_ifgCnt_value_write_1__SEL_1
    SLICE_X98Y134.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_lenCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_D_IN<2>11
    SLICE_X104Y154.F1    net (fanout=2)        1.138   ftop/gbe0/gmac/gmac/N32
    SLICE_X104Y154.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_D_IN<1>1
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      7.528ns (2.469ns logic, 5.059ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.608ns (Levels of Logic = 6)
  Clock Path Skew:      -0.090ns (0.369 - 0.459)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_2
    SLICE_X107Y173.G4    net (fanout=15)       0.471   ftop/gbe0/gmac/gmac/txRS_emitFCS<2>
    SLICE_X107Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X105Y175.G2    net (fanout=16)       1.124   ftop/gbe0/gmac/gmac/N38
    SLICE_X105Y175.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X106Y175.F4    net (fanout=11)       0.609   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X106Y175.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X106Y177.G1    net (fanout=8)        0.378   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X106Y177.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X106Y180.F1    net (fanout=9)        0.381   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X106Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X109Y183.G4    net (fanout=4)        0.508   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X109Y183.CLK   Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.608ns (4.137ns logic, 3.471ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.405 - 0.323)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y151.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X105Y151.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X105Y151.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.438 - 0.376)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_21 to ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y157.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    SLICE_X107Y157.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxfun_sr<21>
    SLICE_X107Y157.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.720ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.418 - 0.365)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y184.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3
    SLICE_X109Y185.BX    net (fanout=2)        0.315   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>
    SLICE_X109Y185.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.458ns logic, 0.315ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.733ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.041 - 0.019)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y180.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X101Y179.BX    net (fanout=1)        0.297   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X101Y179.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txF/dGDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 0)
  Clock Path Skew:      0.122ns (0.476 - 0.354)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txF/dGDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y176.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr1_0
    SLICE_X103Y176.BY    net (fanout=6)        0.318   ftop/gbe0/gmac/txF/dGDeqPtr1<0>
    SLICE_X103Y176.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.539ns logic, 0.318ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.320 - 0.261)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y178.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X96Y179.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X96Y179.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_5 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.382 - 0.306)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_5 to ftop/gbe0/gmac/rxfun_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y152.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<5>
                                                       ftop/gbe0/gmac/rxfun_sr_5
    SLICE_X103Y153.BX    net (fanout=3)        0.346   ftop/gbe0/gmac/rxfun_sr<5>
    SLICE_X103Y153.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<15>
                                                       ftop/gbe0/gmac/rxfun_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.479ns logic, 0.346ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_25 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.073 - 0.061)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_25 to ftop/gbe0/gmac/rxfun_outF/data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y145.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<25>
                                                       ftop/gbe0/gmac/rxfun_sr_25
    SLICE_X105Y144.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxfun_sr<25>
    SLICE_X105Y144.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_3 to ftop/gbe0/gmac/txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y178.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_3
    SLICE_X99Y179.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<3>
    SLICE_X99Y179.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.824ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.434 - 0.373)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y144.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_3
    SLICE_X108Y146.BX    net (fanout=1)        0.305   ftop/gbe0/gmac/rxF/sSyncReg1<3>
    SLICE_X108Y146.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.824ns (0.519ns logic, 0.305ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y189.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X95Y188.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X95Y188.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_3 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.879ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.758 - 0.646)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_3 to ftop/gbe0/gmac/txfun_inF/data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y190.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txF/dDoutReg_3
    SLICE_X106Y192.BX    net (fanout=2)        0.360   ftop/gbe0/gmac/txF_dD_OUT<3>
    SLICE_X106Y192.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txfun_inF/data1_reg<3>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.879ns (0.519ns logic, 0.360ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_11 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.049 - 0.024)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_11 to ftop/gbe0/gmac/rxfun_sr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y155.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<11>
                                                       ftop/gbe0/gmac/rxfun_sr_11
    SLICE_X105Y157.BX    net (fanout=3)        0.326   ftop/gbe0/gmac/rxfun_sr<11>
    SLICE_X105Y157.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.479ns logic, 0.326ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_3 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data1_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.133 - 0.108)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_3 to ftop/gbe0/gmac/rxfun_inF/data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y170.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac_rx_get<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dDoutReg_3
    SLICE_X108Y168.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/gmac_rx_get<3>
    SLICE_X108Y168.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_inF/data1_reg<3>
                                                       ftop/gbe0/gmac/rxfun_inF/data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.498ns logic, 0.310ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.009 - 0.008)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y197.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3
    SLICE_X98Y197.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X98Y197.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_3 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.422 - 0.392)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_3 to ftop/gbe0/gmac/rxfun_sr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y161.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<3>
                                                       ftop/gbe0/gmac/rxfun_sr_3
    SLICE_X103Y158.BX    net (fanout=3)        0.337   ftop/gbe0/gmac/rxfun_sr<3>
    SLICE_X103Y158.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_13
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.479ns logic, 0.337ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_1 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.033 - 0.028)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_1 to ftop/gbe0/gmac/txfun_inF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y189.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txF/dDoutReg_1
    SLICE_X107Y188.BX    net (fanout=2)        0.346   ftop/gbe0/gmac/txF_dD_OUT<1>
    SLICE_X107Y188.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<1>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.458ns logic, 0.346ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.409 - 0.376)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_7 to ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y156.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<7>
                                                       ftop/gbe0/gmac/rxfun_sr_7
    SLICE_X103Y157.BX    net (fanout=3)        0.360   ftop/gbe0/gmac/rxfun_sr<7>
    SLICE_X103Y157.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<27>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.479ns logic, 0.360ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.892ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.405 - 0.323)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y151.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_0
    SLICE_X105Y151.BY    net (fanout=1)        0.351   ftop/gbe0/gmac/rxF/sSyncReg1<0>
    SLICE_X105Y151.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.892ns (0.541ns logic, 0.351ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.814ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gmiixo_rst/reset_hold_0 (FF)
  Destination:          ftop/gmiixo_rst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.038 - 0.027)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gmiixo_rst/reset_hold_0 to ftop/gmiixo_rst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y127.YQ    Tcko                  0.419   ftop/gmiixo_rst/reset_hold<0>
                                                       ftop/gmiixo_rst/reset_hold_0
    SLICE_X101Y129.BY    net (fanout=1)        0.284   ftop/gmiixo_rst/reset_hold<0>
    SLICE_X101Y129.CLK   Tckdi       (-Th)    -0.122   ftop/gmiixo_rst_OUT_RST_N
                                                       ftop/gmiixo_rst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.541ns logic, 0.284ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_3/SR
  Location pin: SLICE_X106Y144.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_3/SR
  Location pin: SLICE_X106Y144.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_2/SR
  Location pin: SLICE_X106Y144.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_2/SR
  Location pin: SLICE_X106Y144.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txF/dNotEmptyReg/SR
  Location pin: SLICE_X100Y179.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txF/dNotEmptyReg/SR
  Location pin: SLICE_X100Y179.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxF/sNotFullReg/SR
  Location pin: SLICE_X108Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxF/sNotFullReg/SR
  Location pin: SLICE_X108Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X92Y200.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X92Y200.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X92Y200.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X92Y200.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X100Y177.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X100Y177.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X100Y177.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_2/SR
  Location pin: SLICE_X100Y177.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_3/SR
  Location pin: SLICE_X108Y146.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_3/SR
  Location pin: SLICE_X108Y146.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_2/SR
  Location pin: SLICE_X108Y146.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_2/SR
  Location pin: SLICE_X108Y146.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.025ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.857ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (0.645 - 0.813)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X112Y191.G4    net (fanout=4)        1.319   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X112Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X113Y186.G4    net (fanout=25)       0.281   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X113Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X113Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X113Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X114Y193.G3    net (fanout=2)        0.527   ftop/gbe0/gmac/gmac/N30
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.857ns (3.106ns logic, 3.751ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.857ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (0.645 - 0.813)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X112Y191.G4    net (fanout=4)        1.319   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X112Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X113Y186.G4    net (fanout=25)       0.281   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X113Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X113Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X113Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X114Y193.G3    net (fanout=2)        0.527   ftop/gbe0/gmac/gmac/N30
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.857ns (3.106ns logic, 3.751ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.669ns (Levels of Logic = 3)
  Clock Path Skew:      -0.126ns (0.645 - 0.771)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_4 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y166.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_4
    SLICE_X113Y184.F1    net (fanout=2)        1.782   ftop/gbe0/gmac/gmac/rxRS_rxData<4>
    SLICE_X113Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN219
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN219
    SLICE_X113Y186.F4    net (fanout=1)        0.266   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN219
    SLICE_X113Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X114Y193.G3    net (fanout=2)        0.527   ftop/gbe0/gmac/gmac/N30
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.669ns (2.491ns logic, 4.178ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.669ns (Levels of Logic = 3)
  Clock Path Skew:      -0.126ns (0.645 - 0.771)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_4 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y166.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_4
    SLICE_X113Y184.F1    net (fanout=2)        1.782   ftop/gbe0/gmac/gmac/rxRS_rxData<4>
    SLICE_X113Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN219
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN219
    SLICE_X113Y186.F4    net (fanout=1)        0.266   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN219
    SLICE_X113Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X114Y193.G3    net (fanout=2)        0.527   ftop/gbe0/gmac/gmac/N30
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.669ns (2.491ns logic, 4.178ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.627ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.369 - 0.461)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y193.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X113Y193.F1    net (fanout=4)        1.037   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X113Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X112Y193.G2    net (fanout=1)        0.404   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X112Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X112Y193.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X112Y193.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X114Y193.G1    net (fanout=15)       0.517   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.627ns (3.045ns logic, 3.582ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.627ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.369 - 0.461)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y193.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X113Y193.F1    net (fanout=4)        1.037   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X113Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X112Y193.G2    net (fanout=1)        0.404   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X112Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X112Y193.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X112Y193.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X114Y193.G1    net (fanout=15)       0.517   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.627ns (3.045ns logic, 3.582ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.435ns (Levels of Logic = 5)
  Clock Path Skew:      -0.150ns (0.656 - 0.806)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y192.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y193.G2    net (fanout=2)        1.073   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y193.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y193.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y190.G2    net (fanout=2)        0.370   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y190.F4    net (fanout=11)       0.074   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X110Y177.BX    net (fanout=17)       1.179   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X110Y177.CLK   Tdick                 0.760   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      6.435ns (3.718ns logic, 2.717ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.398ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (0.645 - 0.813)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X112Y191.G4    net (fanout=4)        1.319   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X112Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X113Y186.G4    net (fanout=25)       0.281   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X113Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X113Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X113Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X114Y193.G3    net (fanout=2)        0.527   ftop/gbe0/gmac/gmac/N30
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y197.CE    net (fanout=2)        1.144   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y197.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.398ns (3.106ns logic, 3.292ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.398ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (0.645 - 0.813)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y172.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X112Y191.G4    net (fanout=4)        1.319   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X112Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X113Y186.G4    net (fanout=25)       0.281   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X113Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X113Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X113Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X114Y193.G3    net (fanout=2)        0.527   ftop/gbe0/gmac/gmac/N30
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y197.CE    net (fanout=2)        1.144   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y197.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.398ns (3.106ns logic, 3.292ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.405ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.645 - 0.802)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y176.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X112Y191.G1    net (fanout=5)        0.939   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X112Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X113Y186.G4    net (fanout=25)       0.281   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X113Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X113Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X113Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X114Y193.G3    net (fanout=2)        0.527   ftop/gbe0/gmac/gmac/N30
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.405ns (3.034ns logic, 3.371ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.405ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.645 - 0.802)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y176.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X112Y191.G1    net (fanout=5)        0.939   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X112Y191.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X113Y186.G4    net (fanout=25)       0.281   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X113Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X113Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X113Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X114Y193.G3    net (fanout=2)        0.527   ftop/gbe0/gmac/gmac/N30
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.405ns (3.034ns logic, 3.371ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.645 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_0 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y161.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxData<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_0
    SLICE_X113Y186.G2    net (fanout=2)        1.800   ftop/gbe0/gmac/gmac/rxRS_rxData<0>
    SLICE_X113Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X113Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X113Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X114Y193.G3    net (fanout=2)        0.527   ftop/gbe0/gmac/gmac/N30
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (2.490ns logic, 3.951ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.645 - 0.714)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_0 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y161.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxData<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_0
    SLICE_X113Y186.G2    net (fanout=2)        1.800   ftop/gbe0/gmac/gmac/rxRS_rxData<0>
    SLICE_X113Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X113Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X113Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X114Y193.G3    net (fanout=2)        0.527   ftop/gbe0/gmac/gmac/N30
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (2.490ns logic, 3.951ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.360ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.369 - 0.461)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y193.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X113Y193.F2    net (fanout=3)        0.741   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X112Y193.G2    net (fanout=1)        0.404   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X112Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X112Y193.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X112Y193.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X114Y193.G1    net (fanout=15)       0.517   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.360ns (3.074ns logic, 3.286ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.360ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.369 - 0.461)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y193.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X113Y193.F2    net (fanout=3)        0.741   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X113Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X112Y193.G2    net (fanout=1)        0.404   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X112Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X112Y193.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X112Y193.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X114Y193.G1    net (fanout=15)       0.517   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.360ns (3.074ns logic, 3.286ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.313ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.645 - 0.772)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y177.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    SLICE_X112Y193.G4    net (fanout=4)        1.663   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
    SLICE_X112Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X112Y193.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X112Y193.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X114Y193.G1    net (fanout=15)       0.517   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.313ns (2.509ns logic, 3.804ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.313ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.645 - 0.772)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y177.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    SLICE_X112Y193.G4    net (fanout=4)        1.663   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
    SLICE_X112Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X112Y193.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28/O
    SLICE_X112Y193.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X114Y193.G1    net (fanout=15)       0.517   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.313ns (2.509ns logic, 3.804ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.363ns (Levels of Logic = 4)
  Clock Path Skew:      -0.065ns (0.416 - 0.481)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y192.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y193.G2    net (fanout=2)        1.073   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X110Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y193.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X110Y193.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y190.G2    net (fanout=2)        0.370   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y190.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y190.F4    net (fanout=11)       0.074   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y190.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X112Y192.SR    net (fanout=17)       1.575   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X112Y192.CLK   Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.363ns (3.250ns logic, 3.113ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.258ns (Levels of Logic = 3)
  Clock Path Skew:      -0.168ns (0.645 - 0.813)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_3 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y173.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_3
    SLICE_X113Y186.G1    net (fanout=2)        1.692   ftop/gbe0/gmac/gmac/rxRS_rxData<3>
    SLICE_X113Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X113Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X113Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X114Y193.G3    net (fanout=2)        0.527   ftop/gbe0/gmac/gmac/N30
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.258ns (2.415ns logic, 3.843ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.258ns (Levels of Logic = 3)
  Clock Path Skew:      -0.168ns (0.645 - 0.813)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_3 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y173.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_3
    SLICE_X113Y186.G1    net (fanout=2)        1.692   ftop/gbe0/gmac/gmac/rxRS_rxData<3>
    SLICE_X113Y186.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X113Y186.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X113Y186.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X114Y193.G3    net (fanout=2)        0.527   ftop/gbe0/gmac/gmac/N30
    SLICE_X114Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        1.603   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.258ns (2.415ns logic, 3.843ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.446 - 0.369)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y196.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X111Y197.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X111Y197.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.442 - 0.379)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y196.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    SLICE_X109Y194.BX    net (fanout=8)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
    SLICE_X109Y194.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.751ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.442 - 0.361)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y187.G2    net (fanout=13)       0.437   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y187.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.395ns logic, 0.437ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.751ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.442 - 0.361)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y187.G2    net (fanout=13)       0.437   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y187.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.395ns logic, 0.437ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.850ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (0.446 - 0.369)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y196.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_12
    SLICE_X111Y197.BY    net (fanout=2)        0.309   ftop/gbe0/gmac/gmac/rxRS_rxPipe<12>
    SLICE_X111Y197.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.850ns (0.541ns logic, 0.309ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.452 - 0.361)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y188.G2    net (fanout=13)       0.476   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y188.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.395ns logic, 0.476ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.452 - 0.361)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y189.G2    net (fanout=13)       0.476   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y189.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.395ns logic, 0.476ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.452 - 0.361)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y188.G2    net (fanout=13)       0.476   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y188.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.395ns logic, 0.476ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.035 - 0.030)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y173.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X110Y172.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X110Y172.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.091ns (0.452 - 0.361)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y189.G2    net (fanout=13)       0.476   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y189.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.395ns logic, 0.476ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.422 - 0.379)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y196.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X108Y199.BX    net (fanout=2)        0.332   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X108Y199.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.498ns logic, 0.332ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y199.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X109Y198.BX    net (fanout=2)        0.314   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X109Y198.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.011 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y187.G2    net (fanout=13)       0.422   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y187.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.395ns logic, 0.422ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.011 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X108Y187.G2    net (fanout=13)       0.422   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X108Y187.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.395ns logic, 0.422ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.019 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y196.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X113Y195.BX    net (fanout=2)        0.367   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X113Y195.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.458ns logic, 0.367ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (0.770 - 0.633)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y192.G1    net (fanout=10)       0.537   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y192.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.418ns logic, 0.537ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.955ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (0.770 - 0.633)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y187.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y192.G1    net (fanout=10)       0.537   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y192.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.955ns (0.418ns logic, 0.537ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.892ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (0.471 - 0.400)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y199.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X115Y199.BY    net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X115Y199.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.892ns (0.541ns logic, 0.351ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (0.424 - 0.376)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y186.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X109Y187.BX    net (fanout=7)        0.342   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X109Y187.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.881ns (0.539ns logic, 0.342ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.019 - 0.016)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X110Y196.BX    net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X110Y196.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.498ns logic, 0.346ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X110Y178.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X110Y178.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X110Y178.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X110Y178.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X110Y177.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X110Y177.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y179.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y179.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y179.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y179.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X112Y176.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X112Y176.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X112Y176.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X112Y176.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y186.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y186.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y186.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y186.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X110Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X110Y172.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.305ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.646ns (Levels of Logic = 0)
  Clock Path Skew:      -5.659ns (-1.444 - 4.215)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y56.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X85Y60.SR      net (fanout=3)        0.617   ftop/clkN210/rstInD
    SLICE_X85Y60.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (1.029ns logic, 0.617ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.261ns (Levels of Logic = 0)
  Clock Path Skew:      -4.061ns (-0.689 - 3.372)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y56.YQ      Tcko                  0.477   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X85Y60.SR      net (fanout=3)        0.494   ftop/clkN210/rstInD
    SLICE_X85Y60.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.261ns (0.767ns logic, 0.494ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X85Y60.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X85Y60.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X85Y60.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5224495 paths analyzed, 72853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.561ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_6 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.438ns (Levels of Logic = 10)
  Clock Path Skew:      -0.123ns (0.594 - 0.717)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_6 to ftop/edp0/edp_outBF_memory/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y57.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_6
    SLICE_X67Y57.G2      net (fanout=9)        1.238   ftop/edp0/edp_outBF_rWrPtr<6>
    SLICE_X67Y57.COUT    Topcyg                1.009   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X71Y99.G1      net (fanout=7)        0.729   ftop/edp0/N105
    SLICE_X71Y99.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c111
    SLICE_X70Y96.F2      net (fanout=21)       0.318   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c11
    SLICE_X70Y96.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.F4      net (fanout=1)        0.827   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X77Y64.F4      net (fanout=71)       1.857   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X77Y64.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<32>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>38
    RAMB16_X3Y4.DIA5     net (fanout=1)        1.478   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>
    RAMB16_X3Y4.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM4
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.438ns (6.586ns logic, 12.852ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_6 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.371ns (Levels of Logic = 11)
  Clock Path Skew:      -0.123ns (0.594 - 0.717)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_6 to ftop/edp0/edp_outBF_memory/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y57.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_6
    SLICE_X67Y57.G2      net (fanout=9)        1.238   ftop/edp0/edp_outBF_rWrPtr<6>
    SLICE_X67Y57.COUT    Topcyg                1.009   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X70Y97.G1      net (fanout=7)        0.478   ftop/edp0/N105
    SLICE_X70Y97.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c111
    SLICE_X70Y97.F3      net (fanout=35)       0.050   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c11
    SLICE_X70Y97.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110_SW0
    SLICE_X70Y87.G3      net (fanout=1)        0.587   ftop/edp0/N227
    SLICE_X70Y87.Y       Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110
    SLICE_X70Y87.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110/O
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X77Y64.F4      net (fanout=71)       1.857   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X77Y64.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<32>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>38
    RAMB16_X3Y4.DIA5     net (fanout=1)        1.478   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>
    RAMB16_X3Y4.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM4
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.371ns (7.257ns logic, 12.114ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clkdv_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.978ns (Levels of Logic = 0)
  Clock Path Skew:      -5.456ns (-1.241 - 4.215)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clkdv_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y56.YQ      Tcko                  0.596   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X70Y32.SR      net (fanout=3)        2.949   ftop/clkN210/rstInD
    SLICE_X70Y32.CLK     Tsrck                 0.433   ftop/sys1Rst
                                                       ftop/clkN210/clkdv_rst
    -------------------------------------------------  ---------------------------
    Total                                      3.978ns (1.029ns logic, 2.949ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_3 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.272ns (Levels of Logic = 11)
  Clock Path Skew:      -0.147ns (0.594 - 0.741)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_3 to ftop/edp0/edp_outBF_memory/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y59.YQ      Tcko                  0.596   ftop/edp0/edp_outBF_rRdPtr<2>
                                                       ftop/edp0/edp_outBF_rRdPtr_3
    SLICE_X67Y56.G2      net (fanout=5)        0.841   ftop/edp0/edp_outBF_rRdPtr<3>
    SLICE_X67Y56.COUT    Topcyg                1.009   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X71Y99.G1      net (fanout=7)        0.729   ftop/edp0/N105
    SLICE_X71Y99.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c111
    SLICE_X70Y96.F2      net (fanout=21)       0.318   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c11
    SLICE_X70Y96.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.F4      net (fanout=1)        0.827   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X77Y64.F4      net (fanout=71)       1.857   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X77Y64.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<32>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>38
    RAMB16_X3Y4.DIA5     net (fanout=1)        1.478   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>
    RAMB16_X3Y4.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM4
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.272ns (6.817ns logic, 12.455ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_3 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.205ns (Levels of Logic = 12)
  Clock Path Skew:      -0.147ns (0.594 - 0.741)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_3 to ftop/edp0/edp_outBF_memory/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y59.YQ      Tcko                  0.596   ftop/edp0/edp_outBF_rRdPtr<2>
                                                       ftop/edp0/edp_outBF_rRdPtr_3
    SLICE_X67Y56.G2      net (fanout=5)        0.841   ftop/edp0/edp_outBF_rRdPtr<3>
    SLICE_X67Y56.COUT    Topcyg                1.009   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X70Y97.G1      net (fanout=7)        0.478   ftop/edp0/N105
    SLICE_X70Y97.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c111
    SLICE_X70Y97.F3      net (fanout=35)       0.050   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c11
    SLICE_X70Y97.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110_SW0
    SLICE_X70Y87.G3      net (fanout=1)        0.587   ftop/edp0/N227
    SLICE_X70Y87.Y       Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110
    SLICE_X70Y87.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110/O
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X77Y64.F4      net (fanout=71)       1.857   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X77Y64.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<32>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>38
    RAMB16_X3Y4.DIA5     net (fanout=1)        1.478   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>
    RAMB16_X3Y4.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM4
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.205ns (7.488ns logic, 11.717ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_2 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.200ns (Levels of Logic = 11)
  Clock Path Skew:      -0.122ns (0.594 - 0.716)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_2 to ftop/edp0/edp_outBF_memory/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y55.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<2>
                                                       ftop/edp0/edp_outBF_rWrPtr_2
    SLICE_X67Y56.G4      net (fanout=9)        0.870   ftop/edp0/edp_outBF_rWrPtr<2>
    SLICE_X67Y56.COUT    Topcyg                1.009   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X71Y99.G1      net (fanout=7)        0.729   ftop/edp0/N105
    SLICE_X71Y99.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c111
    SLICE_X70Y96.F2      net (fanout=21)       0.318   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c11
    SLICE_X70Y96.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.F4      net (fanout=1)        0.827   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X77Y64.F4      net (fanout=71)       1.857   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X77Y64.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<32>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>38
    RAMB16_X3Y4.DIA5     net (fanout=1)        1.478   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>
    RAMB16_X3Y4.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM4
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.200ns (6.716ns logic, 12.484ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_0 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.155ns (Levels of Logic = 11)
  Clock Path Skew:      -0.122ns (0.594 - 0.716)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_0 to ftop/edp0/edp_outBF_memory/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y54.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<0>
                                                       ftop/edp0/edp_outBF_rWrPtr_0
    SLICE_X67Y56.F4      net (fanout=9)        0.808   ftop/edp0/edp_outBF_rWrPtr<0>
    SLICE_X67Y56.COUT    Topcyf                1.026   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X71Y99.G1      net (fanout=7)        0.729   ftop/edp0/N105
    SLICE_X71Y99.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c111
    SLICE_X70Y96.F2      net (fanout=21)       0.318   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c11
    SLICE_X70Y96.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.F4      net (fanout=1)        0.827   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X77Y64.F4      net (fanout=71)       1.857   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X77Y64.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<32>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>38
    RAMB16_X3Y4.DIA5     net (fanout=1)        1.478   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>
    RAMB16_X3Y4.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM4
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.155ns (6.733ns logic, 12.422ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_6 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.172ns (Levels of Logic = 9)
  Clock Path Skew:      -0.101ns (0.321 - 0.422)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_6 to ftop/edp0/edp_outBF_memory/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y57.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_6
    SLICE_X67Y57.G2      net (fanout=9)        1.238   ftop/edp0/edp_outBF_rWrPtr<6>
    SLICE_X67Y57.COUT    Topcyg                1.009   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X71Y99.G1      net (fanout=7)        0.729   ftop/edp0/N105
    SLICE_X71Y99.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c111
    SLICE_X70Y96.F2      net (fanout=21)       0.318   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c11
    SLICE_X70Y96.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.F4      net (fanout=1)        0.827   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X77Y94.F4      net (fanout=17)       1.983   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X77Y94.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<6>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2694_mux0000<6>44
    RAMB16_X3Y8.DIA6     net (fanout=1)        1.732   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2694<6>
    RAMB16_X3Y8.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM1
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     19.172ns (5.985ns logic, 13.187ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_2 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.133ns (Levels of Logic = 12)
  Clock Path Skew:      -0.122ns (0.594 - 0.716)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_2 to ftop/edp0/edp_outBF_memory/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y55.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<2>
                                                       ftop/edp0/edp_outBF_rWrPtr_2
    SLICE_X67Y56.G4      net (fanout=9)        0.870   ftop/edp0/edp_outBF_rWrPtr<2>
    SLICE_X67Y56.COUT    Topcyg                1.009   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X70Y97.G1      net (fanout=7)        0.478   ftop/edp0/N105
    SLICE_X70Y97.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c111
    SLICE_X70Y97.F3      net (fanout=35)       0.050   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c11
    SLICE_X70Y97.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110_SW0
    SLICE_X70Y87.G3      net (fanout=1)        0.587   ftop/edp0/N227
    SLICE_X70Y87.Y       Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110
    SLICE_X70Y87.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110/O
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X77Y64.F4      net (fanout=71)       1.857   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X77Y64.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<32>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>38
    RAMB16_X3Y4.DIA5     net (fanout=1)        1.478   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>
    RAMB16_X3Y4.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM4
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.133ns (7.387ns logic, 11.746ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_5 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.049ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.594 - 0.760)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_5 to ftop/edp0/edp_outBF_memory/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y60.YQ      Tcko                  0.596   ftop/edp0/edp_outBF_rRdPtr<4>
                                                       ftop/edp0/edp_outBF_rRdPtr_5
    SLICE_X67Y57.F2      net (fanout=5)        0.731   ftop/edp0/edp_outBF_rRdPtr<5>
    SLICE_X67Y57.COUT    Topcyf                1.026   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X71Y99.G1      net (fanout=7)        0.729   ftop/edp0/N105
    SLICE_X71Y99.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c111
    SLICE_X70Y96.F2      net (fanout=21)       0.318   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c11
    SLICE_X70Y96.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.F4      net (fanout=1)        0.827   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X77Y64.F4      net (fanout=71)       1.857   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X77Y64.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<32>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>38
    RAMB16_X3Y4.DIA5     net (fanout=1)        1.478   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>
    RAMB16_X3Y4.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM4
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.049ns (6.704ns logic, 12.345ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_0 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.088ns (Levels of Logic = 12)
  Clock Path Skew:      -0.122ns (0.594 - 0.716)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_0 to ftop/edp0/edp_outBF_memory/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y54.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<0>
                                                       ftop/edp0/edp_outBF_rWrPtr_0
    SLICE_X67Y56.F4      net (fanout=9)        0.808   ftop/edp0/edp_outBF_rWrPtr<0>
    SLICE_X67Y56.COUT    Topcyf                1.026   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X70Y97.G1      net (fanout=7)        0.478   ftop/edp0/N105
    SLICE_X70Y97.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c111
    SLICE_X70Y97.F3      net (fanout=35)       0.050   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c11
    SLICE_X70Y97.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110_SW0
    SLICE_X70Y87.G3      net (fanout=1)        0.587   ftop/edp0/N227
    SLICE_X70Y87.Y       Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110
    SLICE_X70Y87.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110/O
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X77Y64.F4      net (fanout=71)       1.857   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X77Y64.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<32>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>38
    RAMB16_X3Y4.DIA5     net (fanout=1)        1.478   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>
    RAMB16_X3Y4.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM4
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.088ns (7.404ns logic, 11.684ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_6 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.106ns (Levels of Logic = 9)
  Clock Path Skew:      -0.101ns (0.321 - 0.422)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_6 to ftop/edp0/edp_outBF_memory/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y57.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_6
    SLICE_X67Y57.G2      net (fanout=9)        1.238   ftop/edp0/edp_outBF_rWrPtr<6>
    SLICE_X67Y57.COUT    Topcyg                1.009   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X71Y99.G1      net (fanout=7)        0.729   ftop/edp0/N105
    SLICE_X71Y99.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c111
    SLICE_X70Y96.F2      net (fanout=21)       0.318   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c11
    SLICE_X70Y96.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.F4      net (fanout=1)        0.827   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X77Y75.F1      net (fanout=17)       1.948   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X77Y75.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<25>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2692_mux0000<25>28
    RAMB16_X3Y5.DIA7     net (fanout=1)        1.701   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2692<5>
    RAMB16_X3Y5.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM3
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     19.106ns (5.985ns logic, 13.121ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_6 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.105ns (Levels of Logic = 10)
  Clock Path Skew:      -0.101ns (0.321 - 0.422)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_6 to ftop/edp0/edp_outBF_memory/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y57.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_6
    SLICE_X67Y57.G2      net (fanout=9)        1.238   ftop/edp0/edp_outBF_rWrPtr<6>
    SLICE_X67Y57.COUT    Topcyg                1.009   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X70Y97.G1      net (fanout=7)        0.478   ftop/edp0/N105
    SLICE_X70Y97.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c111
    SLICE_X70Y97.F3      net (fanout=35)       0.050   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c11
    SLICE_X70Y97.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110_SW0
    SLICE_X70Y87.G3      net (fanout=1)        0.587   ftop/edp0/N227
    SLICE_X70Y87.Y       Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110
    SLICE_X70Y87.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110/O
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X77Y94.F4      net (fanout=17)       1.983   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X77Y94.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<6>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2694_mux0000<6>44
    RAMB16_X3Y8.DIA6     net (fanout=1)        1.732   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2694<6>
    RAMB16_X3Y8.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM1
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                     19.105ns (6.656ns logic, 12.449ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.025ns (Levels of Logic = 10)
  Clock Path Skew:      -0.180ns (0.737 - 0.917)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_outBF_memory/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y148.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X65Y131.F1     net (fanout=2)        1.359   ftop/edp0/dpControl<4>
    SLICE_X65Y131.X      Tilo                  0.562   ftop/edp0/N703
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X67Y127.G4     net (fanout=1)        0.491   ftop/edp0/N703
    SLICE_X67Y127.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X69Y99.G2      net (fanout=14)       1.144   ftop/edp0/N83
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X71Y99.G1      net (fanout=7)        0.729   ftop/edp0/N105
    SLICE_X71Y99.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c111
    SLICE_X70Y96.F2      net (fanout=21)       0.318   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c11
    SLICE_X70Y96.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.F4      net (fanout=1)        0.827   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X77Y64.F4      net (fanout=71)       1.857   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X77Y64.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<32>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>38
    RAMB16_X3Y4.DIA5     net (fanout=1)        1.478   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>
    RAMB16_X3Y4.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM4
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.025ns (6.599ns logic, 12.426ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_2 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.026ns (Levels of Logic = 11)
  Clock Path Skew:      -0.147ns (0.594 - 0.741)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_2 to ftop/edp0/edp_outBF_memory/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y59.XQ      Tcko                  0.521   ftop/edp0/edp_outBF_rRdPtr<2>
                                                       ftop/edp0/edp_outBF_rRdPtr_2
    SLICE_X67Y56.G3      net (fanout=5)        0.670   ftop/edp0/edp_outBF_rRdPtr<2>
    SLICE_X67Y56.COUT    Topcyg                1.009   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X71Y99.G1      net (fanout=7)        0.729   ftop/edp0/N105
    SLICE_X71Y99.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c111
    SLICE_X70Y96.F2      net (fanout=21)       0.318   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c11
    SLICE_X70Y96.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.F4      net (fanout=1)        0.827   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X77Y64.F4      net (fanout=71)       1.857   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X77Y64.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<32>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>38
    RAMB16_X3Y4.DIA5     net (fanout=1)        1.478   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>
    RAMB16_X3Y4.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM4
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.026ns (6.742ns logic, 12.284ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_1 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.013ns (Levels of Logic = 11)
  Clock Path Skew:      -0.147ns (0.594 - 0.741)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_1 to ftop/edp0/edp_outBF_memory/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y58.YQ      Tcko                  0.596   ftop/edp0/edp_outBF_rRdPtr<0>
                                                       ftop/edp0/edp_outBF_rRdPtr_1
    SLICE_X67Y56.F1      net (fanout=5)        0.565   ftop/edp0/edp_outBF_rRdPtr<1>
    SLICE_X67Y56.COUT    Topcyf                1.026   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<0>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<1>
    SLICE_X67Y57.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X71Y99.G1      net (fanout=7)        0.729   ftop/edp0/N105
    SLICE_X71Y99.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c111
    SLICE_X70Y96.F2      net (fanout=21)       0.318   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c11
    SLICE_X70Y96.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.F4      net (fanout=1)        0.827   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X77Y64.F4      net (fanout=71)       1.857   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X77Y64.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<32>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>38
    RAMB16_X3Y4.DIA5     net (fanout=1)        1.478   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>
    RAMB16_X3Y4.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM4
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     19.013ns (6.834ns logic, 12.179ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_5 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.982ns (Levels of Logic = 11)
  Clock Path Skew:      -0.166ns (0.594 - 0.760)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_5 to ftop/edp0/edp_outBF_memory/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y60.YQ      Tcko                  0.596   ftop/edp0/edp_outBF_rRdPtr<4>
                                                       ftop/edp0/edp_outBF_rRdPtr_5
    SLICE_X67Y57.F2      net (fanout=5)        0.731   ftop/edp0/edp_outBF_rRdPtr<5>
    SLICE_X67Y57.COUT    Topcyf                1.026   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<2>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X70Y97.G1      net (fanout=7)        0.478   ftop/edp0/N105
    SLICE_X70Y97.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c111
    SLICE_X70Y97.F3      net (fanout=35)       0.050   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c11
    SLICE_X70Y97.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110_SW0
    SLICE_X70Y87.G3      net (fanout=1)        0.587   ftop/edp0/N227
    SLICE_X70Y87.Y       Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110
    SLICE_X70Y87.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110/O
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X77Y64.F4      net (fanout=71)       1.857   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X77Y64.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<32>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>38
    RAMB16_X3Y4.DIA5     net (fanout=1)        1.478   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>
    RAMB16_X3Y4.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM4
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.982ns (7.375ns logic, 11.607ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_6 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.020ns (Levels of Logic = 10)
  Clock Path Skew:      -0.123ns (0.594 - 0.717)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_6 to ftop/edp0/edp_outBF_memory/Mram_RAM5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y57.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_6
    SLICE_X67Y57.G2      net (fanout=9)        1.238   ftop/edp0/edp_outBF_rWrPtr<6>
    SLICE_X67Y57.COUT    Topcyg                1.009   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X71Y99.G1      net (fanout=7)        0.729   ftop/edp0/N105
    SLICE_X71Y99.Y       Tilo                  0.561   ftop/edp0/edp_mhFsm_state_mkFSMstate<6>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c111
    SLICE_X70Y96.F2      net (fanout=21)       0.318   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l173c11
    SLICE_X70Y96.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.F4      net (fanout=1)        0.827   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1127
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X76Y59.F1      net (fanout=71)       1.144   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X76Y59.X       Tilo                  0.601   ftop/edp0/edp_outBF_rCache<37>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<7>38
    RAMB16_X3Y3.DIA1     net (fanout=1)        1.734   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<7>
    RAMB16_X3Y3.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM5
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM5
    -------------------------------------------------  ---------------------------
    Total                                     19.020ns (6.625ns logic, 12.395ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_6 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM3 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.039ns (Levels of Logic = 10)
  Clock Path Skew:      -0.101ns (0.321 - 0.422)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_6 to ftop/edp0/edp_outBF_memory/Mram_RAM3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y57.XQ      Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_6
    SLICE_X67Y57.G2      net (fanout=9)        1.238   ftop/edp0/edp_outBF_rWrPtr<6>
    SLICE_X67Y57.COUT    Topcyg                1.009   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_lut<3>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.CIN     net (fanout=1)        0.000   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<3>
    SLICE_X67Y58.COUT    Tbyp                  0.130   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<4>
                                                       ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.G1      net (fanout=33)       2.182   ftop/edp0/Mcompar_NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285_cy<5>
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X70Y97.G1      net (fanout=7)        0.478   ftop/edp0/N105
    SLICE_X70Y97.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c111
    SLICE_X70Y97.F3      net (fanout=35)       0.050   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c11
    SLICE_X70Y97.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110_SW0
    SLICE_X70Y87.G3      net (fanout=1)        0.587   ftop/edp0/N227
    SLICE_X70Y87.Y       Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110
    SLICE_X70Y87.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110/O
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X77Y75.F1      net (fanout=17)       1.948   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X77Y75.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<25>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2692_mux0000<25>28
    RAMB16_X3Y5.DIA7     net (fanout=1)        1.701   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2692<5>
    RAMB16_X3Y5.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM3
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM3
    -------------------------------------------------  ---------------------------
    Total                                     19.039ns (6.656ns logic, 12.383ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_outBF_memory/Mram_RAM4 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.958ns (Levels of Logic = 11)
  Clock Path Skew:      -0.180ns (0.737 - 0.917)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_outBF_memory/Mram_RAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y148.YQ     Tcko                  0.524   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X65Y131.F1     net (fanout=2)        1.359   ftop/edp0/dpControl<4>
    SLICE_X65Y131.X      Tilo                  0.562   ftop/edp0/N703
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X67Y127.G4     net (fanout=1)        0.491   ftop/edp0/N703
    SLICE_X67Y127.Y      Tilo                  0.561   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<5>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X69Y99.G2      net (fanout=14)       1.144   ftop/edp0/N83
    SLICE_X69Y99.Y       Tilo                  0.561   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.F4      net (fanout=36)       0.044   ftop/edp0/WILL_FIRE_RL_edp_dmaXmtTailEvent
    SLICE_X69Y99.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<38>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1121
    SLICE_X70Y97.G1      net (fanout=7)        0.478   ftop/edp0/N105
    SLICE_X70Y97.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c111
    SLICE_X70Y97.F3      net (fanout=35)       0.050   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l169c11
    SLICE_X70Y97.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110_SW0
    SLICE_X70Y87.G3      net (fanout=1)        0.587   ftop/edp0/N227
    SLICE_X70Y87.Y       Tilo                  0.616   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110
    SLICE_X70Y87.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1110/O
    SLICE_X70Y87.X       Tilo                  0.601   ftop/edp0/edp_fhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c1129
    SLICE_X70Y56.G2      net (fanout=20)       4.134   ftop/edp0/WILL_FIRE_RL_edp_fhFsm_action_l160c11
    SLICE_X70Y56.Y       Tilo                  0.616   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.F4      net (fanout=17)       0.045   ftop/edp0/WILL_FIRE_RL_edp_mhFsm_action_l168c11
    SLICE_X70Y56.X       Tilo                  0.601   ftop/edp0/edp_mhFsm_state_mkFSMstate<1>
                                                       ftop/edp0/edp_outBF_pwEnqueue_whas38
    SLICE_X77Y64.F4      net (fanout=71)       1.857   ftop/edp0/edp_outBF_pwEnqueue_whas
    SLICE_X77Y64.X       Tilo                  0.562   ftop/edp0/edp_outBF_rCache<32>
                                                       ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>38
    RAMB16_X3Y4.DIA5     net (fanout=1)        1.478   ftop/edp0/IF_NOT_edp_outBF_wDataIn_whas__20_21_OR_edp_ou_ETC___d2691<2>
    RAMB16_X3Y4.CLKA     Trdck_DIA             0.287   ftop/edp0/edp_outBF_memory/Mram_RAM4
                                                       ftop/edp0/edp_outBF_memory/Mram_RAM4
    -------------------------------------------------  ---------------------------
    Total                                     18.958ns (7.270ns logic, 11.688ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_29 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (0.488 - 0.341)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_29 to ftop/sma1/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y99.XQ      Tcko                  0.417   ftop/cp_wci_Vm_4_MData<29>
                                                       ftop/cp/wci_reqF_2_q_0_29
    SLICE_X12Y100.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_4_MData<29>
    SLICE_X12Y100.CLK    Tdh         (-Th)     0.130   ftop/sma1/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.617ns (0.287ns logic, 0.330ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_29 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (0.488 - 0.341)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_29 to ftop/sma1/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y99.XQ      Tcko                  0.417   ftop/cp_wci_Vm_4_MData<29>
                                                       ftop/cp/wci_reqF_2_q_0_29
    SLICE_X12Y100.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_4_MData<29>
    SLICE_X12Y100.CLK    Tdh         (-Th)     0.129   ftop/sma1/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.288ns logic, 0.330ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_2 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (0.901 - 0.744)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_2 to ftop/sma0/wci_wslv_reqF/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y118.YQ     Tcko                  0.419   ftop/cp_wci_Vm_2_MData<3>
                                                       ftop/cp/wci_reqF_q_0_2
    SLICE_X50Y119.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_2_MData<2>
    SLICE_X50Y119.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.289ns logic, 0.344ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_2 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (0.901 - 0.744)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_2 to ftop/sma0/wci_wslv_reqF/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y118.YQ     Tcko                  0.419   ftop/cp_wci_Vm_2_MData<3>
                                                       ftop/cp/wci_reqF_q_0_2
    SLICE_X50Y119.BY     net (fanout=2)        0.344   ftop/cp_wci_Vm_2_MData<2>
    SLICE_X50Y119.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.290ns logic, 0.344ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/sma0/wsiM_reqFifo_q_0_31 (FF)
  Destination:          ftop/bias/wsiS_reqFifo/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.356 - 0.275)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/sma0/wsiM_reqFifo_q_0_31 to ftop/bias/wsiS_reqFifo/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y88.XQ      Tcko                  0.396   ftop/sma0_wsiM0_MData<19>
                                                       ftop/sma0/wsiM_reqFifo_q_0_31
    SLICE_X30Y90.BY      net (fanout=2)        0.318   ftop/sma0_wsiM0_MData<19>
    SLICE_X30Y90.CLK     Tdh         (-Th)     0.130   ftop/bias/wsiS_reqFifo/_varindex0000<31>
                                                       ftop/bias/wsiS_reqFifo/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.266ns logic, 0.318ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/sma0/wsiM_reqFifo_q_0_31 (FF)
  Destination:          ftop/bias/wsiS_reqFifo/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.356 - 0.275)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/sma0/wsiM_reqFifo_q_0_31 to ftop/bias/wsiS_reqFifo/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y88.XQ      Tcko                  0.396   ftop/sma0_wsiM0_MData<19>
                                                       ftop/sma0/wsiM_reqFifo_q_0_31
    SLICE_X30Y90.BY      net (fanout=2)        0.318   ftop/sma0_wsiM0_MData<19>
    SLICE_X30Y90.CLK     Tdh         (-Th)     0.129   ftop/bias/wsiS_reqFifo/_varindex0000<31>
                                                       ftop/bias/wsiS_reqFifo/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.267ns logic, 0.318ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_19 (FF)
  Destination:          ftop/edp1/wci_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.314 - 0.244)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_19 to ftop/edp1/wci_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y52.XQ      Tcko                  0.396   ftop/cp_wci_Vm_14_MData<19>
                                                       ftop/cp/wci_reqF_7_q_0_19
    SLICE_X88Y53.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_14_MData<19>
    SLICE_X88Y53.CLK     Tdh         (-Th)     0.130   ftop/edp1/wci_reqF/_varindex0000<19>
                                                       ftop/edp1/wci_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_7_q_0_19 (FF)
  Destination:          ftop/edp1/wci_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.314 - 0.244)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_7_q_0_19 to ftop/edp1/wci_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y52.XQ      Tcko                  0.396   ftop/cp_wci_Vm_14_MData<19>
                                                       ftop/cp/wci_reqF_7_q_0_19
    SLICE_X88Y53.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_14_MData<19>
    SLICE_X88Y53.CLK     Tdh         (-Th)     0.129   ftop/edp1/wci_reqF/_varindex0000<19>
                                                       ftop/edp1/wci_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.825 - 0.735)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_33 to ftop/gbe0/gmac/txF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y167.YQ    Tcko                  0.419   ftop/gbe0/eRespF_D_OUT<33>
                                                       ftop/gbe0/eRespF/data0_reg_33
    SLICE_X110Y169.BY    net (fanout=2)        0.318   ftop/gbe0/eRespF_D_OUT<33>
    SLICE_X110Y169.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/txF/_varindex0000<33>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/eRespF/data0_reg_33 (FF)
  Destination:          ftop/gbe0/gmac/txF/Mram_fifoMem34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.090ns (0.825 - 0.735)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/eRespF/data0_reg_33 to ftop/gbe0/gmac/txF/Mram_fifoMem34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y167.YQ    Tcko                  0.419   ftop/gbe0/eRespF_D_OUT<33>
                                                       ftop/gbe0/eRespF/data0_reg_33
    SLICE_X110Y169.BY    net (fanout=2)        0.318   ftop/gbe0/eRespF_D_OUT<33>
    SLICE_X110Y169.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/txF/_varindex0000<33>
                                                       ftop/gbe0/gmac/txF/Mram_fifoMem34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_25 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.361 - 0.280)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_25 to ftop/sma1/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.XQ      Tcko                  0.396   ftop/cp_wci_Vm_4_MData<25>
                                                       ftop/cp/wci_reqF_2_q_0_25
    SLICE_X18Y94.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_4_MData<25>
    SLICE_X18Y94.CLK     Tdh         (-Th)     0.130   ftop/sma1/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_25 (FF)
  Destination:          ftop/sma1/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.361 - 0.280)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_25 to ftop/sma1/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y95.XQ      Tcko                  0.396   ftop/cp_wci_Vm_4_MData<25>
                                                       ftop/cp/wci_reqF_2_q_0_25
    SLICE_X18Y94.BY      net (fanout=2)        0.342   ftop/cp_wci_Vm_4_MData<25>
    SLICE_X18Y94.CLK     Tdh         (-Th)     0.129   ftop/sma1/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma1/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_23 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.438 - 0.344)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_23 to ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y72.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_4_q_0_23
    SLICE_X88Y72.BY      net (fanout=2)        0.356   ftop/cp_wci_Vm_9_MData<23>
    SLICE_X88Y72.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.266ns logic, 0.356ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_23 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.438 - 0.344)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_23 to ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y72.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<23>
                                                       ftop/cp/wci_reqF_4_q_0_23
    SLICE_X88Y72.BY      net (fanout=2)        0.356   ftop/cp_wci_Vm_9_MData<23>
    SLICE_X88Y72.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.267ns logic, 0.356ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_16 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.477 - 0.410)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_16 to ftop/sma0/wci_wslv_reqF/Mram_arr17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y148.YQ     Tcko                  0.419   ftop/cp_wci_Vm_2_MData<17>
                                                       ftop/cp/wci_reqF_q_0_16
    SLICE_X60Y148.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_2_MData<16>
    SLICE_X60Y148.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_16 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.477 - 0.410)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_16 to ftop/sma0/wci_wslv_reqF/Mram_arr17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y148.YQ     Tcko                  0.419   ftop/cp_wci_Vm_2_MData<17>
                                                       ftop/cp/wci_reqF_q_0_16
    SLICE_X60Y148.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_2_MData<16>
    SLICE_X60Y148.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_16 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.389 - 0.300)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_16 to ftop/iqadc/wci_wslv_reqF/Mram_arr17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y171.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<17>
                                                       ftop/cp/wci_reqF_5_q_0_16
    SLICE_X14Y172.BY     net (fanout=2)        0.334   ftop/cp_wci_Vm_10_MData<16>
    SLICE_X14Y172.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.289ns logic, 0.334ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_21 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.550 - 0.461)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_21 to ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y77.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<21>
                                                       ftop/cp/wci_reqF_3_q_0_21
    SLICE_X54Y78.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_7_MData<21>
    SLICE_X54Y78.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.287ns logic, 0.336ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_16 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.389 - 0.300)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_16 to ftop/iqadc/wci_wslv_reqF/Mram_arr17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y171.YQ     Tcko                  0.419   ftop/cp_wci_Vm_10_MData<17>
                                                       ftop/cp/wci_reqF_5_q_0_16
    SLICE_X14Y172.BY     net (fanout=2)        0.334   ftop/cp_wci_Vm_10_MData<16>
    SLICE_X14Y172.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.290ns logic, 0.334ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_21 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (0.550 - 0.461)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_21 to ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y77.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<21>
                                                       ftop/cp/wci_reqF_3_q_0_21
    SLICE_X54Y78.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_7_MData<21>
    SLICE_X54Y78.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<21>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.288ns logic, 0.336ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold_13/SR
  Location pin: SLICE_X4Y1.SR
  Clock network: ftop/cp/wci_mReset_3/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold_13/SR
  Location pin: SLICE_X4Y1.SR
  Clock network: ftop/cp/wci_mReset_3/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold_12/SR
  Location pin: SLICE_X4Y1.SR
  Clock network: ftop/cp/wci_mReset_3/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold_12/SR
  Location pin: SLICE_X4Y1.SR
  Clock network: ftop/cp/wci_mReset_3/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold_7/SR
  Location pin: SLICE_X4Y0.SR
  Clock network: ftop/cp/wci_mReset_3/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold_7/SR
  Location pin: SLICE_X4Y0.SR
  Clock network: ftop/cp/wci_mReset_3/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold_6/SR
  Location pin: SLICE_X4Y0.SR
  Clock network: ftop/cp/wci_mReset_3/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_3/rstSync/reset_hold_6/SR
  Location pin: SLICE_X4Y0.SR
  Clock network: ftop/cp/wci_mReset_3/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rst/SR
  Logical resource: ftop/cp/wci_mReset_10/rst/SR
  Location pin: SLICE_X36Y117.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rst/SR
  Logical resource: ftop/cp/wci_mReset_10/rst/SR
  Location pin: SLICE_X36Y117.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rst/SR
  Logical resource: ftop/cp/wci_mReset_13/rst/SR
  Location pin: SLICE_X46Y122.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rst/SR
  Logical resource: ftop/cp/wci_mReset_13/rst/SR
  Location pin: SLICE_X46Y122.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_14/rst/SR
  Logical resource: ftop/cp/wci_mReset_14/rst/SR
  Location pin: SLICE_X18Y56.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_14/rst/SR
  Logical resource: ftop/cp/wci_mReset_14/rst/SR
  Location pin: SLICE_X18Y56.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_11/SR
  Location pin: SLICE_X36Y128.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_11/SR
  Location pin: SLICE_X36Y128.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_10/SR
  Location pin: SLICE_X36Y128.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_10/SR
  Location pin: SLICE_X36Y128.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dLastState/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dLastState/SR
  Location pin: SLICE_X102Y149.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dLastState/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dLastState/SR
  Location pin: SLICE_X102Y149.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.780ns|            0|            0|            2|      5224496|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.305ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.561ns|          N/A|            0|            0|      5224495|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.025|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.945|         |    3.360|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.561|         |         |         |
sys0_clkp      |   19.561|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.561|         |         |         |
sys0_clkp      |   19.561|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5240755 paths, 0 nets, and 137466 connections

Design statistics:
   Minimum period:  19.561ns{1}   (Maximum frequency:  51.122MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 19 11:19:12 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 963 MB



