verilog xil_defaultlib --include "../../../../mp-0_SB3_section_a.srcs/sources_1/bd/zynq_design_1/ipshared/ec67/hdl" --include "../../../../mp-0_SB3_section_a.srcs/sources_1/bd/zynq_design_1/ipshared/7af1/hdl" --include "../../../../mp-0_SB3_section_a.srcs/sources_1/bd/zynq_design_1/ipshared/6b56/hdl" --include "../../../../mp-0_SB3_section_a.srcs/sources_1/bd/zynq_design_1/ipshared/1b7e/hdl/verilog" --include "../../../../mp-0_SB3_section_a.srcs/sources_1/bd/zynq_design_1/ipshared/122e/hdl/verilog" --include "../../../../mp-0_SB3_section_a.srcs/sources_1/bd/zynq_design_1/ipshared/b205/hdl/verilog" --include "../../../../mp-0_SB3_section_a.srcs/sources_1/bd/zynq_design_1/ipshared/c968/hdl/verilog" \
"../../../bd/zynq_design_1/ip/zynq_design_1_xbar_0/sim/zynq_design_1_xbar_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_v_axi4s_vid_out_0_0/sim/zynq_design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_xlslice_0_0/sim/zynq_design_1_xlslice_0_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_xlslice_0_1/sim/zynq_design_1_xlslice_0_1.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_xlslice_0_2/sim/zynq_design_1_xlslice_0_2.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_processing_system7_0_1/sim/zynq_design_1_processing_system7_0_1.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_xlconstant_0_0/sim/zynq_design_1_xlconstant_0_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_0/sim/bd_03cf_ila_lib_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_1/bd_03cf_g_inst_0_gigantic_mux.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_1/sim/bd_03cf_g_inst_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_2/sim/bd_03cf_slot_0_aw_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_3/sim/bd_03cf_slot_0_w_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_4/sim/bd_03cf_slot_0_b_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_5/sim/bd_03cf_slot_0_ar_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_6/sim/bd_03cf_slot_0_r_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_7/sim/bd_03cf_slot_1_aw_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_8/sim/bd_03cf_slot_1_w_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_9/sim/bd_03cf_slot_1_b_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_10/sim/bd_03cf_slot_1_ar_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_11/sim/bd_03cf_slot_1_r_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_12/sim/bd_03cf_slot_2_aw_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_13/sim/bd_03cf_slot_2_w_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_14/sim/bd_03cf_slot_2_b_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_15/sim/bd_03cf_slot_2_ar_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_16/sim/bd_03cf_slot_2_r_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_17/sim/bd_03cf_slot_3_aw_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_18/sim/bd_03cf_slot_3_w_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_19/sim/bd_03cf_slot_3_b_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_20/sim/bd_03cf_slot_3_ar_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_21/sim/bd_03cf_slot_3_r_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_22/sim/bd_03cf_slot_5_aw_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_23/sim/bd_03cf_slot_5_w_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_24/sim/bd_03cf_slot_5_b_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_25/sim/bd_03cf_slot_5_ar_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/ip/ip_26/sim/bd_03cf_slot_5_r_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/bd_0/sim/bd_03cf.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_3_1/sim/zynq_design_1_system_ila_3_1.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_4_1/bd_0/ip/ip_0/sim/bd_c27e_ila_lib_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_4_1/bd_0/sim/bd_c27e.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_4_1/sim/zynq_design_1_system_ila_4_1.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_5_0/bd_0/ip/ip_0/sim/bd_c2ee_ila_lib_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_5_0/bd_0/sim/bd_c2ee.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_5_0/sim/zynq_design_1_system_ila_5_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_6_0/bd_0/ip/ip_0/sim/bd_c21e_ila_lib_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_6_0/bd_0/sim/bd_c21e.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_6_0/sim/zynq_design_1_system_ila_6_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_1_0/bd_0/ip/ip_0/sim/bd_03af_ila_lib_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_1_0/bd_0/sim/bd_03af.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_1_0/sim/zynq_design_1_system_ila_1_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_2_2/bd_0/ip/ip_0/sim/bd_c2de_ila_lib_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_2_2/bd_0/sim/bd_c2de.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_system_ila_2_2/sim/zynq_design_1_system_ila_2_2.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_MUX2_1_0_0/sim/zynq_design_1_MUX2_1_0_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_MUX2_1_0_1/sim/zynq_design_1_MUX2_1_0_1.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_MUX2_1_0_2/sim/zynq_design_1_MUX2_1_0_2.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_xlconstant_0_1/sim/zynq_design_1_xlconstant_0_1.v" \
"../../../bd/zynq_design_1/ipshared/4308/src/SNES_controller.v" \
"../../../bd/zynq_design_1/ipshared/4308/hdl/SNES_controller_periph_v1_0_S00_AXI.v" \
"../../../bd/zynq_design_1/ipshared/4308/hdl/SNES_controller_periph_v1_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_SNES_controller_peri_1_1/sim/zynq_design_1_SNES_controller_peri_1_1.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_auto_pc_0/sim/zynq_design_1_auto_pc_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_s00_mmu_0/sim/zynq_design_1_s00_mmu_0.v" \
"../../../bd/zynq_design_1/ip/zynq_design_1_auto_pc_1/sim/zynq_design_1_auto_pc_1.v" \
"../../../bd/zynq_design_1/sim/zynq_design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
