(S (NP (JJ DRAM-based) (JJ main) (NNS memories)) (VP (VP (VBP have) (NP (NP (VBN read) (NNS operations)) (SBAR (WHNP (WDT that)) (S (VP (VBP destroy) (NP (DT the) (NN read) (NNS data))))))) (, ,) (CC and) (VP (PP (IN as) (NP (DT a) (NN result))) (, ,) (MD must) (VP (VB buffer) (NP (NP (JJ large) (NNS amounts)) (PP (IN of) (NP (NNS data)))) (PP (IN on) (NP (DT each) (NN array) (NN access))) (S (VP (TO to) (VP (VB keep) (S (NP (NN chip) (NNS costs)) (ADJP (JJ low))))))))) (. .))
(S (ADVP (RB Unfortunately)) (, ,) (NP (NP (JJ system-level) (NNS trends)) (PP (JJ such) (IN as) (NP (NP (NP (JJ increased) (NN memory) (NN contention)) (PP (IN in) (NP (NN multi-core) (NNS architectures)))) (CC and) (NP (NP (NNS data) (VBG mapping) (NNS schemes)) (SBAR (WHNP (WDT that)) (S (VP (VBP improve) (NP (NN memory) (NN parallelism))))))))) (VP (MD may) (VP (VB cause) (S (NP (NP (RB only) (DT a) (JJ small) (NN amount)) (PP (IN of) (NP (DT the) (VBN buffered) (NNS data)))) (VP (TO to) (VP (VB be) (VP (VBN accessed))))))) (. .))
(S (NP (DT This)) (VP (VBZ makes) (S (S (VP (VBG buffering) (NP (NP (JJ large) (NNS amounts)) (PP (IN of) (NP (NNS data)))) (PP (IN on) (NP (DT every) (NN memory) (JJ array) (NN access))))) (ADJP (NN energy-inefficient)))) (. .))
(S (NP (NP (VBG Emerging) (JJ non-volatile) (NNS memories)) (PRN (-LRB- -LRB-) (NP (NNP NVMs)) (-RRB- -RRB-)) (PP (JJ such) (IN as) (NP (NP (NNP PCM)) (, ,) (NP (NNP STT-RAM)) (, ,) (CC and) (NP (NNP RRAM))))) (, ,) (ADVP (RB however)) (, ,) (VP (VBP do) (RB not) (VP (VB have) (NP (JJ destructive) (VBN read) (NNS operations)) (, ,) (S (VP (VBG opening) (PRT (RP up)) (NP (NP (NNS opportunities)) (PP (IN for) (S (VP (VBG employing) (NP (JJ small) (NN row) (NNS buffers)) (PP (IN without) (S (VP (VBG incurring) (NP (JJ additional) (NX (NN area) (NN penalty) (NN and/or) (NX (NN design) (NN complexity))))))))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP discuss) (NP (NP (JJ architectural) (NNS changes)) (SBAR (S (VP (TO to) (VP (VB enable) (NP (JJ small) (NN row) (NNS buffers)) (PP (IN at) (NP (DT a) (JJ low) (NN cost))) (PP (IN in) (NP (NNP NVMs))))))))) (. .))
(S (NP (PRP We)) (VP (VBP provide) (NP (DT a) (NX (NX (NN memory) (NN access) (NN protocol)) (, ,) (NX (NN energy) (NN model)) (, ,) (CC and) (NX (VBG timing) (NN model)))) (SBAR (S (VP (TO to) (VP (VB enable) (NP (JJ further) (JJ system-level) (NN evaluation))))))) (. .))
(S (NP (PRP We)) (VP (VBP evaluate) (NP (NP (DT the) (JJ system-level) (NNS tradeoffs)) (PP (IN of) (S (VP (VBG employing) (NP (JJ different) (NN row) (NN buffer) (VBZ sizes)) (PP (IN in) (NP (NNP NVM) (JJ main) (NNS memories))) (PP (IN in) (NP (NP (NNS terms)) (PP (IN of) (NP (NN energy) (, ,) (NN performance) (, ,) (CC and) (NN endurance))))) (, ,) (PP (IN with) (NP (JJ different) (NNS data) (NN mapping) (NNS schemes)))))))) (. .))
(S (NP (PRP We)) (VP (VBP find) (SBAR (DT that) (S (PP (IN on) (NP (DT a) (NN multi-core) (NNP CMP) (NN system))) (, ,) (S (VP (VBG reducing) (NP (DT the) (NN row) (NN buffer) (NN size)))) (VP (MD can) (VP (VP (ADVP (RB greatly)) (VB reduce) (NP (JJ main) (NN memory) (JJ dynamic) (NN energy)) (PP (VBN compared) (PP (TO to) (NP (NP (DT a) (NNP DRAM) (NN baseline)) (PP (IN with) (NP (JJ large) (NN row) (NNS sizes)))))) (, ,) (PP (IN without) (S (VP (ADVP (RB greatly)) (VBG affecting) (NP (NN endurance)))))) (, ,) (CC and) (VP (PP (IN for) (NP (DT some) (NNS memories))) (, ,) (VBZ leads) (PP (TO to) (NP (VBN improved) (NN performance))))))))) (. .))
