Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: vga_disp_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_disp_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_disp_top"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : vga_disp_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\shift_16.vhd" into library work
Parsing entity <shift_16>.
Parsing architecture <Behavioral> of entity <shift_16>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\position_counter.vhd" into library work
Parsing entity <position_counter>.
Parsing architecture <Behavioral> of entity <position_counter>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\mux_16_to_1.vhd" into library work
Parsing entity <mux_16_to_1>.
Parsing architecture <Behavioral> of entity <mux_16_to_1>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\count_16.vhd" into library work
Parsing entity <count_16>.
Parsing architecture <Behavioral> of entity <count_16>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\count_1000.vhd" into library work
Parsing entity <count_1000>.
Parsing architecture <Behavioral> of entity <count_1000>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\count_100.vhd" into library work
Parsing entity <count_100>.
Parsing architecture <Behavioral> of entity <count_100>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\vga_disp.vhd" into library work
Parsing entity <vga_disp>.
Parsing architecture <Behavioral> of entity <vga_disp>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\vga_controller_640_60.vhd" into library work
Parsing entity <vga_controller_640_60>.
Parsing architecture <Behavioral> of entity <vga_controller_640_60>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\sine_wave.vhd" into library work
Parsing entity <sine_wave>.
Parsing architecture <Behavioral> of entity <sine_wave>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\seven_seg.vhd" into library work
Parsing entity <seven_seg>.
Parsing architecture <Behavioral> of entity <seven_seg>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\dcm_25.vhd" into library work
Parsing entity <dcm_25>.
Parsing architecture <xilinx> of entity <dcm_25>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\dac_in.vhd" into library work
Parsing entity <dac_in>.
Parsing architecture <Behavioral> of entity <dac_in>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\count_to_4.vhd" into library work
Parsing entity <count_to_4>.
Parsing architecture <Behavioral> of entity <count_to_4>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\clk_10Hz.vhd" into library work
Parsing entity <clk_10Hz>.
Parsing architecture <Behavioral> of entity <clk_10hz>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\box_tracker.vhd" into library work
Parsing entity <box_tracker>.
Parsing architecture <Behavioral> of entity <box_tracker>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\box_pos_decoder.vhd" into library work
Parsing entity <box_pos_decoder>.
Parsing architecture <Behavioral> of entity <box_pos_decoder>.
Parsing VHDL file "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\vga_disp_top.vhd" into library work
Parsing entity <vga_disp_top>.
Parsing architecture <Behavioral> of entity <vga_disp_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <vga_disp_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <dcm_25> (architecture <xilinx>) from library <work>.

Elaborating entity <vga_controller_640_60> (architecture <Behavioral>) from library <work>.

Elaborating entity <vga_disp> (architecture <Behavioral>) from library <work>.

Elaborating entity <box_tracker> (architecture <Behavioral>) from library <work>.

Elaborating entity <position_counter> (architecture <Behavioral>) from library <work>.

Elaborating entity <count_to_4> (architecture <Behavioral>) from library <work>.

Elaborating entity <box_pos_decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <seven_seg> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\seven_seg.vhd" Line 116. Case statement is complete. others clause is never selected

Elaborating entity <clk_10Hz> (architecture <Behavioral>) from library <work>.

Elaborating entity <count_1000> (architecture <Behavioral>) from library <work>.

Elaborating entity <dac_in> (architecture <Behavioral>) from library <work>.

Elaborating entity <shift_16> (architecture <Behavioral>) from library <work>.

Elaborating entity <count_16> (architecture <Behavioral>) from library <work>.

Elaborating entity <sine_wave> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux_16_to_1> (architecture <Behavioral>) from library <work>.

Elaborating entity <count_100> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_disp_top>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\vga_disp_top.vhd".
    Summary:
	no macro.
Unit <vga_disp_top> synthesized.

Synthesizing Unit <dcm_25>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\dcm_25.vhd".
    Summary:
	no macro.
Unit <dcm_25> synthesized.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\vga_controller_640_60.vhd".
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_12_o_add_3_OUT> created at line 147.
    Found 11-bit adder for signal <vcounter[10]_GND_12_o_add_9_OUT> created at line 164.
    Found 11-bit comparator lessequal for signal <n0015> created at line 177
    Found 11-bit comparator greater for signal <hcounter[10]_GND_12_o_LessThan_16_o> created at line 177
    Found 11-bit comparator lessequal for signal <n0021> created at line 193
    Found 11-bit comparator greater for signal <vcounter[10]_GND_12_o_LessThan_18_o> created at line 193
    Found 11-bit comparator greater for signal <hcounter[10]_GND_12_o_LessThan_19_o> created at line 202
    Found 11-bit comparator greater for signal <vcounter[10]_GND_12_o_LessThan_20_o> created at line 202
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.

Synthesizing Unit <vga_disp>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\vga_disp.vhd".
    Found 16-bit adder for signal <y_pos[15]_GND_13_o_add_18_OUT> created at line 134.
    Found 16-bit adder for signal <x_pos[15]_GND_13_o_add_21_OUT> created at line 135.
    Found 5x5-bit multiplier for signal <y_pos<9:0>> created at line 91.
    Found 8-bit 4-to-1 multiplexer for signal <disp_switches[1]_GND_13_o_wide_mux_24_OUT> created at line 100.
    Found 11-bit comparator lessequal for signal <n0010> created at line 108
    Found 11-bit comparator lessequal for signal <n0012> created at line 108
    Found 11-bit comparator lessequal for signal <n0016> created at line 115
    Found 11-bit comparator greater for signal <vcount[10]_GND_13_o_LessThan_12_o> created at line 115
    Found 16-bit comparator lessequal for signal <n0026> created at line 134
    Found 16-bit comparator greater for signal <GND_13_o_y_pos[15]_LessThan_20_o> created at line 134
    Found 16-bit comparator lessequal for signal <n0030> created at line 135
    Found 16-bit comparator greater for signal <GND_13_o_x_pos[15]_LessThan_23_o> created at line 135
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga_disp> synthesized.

Synthesizing Unit <box_tracker>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\box_tracker.vhd".
    Found 3-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 8                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <load_ctrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <enable_x_count>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <enable_y_count>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_dir>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_dir>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   5 Latch(s).
	inferred   1 Finite State Machine(s).
Unit <box_tracker> synthesized.

Synthesizing Unit <position_counter>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\position_counter.vhd".
    Found 5-bit register for signal <count>.
    Found 5-bit adder for signal <count[4]_GND_16_o_add_1_OUT> created at line 70.
    Found 5-bit subtractor for signal <GND_16_o_GND_16_o_sub_5_OUT<4:0>> created at line 79.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <position_counter> synthesized.

Synthesizing Unit <count_to_4>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\count_to_4.vhd".
    Found 2-bit register for signal <count>.
    Found 32-bit register for signal <temp>.
    Found 32-bit adder for signal <temp[31]_GND_22_o_add_0_OUT> created at line 52.
    Found 2-bit adder for signal <count[1]_GND_22_o_add_3_OUT> created at line 58.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <count_to_4> synthesized.

Synthesizing Unit <box_pos_decoder>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\box_pos_decoder.vhd".
    Found 32x4-bit Read Only RAM for signal <digit_2>
    Found 32x4-bit Read Only RAM for signal <digit_0>
    Found 5-bit comparator greater for signal <x_pos[4]_GND_23_o_LessThan_4_o> created at line 67
    Found 5-bit comparator greater for signal <y_pos[4]_GND_23_o_LessThan_7_o> created at line 107
    Summary:
	inferred   2 RAM(s).
	inferred   2 Comparator(s).
Unit <box_pos_decoder> synthesized.

Synthesizing Unit <seven_seg>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\seven_seg.vhd".
    Found 4x4-bit Read Only RAM for signal <anode>
    Found 16x7-bit Read Only RAM for signal <segLED>
    Found 1-bit 4-to-1 multiplexer for signal <data_to_seg<3>> created at line 99.
    Found 1-bit 4-to-1 multiplexer for signal <data_to_seg<2>> created at line 99.
    Found 1-bit 4-to-1 multiplexer for signal <data_to_seg<1>> created at line 99.
    Found 1-bit 4-to-1 multiplexer for signal <data_to_seg<0>> created at line 99.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Multiplexer(s).
Unit <seven_seg> synthesized.

Synthesizing Unit <clk_10Hz>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\clk_10Hz.vhd".
    Summary:
	no macro.
Unit <clk_10Hz> synthesized.

Synthesizing Unit <count_1000>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\count_1000.vhd".
    Found 1-bit register for signal <clk_out>.
    Found 9-bit register for signal <count>.
    Found 9-bit adder for signal <count[8]_GND_26_o_add_1_OUT> created at line 59.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <count_1000> synthesized.

Synthesizing Unit <dac_in>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\dac_in.vhd".
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <sync_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <cnt_reset>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Latch(s).
	inferred   1 Finite State Machine(s).
Unit <dac_in> synthesized.

Synthesizing Unit <shift_16>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\shift_16.vhd".
    Found 16-bit register for signal <temp>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <shift_16> synthesized.

Synthesizing Unit <count_16>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\count_16.vhd".
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3]_GND_30_o_add_1_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <count_16> synthesized.

Synthesizing Unit <sine_wave>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\sine_wave.vhd".
    Found 1-bit register for signal <load>.
    Found 1-bit register for signal <dac_cnt_en>.
    Found 1-bit register for signal <mux_cnt_en>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <sine_wave> synthesized.

Synthesizing Unit <mux_16_to_1>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\mux_16_to_1.vhd".
    Found 16x8-bit Read Only RAM for signal <q>
    Summary:
	inferred   1 RAM(s).
Unit <mux_16_to_1> synthesized.

Synthesizing Unit <count_100>.
    Related source file is "\\ece-homes.ece.wpi.edu\richard.walker\ECE_574\Project1_complete\count_100.vhd".
    Found 7-bit register for signal <count>.
    Found 7-bit adder for signal <count[6]_GND_35_o_add_1_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <count_100> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 1
 16x8-bit single-port Read Only RAM                    : 1
 32x4-bit single-port Read Only RAM                    : 2
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 5x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 13
 11-bit adder                                          : 2
 16-bit adder                                          : 2
 2-bit adder                                           : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 5-bit addsub                                          : 2
 7-bit adder                                           : 1
 9-bit adder                                           : 2
# Registers                                            : 20
 1-bit register                                        : 8
 11-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 2
 7-bit register                                        : 1
 9-bit register                                        : 2
# Latches                                              : 7
 1-bit latch                                           : 7
# Comparators                                          : 16
 11-bit comparator greater                             : 5
 11-bit comparator lessequal                           : 5
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 2
 5-bit comparator greater                              : 2
# Multiplexers                                         : 29
 1-bit 4-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 14
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <box_pos_decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digit_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <box_pos<9:5>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <digit_2>       |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digit_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <box_pos<4:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <digit_0>       |          |
    -----------------------------------------------------------------------
Unit <box_pos_decoder> synthesized (advanced).

Synthesizing (advanced) Unit <count_100>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <count_100> synthesized (advanced).

Synthesizing (advanced) Unit <count_1000>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <count_1000> synthesized (advanced).

Synthesizing (advanced) Unit <count_16>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <count_16> synthesized (advanced).

Synthesizing (advanced) Unit <count_to_4>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <count_to_4> synthesized (advanced).

Synthesizing (advanced) Unit <mux_16_to_1>.
INFO:Xst:3231 - The small RAM <Mram_q> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
Unit <mux_16_to_1> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <mux_in>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anode>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segLED> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <data_to_seg>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segLED>        |          |
    -----------------------------------------------------------------------
Unit <seven_seg> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller_640_60>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller_640_60> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 1
 16x8-bit single-port distributed Read Only RAM        : 1
 32x4-bit single-port distributed Read Only RAM        : 2
 4x4-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 5x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 2
 2-bit adder                                           : 1
 32-bit adder                                          : 1
 5-bit addsub                                          : 2
# Counters                                             : 8
 11-bit up counter                                     : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 2
 7-bit up counter                                      : 1
 9-bit up counter                                      : 2
# Registers                                            : 36
 Flip-Flops                                            : 36
# Comparators                                          : 16
 11-bit comparator greater                             : 5
 11-bit comparator lessequal                           : 5
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 2
 5-bit comparator greater                              : 2
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 4-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 14
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U4/FSM_0> on signal <current_state[1:3]> with sequential encoding.
-------------------------
 State       | Encoding
-------------------------
 init        | 000
 load        | 001
 button_wait | 010
 up_state    | 110
 down_state  | 100
 left_state  | 011
 right_state | 101
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U9/FSM_1> on signal <current_state[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 00
 load_state | 01
 srt_shift  | 10
------------------------
INFO:Xst:1901 - Instance U1/pll_base_inst in unit U1/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <vga_disp_top> ...

Optimizing unit <box_tracker> ...

Optimizing unit <position_counter> ...

Optimizing unit <vga_controller_640_60> ...

Optimizing unit <count_1000> ...

Optimizing unit <dac_in> ...

Optimizing unit <shift_16> ...

Optimizing unit <vga_disp> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_disp_top, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 128
 Flip-Flops                                            : 128

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_disp_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 530
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 82
#      LUT2                        : 30
#      LUT3                        : 33
#      LUT4                        : 56
#      LUT5                        : 35
#      LUT6                        : 72
#      MUXCY                       : 98
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 104
# FlipFlops/Latches                : 136
#      FD                          : 32
#      FDC                         : 25
#      FDCE                        : 27
#      FDE                         : 19
#      FDR                         : 14
#      FDRE                        : 11
#      LD                          : 7
#      ODDR2                       : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 39
#      IBUF                        : 13
#      IBUFG                       : 1
#      OBUF                        : 25
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             135  out of  18224     0%  
 Number of Slice LUTs:                  322  out of   9112     3%  
    Number used as Logic:               322  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    328
   Number with an unused Flip Flop:     193  out of    328    58%  
   Number with an unused LUT:             6  out of    328     1%  
   Number of fully used LUT-FF pairs:   129  out of    328    39%  
   Number of unique control sets:        26

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    232    16%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                        | Clock buffer(FF name)          | Load  |
--------------------------------------------------------------------+--------------------------------+-------+
U1/pll_base_inst/CLKOUT1                                            | BUFG                           | 82    |
U8/U2/clk_out                                                       | NONE(U4/current_state_FSM_FFd1)| 13    |
U4/current_state[2]_PWR_20_o_Mux_35_o(U4/current_state__n0066<9>1:O)| NONE(*)(U4/y_dir)              | 1     |
U4/current_state[2]_PWR_19_o_Mux_33_o(U4/current_state__n0066<7>1:O)| NONE(*)(U4/x_dir)              | 1     |
U4/current_state[2]_PWR_18_o_Mux_31_o(U4/current_state__n0066<5>2:O)| NONE(*)(U4/enable_y_count)     | 1     |
U4/current_state[2]_PWR_17_o_Mux_29_o(U4/current_state__n0066<3>1:O)| NONE(*)(U4/enable_x_count)     | 1     |
U4/current_state[2]_PWR_16_o_Mux_27_o(U4/current_state__n0066<1>1:O)| NONE(*)(U4/load_ctrl)          | 1     |
U1/pll_base_inst/CLKOUT0                                            | BUFG                           | 25    |
U8/U1/clk_out                                                       | NONE(U8/U2/clk_out)            | 10    |
U9/current_state_FSM_FFd1                                           | NONE(U9/cnt_reset)             | 1     |
U9/current_state_FSM_FFd2                                           | NONE(U9/sync_data)             | 1     |
--------------------------------------------------------------------+--------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.671ns (Maximum Frequency: 149.903MHz)
   Minimum input arrival time before clock: 6.443ns
   Maximum output required time after clock: 12.042ns
   Maximum combinational path delay: 6.455ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/pll_base_inst/CLKOUT1'
  Clock period: 6.671ns (frequency: 149.903MHz)
  Total number of paths / destination ports: 19346 / 128
-------------------------------------------------------------------------
Delay:               6.671ns (Levels of Logic = 7)
  Source:            U5/temp_0 (FF)
  Destination:       U5/temp_0 (FF)
  Source Clock:      U1/pll_base_inst/CLKOUT1 rising
  Destination Clock: U1/pll_base_inst/CLKOUT1 rising

  Data Path: U5/temp_0 to U5/temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  U5/temp_0 (U5/temp_0)
     INV:I->O              1   0.255   0.000  U5/Madd_temp[31]_GND_22_o_add_0_OUT_lut<0>_INV_0 (U5/Madd_temp[31]_GND_22_o_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  U5/Madd_temp[31]_GND_22_o_add_0_OUT_cy<0> (U5/Madd_temp[31]_GND_22_o_add_0_OUT_cy<0>)
     XORCY:CI->O           1   0.206   0.958  U5/Madd_temp[31]_GND_22_o_add_0_OUT_xor<1> (U5/temp[31]_GND_22_o_add_0_OUT<1>)
     LUT4:I0->O            1   0.254   0.682  U5/_n002612_SW0 (N30)
     LUT6:I5->O            3   0.254   0.766  U5/_n002613 (U5/_n002613)
     LUT6:I5->O           17   0.254   1.209  U5/_n00262 (U5/_n0026)
     LUT4:I3->O            1   0.254   0.000  U5/temp_0_rstpot (U5/temp_0_rstpot)
     FD:D                      0.074          U5/temp_0
    ----------------------------------------
    Total                      6.671ns (2.291ns logic, 4.380ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/U2/clk_out'
  Clock period: 5.043ns (frequency: 198.295MHz)
  Total number of paths / destination ports: 108 / 13
-------------------------------------------------------------------------
Delay:               5.043ns (Levels of Logic = 3)
  Source:            U4/U1/count_4 (FF)
  Destination:       U4/current_state_FSM_FFd1 (FF)
  Source Clock:      U8/U2/clk_out rising
  Destination Clock: U8/U2/clk_out rising

  Data Path: U4/U1/count_4 to U4/current_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.525   1.528  U4/U1/count_4 (U4/U1/count_4)
     LUT5:I0->O            3   0.254   1.042  U4/PWR_13_o_x_pos[4]_equal_15_o<4>1 (U4/PWR_13_o_x_pos[4]_equal_15_o)
     LUT6:I2->O            1   0.254   1.112  U4/current_state_FSM_FFd1-In2 (U4/current_state_FSM_FFd1-In2)
     LUT5:I0->O            1   0.254   0.000  U4/current_state_FSM_FFd1-In3 (U4/current_state_FSM_FFd1-In)
     FDC:D                     0.074          U4/current_state_FSM_FFd1
    ----------------------------------------
    Total                      5.043ns (1.361ns logic, 3.682ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/pll_base_inst/CLKOUT0'
  Clock period: 5.904ns (frequency: 169.377MHz)
  Total number of paths / destination ports: 644 / 58
-------------------------------------------------------------------------
Delay:               5.904ns (Levels of Logic = 3)
  Source:            U2/hcounter_10 (FF)
  Destination:       U2/vcounter_0 (FF)
  Source Clock:      U1/pll_base_inst/CLKOUT0 rising
  Destination Clock: U1/pll_base_inst/CLKOUT0 rising

  Data Path: U2/hcounter_10 to U2/vcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.525   1.340  U2/hcounter_10 (U2/hcounter_10)
     LUT6:I1->O            1   0.254   0.682  U2/hcounter[10]_GND_12_o_equal_3_o<10>_SW0 (N12)
     LUT6:I5->O           13   0.254   1.098  U2/hcounter[10]_GND_12_o_equal_3_o<10> (U2/hcounter[10]_GND_12_o_equal_3_o)
     LUT2:I1->O           11   0.254   1.038  U2/Mcount_hcounter_val1 (U2/Mcount_hcounter_val)
     FDR:R                     0.459          U2/hcounter_0
    ----------------------------------------
    Total                      5.904ns (1.746ns logic, 4.158ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/U1/clk_out'
  Clock period: 5.006ns (frequency: 199.760MHz)
  Total number of paths / destination ports: 541 / 11
-------------------------------------------------------------------------
Delay:               5.006ns (Levels of Logic = 3)
  Source:            U8/U2/count_1 (FF)
  Destination:       U8/U2/clk_out (FF)
  Source Clock:      U8/U1/clk_out rising
  Destination Clock: U8/U1/clk_out rising

  Data Path: U8/U2/count_1 to U8/U2/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   1.002  U8/U2/count_1 (U8/U2/count_1)
     LUT4:I0->O            2   0.254   0.726  U8/U2/PWR_25_o_count[8]_equal_1_o<8>_SW0 (N22)
     LUT6:I5->O           10   0.254   1.008  U8/U2/PWR_25_o_count[8]_equal_1_o<8> (U8/U2/PWR_25_o_count[8]_equal_1_o)
     LUT2:I1->O            1   0.254   0.681  U8/U2/_n0025_inv1 (U8/U2/_n0025_inv)
     FDE:CE                    0.302          U8/U2/clk_out
    ----------------------------------------
    Total                      5.006ns (1.589ns logic, 3.417ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 92 / 60
-------------------------------------------------------------------------
Offset:              6.443ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       U5/temp_0 (FF)
  Destination Clock: U1/pll_base_inst/CLKOUT1 rising

  Data Path: reset to U5/temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   1.328   2.139  reset_IBUF (reset_IBUF)
     LUT2:I0->O            2   0.250   0.954  U5/_n002617_SW0 (N28)
     LUT6:I3->O           17   0.235   1.209  U5/_n00262 (U5/_n0026)
     LUT4:I3->O            1   0.254   0.000  U5/temp_0_rstpot (U5/temp_0_rstpot)
     FD:D                      0.074          U5/temp_0
    ----------------------------------------
    Total                      6.443ns (2.141ns logic, 4.302ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U8/U2/clk_out'
  Total number of paths / destination ports: 31 / 22
-------------------------------------------------------------------------
Offset:              4.243ns (Levels of Logic = 3)
  Source:            buttons<3> (PAD)
  Destination:       U4/current_state_FSM_FFd1 (FF)
  Destination Clock: U8/U2/clk_out rising

  Data Path: buttons<3> to U4/current_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.221  buttons_3_IBUF (buttons_3_IBUF)
     LUT6:I0->O            1   0.254   1.112  U4/current_state_FSM_FFd1-In2 (U4/current_state_FSM_FFd1-In2)
     LUT5:I0->O            1   0.254   0.000  U4/current_state_FSM_FFd1-In3 (U4/current_state_FSM_FFd1-In)
     FDC:D                     0.074          U4/current_state_FSM_FFd1
    ----------------------------------------
    Total                      4.243ns (1.910ns logic, 2.333ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              5.319ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       U2/vcounter_0 (FF)
  Destination Clock: U1/pll_base_inst/CLKOUT0 rising

  Data Path: reset to U2/vcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   1.328   2.259  reset_IBUF (reset_IBUF)
     LUT3:I0->O           11   0.235   1.038  U2/Mcount_vcounter_val3 (U2/Mcount_vcounter_val)
     FDRE:R                    0.459          U2/vcounter_0
    ----------------------------------------
    Total                      5.319ns (2.022ns logic, 3.297ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U8/U1/clk_out'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.700ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       U8/U2/clk_out (FF)
  Destination Clock: U8/U1/clk_out rising

  Data Path: reset to U8/U2/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   1.328   2.139  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.250   0.681  U8/U2/_n0025_inv1 (U8/U2/_n0025_inv)
     FDE:CE                    0.302          U8/U2/clk_out
    ----------------------------------------
    Total                      4.700ns (1.880ns logic, 2.820ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 93 / 12
-------------------------------------------------------------------------
Offset:              7.569ns (Levels of Logic = 4)
  Source:            U5/count_0 (FF)
  Destination:       segs<4> (PAD)
  Source Clock:      U1/pll_base_inst/CLKOUT1 rising

  Data Path: U5/count_0 to segs<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.525   1.582  U5/count_0 (U5/count_0)
     LUT6:I0->O            1   0.254   0.000  U7/Mmux_data_to_seg<0>13_G (N35)
     MUXF7:I1->O           7   0.175   1.186  U7/Mmux_data_to_seg<0>13 (U7/data_to_seg<0>)
     LUT4:I0->O            1   0.254   0.681  U7/Mram_segLED41 (segs_4_OBUF)
     OBUF:I->O                 2.912          segs_4_OBUF (segs<4>)
    ----------------------------------------
    Total                      7.569ns (4.120ns logic, 3.449ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/U2/clk_out'
  Total number of paths / destination ports: 1228 / 13
-------------------------------------------------------------------------
Offset:              12.042ns (Levels of Logic = 7)
  Source:            U4/U2/count_1 (FF)
  Destination:       red<2> (PAD)
  Source Clock:      U8/U2/clk_out rising

  Data Path: U4/U2/count_1 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            25   0.525   1.631  U4/U2/count_1 (U4/U2/count_1)
     LUT4:I1->O            3   0.235   1.221  U3/Mmult_y_pos<9:0>_Madd_xor<5>11 (U3/Madd_y_pos[15]_GND_13_o_add_18_OUT_lut<5>)
     LUT6:I0->O            4   0.254   1.032  U3/Madd_y_pos[15]_GND_13_o_add_18_OUT_cy<6>11 (U3/Madd_y_pos[15]_GND_13_o_add_18_OUT_cy<6>)
     LUT3:I0->O            1   0.235   0.958  U3/GND_13_o_y_pos[15]_LessThan_20_o151 (U3/GND_13_o_y_pos[15]_LessThan_20_o15)
     LUT6:I2->O            1   0.254   0.682  U3/y_pos[15]_GND_13_o_AND_38_o45 (U3/y_pos[15]_GND_13_o_AND_38_o45)
     LUT6:I5->O            2   0.254   0.834  U3/y_pos[15]_GND_13_o_AND_38_o47 (U3/y_pos[15]_GND_13_o_AND_38_o4)
     LUT6:I4->O            3   0.250   0.765  U3/color<6>1 (red_0_OBUF)
     OBUF:I->O                 2.912          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                     12.042ns (4.919ns logic, 7.123ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 750 / 10
-------------------------------------------------------------------------
Offset:              10.976ns (Levels of Logic = 6)
  Source:            U2/hcounter_9 (FF)
  Destination:       green<2> (PAD)
  Source Clock:      U1/pll_base_inst/CLKOUT0 rising

  Data Path: U2/hcounter_9 to green<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.525   1.469  U2/hcounter_9 (U2/hcounter_9)
     LUT6:I1->O            1   0.254   1.137  U3/vcount[10]_vcount[10]_OR_11_o15 (U3/vcount[10]_vcount[10]_OR_11_o14)
     LUT6:I0->O            1   0.254   1.137  U3/vcount[10]_vcount[10]_OR_11_o17 (U3/vcount[10]_vcount[10]_OR_11_o16)
     LUT6:I0->O            1   0.254   0.790  U3/vcount[10]_vcount[10]_OR_11_o18 (U3/vcount[10]_vcount[10]_OR_11_o17)
     LUT6:I4->O            3   0.250   0.994  U3/vcount[10]_vcount[10]_OR_11_o112 (U3/vcount[10]_vcount[10]_OR_11_o_mmx_out)
     LUT6:I3->O            3   0.235   0.765  U3/color<3>1 (green_0_OBUF)
     OBUF:I->O                 2.912          green_2_OBUF (green<2>)
    ----------------------------------------
    Total                     10.976ns (4.684ns logic, 6.292ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/current_state_FSM_FFd2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            U9/sync_data (LATCH)
  Destination:       sync_data (PAD)
  Source Clock:      U9/current_state_FSM_FFd2 rising

  Data Path: U9/sync_data to sync_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  U9/sync_data (U9/sync_data)
     OBUF:I->O                 2.912          sync_data_OBUF (sync_data)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               6.455ns (Levels of Logic = 3)
  Source:            switches<0> (PAD)
  Destination:       red<2> (PAD)

  Data Path: switches<0> to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.196  switches_0_IBUF (switches_0_IBUF)
     LUT6:I1->O            3   0.254   0.765  U3/color<6>1 (red_0_OBUF)
     OBUF:I->O                 2.912          red_2_OBUF (red<2>)
    ----------------------------------------
    Total                      6.455ns (4.494ns logic, 1.961ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock U1/pll_base_inst/CLKOUT0
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
U1/pll_base_inst/CLKOUT0|    5.904|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/pll_base_inst/CLKOUT1
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
U1/pll_base_inst/CLKOUT1 |    6.671|         |         |         |
U9/current_state_FSM_FFd1|    2.883|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U4/current_state[2]_PWR_16_o_Mux_27_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/U2/clk_out  |         |         |    2.122|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U4/current_state[2]_PWR_17_o_Mux_29_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/U2/clk_out  |         |         |    1.658|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U4/current_state[2]_PWR_18_o_Mux_31_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/U2/clk_out  |         |         |    2.093|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U4/current_state[2]_PWR_19_o_Mux_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/U2/clk_out  |         |         |    2.017|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U4/current_state[2]_PWR_20_o_Mux_35_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/U2/clk_out  |         |         |    2.093|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/U1/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U8/U1/clk_out  |    5.006|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/U2/clk_out
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
U4/current_state[2]_PWR_16_o_Mux_27_o|         |    4.409|         |         |
U4/current_state[2]_PWR_17_o_Mux_29_o|         |    4.484|         |         |
U4/current_state[2]_PWR_18_o_Mux_31_o|         |    4.484|         |         |
U4/current_state[2]_PWR_19_o_Mux_33_o|         |    4.077|         |         |
U4/current_state[2]_PWR_20_o_Mux_35_o|         |    4.077|         |         |
U8/U2/clk_out                        |    5.043|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/current_state_FSM_FFd1
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
U1/pll_base_inst/CLKOUT1|    2.253|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/current_state_FSM_FFd2
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
U1/pll_base_inst/CLKOUT1|    2.253|         |         |         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.89 secs
 
--> 

Total memory usage is 275400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    8 (   0 filtered)

