

================================================================
== Vivado HLS Report for 'dut_cnn_xcel'
================================================================
* Date:           Fri Nov  3 17:32:40 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.55|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  108143|  108143|  108143|  108143|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |                               |                    |    Latency    |    Interval   | Pipeline|
        |            Instance           |       Module       |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |grp_dut_perform_conv_fu_221    |dut_perform_conv    |   7629|   7629|   7629|   7629|   none  |
        |grp_dut_perform_conv_1_fu_246  |dut_perform_conv_1  |  95276|  95276|  95276|  95276|   none  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    49|    49|         1|          -|          -|    49|    no    |
        |- Loop 2  |  5184|  5184|         9|          -|          -|   576|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     74|
|FIFO             |        -|      -|       -|      -|
|Instance         |      121|     74|    3726|   5082|
|Memory           |       10|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    206|
|Register         |        -|      -|     107|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      131|     74|    3833|   5362|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       46|     33|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+------------------------+---------+-------+------+------+
    |            Instance           |         Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------+------------------------+---------+-------+------+------+
    |dut_mux_4to1_sel2_32_1_U61     |dut_mux_4to1_sel2_32_1  |        0|      0|     0|    32|
    |grp_dut_perform_conv_fu_221    |dut_perform_conv        |       60|     38|  1891|  2306|
    |grp_dut_perform_conv_1_fu_246  |dut_perform_conv_1      |       61|     36|  1495|  2190|
    |dut_sitofp_32ns_32_6_U60       |dut_sitofp_32ns_32_6    |        0|      0|   340|   554|
    +-------------------------------+------------------------+---------+-------+------+------+
    |Total                          |                        |      121|     74|  3726|  5082|
    +-------------------------------+------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |           Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |mem_conv1_0_V_U  |dut_cnn_xcel_mem_conv1_0_V  |        2|  0|   0|   200|   32|     1|         6400|
    |mem_conv1_1_V_U  |dut_cnn_xcel_mem_conv1_0_V  |        2|  0|   0|   200|   32|     1|         6400|
    |mem_conv1_2_V_U  |dut_cnn_xcel_mem_conv1_0_V  |        2|  0|   0|   200|   32|     1|         6400|
    |mem_conv1_3_V_U  |dut_cnn_xcel_mem_conv1_0_V  |        2|  0|   0|   200|   32|     1|         6400|
    |mem_conv2_V_U    |dut_cnn_xcel_mem_conv2_V    |        2|  0|   0|   800|   32|     1|        25600|
    +-----------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                            |       10|  0|   0|  1600|  160|     5|        51200|
    +-----------------+----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |exp_V_2_fu_391_p2    |     +    |      0|  0|   8|           6|           8|
    |i_2_fu_329_p2        |     +    |      0|  0|  10|          10|           1|
    |i_fu_272_p2          |     +    |      0|  0|   6|           6|           1|
    |exitcond1_fu_266_p2  |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_fu_323_p2   |   icmp   |      0|  0|   4|          10|          10|
    |tmp_6_fu_371_p2      |   icmp   |      0|  0|  11|          32|           1|
    |output_V_d0          |  select  |      0|  0|  32|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  74|          71|          27|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   6|         15|    1|         15|
    |bvh_d_index_reg_198     |   6|          2|    6|         12|
    |i2_reg_209              |  10|          2|   10|         20|
    |mem_conv1_0_V_address0  |   8|          5|    8|         40|
    |mem_conv1_0_V_ce0       |   1|          4|    1|          4|
    |mem_conv1_0_V_ce1       |   1|          2|    1|          2|
    |mem_conv1_0_V_d0        |  32|          3|   32|         96|
    |mem_conv1_0_V_we0       |   1|          3|    1|          3|
    |mem_conv1_1_V_address0  |   8|          5|    8|         40|
    |mem_conv1_1_V_ce0       |   1|          4|    1|          4|
    |mem_conv1_1_V_ce1       |   1|          2|    1|          2|
    |mem_conv1_1_V_d0        |  32|          3|   32|         96|
    |mem_conv1_1_V_we0       |   1|          3|    1|          3|
    |mem_conv1_2_V_address0  |   8|          5|    8|         40|
    |mem_conv1_2_V_ce0       |   1|          4|    1|          4|
    |mem_conv1_2_V_ce1       |   1|          2|    1|          2|
    |mem_conv1_2_V_d0        |  32|          3|   32|         96|
    |mem_conv1_2_V_we0       |   1|          3|    1|          3|
    |mem_conv1_3_V_address0  |   8|          5|    8|         40|
    |mem_conv1_3_V_ce0       |   1|          4|    1|          4|
    |mem_conv1_3_V_ce1       |   1|          2|    1|          2|
    |mem_conv1_3_V_d0        |  32|          3|   32|         96|
    |mem_conv1_3_V_we0       |   1|          3|    1|          3|
    |mem_conv2_V_address0    |  10|          3|   10|         30|
    |mem_conv2_V_ce0         |   1|          3|    1|          3|
    |mem_conv2_V_ce1         |   1|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 206|         95|  201|        662|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |  14|   0|   14|          0|
    |ap_reg_grp_dut_perform_conv_1_fu_246_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_dut_perform_conv_fu_221_ap_start    |   1|   0|    1|          0|
    |bvh_d_index_reg_198                            |   6|   0|    6|          0|
    |i2_reg_209                                     |  10|   0|   10|          0|
    |i_2_reg_440                                    |  10|   0|   10|          0|
    |p_Result_s_reg_475                             |  32|   0|   32|          0|
    |tmp_6_reg_470                                  |   1|   0|    1|          0|
    |tmp_reg_465                                    |  32|   0|   32|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 107|   0|  107|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_cnn_xcel | return value |
|input_V            |  in |   49|   ap_none  |    input_V   |    scalar    |
|output_V_address0  | out |   10|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   32|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

