// Seed: 2068707434
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input wor id_2,
    output tri0 id_3,
    output tri0 id_4,
    input wire id_5,
    output wor id_6,
    input wire id_7,
    input tri1 id_8#(
        .id_35(1),
        .id_36(-1'b0)
    ),
    output supply0 id_9,
    input wand id_10,
    output wand id_11,
    input supply1 id_12,
    output tri0 id_13,
    input tri0 id_14,
    input uwire id_15,
    output uwire id_16,
    output supply1 id_17,
    input tri id_18,
    input tri0 id_19,
    input tri id_20,
    input wor id_21,
    input tri0 id_22,
    output tri0 id_23,
    output tri0 id_24,
    output wand id_25,
    input tri1 id_26
    , id_37,
    input tri0 id_27,
    output wor id_28,
    input uwire id_29,
    output wand id_30,
    output tri1 id_31,
    output wire id_32,
    input supply0 id_33
);
  assign id_3 = 1;
  tri0 id_38 = -1;
  assign id_25 = (id_21);
  assign id_6  = -1;
  wire [-1 'd0 : 1] id_39;
  logic id_40;
  always begin : LABEL_0
    $unsigned(63);
    ;
  end
  wire id_41;
  wire id_42;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wand id_4,
    input uwire id_5,
    input supply1 id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_3,
      id_4,
      id_0,
      id_6,
      id_6,
      id_3,
      id_4,
      id_0,
      id_5,
      id_3,
      id_2,
      id_2,
      id_0,
      id_3,
      id_5,
      id_6,
      id_4,
      id_6,
      id_1,
      id_0,
      id_0,
      id_3,
      id_4,
      id_4,
      id_0,
      id_4,
      id_3,
      id_0,
      id_3,
      id_4
  );
endmodule
