INFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <Structural>.
Resolving generics for 'lll'...
Applying external generics to 'lll'...
Delivering associated files for 'lll'...
Delivering EJava files for 'lll'...
Generating implementation netlist for 'lll'...
INFO:sim - Pre-processing HDL files for 'lll'...
WARNING:sim - BlackBox generator run option '-iobuf' found multiple times. Only
   the first occurence is considered.
WARNING:sim - BlackBox generator run option '-p' found multiple times. Only the
   first occurence is considered.
Running synthesis for 'lll'
Running ngcbuild...
Writing VHO instantiation template for 'lll'...
Writing VHDL structural simulation model for 'lll'...
WARNING:sim - Overwriting existing file
   /root/FPGA-MISC/virtex/ipcore_dir/tmp/_cg/lll/doc/pg047-gig-eth-pcs-pma.pdf
   with file from view xilinx_documentation
Delivered 2 files into directory /root/FPGA-MISC/virtex/ipcore_dir/tmp/_cg/lll
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'lll'...
Generating metadata file...
Generating ISE project...
XCO file found: lll.xco
XMDF file found: lll_xmdf.tcl
Adding /root/FPGA-MISC/virtex/ipcore_dir/tmp/_cg/lll.asy -view all -origin_type
imported
Adding /root/FPGA-MISC/virtex/ipcore_dir/tmp/_cg/lll.ngc -view all -origin_type
created
Checking file "/root/FPGA-MISC/virtex/ipcore_dir/tmp/_cg/lll.ngc" for project
device match ...
File "/root/FPGA-MISC/virtex/ipcore_dir/tmp/_cg/lll.ngc" device information
matches project device.
Adding /root/FPGA-MISC/virtex/ipcore_dir/tmp/_cg/lll.sym -view all -origin_type
imported
Adding /root/FPGA-MISC/virtex/ipcore_dir/tmp/_cg/lll.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/root/FPGA-MISC/virtex/ipcore_dir/tmp/_cg/lll.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /root/FPGA-MISC/virtex/ipcore_dir/tmp/_cg/lll.vho -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/lll"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'lll'.
