============================================
sv-tests/chapter-14/14.3--clocking-block
============================================

// Copyright (C) 2019-2021  The SymbiFlow Authors.
//
// Use of this source code is governed by a ISC-style
// license that can be found in the LICENSE file or at
// https://opensource.org/licenses/ISC
//
// SPDX-License-Identifier: ISC


/*
:name: clocking_block
:description: clocking block test
:tags: 14.3
:unsynthesizable: 1
*/
module top(input clk);

clocking ck1 @(posedge clk);
	default input #10ns output #5ns;
endclocking

endmodule

----

(source_file
  (comment)
  (comment)
  (comment)
  (comment)
  (comment)
  (comment)
  (comment)
  (comment)
  (module_declaration
    (module_ansi_header
      (module_keyword)
      name: (simple_identifier)
      (list_of_port_declarations
        (ansi_port_declaration
          (net_port_header
            (port_direction))
          port_name: (simple_identifier))))
    (clocking_declaration
      name: (simple_identifier)
      (clocking_event
        (event_expression
          (edge_identifier)
          (expression
            (primary
              (hierarchical_identifier
                (simple_identifier))))))
      (clocking_item
        (default_skew
          (clocking_skew
            (delay_control
              (delay_value
                (time_literal
                  (unsigned_number)
                  (time_unit)))))
          (clocking_skew
            (delay_control
              (delay_value
                (time_literal
                  (unsigned_number)
                  (time_unit))))))))))
