<!DOCTYPE html><html lang="en" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>计算机组成原理 | Val-Blog</title><meta name="author" content="Val,10425999@qq.com, val213666@gmail.com"><meta name="copyright" content="Val"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="&gt; 计算机组成原理复习文档（初稿），由val213编辑整理。仅供学习交流使用！overview什么是 architecture 什么是 organization？organization is the architectural specification. organization is the hardware details that are transparent to progra">
<meta property="og:type" content="article">
<meta property="og:title" content="计算机组成原理">
<meta property="og:url" content="https://val213.github.io/2023/08/29/%E3%80%90%E5%A4%A7%E4%BA%8C%E4%B8%8A%E3%80%91%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90/index.html">
<meta property="og:site_name" content="Val-Blog">
<meta property="og:description" content="&gt; 计算机组成原理复习文档（初稿），由val213编辑整理。仅供学习交流使用！overview什么是 architecture 什么是 organization？organization is the architectural specification. organization is the hardware details that are transparent to progra">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg">
<meta property="article:published_time" content="2023-08-28T16:30:22.170Z">
<meta property="article:modified_time" content="2023-12-19T18:28:18.333Z">
<meta property="article:author" content="Val">
<meta property="article:tag" content="计算机组成原理">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="https://val213.github.io/2023/08/29/%E3%80%90%E5%A4%A7%E4%BA%8C%E4%B8%8A%E3%80%91%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//fonts.googleapis.com" crossorigin=""/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Titillium+Web&amp;display=swap" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: 'Copy successfully',
    error: 'Copy error',
    noSupport: 'The browser does not support'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: 'Just',
    min: 'minutes ago',
    hour: 'hours ago',
    day: 'days ago',
    month: 'months ago'
  },
  copyright: {"limitCount":50,"languages":{"author":"Author: Val","link":"Link: ","source":"Source: Val-Blog","info":"Copyright is owned by the author. For commercial reprints, please contact the author for authorization. For non-commercial reprints, please indicate the source."}},
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: true,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '计算机组成原理',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-12-20 02:28:18'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
    win.getCSS = (url,id = false) => new Promise((resolve, reject) => {
      const link = document.createElement('link')
      link.rel = 'stylesheet'
      link.href = url
      if (id) link.id = id
      link.onerror = reject
      link.onload = link.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        link.onload = link.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(link)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">Loading...</div></div></div><script>(()=>{
  const $loadingBox = document.getElementById('loading-box')
  const $body = document.body
  const preloader = {
    endLoading: () => {
      $body.style.overflow = ''
      $loadingBox.classList.add('loaded')
    },
    initLoading: () => {
      $body.style.overflow = 'hidden'
      $loadingBox.classList.remove('loaded')
    }
  }

  preloader.initLoading()
  window.addEventListener('load',() => { preloader.endLoading() })

  if (false) {
    document.addEventListener('pjax:send', () => { preloader.initLoading() })
    document.addEventListener('pjax:complete', () => { preloader.endLoading() })
  }
})()</script><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="https://github.com/val213/image/blob/main/%E5%BE%AE%E4%BF%A1%E5%9B%BE%E7%89%87_20230630230143.jpg?raw=true" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">104</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">85</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">15</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fa fa-heartbeat"></i><span> 清单</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> 音乐</span></a></li><li><a class="site-page child" href="/Gallery/"><i class="fa-fw fas fa-images"></i><span> 照片</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> 电影</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="Val-Blog"><span class="site-name">Val-Blog</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fa fa-heartbeat"></i><span> 清单</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> 音乐</span></a></li><li><a class="site-page child" href="/Gallery/"><i class="fa-fw fas fa-images"></i><span> 照片</span></a></li><li><a class="site-page child" href="/movies/"><i class="fa-fw fas fa-video"></i><span> 电影</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 友链</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">计算机组成原理</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">Created</span><time class="post-meta-date-created" datetime="2023-08-28T16:30:22.170Z" title="Created 2023-08-29 00:30:22">2023-08-29</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">Updated</span><time class="post-meta-date-updated" datetime="2023-12-19T18:28:18.333Z" title="Updated 2023-12-20 02:28:18">2023-12-20</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%A4%8D%E4%B9%A0%E7%AC%94%E8%AE%B0/">复习笔记</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="计算机组成原理"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">Post View:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h2 id="gt-计算机组成原理复习文档（初稿），由val213编辑整理。仅供学习交流使用！"><a href="#gt-计算机组成原理复习文档（初稿），由val213编辑整理。仅供学习交流使用！" class="headerlink" title="&gt; 计算机组成原理复习文档（初稿），由val213编辑整理。仅供学习交流使用！"></a>&gt; 计算机组成原理复习文档（初稿），由val213编辑整理。仅供学习交流使用！</h2><h1 id="overview"><a href="#overview" class="headerlink" title="overview"></a>overview</h1><h2 id="什么是-architecture-什么是-organization？"><a href="#什么是-architecture-什么是-organization？" class="headerlink" title="什么是 architecture 什么是 organization？"></a>什么是 architecture 什么是 organization？</h2><p><strong>organization is the architectural specification.</strong></p>
<p><strong>organization is the hardware details that are transparent to programmer such as instructions set……</strong></p>
<p><code>peripherals</code> 外设</p>
<p><code>transparent</code> 透明的，意即是<code>do not care</code></p>
<p>example：family computer have <strong>the same computer architecture and different organization.</strong></p>
<h2 id="课程教材：计算机组成和嵌入式系统"><a href="#课程教材：计算机组成和嵌入式系统" class="headerlink" title="课程教材：计算机组成和嵌入式系统"></a>课程教材：计算机组成和嵌入式系统</h2><h3 id="参考书目："><a href="#参考书目：" class="headerlink" title="参考书目："></a>参考书目：</h3><p>《计算机体系结构与性能设计》<br>《计算机体系结构与与结构化方法》<br>《计算机组成与软硬件接口》</p>
<h3 id="考核"><a href="#考核" class="headerlink" title="考核"></a>考核</h3><p>6（期末考试，卷面必须过）+2（实验签到和实验报告）+2（作业和考勤）</p>
<h3 id="计组是重难科目！"><a href="#计组是重难科目！" class="headerlink" title="计组是重难科目！"></a>计组是重难科目！</h3><ul>
<li>不过原理类科目有点像死知识。很偏硬件。不要死记硬背，不会考名词解释。</li>
<li>难点：要有整机概念，不同部件的组成和工作原理，各个部件之间是如何联系起来工作的</li>
<li>实验课：以前是实验箱，现在是模拟硬件电路的软件（体力活，考眼力）</li>
<li>不要把计算机组成原理作为纯粹的硬件课程来学习</li>
</ul>
<hr>
<h1 id="第-1-章-计算机的基本结构"><a href="#第-1-章-计算机的基本结构" class="headerlink" title="第 1 章-计算机的基本结构"></a>第 1 章-计算机的基本结构</h1><p>（考过简答题：列出计算机的五大部件）</p>
<h2 id="1-1-Computer-Types"><a href="#1-1-Computer-Types" class="headerlink" title="1.1 Computer Types"></a>1.1 Computer Types</h2><h3 id="Embedded-Computers"><a href="#Embedded-Computers" class="headerlink" title="Embedded Computers"></a>Embedded Computers</h3><h3 id="Personal-Computers"><a href="#Personal-Computers" class="headerlink" title="Personal Computers"></a>Personal Computers</h3><h3 id="Servers-and-Enterprise-system"><a href="#Servers-and-Enterprise-system" class="headerlink" title="Servers and Enterprise system"></a>Servers and Enterprise system</h3><p>是能被大量用户共享的大型计算机，可以包含大型的数据库，为政府和商业组织提供信息处理服务</p>
<h3 id="Super-computers-and-Grid-Computers（超级计算机-和-网格计算机）"><a href="#Super-computers-and-Grid-Computers（超级计算机-和-网格计算机）" class="headerlink" title="Super computers and Grid Computers（超级计算机 和 网格计算机）"></a>Super computers and Grid Computers（超级计算机 和 网格计算机）</h3><p>通常提供最高的性能。<br>超级计算机用于天气预报、工程设计与仿真以及科研等对计算要求极高的领域中。超级计算机需要很高的成本。<br>更加经济的网格计算机其实就是一组合作解决问题的计算机，大量物理上分散的个人计算机和磁盘存储单元物理地存储在高速网络中。形成一个分布式系统。不同于普通的互联网。通过并行运行来提供高性能。</p>
<h3 id="Cloud-Computer"><a href="#Cloud-Computer" class="headerlink" title="Cloud Computer"></a>Cloud Computer</h3><h2 id="1-2-functional-units"><a href="#1-2-functional-units" class="headerlink" title="1.2 functional units"></a>1.2 functional units</h2><h3 id="basic-function-units-of-a-computer"><a href="#basic-function-units-of-a-computer" class="headerlink" title="basic function units of a computer"></a>basic function units of a computer</h3><ol>
<li>ALU</li>
<li>Control Unit </li>
<li>Memory</li>
<li>Input Unit</li>
<li>Output Unit</li>
</ol>
<p>ALU 和 control unit 构成 porcessor；</p>
<p>input 和 output 构成 I/O unit；</p>
<p>memory 构成 memory unit；</p>
<p>这些 unit 通过 international network 连接起来。</p>
<h4 id="primary-memory（main-memory）主存"><a href="#primary-memory（main-memory）主存" class="headerlink" title="primary memory（main memory）主存"></a>primary memory（main memory）主存</h4><p>store  programs when they are being executed</p>
<p>主存由大量的半导体单元 cell 组成，每个 cell 能存储一位二进制信息。cell 们按照固定的大小的组进行处理，这个组叫做word。word 的长度，也就是<strong>计算机的字长——word length</strong> 一般有 16，32，64bits。</p>
<p>每个特定的 <strong>word</strong> 都有一个称为 <strong>memory location （存储单元）的地址</strong>，从 0 开始。所以只要向主存发出一条开始进行存储或检索过程的控制命令，就能对该字进行访问了。</p>
<p>任何单元在指明了地址后都能在一个很短的固定时间内访问到的存储器，都叫做<strong>随机访问存储器 RAM</strong>。访问一个字所需要的时间叫<strong>存储器访问时间（memory access time）</strong>。这个时间与所访问的字的位置无关。</p>
<h4 id="cache-memory-高速缓存"><a href="#cache-memory-高速缓存" class="headerlink" title="cache memory 高速缓存"></a>cache memory 高速缓存</h4><p>高速缓存的目的是为了 <strong>提高指令的执行速率</strong>。</p>
<p>tips：<strong>main memory</strong> 和 <strong>cache</strong>才叫内存，机箱里俗称的内存条其实是外存</p>
<h4 id="secondary-memory-辅助存储器（外存）"><a href="#secondary-memory-辅助存储器（外存）" class="headerlink" title="secondary memory 辅助存储器（外存）"></a>secondary memory 辅助存储器（外存）</h4><h4 id="什么是-RAM？"><a href="#什么是-RAM？" class="headerlink" title="什么是 RAM？"></a>什么是 RAM？</h4><p>random access memory 随机存取存储器。<br>cache 和 primary memory 都是 <strong>RAM</strong>。</p>
<h2 id="1-3-Basic-operationa-concepts"><a href="#1-3-Basic-operationa-concepts" class="headerlink" title="1.3 Basic operationa concepts"></a>1.3 Basic operationa concepts</h2><p>fetch: 完成指定操作的指令从存储器中取出，然后送入处理器中，用作指令操作数的数据也存储在存储器中。<br>读取地址标签 LOC 所指向的存储单元的内容，然后装入处理器寄存器R2 中。</p>
<h4 id="指令的构成"><a href="#指令的构成" class="headerlink" title="指令的构成"></a>指令的构成</h4><ul>
<li>opcode 操作码，如 add，load，store 等。</li>
<li>address，如 R2，是寄存器的地址；如下面例子中的LOC，主存中的地址。</li>
<li>例如：$load R2,LOC$<h4 id="指令的执行"><a href="#指令的执行" class="headerlink" title="指令的执行"></a>指令的执行</h4>fetch instuction from the main memory into the IR,</li>
</ul>
<blockquote>
<p><strong>instructions register(IR)指令寄存器</strong>：保存当前正在执行的指令。</p>
</blockquote>
<p>read the operand at LOC and load it into register R2<br>一条指令执行完成之后， PC 自增，指向下一条指令。</p>
<blockquote>
<p><strong>program counter(PC)程序寄存器</strong>：包含下一条即将被读取和执行的指令的存储器的地址</p>
<p><strong>general register 通用寄存器</strong>：他们的功能有很多，包括保存从存储器中载入的待处理的操作数</p>
</blockquote>
<ul>
<li>$ADD R4,R2,R3$<br>Ｒ4 是目的操作数，R2.R3 是源操作数，这个顺序不同体系结构可能不一样。</li>
</ul>
<p>add 不涉及存储器的操作，都在处理器内部，并且add 内部也有寄存器，用来存储操作数。<br>$store R4,LOC$<br>这条指令将 R4 中的操作树复制到存储单元 LOC 中。单元 LOC 中的原始内容被覆盖，R4 的原始内容被保存了下来。<br>注意store 很特别：目的操作数地址和源操作数地址的顺序和别的指令不一样。他是先原操作数，再到目标操作数。<br>操作数依赖？<br>store 和 load 是相反的操作。</p>
<p>interrupt，当收到中断信号的时候，完成当前所在的 fetch cycle 和 execute cycle 后，执行 interrupt cycle，保存当前处理器的状态在存储器中（其实就是保存 PC 的内容）。当中断服务程序完成时，继续执行后续指令。</p>
<p>Tips：<br>register file：一组寄存器</p>
<h2 id="1-6-性能"><a href="#1-6-性能" class="headerlink" title="1.6 性能"></a>1.6 性能</h2><h3 id="技术"><a href="#技术" class="headerlink" title="技术"></a>技术</h3><p>超大规模集成电路（VLSL）技术</p>
<h3 id="并行性"><a href="#并行性" class="headerlink" title="并行性"></a>并行性</h3><h4 id="1-指令级并行"><a href="#1-指令级并行" class="headerlink" title="1 指令级并行"></a>1 指令级并行</h4><p>连续指令的步骤重叠执行，比如正在进行</p>
<h4 id="2-多核处理器"><a href="#2-多核处理器" class="headerlink" title="2 多核处理器"></a>2 多核处理器</h4><p>单个 CPU 上可以放置多个处理单元（core）</p>
<h4 id="3-多处理器"><a href="#3-多处理器" class="headerlink" title="3 多处理器"></a>3 多处理器</h4><ul>
<li>共享存储器多处理器</li>
<li>消息传递多计算机<h3 id="发展历程"><a href="#发展历程" class="headerlink" title="发展历程"></a>发展历程</h3>第二代计算机：<br>1955-1965 AT&amp;T transistor</li>
</ul>
<p>IBM 捐赠了华工几台大型机：五山大型机390、大学城图书馆 7 楼，大型机z900 坏掉了</p>
<h3 id="Program-Execution"><a href="#Program-Execution" class="headerlink" title="Program Execution"></a>Program Execution</h3><ul>
<li>Execute instructions specified in the program<br>the processor reads(fetch) instructions from memory 1 at time and execute each instruction.Program execution consisit of repeating the process above.</li>
</ul>
<p>instruction consisit of Opcode and Address.</p>
<ul>
<li><p>instruction cycle</p>
</li>
<li><p>instruction cycle with interupt</p>
</li>
</ul>
<hr>
<h1 id="第-9-章-算术运算（arithmetic）"><a href="#第-9-章-算术运算（arithmetic）" class="headerlink" title="第 9 章-算术运算（arithmetic）"></a>第 9 章-算术运算（arithmetic）</h1><h2 id="基础数制知识"><a href="#基础数制知识" class="headerlink" title="基础数制知识"></a>基础数制知识</h2><ul>
<li>符号位拓展sign extension：在原有的数前面补上符号位，使得数的位数改变到指定的位数。这样代表的数值不变。<br>例如-18（11101110-&gt;11……11 1101110）</li>
<li>补码和补码进行加减法运算结果也是补码表示的。补码转换为十进制数的方法是：如果符号位为1，就先求出其反码，然后再加1。如果符号位为0，就直接转换为十进制数。<h3 id="quiz结论"><a href="#quiz结论" class="headerlink" title="quiz结论"></a>quiz结论</h3></li>
<li>the two’s complement system is the most effcient method for representing addition and subtraction in a computer.</li>
<li>the range of an 8-bit signed 2’s complement number is -128 to 127.</li>
<li>given the 8-bit binary number 10011101,what decimal number does it represent using the 2’s complement system? -99</li>
<li>given the 8-bit binary number 10011101,what decimal number does it represent using signed magnitude() system? -29 <h2 id="加法部件"><a href="#加法部件" class="headerlink" title="加法部件"></a>加法部件</h2><h3 id="半加器"><a href="#半加器" class="headerlink" title="半加器"></a>半加器</h3></li>
<li>s=xor(x,y)=x⊕y </li>
<li>c=and(x,y)=x∧y<h3 id="全加器"><a href="#全加器" class="headerlink" title="全加器"></a>全加器</h3></li>
<li>$s_i=xor(x_i,y_i,c_i)=x_i⊕y_i⊕c_i$</li>
<li>$c_{i+1}=or(and(x_i,y_i),and(x_i,c_i),and(y_i,c_i))=x_i y_i+x_i z_i+y_i c_i$<h2 id="行波进位加法器ripple-carry-adder"><a href="#行波进位加法器ripple-carry-adder" class="headerlink" title="行波进位加法器ripple carry adder"></a>行波进位加法器ripple carry adder</h2>类似于串行，由一组n个全加器级联而成，每个全加器的进位输出连接到下一个全加器的进位输入。最后一个全加器的进位输出被丢弃，因为它不需要参与运算。<h3 id="整数运算溢出检查"><a href="#整数运算溢出检查" class="headerlink" title="整数运算溢出检查"></a>整数运算溢出检查</h3></li>
</ul>
<p>$s_i=x_i\otimes y_i \otimes c_i$</p>
<p>$c_{i+1}=y_i c_i+x_i c_i+x_i y_i$</p>
<p>可以证明当<strong>前后进位不同时就发生了溢出</strong>：$c<em>n\otimes c</em>{n+1}$</p>
<h3 id="gate-delay"><a href="#gate-delay" class="headerlink" title="gate delay"></a>gate delay</h3><p>门延迟：门电路的输出从输入发生变化到输出发生变化所需要的时间。</p>
<p>假设or、and、xor的门延迟都是T，那么一个n位的行波进位加法器的$c<em>{n-1}:2(n-1)T$，$S</em>{n-1}:2(n-1)T+T=(2n-1)T$，$c_n:2nT$。</p>
<h2 id="先行（超前）进位加法器carry-lookahead-adder"><a href="#先行（超前）进位加法器carry-lookahead-adder" class="headerlink" title="先行（超前）进位加法器carry lookahead adder"></a>先行（超前）进位加法器carry lookahead adder</h2><h3 id="生成函数和传播函数"><a href="#生成函数和传播函数" class="headerlink" title="生成函数和传播函数"></a>生成函数和传播函数</h3><p>每个位段包含<strong>一个与门</strong>来生成$G_i$,<strong>一个或门</strong>来生成$P_i$,<strong>一个三输入的异或门</strong>来生成$s_i$.</p>
<p>$G_i=x_i y_i$</p>
<p>$P_i=x_i+y_i$</p>
<p>$c_{i+1}=G_i+P_i c_i$</p>
<p>后来观察发现，$G_i$ 和 $P_i$ 可以用更简单的方式来表示：</p>
<p>$P_i=x_i \otimes y_i$，因为只有当 $x_i$ 和 $y_i$ 都为 1 时，与$x_i+y_i$不同，此时$G_i=1$，$P_i$的值无关紧要。</p>
<p>对级联结构加以改进，进一步减少延迟：</p>
<h3 id="gate-delay-1"><a href="#gate-delay-1" class="headerlink" title="gate delay"></a>gate delay</h3><h4 id="delay-of-4-bit-CLA"><a href="#delay-of-4-bit-CLA" class="headerlink" title="delay of 4-bit CLA"></a>delay of 4-bit CLA</h4><ul>
<li><strong>all carries can be obtained 3 gate delays</strong> after the input signal $X$,$Y$,$C_0$ are aplied;</li>
<li><strong>all sum can be obtained 4 gate delays</strong> after the input signal  $X$,$Y$,$C_0$ are aplied;<h4 id="build-longer-CLA-每一个四位的CLA作为一个模块"><a href="#build-longer-CLA-每一个四位的CLA作为一个模块" class="headerlink" title="build longer CLA(每一个四位的CLA作为一个模块)"></a>build longer CLA(每一个四位的CLA作为一个模块)</h4></li>
<li>$c_8$：$3T+2T=5T$;</li>
<li>$c_{12}$：$5T+2T=7T$;</li>
<li>$c_{16}$：$7T+2T=9T$；</li>
<li>$c_{28}$：$3T+(6\times 2)T=15T$</li>
<li>$s_{27}$：$15T+T=16T$</li>
<li>也就是说，更大型的由四位CLA组成的加法器，有$C<em>n=3T+2 (\frac{n}{4}-1)T$,$S</em>{n-1}=C_n+T$</li>
</ul>
<h2 id="乘法"><a href="#乘法" class="headerlink" title="乘法"></a>乘法</h2><h3 id="无符号"><a href="#无符号" class="headerlink" title="无符号"></a>无符号</h3><h4 id="array阵列乘法器（不考，了解）"><a href="#array阵列乘法器（不考，了解）" class="headerlink" title="array阵列乘法器（不考，了解）"></a>array阵列乘法器（不考，了解）</h4><h4 id="sequential顺序乘法器（考）"><a href="#sequential顺序乘法器（考）" class="headerlink" title="sequential顺序乘法器（考）"></a>sequential顺序乘法器（考）</h4><p>两个 n 位数的乘法可以在一个使用单个 n 位加法器的顺序电路中实现。</p>
<p>顺序乘法电路：</p>
<ul>
<li>寄存器 A（部分乘积和 $PP_i$）。初始时候 $PP_0$ 是 n 个 0；</li>
<li>寄存器 Q（乘数） 移位寄存器。</li>
</ul>
<p>C（进位）、A、Q <strong>级联</strong>算数右移；</p>
<p>如果逻辑右移后的乘数Q的最低位是1，那么M （被乘数）加到（初始/右移后的） A 上；如果逻辑右移后的乘数Q的最低位是0，就不加。（控制A加不加M）</p>
<p>n位数乘法则重复n个周期。</p>
<p>n个周期之后乘积的高位部分保存在寄存器A中，低位部分保存在寄存器Q中。</p>
<p>多路复用器MUX 选择 0 或者被乘数加到 $PP<em>i$ 上，从而产生 $PP</em>{i+1}$。</p>
<p>如图：<br>【这里少张图，记得换新图床后补上】<br><a target="_blank" rel="noopener" href="https://img1.imgtp.com/2023/09/13/aGLGrqX6.jpg"><img src="https://img1.imgtp.com/2023/09/13/aGLGrqX6.jpg" alt="微信图片_20230913162411.jpg"></a></p>
<h3 id="有符号数乘法"><a href="#有符号数乘法" class="headerlink" title="有符号数乘法"></a>有符号数乘法</h3><p>首先，考虑正乘数和负被乘数的情况。当我们将负的被乘数加到部分积时，必须将被乘数符号位的值扩展到乘积的最左边。如果前面讨论过的硬件能被扩大以提供部分积的符号扩展，那么它就可以接受负的被乘数。</p>
<p>注意，这个符号位拓展的要求在Booth中也是有的。</p>
<h4 id="Booth-算法（重点）"><a href="#Booth-算法（重点）" class="headerlink" title="Booth 算法（重点）"></a>Booth 算法（重点）</h4><p>对于正负乘数都友好的技术：Booth。用统一的方式对待正负补码形式的 n 位操作数。结果会生成2n位的乘积。</p>
<p><a target="_blank" rel="noopener" href="https://img1.imgtp.com/2023/09/13/97zhtZRZ.jpg"><img src="https://img1.imgtp.com/2023/09/13/97zhtZRZ.jpg" alt="微信图片_20230913162439.jpg"></a></p>
<p>从右往左扫描乘数（扫描的时候还是对照原来还没编码的部分哦，而且是有重叠的），根据一套规则把连续的 1 进行重新编码（skipping over 1s），10 和 01 的第一位变成-1 和 1，11 和 00 变成 0（都是每次只变左边那一位）。<br><strong>这样做的好处是当乘数中包含大块的 1s 区域的时候效率很高。但是其实最坏的情况下（10 交替）反而会产生更多的求和项。</strong></p>
<p><a target="_blank" rel="noopener" href="https://img1.imgtp.com/2023/09/13/cp4wXYbj.jpg"><img src="https://img1.imgtp.com/2023/09/13/cp4wXYbj.jpg" alt="BOOTH算法"></a><br>编码后进行具体操作的时候，<strong>遇上乘数是-1 的时候，部份乘积则要加上他的补码</strong>（其实+1 也要，只是正数的补码是他自身）。</p>
<h5 id="Booth的硬件实现（课本上好像没有，看课件的）"><a href="#Booth的硬件实现（课本上好像没有，看课件的）" class="headerlink" title="Booth的硬件实现（课本上好像没有，看课件的）"></a>Booth的硬件实现（课本上好像没有，看课件的）</h5><p><a target="_blank" rel="noopener" href="https://img1.imgtp.com/2023/09/18/PauX5atf.png"><img src="https://img1.imgtp.com/2023/09/18/PauX5atf.png" alt="BOOTH.png"></a><br>以四位数乘四位数为例，首先需要把<strong>四位数的乘数Q扩展成（8+1）位数</strong>。往前是零拓展四位，往后是最后一位空出来初始化为0，作为$Q_{-1}$（1-bit register placed logically to the right of the least significant bit $Q_0$）。</p>
<p>但是<strong>被乘数M</strong>还是四位不变。</p>
<p>然后每次都是先<strong>算数右移</strong>，然后<strong>要根据最高位来在它前面补0或者补1</strong>，并不是一股脑的补0。然后算术右移之后，我们就可以<strong>看最后两位，就是 $Q<em>{0}$ 和 $Q</em>{-1} $</strong>，一共有四种组合：00、11、01和10。</p>
<ul>
<li>如果是00和11的话，就不需要进行加或减的操作，直接进入下一个循环，意即为当前循环只需要完成一个算式右移就结束了。</li>
<li>如果是<strong>10</strong>的话，就要<strong>相减</strong>（A=A-M），也就是加<strong>M的相反数的补码</strong>，然后再进行算术右移。</li>
<li><strong>01</strong>的话就要<strong>相加</strong>（A=A+M），然后再进行算术右移。<br>以上便是一个周期。有几位数就有几个cycle，四位数的乘法就要做四次这样的运算循环。</li>
</ul>
<p>在最后一次周期结束之后，把前八位数，就是除了$Q_{-1}$的寄存器A+寄存器Q中的数都提取出来，就是乘法最终的答案。</p>
<h2 id="快速乘法（不讲，不考）"><a href="#快速乘法（不讲，不考）" class="headerlink" title="快速乘法（不讲，不考）"></a>快速乘法（不讲，不考）</h2><h2 id="除法器"><a href="#除法器" class="headerlink" title="除法器"></a>除法器</h2><p>建议直接看运算案例和规则，课件上抽象的描述极其繁琐，不利于理解。</p>
<h3 id="恢复余数的除法（不考，和恢复余数的除法对比来看）"><a href="#恢复余数的除法（不考，和恢复余数的除法对比来看）" class="headerlink" title="恢复余数的除法（不考，和恢复余数的除法对比来看）"></a>恢复余数的除法（不考，和恢复余数的除法对比来看）</h3><p>通俗来说就是拿被除数和除数来<strong>相减**</strong>（加上除数负数的补码）**，如果结果最高位是1，说明溢出，商取0；相对应的如果结果最高位是0，说明没有溢出，商取1。</p>
<p>（1）然后如果是溢出的情况，就把结果加上除数的补码，所谓恢复，就是得到执行减法之前的那个被除数（其实也是不需要运算的，直接抄下来就行）。</p>
<p>（2）如果是不溢出的情况，就暂时不用管。</p>
<p>然后开始左移除数，重复上述操作，直到取得的商的位数满足字长要求。</p>
<h3 id="不恢复余数的除法（考）"><a href="#不恢复余数的除法（考）" class="headerlink" title="不恢复余数的除法（考）"></a>不恢复余数的除法（考）</h3><p>也叫加减交替法。为什么叫加减交替呢，因为对比起恢复余数的除法，这个方法不需要恢复余数，而是直<strong>接在被除数上进行加减操作。而且溢出和不溢出都用加或者减进行处理，所以叫加减交替法</strong>。</p>
<p>一开始和恢复除法一样，被除数加上除数相反数的补码，然后判断是否溢出，<strong>如果溢出(结果最高位是1)，商（左移后Q末尾留空的那一位）取0；如果不溢出(结果最高位是0)，商（左移后Q末尾留空的那一位）取1</strong>。</p>
<p><strong>如果刚刚取的商是0，就加上除数绝对值的补码(add)；如果是1，就加上除数相反数的补码(subtract)。</strong></p>
<p>重复上述操作，直到取得的商的位数满足字长要求。从上到下读取方框里的数，那就是商（quotient）。</p>
<p>求余数：最后的运算结果加上原本的被除数就是余数（remainder）。</p>
<p>看课件的图。</p>
<h4 id="例题"><a href="#例题" class="headerlink" title="例题"></a>例题</h4><ol>
<li>常规乘除法器乘、除运算过程采用部分积、余数左移的做法，其好处是 <strong>节省加法器的位数</strong></li>
</ol>
<h2 id="浮点数"><a href="#浮点数" class="headerlink" title="浮点数"></a>浮点数</h2><h3 id="定点数-不考"><a href="#定点数-不考" class="headerlink" title="定点数(不考)"></a>定点数(不考)</h3><h3 id="浮点数（不考）"><a href="#浮点数（不考）" class="headerlink" title="浮点数（不考）"></a>浮点数（不考）</h3><h3 id="IEEE-754-标准"><a href="#IEEE-754-标准" class="headerlink" title="IEEE 754 标准"></a>IEEE 754 标准</h3><h4 id="S（sign）：符号位，0代表正数，1代表负数。1位。"><a href="#S（sign）：符号位，0代表正数，1代表负数。1位。" class="headerlink" title="S（sign）：符号位，0代表正数，1代表负数。1位。"></a><strong>S（sign）</strong>：符号位，0代表正数，1代表负数。1位。</h4><h4 id="E（exponent）：指数位，用移码表示，移码是指在原码的基础上加上一个固定的数，比如8位移码，就是在原码的基础上加上10000000，这样做的好处是可以把负数的指数也表示出来，而且可以用移码的大小来比较两个数的大小。IEEE规定单精度浮点数的指数部分占8位，双精度浮点数的指数部分占11位。"><a href="#E（exponent）：指数位，用移码表示，移码是指在原码的基础上加上一个固定的数，比如8位移码，就是在原码的基础上加上10000000，这样做的好处是可以把负数的指数也表示出来，而且可以用移码的大小来比较两个数的大小。IEEE规定单精度浮点数的指数部分占8位，双精度浮点数的指数部分占11位。" class="headerlink" title="E（exponent）：指数位，用移码表示，移码是指在原码的基础上加上一个固定的数，比如8位移码，就是在原码的基础上加上10000000，这样做的好处是可以把负数的指数也表示出来，而且可以用移码的大小来比较两个数的大小。IEEE规定单精度浮点数的指数部分占8位，双精度浮点数的指数部分占11位。"></a><strong>E（exponent）</strong>：指数位，用<strong>移码</strong>表示，移码是指在原码的基础上加上一个固定的数，比如8位移码，就是在原码的基础上加上10000000，这样做的好处是可以把负数的指数也表示出来，而且可以用移码的大小来比较两个数的大小。IEEE规定单精度浮点数的指数部分占8位，双精度浮点数的指数部分占11位。</h4><p>127和1023都是bias偏置位。</p>
<p>E 是指浮点数表示中的指数部分，其范围取决于浮点数标准和位数，而 e 是实际的指数值，其范围取决于具体的浮点数值和表示。偏置值用于将 e 和 E 相互转换。(课本上是用E来表示这里的e,E’来表示这里的E)</p>
<ul>
<li>例如：E = 10010101（二进制）表示指数部分的位表示，但实际的指数值 e = 10010101（二进制） - 127 = 22（十进制）。也就是说，在这个示例中，E 表示的是指数部分的二进制表示，e 表示的是实际的指数值。</li>
</ul>
<ul>
<li>E的取值范围：单精度：$1\leq E\leq 254$，双精度：$1\leq E\leq 2046$。（因为0和255/1024被当作特殊位了）</li>
<li>从而e=E-127或者E-1023的取值范围是：$-126\leq e\leq 127$，$-1022\leq e\leq 1023$。</li>
<li>如果来一道题，规定了新的位数，比如7=1+3+3，excss-3格式，那么他表示的E的范围是：$1\leq E\leq 6$，那么e的范围就是$-2\leq e\leq 3$。</li>
</ul>
<h4 id="M-magnitude-mantissa-：尾数位，也叫有效数字，用原码表示，因为要表示小数，所以要用原码。32-1-8-23位；64-1-11-52位。"><a href="#M-magnitude-mantissa-：尾数位，也叫有效数字，用原码表示，因为要表示小数，所以要用原码。32-1-8-23位；64-1-11-52位。" class="headerlink" title="M(magnitude?mantissa?)：尾数位，也叫有效数字，用原码表示，因为要表示小数，所以要用原码。32-1-8=23位；64-1-11=52位。"></a><strong>M(magnitude?mantissa?)</strong>：尾数位，也叫有效数字，用原码表示，因为要表示小数，所以要用原码。<em>32-1-8=23位；64-1-11=52位。</em></h4><ul>
<li>浮点数的尾数部分溢出不是真正的溢出，可以通过位移来解决。指数部分的溢出才是真的溢出。</li>
</ul>
<p>按照IEEE 754规范，浮点数的表示方式可以写成：<strong>$(-1)^S <em> 2^(E - 127) </em> 1.M$</strong>，其中M是尾数部分的二进制表示，<strong>1.M表示的是一个大于等于1小于2的数，所以尾数部分的第一位总是1。</strong></p>
<h4 id="单精度"><a href="#单精度" class="headerlink" title="单精度"></a>单精度</h4><p>Magnitude of numbers that can be represented is in the range:<br>$2^{-126}(1.0)$ to $2^{127} (2-2^{-23})$</p>
<p>其中$E=e+(2^{8-1}-1)=e+127$</p>
<h4 id="双精度"><a href="#双精度" class="headerlink" title="双精度"></a>双精度</h4><p>Magnitude of numbers that can be represented is in the range:<br>$2^{-1022}(1.0)$ to $2^{1023} (2-2^{-52})$<br>其中<br>$E=e+(2^{11-1}-1)=e+1023$</p>
<h4 id="example"><a href="#example" class="headerlink" title="example"></a>example</h4><ul>
<li>Using 32-bit IEEE 754 single precision floating point format, show the representation of -0.6875.</li>
<li>Solution:<blockquote>
<p>$0.6875 = 0.1011×2^0 = 1.011×2^{-1}$</p>
<p>M = 01100000000000000000000</p>
<p>E = e + 127 = -1 + 127 = +126, 表示为: 01111110</p>
<p>所以-0.6875表示为: 1 01111110 01100000000000000000000</p>
<h4 id="special-values"><a href="#special-values" class="headerlink" title="special values"></a>special values</h4><h4 id="zero"><a href="#zero" class="headerlink" title="zero"></a>zero</h4></blockquote>
</li>
<li>S=0/1,E=0,M=0(0.M) Value=±0<br>An exponent field of zero is special; it indicates that there is no implicit leading<br>1 on the mantissa.<h4 id="Infinity"><a href="#Infinity" class="headerlink" title="Infinity"></a>Infinity</h4></li>
<li>Operation that overflows<br>– E.g., 1.0/0.0 = 1.0/0.0 = + infinity</li>
<li>S = 0/1, E = 255 or 2047, M = 0<br>Value = ±infinity<h4 id="NaN-Not-a-Number"><a href="#NaN-Not-a-Number" class="headerlink" title="NaN (Not a Number)"></a>NaN (Not a Number)</h4></li>
<li>Represents case when no numeric value can be determined<br>– E.g., sqrt(–1),</li>
<li>S = 0/1, E = 255 or 2047, M ≠ 0<br>Value = NaN<h2 id="浮点数运算-FP-arithmetic"><a href="#浮点数运算-FP-arithmetic" class="headerlink" title="浮点数运算(FP arithmetic)"></a>浮点数运算(FP arithmetic)</h2><h3 id="对齐（alignment）"><a href="#对齐（alignment）" class="headerlink" title="对齐（alignment）"></a>对齐（alignment）</h3>如果浮点数的指数不同，是有必要统一的。这个过程叫做对齐（alignment）。<h3 id="加减乘除"><a href="#加减乘除" class="headerlink" title="加减乘除"></a>加减乘除</h3><h4 id="add-subtract"><a href="#add-subtract" class="headerlink" title="add/subtract"></a>add/subtract</h4>For IEEE Single Precision Floating-point Numbers</li>
<li><ol>
<li>Choose the number with the smaller exponent and shift its mantissa right a number of steps equal to the difference in exponents.</li>
</ol>
</li>
<li><ol>
<li>Set the exponent of the result equal to the larger exponent.(1、2步对齐)</li>
</ol>
</li>
<li><ol>
<li>Perform addition/subtraction on the mantissas and determine the sign of the result.（对尾数进行加减）</li>
</ol>
</li>
<li><ol>
<li>Normalize the resulting value, if necessary<h4 id="multiply（不需要对齐）"><a href="#multiply（不需要对齐）" class="headerlink" title="multiply（不需要对齐）"></a>multiply（不需要对齐）</h4>For IEEE Single Precision Floating-point Numbers</li>
</ol>
</li>
<li><ol>
<li>Add the exponents and subtract 127.（指数相加并减去 127。）</li>
</ol>
</li>
<li><ol>
<li>Multiply the mantissas and determine the sign of the result.（尾数相乘并确定结果的符号。）</li>
</ol>
</li>
<li><ol>
<li>Normalize the resulting value, if necessary.<h4 id="divide（不需要对齐）"><a href="#divide（不需要对齐）" class="headerlink" title="divide（不需要对齐）"></a>divide（不需要对齐）</h4>For IEEE Single Precision Floating-point Numbers</li>
</ol>
</li>
<li><ol>
<li>Subtract the exponents and add 127.（指数相减并加上 127。）</li>
</ol>
</li>
<li><ol>
<li>Divide the mantissas and determine the sign of the result.（尾数相除并确定结果的符号。）</li>
</ol>
</li>
<li><ol>
<li>Normalize the resulting value, if necessary.<h3 id="浮点数运算的一些问题"><a href="#浮点数运算的一些问题" class="headerlink" title="浮点数运算的一些问题"></a>浮点数运算的一些问题</h3><h4 id="保护位（guard-bits）"><a href="#保护位（guard-bits）" class="headerlink" title="保护位（guard bits）"></a>保护位（guard bits）</h4>– 为了提高浮点计算的精度，使用保护位。<br>– 尾数中保留的附加位称为保护位。<br>– 保护位用于用 0 填充尾数的右端。<br>– 在中间步骤中保留保护位非常重要。 这可以保证最终结果的最大准确性。<h4 id="截断-truncation"><a href="#截断-truncation" class="headerlink" title="截断(truncation)"></a>截断(truncation)</h4>– 尾数限制为特定长度（23 位/单精度、52 位/单精度）<br>– 算术运算可能会产生精度更高的尾数<br>– 在存储浮点数之前，必须丢弃多余的位⇒截断<br>– 截断方法应该是无偏的</li>
</ol>
<ul>
<li>误差相互补偿<br>– trucation methods:</li>
<li>chopping</li>
<li>冯诺依曼舍入von neuman rounding</li>
<li>四舍五入rounding<h5 id="chopping"><a href="#chopping" class="headerlink" title="chopping"></a>chopping</h5>– 删除保护位并且不对保留位进行任何更改。<br>– 易于实施<br>– 有偏差，因为所有值都四舍五入到较低的尾数值<br>– 在保留位的最低有效位置，chopping误差范围从 0 到几乎 1。<br>– 不是最佳方法！<h5 id="von-neumann-冯诺依曼-rounding"><a href="#von-neumann-冯诺依曼-rounding" class="headerlink" title="von neumann(冯诺依曼) rounding"></a>von neumann(冯诺依曼) rounding</h5>– 区分”精确表示”和”四舍五入到下一个奇数边界”：</li>
</ul>
</li>
</ul>
<ol>
<li>如果要删除的位全为 0，则直接将其丢弃，不删除对保留位的更改。</li>
<li>如果要删除的<strong>任何位为 1</strong>，则该位的最低有效位保留位设置为 1。<br>– 仍然比较容易实施<br>– 无偏见，四舍五入平均分配给正数和负值<br>– 误差范围在 – 1 和 +1 之间保留位的 LSB 位置。<br>– 比chopping更好，绝对误差更高<h5 id="rounding-四舍五入"><a href="#rounding-四舍五入" class="headerlink" title="rounding(四舍五入)"></a>rounding(四舍五入)</h5>– 四舍五入将值映射到其最接近的可表示值,区分三种情况。总结一句话就是按照MSB、any和LSB的优先级顺序来判别是否有1。</li>
<li>被截断的尾数部分的<strong>MSB为零</strong>⇒执行chopping</li>
<li>截断尾数部分的 <strong>MSB 为 1，任何其他要截断的位为1</strong> ⇒ 保留的 LSB 加 1</li>
<li>截断尾数部分的 <strong>MSB 为 1，所有其他要截断的位均为零</strong>：<br>– 如果保留的 <strong>LSB 为零</strong>则进行chopping<br>– 如果保留的 <strong>LSB 为 1</strong>，则将其加 1<br>– 相对来说实现起来需要花更多功夫<br>– 无偏，四舍五入均匀分布到正值和负值<br>– 保留位的 LSB 位置的误差范围为 – 1/2 至 + 1/2。<h4 id="标准化"><a href="#标准化" class="headerlink" title="标准化"></a>标准化</h4>– IEEE 单精度归一化 FP 数<ul>
<li>E 不等于 000…0（8 位）且 E 不等于 111…1（8 位）</li>
<li>E 用偏置值进行编码</li>
<li>标准化有效位数为 1.M<br>– 如果数字未标准化，则始终可以通过移动尾数和调整指数将其置于标准化形式。<h4 id="溢出"><a href="#溢出" class="headerlink" title="溢出"></a>溢出</h4>随着计算的进行，可能会生成一个不属于正常数字可表示范围的数字。<br>– 指数溢出</li>
<li>正指数超过最大可能指数值。</li>
<li>示例：在 IEEE 单精度中，e &gt; 127</li>
<li>在某些系统中，它可能被指定为正无穷大或负无穷大。<br>– 指数下溢</li>
<li>负指数小于可能的最小指数值。</li>
<li>示例：在 IEEE 单精度中，e &lt; – 126</li>
<li>这意味着数字太小而无法表示，可能会报告为0。</li>
</ul>
</li>
</ol>
<ul>
<li>尾数溢出<ul>
<li>两个相同符号的尾数相加可能会导致最高有效位进位。</li>
<li>如果是，则结果的尾数右移并且指数递增。<br>– 尾数下溢</li>
<li>在对齐尾数的过程中，数字可能会从尾数的右端流出。</li>
<li>这可以通过使用保护位和某种截断方法来解决。<h3 id="例题-1"><a href="#例题-1" class="headerlink" title="例题"></a>例题</h3><blockquote>
<p>把-1.7表示为12位浮点数（用于练习简易而采用的标准），（1+5（偏移量为15）+6）。</p>
</blockquote>
</li>
</ul>
</li>
</ul>
<ol>
<li>首先提取符号位1.然后把1.7转换为二进制浮点数：1.7=1.1 0110 0110（0110无限循环）。</li>
<li>然后尾数保留6位，用rounding方法截断，得到1.10011。</li>
<li>注意到规格化的指数为0（小数点需要移动的位数为0），偏移为15（01111），则5位指数位为01111。</li>
<li>综上，用12位标准表示的-1.7：1 01111 011011</li>
</ol>
<h1 id="第-8-章-存储器系统（the-memory-system）"><a href="#第-8-章-存储器系统（the-memory-system）" class="headerlink" title="第 8 章-存储器系统（the memory system）"></a>第 8 章-存储器系统（the memory system）</h1><h2 id="8-1-基本概念"><a href="#8-1-基本概念" class="headerlink" title="8.1 基本概念"></a>8.1 基本概念</h2><ul>
<li>处理器和存储器之间的连接由<strong>地址线、数据线和控制线</strong>组成。<br>处理器通过<strong>地址线</strong>向存储器发送<strong>地址（memory location）</strong>，通过<strong>数据线</strong>向存储器发送<strong>数据</strong>，通过<strong>控制线</strong>向存储器发送<strong>控制信号</strong>（指示<strong>读or写</strong>以及<strong>传输一个字节还是一个字</strong>，同时提供<strong>必要的时序信息</strong>，也可以<strong>被存储器用来指明它何时完成所请求收的操作</strong>）。</li>
<li><strong>存储器访问时间</strong>和<strong>存储器周期时间</strong><br>前者指的是开始传输一个数据字到结束传输所需要的时间，后者指的是两次连续的访问之间所需要的时间。由于存储器具体的实现细节，存储器周期时间通常大于存储器访问时间。</li>
<li>什么是word？<br>Each group of fixed size of bits is referred to as a word.</li>
<li>word length？<br>The number of bits in each word is referred to as word length.It typically ranges from 16 to 64 bits.</li>
<li>什么是块传输？<br>一次性传输多个字节或字的操作。</li>
<li>为什么要块传输？<ul>
<li>为了提高存储器的带宽，减少存储器的访问时间。</li>
<li>为了减少处理器和存储器之间的通信次数，提高系统的效率。</li>
</ul>
</li>
<li>大小端<ul>
<li>big-endian: the lower byte addresses are used for the more significant bytes (the leftmost bytes) of the word.</li>
<li>little-endian: the lower byte addresses are used for the less significant bytes (the rightmost bytes) of the word.</li>
</ul>
</li>
<li>accessing method:<ul>
<li>Sequential Access,<ul>
<li>Memory is organized into units of data, called records.</li>
<li>If current record is 1, then in order to read record N, it is necessary to read records 1 through N-1.</li>
<li>The time to access an arbitrary record is highly variable.</li>
<li>Example: Magnetic Tape</li>
</ul>
</li>
<li>Direct Access, <ul>
<li>Individual blocks or records have a unique address based on physical location.</li>
<li>Access is accomplished by direct access to reach a general vicinity plus sequential searching, counting or waiting to reach the final location.</li>
<li>Access time is variable.</li>
<li>Example: Magnetic Disk</li>
</ul>
</li>
<li>Random Access<ul>
<li>Any memory location can be selected at random and directly addressed and accessed.</li>
<li>The time to access a given location is independent of the location’s address and is constant.</li>
<li>Example: Semiconductor RAM Memory</li>
</ul>
</li>
</ul>
</li>
<li>volatile/nonvolatile（易失/非易失）, Information decays naturally or is lost when electrical power is switched off.</li>
<li>erasable/nonerasable（可擦除/不可擦除）,The contents of the memory can/can’t be altered.</li>
<li>Capacity<br>For main memory, <strong>If memory capacity is 4K×8, then its word size is 8, and the number of word is 4K.</strong><h3 id="cache-memory-和-virtual-memory"><a href="#cache-memory-和-virtual-memory" class="headerlink" title="cache memory 和 virtual memory"></a>cache memory 和 virtual memory</h3></li>
</ul>
<p>对cache memory的介绍省去了，这里简单介绍一下<strong>virtual memory</strong>。</p>
<p>使用虚拟内存只需要将<strong>程序的活动部分存放在主存储器中</strong>，<strong>剩余部分存放在较大容量的辅助存储设备中</strong>。程序段在主存储器和辅助存储设备中间来回传输。但是这对应用程序来说是transparent的，因此应用程序看到的存储空间比实际的主存储器中的物理存储空间大得多。</p>
<blockquote>
<p><em>用于管理和扩展实际物理内存（RAM）的可用性。它允许程序在运行时使用比实际物理内存更大的地址空间，将数据从磁盘等辅助存储器中加载到内存中，从而提供更大的可用内存容量，使得大型和复杂的程序能够运行而不会受到内存限制的限制。虚拟内存的优势在于它允许多个程序同时运行，而不受物理内存大小的限制。然而，虚拟内存的使用可能会导致性能下降，因为磁盘访问速度比内存慢得多。因此，在设计和开发程序时，需要考虑内存使用情况，以最大程度地减少对虚拟内存的依赖。</em></p>
</blockquote>
<h3 id="块传输"><a href="#块传输" class="headerlink" title="块传输"></a>块传输</h3><p>实际上在主存和cache、主存和辅助存储器之间的数据传输都是<strong>以块传输的方式</strong>进行的。主存和图形显示器或者以太网接口这样的高速设备之间的数据传输也包含大块的数据。<strong>因此主存性能的一个关键参数就是其高速读写数据块的能力。</strong></p>
<h2 id="8-2-半导体随机访问存储器RAM"><a href="#8-2-半导体随机访问存储器RAM" class="headerlink" title="8.2 半导体随机访问存储器RAM"></a>8.2 半导体随机访问存储器RAM</h2><h3 id="8-2-1-存储器芯片的内部组织结构"><a href="#8-2-1-存储器芯片的内部组织结构" class="headerlink" title="8.2.1 存储器芯片的内部组织结构"></a>8.2.1 存储器芯片的内部组织结构</h3><p>存储器单元通常按照阵列的形式构成，其中每个cell存储1bit的信息。</p>
<p>联想一下word的概念，word的长度是固定的，但是存储器的长度是可变的，存储器的长度是以word为单位的。</p>
<p><strong>字线（word line）</strong> 由<strong>芯片的地址译码器</strong>驱动，把<strong>一行中的所有cell</strong>连接到一起。</p>
<p><strong>每一列的cell</strong>通过<strong>两条位线（bit line）</strong>连接到<strong>读出/写（Sense/Write）电路</strong>上，这个电路再连接<strong>到芯片的数据输入/输出线</strong>上。</p>
<p>即：row 行word line(字线是字与字之间)，Colum 列 bit line（位线是位与位之间）。</p>
<p>还有<strong>两条控制线 R/W和CS</strong>，前者输入请求的操作，后者用于选择芯片（片选），可以在多芯片存储器系统选择一个给定的芯片。</p>
<h4 id="外部引脚"><a href="#外部引脚" class="headerlink" title="外部引脚"></a>外部引脚</h4><p><strong>地址总线</strong>：位数与<strong>存储单元个数</strong>n为$2^n$关系，用于选择存储单元<br><strong>数据总线</strong>：位数与存储单元<strong>字长</strong>相同，用于传送数据信息</p>
<h3 id="SRAM"><a href="#SRAM" class="headerlink" title="SRAM"></a>SRAM</h3><h4 id="the-advantage-and-disadvantage-of-SRAM"><a href="#the-advantage-and-disadvantage-of-SRAM" class="headerlink" title="the advantage and disadvantage of SRAM?"></a>the advantage and disadvantage of SRAM?</h4><ul>
<li>Advantage: Fast</li>
<li>Disadvantage: Low density, High cost<h4 id="Organization-of-SRAM-Chips"><a href="#Organization-of-SRAM-Chips" class="headerlink" title="Organization of SRAM Chips"></a>Organization of SRAM Chips</h4></li>
<li>16 × 8 SRAM<br>存储了 128 位数据，需要为地址、数据和控制提供14条外部连接线(4+8+2)。它还需要两条线(+2)用于电源支持和接地(一共16条)。</li>
<li>1k × 1 SRAM<br>1K(1024)个存储器单元可以被组织成128 x 8的阵列，总共需要 19（19=7+8+4） 根外部连接线。换一种方式，我们还可以把这个电路组织成1Kx1的形式。在这种情况下，需要 10位地址，但只需要一根数据线，因此共需要 15 （15=10+1+4）根外部连接线。<h3 id="DRAM"><a href="#DRAM" class="headerlink" title="DRAM"></a>DRAM</h3><h4 id="Advantages"><a href="#Advantages" class="headerlink" title="Advantages"></a>Advantages</h4></li>
<li>High density, low cost<h4 id="Disadvantage"><a href="#Disadvantage" class="headerlink" title="Disadvantage"></a>Disadvantage</h4></li>
<li>Longer access times</li>
<li>Leaky, needs to be refreshed</li>
<li>Cannot be easily integrated with CMOS<h4 id="Organization-of-DRAM-Chips"><a href="#Organization-of-DRAM-Chips" class="headerlink" title="Organization of DRAM Chips"></a>Organization of DRAM Chips</h4></li>
<li>32M × 8：（$1M=2^20$）存储器单元被组织成16Kx16K的阵列，需要 23（23=20+1+2）根外部连接线。每行的16384个单元被分成2048 组，每组8个单元，从而形成2048字节的数据。选择一行需要 14位地址，<strong>在一个选定的行中指定一个8位的组还需要 11 位地址。</strong>因此，在这个存储器中访问一个字节总共需要 25 位地址，高14位和低11 位分别构成一个字节的行地址和列地址。为了减少外部连接的引脚数，行地址和列地址多路复用 14 根引脚在读或写操作期间，行地址首先被加载。芯片响应被称为行地址选通(RAS)的输入控制线上的脉冲信号，把行地址装人行地址锁存器中。这将导致一个读操作开始，选定行中的所有单元被读取和刷新。<h4 id="Synchronous-DRAM-SDRAM-半导体"><a href="#Synchronous-DRAM-SDRAM-半导体" class="headerlink" title="Synchronous DRAM(SDRAM)半导体"></a>Synchronous DRAM(SDRAM)半导体</h4></li>
<li>Latency and Bandwidth are two parameters indicating the performance of a memory system.</li>
<li>Latency: Refers to the amount of time it takes to transfer a word of data to or from the memory.</li>
<li>Note: In block transfers, latency is used to <strong>denote the time before it takes to transfer the first word of data.</strong><h5 id="Bandwidth"><a href="#Bandwidth" class="headerlink" title="Bandwidth"></a>Bandwidth</h5></li>
<li>The number of bits or bytes that can be transferred in one second is referred to as bandwidth.</li>
<li>Unit: bit per second or byte per second.</li>
<li>The bandwidth of a memory unit depends on the speed of access to the stored data and on the number of bits that can be accessed in parallel.</li>
<li>The effective bandwidth also depends on the transfer capability of the links that connect the memory and the processor.</li>
<li>Effective Bandwidth = Bus Speed × Bus Width<h4 id="SDRAM-brust-operation"><a href="#SDRAM-brust-operation" class="headerlink" title="SDRAM brust operation"></a>SDRAM brust operation</h4>SDRAMs have several different modes of operation, which can<br>be selected by writing control information into a mode register.</li>
<li>The burst operations use the block transfer capability.</li>
<li>The mode register holds a 12-bit value that the SDRAM looks at in order to determine how many columns it should BURST and in what order it should BURST them.<h5 id="例题-2"><a href="#例题-2" class="headerlink" title="例题"></a>例题</h5></li>
<li>brust length: 如果脉冲长度为8，连续传输8个字，传输一次需要8个时钟周期</li>
<li>Assume that 32 bits of data are transferred in parallel. If a 400-MHz clockis used, how much time does it take to transfer。每一次有32位数据并行传输</li>
<li>8<em>32bits=8</em>4bytes=32bytes</li>
<li>行列转换激活需要额外的2个时钟周期</li>
<li>最开始传输的时候还有lantency，需要5个时钟周期<h4 id="quiz"><a href="#quiz" class="headerlink" title="quiz"></a>quiz</h4></li>
<li>某一DRAM芯片，容量为64K×1，除电源线、接地线和刷新线外，该芯片的最小引脚数目应为多少？</li>
<li>$64K=2^16$ ，<strong>由于地址线引脚只引出一半，因此地址线引脚数为8（注意这是DRAM特有的）</strong>。数据线引脚数为1 (有的芯片数据输入线与数据输出线是分开的，则数据线引脚数就为2)。</li>
<li>它<strong>有R/W信号，而没有CS信号</strong>。它有<strong>行地址选通信号RAS和列地址选通信号CAS</strong>。综上所述，除电源线、接地线和刷新线外，该芯片的最小引脚数目应为12。</li>
</ul>
<h3 id="strucue-of-large-memory-system"><a href="#strucue-of-large-memory-system" class="headerlink" title="strucue of large memory system"></a>strucue of large memory system</h3><h4 id="static-memory-system"><a href="#static-memory-system" class="headerlink" title="static memory system"></a>static memory system</h4><p>8K*32 SRAM：</p>
<ul>
<li>地址线：2^(3+10)-&gt;13根</li>
<li>数据线：32根</li>
</ul>
<h5 id="字拓展-amp-位拓展"><a href="#字拓展-amp-位拓展" class="headerlink" title="字拓展&amp;位拓展"></a>字拓展&amp;位拓展</h5><p>位拓展和字拓展是存储器容量扩充的两种方法，它们的目的是利用多个存储芯片构成一个更大的存储器。</p>
<ul>
<li><strong>字拓展</strong>是指在每个单元的位数不变的情况下，增加总的单元个数，也就是增加地址总线的宽度。(增加的是×前面的数字)</li>
<li><strong>位拓展</strong>是指在存储单元数不变的情况下，增加每个单元的位数（字长），也就是增加数据总线的宽度。(增加的是×后面的数字)</li>
</ul>
<p>例如，如果我们要用$1K\times4$的SRAM芯片构成一个$1K\times8$的存储器，我们可以采用<strong>位拓展</strong>的方法，将两个$1K\times4$的SRAM芯片<strong>并联</strong>，其中一个芯片提供低4位数据，另一个芯片提供高4位数据，地址线和控制线直接连接。这样，我们就可以实现每个单元由4位扩展到8位，而单元个数仍然为1K。</p>
<p>如果我们要用$1K\times8$的SRAM芯片构成一个$2K\times8$的存储器，我们可以采用<strong>字拓展</strong>的方法，将两个$1K\times8$的SRAM芯片<strong>串联</strong>，其中一个芯片存储低1K地址空间，另一个芯片存储高1K地址空间，<strong>数据线直接连接，控制线直接连接</strong>，地址线中低10位直接连接，高1位用来产生片选信号（如果芯片拓展的更多，可以让高位经过译码器来进行片选）。这样，我们就可以实现单元个数由1K扩展到2K，而每个单元仍然为8位。</p>
<p>如果我们要同时进行位拓展和字拓展，我们可以先进行位拓展，形成满足位要求的存储芯片组；再使用存储芯片组进行字拓展。例如，如果我们要用$1K\times4$的SRAM芯片构成一个$2K\times8$的存储器，我们可以先将两个$1K\times4$的SRAM芯片进行位拓展，形成一个$1K\times8$的存储芯片组；再将两个$1K\times8$的存储芯片组进行字拓展，形成一个$2K\times8$的存储器。</p>
<h4 id="dynamic-memory-system"><a href="#dynamic-memory-system" class="headerlink" title="dynamic memory system"></a>dynamic memory system</h4><p>基本和static memory system一样。</p>
<p>Packaging: Memory Modules</p>
<ul>
<li>Memory module: Assembly memory chips on a small board<br>that plugs into a socket on the computer’s motherboard<ul>
<li>SIMM(single in-line memory module)</li>
<li>DIMM(dual in-line memory module)</li>
</ul>
</li>
</ul>
<h2 id="8-5-存储器层次结构"><a href="#8-5-存储器层次结构" class="headerlink" title="8.5 存储器层次结构"></a>8.5 存储器层次结构</h2><p>Quiz</p>
<ol>
<li>A memory hierarchy <strong>C_</strong>.</li>
</ol>
<ul>
<li>A. limits programs’ size but allows them to execute more quickly<br>存储器层次结构不会限制程序大小</li>
<li>B. is a way of structuring memory allocation decisions<br>存储器层次结构不是一种存储器分配方式</li>
<li>C. takes advantage of the speed of SRAM and the capacity of disk<br>存储器层次结构利用了SRAM的速度和磁盘的容量，给用户造成存储器速 度快、容量大的假象</li>
<li>D. makes programs execute more slowly but allows them to be bigger<br>存储器层次结构使得程序执行得更快<h2 id="8-6-高速缓存cache"><a href="#8-6-高速缓存cache" class="headerlink" title="8.6 高速缓存cache"></a>8.6 高速缓存cache</h2><h3 id="cache的基本概念"><a href="#cache的基本概念" class="headerlink" title="cache的基本概念"></a>cache的基本概念</h3></li>
<li>Cache memories are small, fast SRAM-based memories<br>managed automatically in hardware.</li>
<li>Serves as a buffer between CPU and main memory</li>
<li>Cache line</li>
<li>cache 和CPU之间的数据传输是以字传输的方式进行的；<strong>cache和主存之间的数据传输是以块传输</strong>的方式进行的。</li>
</ul>
<h3 id="cache访问策略"><a href="#cache访问策略" class="headerlink" title="cache访问策略"></a>cache访问策略</h3><p>两种策略，先访问cache，没有命中再去访问内存，或者同时访问cache和内存，如果cache命中，就直接返回，如果cache没有命中，就从内存中取出数据，同时把数据放到cache中，下次访问的时候就可以直接从cache中取出数据了。</p>
<p>cache和内存同时访问，花费的平均时间更短。</p>
<ol>
<li>高速缓存命中：所需要的数据在cache中</li>
<li>高速缓存失效：所需要的数据不在cache中</li>
<li>高速缓存命中率：高速缓存命中次数/总访问次数<h3 id="8-6-1-Mapping-Scheme映射功能"><a href="#8-6-1-Mapping-Scheme映射功能" class="headerlink" title="8.6.1 Mapping Scheme映射功能"></a>8.6.1 Mapping Scheme映射功能</h3>那么就有个问题，如何区分是内存的哪一块数据呢？</li>
</ol>
<p>采用<strong>标记+有效位的方法</strong>。标记是主存块的块号，有效位(vaild bit)用来指示cache中的数据是否有效。所有的映射策略都在cache中对每一行做了标记，也就是<strong>主存块的块号</strong>，称为<code>tag</code>，<strong>每一块中不同字又用<code>word</code>来区分</strong>。在此基础上不同映射策略有其他的标志位划分。</p>
<p>需要注意的是，主存分块后每一块包含字的数量应该和cache行包含的字数相同，这样才能保证主存块和cache行之间的数据交换是整块进行的。这在一些运算的考察中也有用到。</p>
<p>word的位数w，也就是对每块中的字数$k$取对数,$2^w=k$。</p>
<h4 id="直接映射（Direct-Mapping）"><a href="#直接映射（Direct-Mapping）" class="headerlink" title="直接映射（Direct Mapping）"></a>直接映射（Direct Mapping）</h4><p>同一块主存的块只能映射到固定位置：<strong>主存块在cache中的位置=主存块号 mod cache总行数。</strong></p>
<p>在二进制中，取模操作的本质其实就是<strong>取低位</strong>,主存块号（s）末尾几位（r）直接决定在cache中的行号。</p>
<p>例如cache有m行,$m=2^r$,模$2^r$,那么其实就是等价于最后r位的信息已经通过在cache里的位置表示出来了，所以只需要把剩下的前（s-r）位作为tag即可。</p>
<p>主存中每个字的地址编码：tag（s-r bit）、line（r bit）、word（w bit）：</p>
<p>在这种操作规则下，cache的总行数$m=2^r$,r其实就可以作为line的位数来表示cache中的行号。</p>
<p>访问的时候直接先根据r位的line号找到对应的行，然后再比较tag，如果tag相同，就说明命中了，如果tag不同，就说明没有命中。</p>
<p><strong>tag唯一标识主存块,tag相同的块会被一起放进cache哦！！</strong>。</p>
<p>直接映射的特点是查找标记速度最快，但是cache利用不充分，命中率低。</p>
<h5 id="Advantages-1"><a href="#Advantages-1" class="headerlink" title="Advantages"></a>Advantages</h5><ul>
<li>Simple, easy to implement</li>
<li>Inexpensive<h5 id="Disadvantage-1"><a href="#Disadvantage-1" class="headerlink" title="Disadvantage"></a>Disadvantage</h5></li>
<li>Fixed location for given block</li>
<li>If a program accesses 2 blocks that map to the same line<br>repeatedly, cache misses are very high<h4 id="全相联映射（Associative-Mapping）"><a href="#全相联映射（Associative-Mapping）" class="headerlink" title="全相联映射（Associative Mapping）"></a>全相联映射（Associative Mapping）</h4>随意放。No mapping functions. A main memory block can load into any line of cache</li>
</ul>
<p>主存中每个字的地址编码：tag（s bit）、word（w bit），可能还会有。<strong>tag唯一标识主存块,tag相同的块会被一起放进cache哦！！</strong>。</p>
<p>cache存储空间利用充分，命中率高，缺点是查找标记最慢。</p>
<h5 id="What-are-advantage-and-disadvantage-of-associative-mapping"><a href="#What-are-advantage-and-disadvantage-of-associative-mapping" class="headerlink" title="What are advantage and disadvantage of associative mapping?"></a>What are advantage and disadvantage of associative mapping?</h5><ul>
<li>Its advantage is that it gives complete freedom in choosing the cache location in which to place the memory blocks.</li>
<li>Its disadvantage is that it requires complex circuitry to examine the tags of all cache blocks in parallel.<h4 id="组相联映射（Set-Associative-Mapping）、"><a href="#组相联映射（Set-Associative-Mapping）、" class="headerlink" title="组相联映射（Set Associative Mapping）、"></a>组相联映射（Set Associative Mapping）、</h4>主存块可以存放在cache<strong>特定分组中的任意位置</strong>。<strong>所属分组=主存块号%分组数量</strong></li>
</ul>
<p>The cache is divided into v ($=2^d$) sets, <strong>each of which consists of k lines. ( k-way set associative mapping)</strong><br>分为$v=2^d$组，其中<strong>n路组相联映射，代表n个cache行作为一组</strong>。</p>
<p>主存中每个字的地址编码：tag（s-d bit）、set（d bit）、word（w bit）</p>
<p>是前两种方式的折中。</p>
<h4 id="quiz-1"><a href="#quiz-1" class="headerlink" title="quiz"></a>quiz</h4><ul>
<li><p>A set-associative cache consists of a total of 64 blocks divided into 4-block sets.<br>The main memory contains 4096 blocks, each consisting of 128 words. How many bits are there in a main memory address? 19</p>
</li>
<li><p>主存有4096个块，所以需要12位指定块地址；每个块中有128个字，所以需要7位指定字地址。<br>12+7=19，所以主存地址是19位。</p>
</li>
<li>A set-associative cache consists of a total of 64 blocks divided into 4-block sets. The main memory contains 4096 blocks, each consisting of 128 words. How many bits are there in each of the TAG, SET, and WORD fields?8,4,7</li>
<li><p>主存地址总共19位，word部分7位，cache划分为16个set，故set部分4位，剩下19-7-4=8位是tag部分。</p>
<h3 id="8-6-2-替换策略"><a href="#8-6-2-替换策略" class="headerlink" title="8.6.2 替换策略"></a>8.6.2 替换策略</h3><p>前面说到cache的存储空间是有限的，当cache满了的时候，访问主存块如果没有命中，就需要替换掉一些数据，以便为新的数据腾出空间。</p>
<h4 id="RAND随机替换"><a href="#RAND随机替换" class="headerlink" title="RAND随机替换"></a>RAND随机替换</h4><p>随便选一个主存块替换，太随机了效果很差</p>
<h4 id="FIFO先进先出"><a href="#FIFO先进先出" class="headerlink" title="FIFO先进先出"></a>FIFO先进先出</h4><p>选中的主存块是最早进入cache的，效果也不好</p>
<h4 id="LRU——“最近最少使用”"><a href="#LRU——“最近最少使用”" class="headerlink" title="LRU——“最近最少使用”"></a>LRU——“最近最少使用”</h4><p>每个cache块都有一个<strong>计时器</strong>，<strong>记录每个cache距离最近一次被访问已经过去的访问周期个数，替换时选数值最大的</strong>。所在的cache块计数器清零，原本比他小的其他计数器都+1，其他保持不变。</p>
<p>$2^n$个cache块，计数器只需要n位。</p>
<p><strong>基于局部性原理，最近被访问的主存块很可能在不久的将来还会被访问，所以LRU的效果很好。</strong></p>
<p>细节：假如cache只有4块可以保证cache满的时候，他们的值都是0，1，2，3。而且每个cache块的计数数值都是唯一的。</p>
<p>LRU算法实际效果最好，命中率最高。</p>
<h4 id="LFU——“最不常用”"><a href="#LFU——“最不常用”" class="headerlink" title="LFU——“最不常用”"></a>LFU——“最不常用”</h4><p>每个cache块都有一个<strong>计时器</strong>，<strong>记录每个cache块近期被访问的次数，替换时选数值最小的</strong>。</p>
<p>有可能出现多个cache块计数次数都最多的情况，这个时候还要继续按照序号或者FIFO确定替换哪一块。</p>
<p><strong>实际运行效果并不好</strong>，因为最经常使用的内存块不一定未来就一定会继续被使用，例如微信打语音电话，这段时间语音通话的模块内存肯定一直被访问，累计了很多次数，但是一旦挂掉电话，cache中这部分要很久之后才会被替换。</p>
</li>
</ul>
<h3 id="8-6-3-写策略"><a href="#8-6-3-写策略" class="headerlink" title="8.6.3 写策略"></a>8.6.3 写策略</h3><p>CPU修改了cache中的数据副本，如何保证数据一致性？</p>
<h4 id="写命中（要写入cache命中的块）"><a href="#写命中（要写入cache命中的块）" class="headerlink" title="写命中（要写入cache命中的块）"></a>写命中（要写入cache命中的块）</h4><h5 id="全写法（写直通法，write-through）"><a href="#全写法（写直通法，write-through）" class="headerlink" title="全写法（写直通法，write-through）"></a>全写法（写直通法，write-through）</h5><p>CPU写数据的时候<strong>直接写入cache，同时写入主存</strong>。</p>
<ul>
<li>这样更能保证数据一致性，也不再需要把cache中的内容写回去主存了。</li>
<li>但是访问速度很慢，因为要写两次。</li>
</ul>
<p>所以一般采用<strong>写缓冲</strong>，用<strong>一个SRAM来暂时存放要写入主存的数据</strong>，然后再写入内存。<strong>但是有限的SRAM容量，如果写很频繁，SRAM饱和，会造成阻塞。</strong></p>
<ul>
<li>Advantage<ul>
<li>Keeps cache main memory consistent at the same time.</li>
</ul>
</li>
<li>Disadvantages<ul>
<li>All writes require main memory access (bus transaction).</li>
<li>Slows down the system.If the there is another read request for main memory due to miss in cache, the read request has to wait until the earlier write was serviced.</li>
</ul>
</li>
<li>优势<ul>
<li>同时保持缓存主内存一致。</li>
</ul>
</li>
<li>缺点<ul>
<li>所有写入都需要主存储器访问（总线事务）。</li>
<li>减慢系统速度。如果由于缓存未命中而有另一个对主内存的读取请求，则该读取请求必须等待，直到先前的写入得到服务。<h5 id="写回法（write-back）"><a href="#写回法（write-back）" class="headerlink" title="写回法（write back）"></a>写回法（write back）</h5>CPU<strong>只需要先写cache，如果cache中的块被改变了，当这个cache块被推出的时候才同步到主存。</strong>这样写入速度快，但是会造成数据不一致的问题。</li>
</ul>
</li>
</ul>
<p>需要用一个<strong>脏位</strong>来标记cache中的数据是否被修改过，如果被修改过，就要写回主存。没被修改过就不用写回去主存了。</p>
<ul>
<li>Advantages<ul>
<li>Faster than write-through, time is not spent accessing main memory.</li>
<li>Writes to multiple words within a block require only one write to the main-memory.</li>
</ul>
</li>
<li>Disadvantages<ul>
<li>Portions of main memory are invalid, and hence accesses by I/O modules can be allowed only through the cache.</li>
<li>Need extra bit in cache to indicate which block has been modified. Adds to size of the cache.</li>
</ul>
</li>
<li>优点<ul>
<li>比直写式更快，无需花费时间访问主内存。</li>
<li>写入一个块内的多个字只需向主存储器写入一次。</li>
</ul>
</li>
<li>缺点<ul>
<li>部分主存无效，因此只能通过高速缓存允许 I/O 模块进行访问。</li>
<li>高速缓存中需要额外的位来指示哪个块已被修改。 添加缓存的大小。</li>
</ul>
</li>
</ul>
<h4 id="写不命中（要写入cache没有命中的块）"><a href="#写不命中（要写入cache没有命中的块）" class="headerlink" title="写不命中（要写入cache没有命中的块）"></a>写不命中（要写入cache没有命中的块）</h4><h5 id="写分配法（write-allocate）"><a href="#写分配法（write-allocate）" class="headerlink" title="写分配法（write allocate）"></a>写分配法（write allocate）</h5><p>把要<strong>写的块调到cache里再进行写操作</strong>。然后常常搭配写回法</p>
<h5 id="非写分配法"><a href="#非写分配法" class="headerlink" title="非写分配法"></a>非写分配法</h5><p>非写分配法就<strong>直接对主存上的块进行写操作，不把块调到cache里</strong>。常常搭配全写法。<strong>而且只有读操作才调入cache</strong>。</p>
<h3 id="多级cache"><a href="#多级cache" class="headerlink" title="多级cache"></a>多级cache</h3><p>在多级cache中，cache之间使用非写分配法＋全写法，最后一级cache和主存之间使用写分配法＋写回法。</p>
<h3 id="TIPS"><a href="#TIPS" class="headerlink" title="TIPS"></a>TIPS</h3><ul>
<li>Q1:The effectiveness of the cache mechanism is based on a property of computer programs called <strong>_</strong>.</li>
<li>A1:. <strong>locality of reference(局部性原理)</strong></li>
<li>Q2:Which of the following manages the transfer of data between the cache and main memory?</li>
<li>A2: <strong>hardware（cache-主存系统完全由硬件管理）</strong></li>
<li>In direct-mapped caches, there is no choice about which line to evict, since the incoming line can only be placed in one location in the cache.</li>
</ul>
<h2 id="8-7-虚拟存储器"><a href="#8-7-虚拟存储器" class="headerlink" title="8.7 虚拟存储器"></a>8.7 虚拟存储器</h2><h3 id="页式存储管理"><a href="#页式存储管理" class="headerlink" title="页式存储管理"></a>页式存储管理</h3><p>程序在执行的时候是先由<strong>逻辑地址转换为物理地址</strong>的。CPU负责读取进程的操作码和逻辑地址，并进行转换操作。</p>
<p>Relevant Terms</p>
<ul>
<li>Physical Memory: memory actually available in the computer.</li>
<li>Logical or virtual Memory: memory that the OS allows a program to believe it has.</li>
<li>Physical Address: real location in physical memory; identifies actual storage.</li>
<li>Logical or virtual Address: conventional addressing used by a program which the OS must translate into a physical address.</li>
</ul>
<p>MMU (Memory Management Unit): The hardware converts virtual addresses into physical addresses via an OS-managed lookup table (page table).</p>
<h4 id="Implementation-of-Virtual-Memory"><a href="#Implementation-of-Virtual-Memory" class="headerlink" title="Implementation of Virtual Memory"></a>Implementation of Virtual Memory</h4><p>逻辑地址分为<strong>页号和页内地址</strong>，首先在<strong>快表（tlb,Translation Lookaside Buffer）</strong>中查询是否有对应的页项。如果命中，则把页项对应的主存块号跟页内地址拼接起来，得到所需要的物理主存地址，然后再到cache里去找。</p>
<p>如果在快表中没有命中，则需要根据<strong>页表基址寄存器</strong>拿到页表基地址，再去到<strong>主存</strong>的<strong>慢表/页表</strong>中去执行一次访存，同样为了获得主存中的块号。</p>
<p>与此同时，同样因为局部性原理，CPU还会把当前的页项存到快表中。下一次进行地址转换的时候就能更快。（因为<strong>快表和慢表的关系就有点类似于cache和主存的关系</strong>，一个用SRAM实现小而快，一个用DRAM大而慢。而且快表还是个“相联存储器”，是可以通过内容来查找的）</p>
<h5 id="Page-Table-Entry"><a href="#Page-Table-Entry" class="headerlink" title="Page Table Entry"></a>Page Table Entry</h5><ul>
<li>Page number: Physical page number OR pointer to secondary storage</li>
<li>Valid bit (Presence bit): Indicate whether the page is actually loaded in the main memory</li>
<li>Modify bit: Indicate whether the page has been modified during its residency in the main memory</li>
<li>Use bit (Reference bit): Indicate whether the page has been used recently</li>
<li>Access Control bit: Read, write, execute, etc.<h3 id="虚拟存储器"><a href="#虚拟存储器" class="headerlink" title="虚拟存储器"></a>虚拟存储器</h3>操作系统把程序/进程分页。从辅存到主存，这部分主要是由硬件和操作系统来完成的。</li>
</ul>
<p>虚拟存储器主要也是由操作系统承担的任务。虚存的作用是解决主存空间不足，其实和cache-主存机制差不多，只不过所在的存储层次不同。</p>
<p>页表的拓展：需要有有效位判断是否已经从辅存加载到主存、脏位来判断是否被改变、需要外存块号来指示辅存中的块号、需要访问位来执行替换策略。</p>
<p>页面替换算法，跟cache的替换策略相同。</p>
<ul>
<li>Page Replacement<ul>
<li>LRU (Needs Use bit)</li>
<li>FIFO</li>
<li>Software (OS) implementation</li>
</ul>
</li>
<li>Write Policy<ul>
<li>Write back</li>
<li>Write through is not suitable for virtual memory</li>
</ul>
</li>
</ul>
<h4 id="Disadvantage-2"><a href="#Disadvantage-2" class="headerlink" title="Disadvantage"></a>Disadvantage</h4><ul>
<li>Internal fragmentation problem<ul>
<li>Last page is unlikely to be full</li>
<li>If the page size is n bytes, the average amount of space wasted in the last page of a program by internal fragmentation will be n/2 bytes.</li>
</ul>
</li>
</ul>
<h4 id="Page-Size"><a href="#Page-Size" class="headerlink" title="Page Size"></a>Page Size</h4><p>– Choosing a page size is a question of balancing forces that favor a larger page size versus those favoring a smaller size.</p>
<h5 id="Advantages-of-choosing-larger-page-size"><a href="#Advantages-of-choosing-larger-page-size" class="headerlink" title="Advantages of choosing larger page size"></a>Advantages of choosing larger page size</h5><ul>
<li>The size of the page table is inversely proportional to the page size: Memory can therefore be saved by making the pages bigger.</li>
<li>Transferring larger pages to or from secondary storage, possiblyover a network, <strong>is more efficient than transferring smaller pages</strong>.<h5 id="Disadvantages-of-choosing-larger-page-size"><a href="#Disadvantages-of-choosing-larger-page-size" class="headerlink" title="Disadvantages of choosing larger page size"></a>Disadvantages of choosing larger page size</h5></li>
<li>A large page size will result in <strong>more wasted storage (internal fragmentation)</strong> when <em>a contiguous region of virtual memory is not equal in size to a multiple of the page size.</em></li>
</ul>
<h4 id="quiz-2"><a href="#quiz-2" class="headerlink" title="quiz"></a>quiz</h4><ol>
<li>About TLB, which of the following is true?(A,D)</li>
</ol>
<ul>
<li>A. It’s a small cache which consists of a small portion of the page table</li>
<li>B. When a TLB miss occurs, the operating system must copy the requested page from<br>the disk into the main memory</li>
<li>C. TLB misses can only be handled in hardware</li>
<li>D. Its content is accessed based on the address</li>
</ul>
<ol>
<li>Under what circumstances do <strong>page faults</strong> occur? Describe the actions taken by the operating system when a page fault occurs.</li>
</ol>
<ul>
<li>A page fault occurs when an access to a page that has not been brought into main memory takes place.</li>
<li>The operating system verifies the memory access, aborting the program if it is invalid. If it is valid, a free frame is located and I/O is requested to read the needed page into the free frame. Upon completion of I/O, the process table and page table are updated and the instruction is restarted.</li>
</ul>
<h4 id="segmentation-段式存储"><a href="#segmentation-段式存储" class="headerlink" title="segmentation(段式存储)"></a>segmentation(段式存储)</h4><h5 id="Address-Structure"><a href="#Address-Structure" class="headerlink" title="Address Structure"></a>Address Structure</h5><ul>
<li>Virtual Address (2 fields):<strong>Virtual Segment Number Offset</strong><h5 id="Segment-Table"><a href="#Segment-Table" class="headerlink" title="Segment Table"></a>Segment Table</h5></li>
<li>each table entry has<ul>
<li>Address of start of segment</li>
<li>Segment size</li>
<li>Some control bits</li>
</ul>
</li>
<li>Segment Table Base Register: points to the segment table’s location in memory.</li>
</ul>
<ul>
<li>Advantages<ul>
<li>Resolve internal fragmentation problem.</li>
<li>Simplify the handling of data structures that are shrinking or growing.</li>
<li>The linking up of procedures compiled separately is greatly simplified.</li>
<li>Facilitate sharing procedures or data between several programs.</li>
<li>Different segments can have different kinds of  protection.</li>
</ul>
</li>
<li>Disadvantages<ul>
<li>Programmer must be aware of the memory model in use (at the assembly level, anyway).</li>
<li>The start address is added to the offset, a process much more time consuming than concatenation.</li>
<li>Segmentation has a problem called external fragmentation.</li>
<li>Segments may be too large to fit in physical memory.</li>
</ul>
</li>
</ul>
<h4 id="Segmentation-with-paging-段页式存储"><a href="#Segmentation-with-paging-段页式存储" class="headerlink" title="Segmentation with paging(段页式存储)"></a>Segmentation with paging(段页式存储)</h4><ul>
<li>Take advantage of the best features of both by assigning fixed-size pages within variable-sized segments.</li>
<li>Each program has a segment table. Each segment has a page<br>table. This means that a virtual memory address will have <strong>three fields.</strong><ul>
<li>Segment number</li>
<li>Page number</li>
<li>Offset</li>
</ul>
</li>
<li>Advantages (compared to segmentation)<ul>
<li>The allocation of segments to physical memory is simpler.</li>
<li>It is no longer necessary to explicitly store the size of the segment in the segment table.</li>
<li>When the frame number is generated explicitly, it is no longer necessary to add the offset to a generated value.</li>
</ul>
</li>
<li>Disadvantages<ul>
<li>Internal fragmentation problem.</li>
<li>The time cost of a second level of table lookup.<h2 id="8-10-辅助存储器"><a href="#8-10-辅助存储器" class="headerlink" title="8.10 辅助存储器"></a>8.10 辅助存储器</h2><h3 id="8-10-1-磁盘存储器"><a href="#8-10-1-磁盘存储器" class="headerlink" title="8.10.1 磁盘存储器"></a>8.10.1 磁盘存储器</h3><h4 id="磁盘的组成"><a href="#磁盘的组成" class="headerlink" title="磁盘的组成"></a>磁盘的组成</h4>每块磁盘含有若干个记录面，每个记录面划分为若干个磁道，每个磁道又划分为若干个扇区。每个扇区（块）是磁盘读写的最小单位。</li>
</ul>
</li>
<li>磁头(heads)：也就是记录面数，表示磁盘总共有多少个磁头，磁头用于读写盘片上记录面的数据。一个磁头对应一个记录面。<ul>
<li>Read/Write Head<ul>
<li>Fixed Head<ul>
<li>One read-write head per track</li>
<li>Heads mounted on fixed ridged arm</li>
</ul>
</li>
<li><strong>Movable Head</strong><ul>
<li><strong>One read-write head per surface</strong></li>
<li>Heads mounted on a movable arm</li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li>柱面（cylinders）：每一面盘片上的磁道(track)数。不同记录面的相同位置上的这些磁道组成一个柱面。<ul>
<li>Each track has the same number of sectors</li>
<li>Outer tracks have more sectors. (Applied in large disks)</li>
<li>Tracks: 500 ~ 2000 tracks per surface</li>
</ul>
</li>
<li>扇区(sectors)：每条磁道上的扇区数。<ul>
<li>10 ~ 100 sectors per track</li>
<li>Sectors: Typically 512 bytes</li>
</ul>
</li>
<li>Disk address: (surface number, track number, sector number)<h4 id="性能指标"><a href="#性能指标" class="headerlink" title="性能指标"></a>性能指标</h4><h5 id="容量"><a href="#容量" class="headerlink" title="容量"></a>容量</h5></li>
<li>$容量=磁头数\times柱面数\times扇区数\times每个扇区的字节数$</li>
<li>Disk Access Time<ul>
<li>Access Time = Seek Time + Rotational Time<h5 id="磁道寻道时间-Seek-Time"><a href="#磁道寻道时间-Seek-Time" class="headerlink" title="磁道寻道时间 Seek Time"></a>磁道寻道时间 Seek Time</h5></li>
</ul>
</li>
<li>The time required to <strong>move the read/write head to the proper track.</strong></li>
<li>Average value : 5ms ~ 8ms.<h5 id="磁盘旋转时间-Rotational-Tim-Latency-Time"><a href="#磁盘旋转时间-Rotational-Tim-Latency-Time" class="headerlink" title="磁盘旋转时间 Rotational Tim(Latency Time)"></a>磁盘旋转时间 Rotational Tim(Latency Time)</h5></li>
<li>The amount of time that elapses after the head is positioned over the correct track until the starting position of the addressed sector passes under the read/write head.</li>
<li>Average value: the time for half a rotation of the disk.<h5 id="数据传输率-Transfer-Rate"><a href="#数据传输率-Transfer-Rate" class="headerlink" title="数据传输率 Transfer Rate"></a>数据传输率 Transfer Rate</h5></li>
<li>$数据传输率=每个扇区的字节数\times每分钟传输的扇区数$</li>
</ul>
<p>tips:</p>
<ul>
<li>访问同一柱面上的所有磁道都不需要移动磁头</li>
<li>每个盘面对应一个读写磁头</li>
</ul>
<h2 id="全章习题总结"><a href="#全章习题总结" class="headerlink" title="全章习题总结"></a>全章习题总结</h2><ul>
<li>按字编址/按字节编址</li>
<li>主存地址=主存块号+块内地址</li>
<li>cache entry=<h1 id="第-2-章-指令集体系结构（machine-instructions-amp-programs）"><a href="#第-2-章-指令集体系结构（machine-instructions-amp-programs）" class="headerlink" title="第 2 章-指令集体系结构（machine instructions &amp; programs）"></a>第 2 章-指令集体系结构（machine instructions &amp; programs）</h1><h2 id="Instruction-Formats"><a href="#Instruction-Formats" class="headerlink" title="Instruction Formats"></a>Instruction Formats</h2></li>
<li>operation code (opcode)</li>
<li>source operand reference</li>
<li>result operand reference<h3 id="instruction-representation"><a href="#instruction-representation" class="headerlink" title="instruction representation"></a>instruction representation</h3>The instruction is divided into two fields</li>
<li>Operation code field<ul>
<li>Specify the operation to be performed</li>
</ul>
</li>
<li>Address field<h4 id="Instruction-Address-Field-Formats"><a href="#Instruction-Address-Field-Formats" class="headerlink" title="Instruction Address Field Formats"></a>Instruction Address Field Formats</h4></li>
<li>Zero-address Instruction</li>
<li>One-address Instruction</li>
<li>Two-address Instruction</li>
<li>Three-address Instruction</li>
</ul>
<h4 id="instruction-length"><a href="#instruction-length" class="headerlink" title="instruction length"></a>instruction length</h4><ul>
<li>Fixed-length instruction</li>
<li>Variable-length instruction</li>
</ul>
<h5 id="Variable-length-Opcode-Expanding-Opcode"><a href="#Variable-length-Opcode-Expanding-Opcode" class="headerlink" title="Variable-length Opcode (Expanding Opcode)"></a>Variable-length Opcode (Expanding Opcode)</h5><p>操作码数位和操作数地址的位数相互影响，操作码数位越多，操作数地址的位数越少，反之亦然。</p>
<p>指令长度一定的时候，低位都是操作数地址，所有操作数地址的位数是一致的。高位是操作码，其中n操作数的指令数量是可以人为规定的，这影响了操作码的规则。操作码还承担了标识当前指令操作数数量的作用。因此指令数量一定是奇数，因为要留出一种排列来表示操作数数量。</p>
<p>这里最好看课件的例子，很清楚。</p>
<h2 id="指令寻址"><a href="#指令寻址" class="headerlink" title="指令寻址"></a>指令寻址</h2><p>确定下一段要执行的指令的存放地址。不管主存是是按照字编码还是按照字节编码，最终都是由程序计数器PC指出的。</p>
<p>每一条指令的执行都分为取指令和执行指令两个阶段，取指令阶段需要访问主存，执行指令阶段不一定需要访问主存。</p>
<h3 id="顺序寻址"><a href="#顺序寻址" class="headerlink" title="顺序寻址"></a>顺序寻址</h3><p>$(PC)+’1’\rightarrow PC$</p>
<p>这里的‘1’要理解为一个<strong>指令字长</strong>，每一次取指令之后都会变成PC+’1’。</p>
<h3 id="跳跃寻址"><a href="#跳跃寻址" class="headerlink" title="跳跃寻址"></a>跳跃寻址</h3><p>转移类指令jmp、jg等。</p>
<h2 id="数据寻址模式"><a href="#数据寻址模式" class="headerlink" title="数据寻址模式"></a>数据寻址模式</h2><p>假设指令字长=机器字长=存储字长。<strong>数据地址=寻址方式（E）加上形式地址（A，contents of an address field in the instruction）</strong></p>
<h3 id="直接寻址（direct-addressing-Absolute-mode）"><a href="#直接寻址（direct-addressing-Absolute-mode）" class="headerlink" title="直接寻址（direct addressing\Absolute mode）"></a>直接寻址（direct addressing\Absolute mode）</h3><p>$EA=A$</p>
<p>不足是<strong>寻址范围小，只能访问主存中的一部分数据。</strong></p>
<h3 id="间接寻址（indirect-addressing）"><a href="#间接寻址（indirect-addressing）" class="headerlink" title="间接寻址（indirect addressing）"></a>间接寻址（indirect addressing）</h3><p>$EA=(A)$</p>
<p>一共访存3次：</p>
<ol>
<li>取指令1次</li>
<li>执行指令2次（Instruction execution requires two memory references to fetch the operand: one to get its address and a second to get its value.）</li>
</ol>
<p>优点：</p>
<ul>
<li>扩大了寻址的范围（有效地址EA的位数大于形式地址A的位数）</li>
<li>多次间接寻址便于编制程序有利于子程序返回。</li>
</ul>
<h3 id="寄存器寻址（register-addressing）"><a href="#寄存器寻址（register-addressing）" class="headerlink" title="寄存器寻址（register addressing）"></a>寄存器寻址（register addressing）</h3><p>The operand is the contents of a processorregister; the address of the register is given in the instruction.</p>
<p>$EA=R_i$</p>
<p>Example:  Add R4, R2, R3</p>
<p>优点：</p>
<ul>
<li><strong>指令在执行阶段不访问主存</strong>，只访问寄存器；指令字短而且执行速度快，支持向量/矩阵运算</li>
</ul>
<p>缺点：</p>
<ul>
<li>寄存器贵，少，<strong>寻址范围也有限</strong></li>
</ul>
<h3 id="寄存器间接寻址（register-indirect-addressing）"><a href="#寄存器间接寻址（register-indirect-addressing）" class="headerlink" title="寄存器间接寻址（register indirect addressing）"></a>寄存器间接寻址（register indirect addressing）</h3><p>$EA=(R_i)$，共有2次访存，取指令和执行指令。<strong>操作数在主存单元中</strong>。<br>优点：</p>
<ul>
<li>比一般的间接寻址要快，但指令的执行阶段还是需要访问主存。<h3 id="隐含寻址（implicit-addressing）"><a href="#隐含寻址（implicit-addressing）" class="headerlink" title="隐含寻址（implicit addressing）"></a>隐含寻址（implicit addressing）</h3>不是显式地给出操作数的地址，而是在指令中隐含着操作数的地址。</li>
</ul>
<p>优点：</p>
<ul>
<li>有利于缩短指令字长</li>
<li>需增加存储操作数或者隐含地址的硬件</li>
</ul>
<h3 id="立即寻址（immediate-addressing）"><a href="#立即寻址（immediate-addressing）" class="headerlink" title="立即寻址（immediate addressing）"></a>立即寻址（immediate addressing）</h3><p>用#来表示立即寻址，形式地址A就是数据本身，又称为立即数，一般是用补码形式。</p>
<p>优点：</p>
<ul>
<li>指令执行阶段不访问主存，指令执行时间最短</li>
</ul>
<p>缺点：</p>
<ul>
<li>A的位数限制了立即数的范围，用补码的时候可表示的数据范围是$-2^{n-1}~2^{n-1}-1$。</li>
</ul>
<h3 id="偏移寻址（offset-addressing）"><a href="#偏移寻址（offset-addressing）" class="headerlink" title="偏移寻址（offset addressing）"></a>偏移寻址（offset addressing）</h3><p>偏移寻址是个大类，可以包括相对寻址，基址寻址和变址寻址。区别就在于偏倚的起点不一样。</p>
<h4 id="相对寻址（relative-addressing）"><a href="#相对寻址（relative-addressing）" class="headerlink" title="相对寻址（relative addressing）"></a>相对寻址（relative addressing）</h4><p>$EA=PC+A$。<strong>以程序计数器PC所指的地址作为起点。</strong>和<strong>变址寻址</strong>的区别就在于用PC代替了通用寄存器。</p>
<p>按照课本写法记作$A(PC)$。</p>
<p>把程序计数器PC的内容加上指令格式中的形式地址A而形成操作数的有效地址，即$EA=PC+A$。<strong>其中A是相对于PC所指地址的位移量，可正可负，补码表示。</strong></p>
<p>优点：</p>
<ul>
<li>操作数的地址不是固定的，随着程序计数器PC的值变化而变化，并且与指令地址之间的差值是固定的。因此便于程序浮动。相对寻址广泛应用于转移指令。</li>
</ul>
<p>程序浮动我的理解是，程序执行顺序的变化不影响指令的实现，因为地址是相对的。</p>
<h4 id="基址寻址（base-addressing）"><a href="#基址寻址（base-addressing）" class="headerlink" title="基址寻址（base addressing）"></a>基址寻址（base addressing）</h4><p>$EA=(BR)+A$<br>以程序的起始存放地址作为起点，可以浮动。</p>
<p>有的机器采用专门的寄存器——基址寄存器（BR,base address register）也就是OS中的重定位寄存器。有的机器没有专门的基址寄存器，而是用通用寄存器来实现基址寻址。不过就要在指令中指明用哪个寄存器，至于要用几个bit指明，看通用寄存器的数量。</p>
<p>优点：</p>
<ul>
<li>扩大了寻址范围。</li>
</ul>
<p>注意：</p>
<ul>
<li>基址寄存器是面向操作系统的，内容由操作系统或者管理程序确定，在程序执行过程中不允许改变。</li>
<li>当使用通用寄存器作为基址寄存器的时候，可由用户决定哪个寄存器作为基址寄存器，但是在程序执行过程中不允许改变，内容仍然由操作系统确定。</li>
</ul>
<h4 id="变址寻址（index-addressing）课件上-是indexed-mode"><a href="#变址寻址（index-addressing）课件上-是indexed-mode" class="headerlink" title="变址寻址（index addressing）课件上 是indexed mode"></a>变址寻址（index addressing）课件上 是indexed mode</h4><p>程序员自己决定起点。</p>
<p>变址寄存器（IX,index register）<br>$EA=(IX)+A$</p>
<p>按照课本写法记作$A(R_i)$。</p>
<p>和基址寻址的区别就在于变址寄存器是面向用户的，在程序执行过程中，变址寄存器的内容可由用户改变，会把IX作为偏移量，形式地址A作为基址。</p>
<p>在数组处理过程中，可设定A为数组的首地址，IX为数组的下标，不断改变变址寄存器IX的内容，便可很容易形成数组中任意数据的地址，特别适合编制循环程序。</p>
<p>注意，除了寄存器的值加上一个常数，还可以用第二个寄存器的值存偏移量。课本记作$(R4,45)$，还有两个寄存器加上常数的版本$A(R4,R5)$</p>
<h4 id="基址变址复合寻址（索引寻址）（indexed-addressing）"><a href="#基址变址复合寻址（索引寻址）（indexed-addressing）" class="headerlink" title="基址变址复合寻址（索引寻址）（indexed addressing）"></a>基址变址复合寻址（索引寻址）（indexed addressing）</h4><p>先基址后变址寻址，$EA=(IX)+((BR)+A)$</p>
<h4 id="堆栈寻址（stack-addressing）"><a href="#堆栈寻址（stack-addressing）" class="headerlink" title="堆栈寻址（stack addressing）"></a>堆栈寻址（stack addressing）</h4><p>隐含使用栈顶指针SP作为操作数地址。堆栈是存储器或者专用寄存器组中一块特殊的按照FILO管理的存储区。读写单元地址使用特定的寄存器给出的，该寄存器被称为堆栈指针。指向栈顶元素的地址。</p>
<p>硬堆栈：在寄存器中实现堆栈。不访存。</p>
<p>软堆栈：在主存中划分一块区域作为堆栈。访存一次。</p>
<h5 id="自增寻址（auto-increment-addressing）和自减寻址（auto-decrement-addressing）"><a href="#自增寻址（auto-increment-addressing）和自减寻址（auto-decrement-addressing）" class="headerlink" title="自增寻址（auto-increment addressing）和自减寻址（auto-decrement addressing）"></a>自增寻址（auto-increment addressing）和自减寻址（auto-decrement addressing）</h5><p>我们在一个特定的寄存器外加括号表示这个寄存器中的内容要用作有效地址。</p>
<p>自增寻址按照课本写法记作$(R_i)+$,也就是在后面加一个+号表示<strong>访问过操作数后递增寄存器的值</strong>。</p>
<p>自减寻址按照课本写法记作$-(R_i)$，在前面加一个-号表示<strong>在把寄存器的值读作操作数地址之前要先递减寄存器的值</strong>。</p>
<p>为什么一个先一个后？这样的原因是更容易用这样的方式去实现一个栈。（隐含使用栈顶指针SP作为操作数地址）</p>
<p><strong>注意！每次递增/递减，对于一个字节大（8位）的操作数增量是1位，对于16位的操作数增量是2位，对于32位的操作数增量是4位。</strong></p>
<h2 id="subroutine子程序"><a href="#subroutine子程序" class="headerlink" title="subroutine子程序"></a>subroutine子程序</h2><p>子程序嵌套和处理器堆栈。</p>
<h3 id="subroutine-linkage"><a href="#subroutine-linkage" class="headerlink" title="subroutine linkage"></a>subroutine linkage</h3><p>链路寄存器（linkage register）LR，用于存放返回地址。<br>处理器堆栈：用于存放返回地址的栈，也就是LR的栈。</p>
<p>第一次子程序调用之后，LR的内容就是第一次子程序的返回地址，第二次子程序调用之后，LR的内容就是第二次子程序的返回地址（覆盖了）。但是在第二次子程序调用之前，第一次子程序的返回地址就已经被压入了处理器堆栈中，所以第二次子程序执行完之后，可以从处理器堆栈中弹出第一次子程序的返回地址，然后再把LR的内容赋值给PC，就可以返回到第一次子程序的执行位置了。</p>
<h3 id="Condition-Codes"><a href="#Condition-Codes" class="headerlink" title="Condition Codes"></a>Condition Codes</h3><p>Processor can maintain information on results to affect<br>subsequent conditional branches</p>
<p>Results from arithmetic/comparison &amp; Move</p>
<p>psw：程序状态字，用于存放程序执行过程中的状态信息，如进位标志（C,carry）、溢出标志（V,overflow）、零标志（Z，zero）、符号标志（N，negative）等。</p>
<p>Condition code flags in a status register:</p>
<ul>
<li>N (negative) 1 if result negative, else 0</li>
<li>Z (zero) 1 if result zero, else 0</li>
<li>V (overflow) 1 if overflow occurs, else 0</li>
<li>C (carry) 1 if carry-out occurs, else 0</li>
</ul>
<h2 id="RISC和CISC-styles"><a href="#RISC和CISC-styles" class="headerlink" title="RISC和CISC styles"></a>RISC和CISC styles</h2><p>对比表格：<br>|对比的项目| RISC | CISC |<br>| —— | —— | —— |<br>|  指令系统 | 精简 | 复杂庞大 |<br>|  指令字长 | 指令字长固定 | 指令字长可变 |<br>|  指令格式 | 指令格式简单 | 指令格式复杂 |<br>|  指令数目 | 指令数目少，一般少于100 | 指令数目多，一般大于200 |<br>|  指令执行时间 | 绝大多数在一个周期内完成 | 相差较大 |<br>|  指令使用频率 | 都比较常用 | 相差很大 |<br>|  控制方式 | 绝大多数采用组合逻辑控制（效率更高） | 绝大多数采用微程序控制（效率更低） |<br>|  通用寄存器数量 | 多 | 较少 |<br>|  允许访存的指令 | <strong>只有load和store</strong> | 都可以，不加限制 |<br>|  指令流水线 | <strong>必须实现指令流水线</strong> | 可以通过一定方式实现指令流水线 |<br>|  目标代码 | 目标代码采用优化的编译程序，生成代码更为高效 | 难以用优化编译生成高效的目标代码程序 |</p>
<h3 id="RISC-characteristics-include"><a href="#RISC-characteristics-include" class="headerlink" title="RISC characteristics include:"></a>RISC characteristics include:</h3><ul>
<li><strong>simple</strong> addressing modes</li>
<li>all instructions <strong>fitting in a single word</strong></li>
<li><strong>fewer</strong> total instructions</li>
<li>arithmetic/logic operations on <strong>registers</strong></li>
<li><strong>load/store</strong> architecture for data transfers</li>
<li><strong>more instructions executed per program</strong></li>
<li>Simpler instructions make it <strong>easier to design faster hardware</strong> (e.g., use of pipelining)<h4 id="例题-3"><a href="#例题-3" class="headerlink" title="例题"></a>例题</h4></li>
<li>下列几项中，不符合RISC指令系统的特点是<strong><em>B</em></strong><pre><code>- A．**指令长度固定，指令种类少**
- B．寻址方式种类尽量减少，指令功能尽可能强
- C．**增加寄存器的数目，以尽量减少访存次数**
- D．**选取使用频率最高的一些简单指令，以及很有用但不复杂的指令**
</code></pre></li>
</ul>
<h3 id="CISC-characteristics-include"><a href="#CISC-characteristics-include" class="headerlink" title="CISC characteristics include:"></a>CISC characteristics include:</h3><ul>
<li>more complex addressing modes</li>
<li>instructions spanning more than one word</li>
<li>more instructions in the instruction set</li>
<li>arithmetic/logic operations <strong>on memory</strong></li>
<li><strong>memory-to-memory</strong> data transfers</li>
<li>fewer instructions executed per program</li>
<li>Complexity makes it somewhat more difficult to design fast hardware, but still possible</li>
</ul>
<h2 id="tips"><a href="#tips" class="headerlink" title="tips"></a>tips</h2><ul>
<li>Q1:In the following addressing mode, which does not belong to RISC style computer?</li>
<li><p>A1:indirect addressing mode（间接寻址）</p>
</li>
<li><p>区分index和indexed寻址</p>
</li>
<li>大多数CISC处理器都有所有的五种基本寻址方式（立即寻址、寄存器寻址、直接寻址、间接寻址和变址寻址），除此之外通常还有三种寻址方式（自动增量寻址、自动减量寻址和相对寻址）。其中自动增量减量寻址其实就是堆栈寻址。</li>
</ul>
<blockquote>
<p>RISC是一种精简指令集计算机，它的指令集设计更加简单和高效，只包含一些基本的指令，如算术操作和数据传输。RISC支持以下几种数据寻址的方法：</p>
<ul>
<li>立即寻址，即操作数是指令中的一个常数。</li>
<li>寄存器寻址，即操作数是一个寄存器。</li>
<li>基址或偏移寻址，即操作数在内存中的地址是一个寄存器和指令中的一个常数的和。</li>
<li>PC相关寻址，即操作数在内存中的地址是当前PC和指令中的一个常数的和。</li>
<li>绝对地址寻址，即操作数在内存中的地址是指令中的一个常数。</li>
</ul>
<p>RISC不支持以下几种数据寻址的方法：</p>
<ul>
<li><strong>间接寻址</strong>，即操作数在内存中的地址是另一个内存单元中的值。</li>
<li><strong>索引寻址</strong>（indexed），即操作数在内存中的地址是一个索引寄存器和指令中的一个常数的和。</li>
<li><strong>栈寻址</strong>，即操作数在一个后入先出的栈中。</li>
</ul>
<p>源: 与必应的对话， 11/4/2023<br>(1) RISC-V中的寻址模式及链接器中的Relocation和Relaxation - 知乎. <a target="_blank" rel="noopener" href="https://bing.com/search?q=RISC%e6%95%b0%e6%8d%ae%e5%af%bb%e5%9d%80%e6%96%b9%e6%b3%95">https://bing.com/search?q=RISC%e6%95%b0%e6%8d%ae%e5%af%bb%e5%9d%80%e6%96%b9%e6%b3%95</a>.<br>(2) 4.5 指令的寻址方式（CISC与RISC比较） - CSDN博客. <a target="_blank" rel="noopener" href="https://blog.csdn.net/qq_58099084/article/details/120603884">https://blog.csdn.net/qq_58099084/article/details/120603884</a>.<br>(3) RISC-V中的寻址模式及链接器中的Relocation和Relaxation - 知乎. <a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/640874862">https://zhuanlan.zhihu.com/p/640874862</a>.<br>(4) risc-v的寻址模式 - yiyedada - 博客园. <a target="_blank" rel="noopener" href="https://www.cnblogs.com/yiyedada/p/12621508.html">https://www.cnblogs.com/yiyedada/p/12621508.html</a>.<br>(5) RISC架构简介 - 知乎. <a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/326838518">https://zhuanlan.zhihu.com/p/326838518</a>.</p>
<h1 id="第-5-章-基本处理部件（basic-processing-unit）（老师和网上都说比较难，是408最难的一章，好好学！）"><a href="#第-5-章-基本处理部件（basic-processing-unit）（老师和网上都说比较难，是408最难的一章，好好学！）" class="headerlink" title="第 5 章-基本处理部件（basic processing unit）（老师和网上都说比较难，是408最难的一章，好好学！）"></a>第 5 章-基本处理部件（basic processing unit）（老师和网上都说比较难，是408最难的一章，好好学！）</h1><h2 id="5-1-some-fundamental-concepts"><a href="#5-1-some-fundamental-concepts" class="headerlink" title="5.1 some fundamental concepts"></a>5.1 some fundamental concepts</h2><p>Processing Unit</p>
<ul>
<li>Instruction Set Processor or Central Processing Unit<br>(CPU)</li>
<li>A processor is the responsible for reading program<br>instructions from the computer’s memory and executing<br>them.</li>
<li>It fetches one instruction at a time.</li>
<li>It decodes (interprets) the instruction.</li>
<li>Then, it carries out the actions specified.<h2 id="5-2-instruction-execution"><a href="#5-2-instruction-execution" class="headerlink" title="5.2 instruction execution"></a>5.2 instruction execution</h2>以Load R5, X(R7)为例</li>
</ul>
<p>该指令的目的是：Load a word of data from memory location X+[R7] into R5 using Index addressing mode.</p>
</blockquote>
<p>Five steps required for execution of this instruction:</p>
<ol>
<li>Fetch the instruction and increment the program counter.</li>
<li>Decode the instruction and read the contents of register R7 in the register file.</li>
<li>Compute the effective address X + [R7].</li>
<li>Read the memory source operand.</li>
<li>Load the operand into the destination register, R5.</li>
</ol>
<p>A computational instruction:</p>
<blockquote>
<p>以Add R3, R4, R5为例</p>
<p>The Add instruction does not require access to an operand<br>in the memory, so it can be completed in four steps.</p>
<p>It is advantageous to use the same multi-stage processing<br>hardware for all instructions. We can add a step in which<br>no action takes place.</p>
<ol>
<li>Fetch the instruction and increment the program counter.</li>
<li>Decode the instruction and read register R4 and R5.</li>
<li>Compute the sum [R4] + [R5].</li>
<li>No action.</li>
<li>Load the result into the destination register, R3.</li>
</ol>
</blockquote>
<p>A memory access instruction:</p>
<blockquote>
<p>以Store R6, X(R8)为例</p>
<p>The instruction does not require access to the final step of loading the result into a destination register.</p>
<ol>
<li>Fetch the instruction and increment the program counter.</li>
<li>Decode the instruction and read register R6 and R8.</li>
<li>Compute the effective address X + [R8].</li>
<li>Store the contents of register R6 into memory location X + [R8].</li>
<li>No action.</li>
</ol>
</blockquote>
<p>补充说明<strong>RISC指令集中load和store</strong>的区别：Load从内存读取数据到寄存器，而Store将寄存器中的数据写回到内存的指定位置。这种分离的设计有助于简化指令集并提高执行效率。</p>
<h2 id="5-3-hardware-components"><a href="#5-3-hardware-components" class="headerlink" title="5.3 hardware components"></a>5.3 hardware components</h2><p>Main Hardware components of Processor</p>
<ul>
<li><strong>PC</strong> provides instruction address</li>
<li>Instruction is fetched into <strong>IR</strong></li>
<li><strong>Instruction address generator</strong> updates PC</li>
<li><strong>Control circuitry</strong> interpret instruction and generate control signals to perform the actions needed.</li>
<li>register file</li>
<li>ALU</li>
<li>processor-memory interface</li>
</ul>
<h3 id="Register-file"><a href="#Register-file" class="headerlink" title="Register file"></a>Register file</h3><ul>
<li>需要 2 端口寄存器文件来同时读取两个源寄存器。</li>
<li>两个独立的输出（A 和 B）和两个地址输入，用于选择要读取的两个寄存器，它们连接到 IR 中指定源寄存器的字段。</li>
<li>还有一个数据输入 C 和一个用于选择目标寄存器的相应地址输入，该地址输入连接到指定目标寄存器的 IR 字段。<h3 id="5-3-2-ALU"><a href="#5-3-2-ALU" class="headerlink" title="5.3.2 ALU"></a>5.3.2 ALU</h3></li>
<li>Both source operands and the destination location are in the register file.</li>
<li>One of the source operands is the immediate value in the IR.<h3 id="5-3-3-数据通路Datapath"><a href="#5-3-3-数据通路Datapath" class="headerlink" title="5.3.3 数据通路Datapath"></a>5.3.3 数据通路Datapath</h3>将硬件组织成多阶段结构示例（一个5阶段的结构，每个阶段执行的动作都要在一个时钟周期内完成）：</li>
<li>第1阶段：取指令</li>
<li>第2阶段：源寄存器</li>
<li>第3阶段：ALU</li>
<li>第4阶段：存储器访问</li>
<li>第5阶段：目的寄存器<blockquote>
<p>Inter-stage registers needed to carry data from one stage to the next.</p>
</blockquote>
</li>
</ul>
<p>数据通路就对应于第2到第5阶段。从<strong>寄存器文件</strong>中读取的数据被放置到<strong>RA、RB</strong>中,为<strong>ALU的输入端InA和InB</strong>提供数据。InB中的数据也可能来自于IR中的立即数。(多路复用器MuxB 选择从<strong>RB</strong>中读取的数据或者是立即数。)</p>
<p><strong>ALU的输出被放置到寄存器 RZ 中</strong>，要写入存储器的数据从<strong>RB</strong>传送到<strong>RM</strong>。RM provides data for a memory write operation.</p>
<h4 id="Memory-stage"><a href="#Memory-stage" class="headerlink" title="Memory stage"></a>Memory stage</h4><ul>
<li><strong>For a memory instruction</strong>, <strong>RZ provides memory address</strong>, and MuxY selects <strong>Memory data read to be placed in RY</strong>.</li>
<li>RM provides data for a memory write operation.</li>
<li><strong>For a calculation instruction</strong>, MuxY selects [RZ] to be placed in RY.</li>
<li>Input 2 of MuxY is used in subroutine calls.</li>
</ul>
<p>MuxY再选择将RZ传给RY，RY再传回给寄存器文件。</p>
<p>对于Load 和 Store 指今而言，ALU在第3步中计算出存储器操作数的有效地址并将其装入寄存器 RZ中。在第4阶段，该地址从RZ 发送至存储器。</p>
<p>对于Load 指令，多路复用器MuxY 选择从存储器中读取的数据并将其放置在寄存器 RY中，以便在下一个时钟周期将其传送给寄存器文件。对于Store 指令来说，数据是在第2阶段从寄存器文件中读出的并被放置到寄存器 RB 中。由于存储器访问是在第 4 阶段进行的，所以需要在多阶段结构中增加一个段间寄存器以保持数据流的正确性。引人寄存器 RM就是出于这个目的。在第3 步中，将需要存储的数据从RB移到 RM中，继而在第4步中再将其存人存储器中。在这种情况下第5无需采取任何动作。</p>
<p>所以这里有一个问题：</p>
<blockquote>
<p>Q:为什么RISC风格的指令集不支持LOAD R3, (R5)+?<br>A:因为这样的话，就需要在第3步中把R5的值加1，然后在第4步中再把R5的值加1，这样就会出现冲突。所以RISC风格的指令集只支持LOAD R3, (R5)这样的指令。</p>
<h2 id="5-4-instruction-fetch-and-execute（重中之重）"><a href="#5-4-instruction-fetch-and-execute（重中之重）" class="headerlink" title="5.4 instruction fetch and execute（重中之重）"></a>5.4 instruction fetch and execute（重中之重）</h2><h3 id="example1-Add-R2-R4-R5"><a href="#example1-Add-R2-R4-R5" class="headerlink" title="example1:Add R2,R4,R5"></a>example1:Add R2,R4,R5</h3><ol>
<li>Memory Address Register(MAR) $\leftarrow$ PC</li>
</ol>
</blockquote>
<h2 id="5-5-control-signals"><a href="#5-5-control-signals" class="headerlink" title="5.5 control signals"></a>5.5 control signals</h2><ul>
<li>RF_write = T5 · (ALU + Load + Call)，其中ALU表示所有执行算术或者逻辑运算的指令，Load表示所有的Load指令，Call表示所有的子程序调用和软件中断指令。</li>
<li>B_select = Immediate</li>
<li>Y_select =</li>
<li>Counter_enable = WMFC + MFC</li>
<li>PC_enable = T1 · MFC + T3 · BR，其中BR表示所有的转移指令。<h2 id="5-6-hardwired-control-硬布线控制（不考，了解即可）-也不是考研的重点"><a href="#5-6-hardwired-control-硬布线控制（不考，了解即可）-也不是考研的重点" class="headerlink" title="5.6 hardwired control 硬布线控制（不考，了解即可）(也不是考研的重点)"></a>5.6 hardwired control 硬布线控制（不考，了解即可）(也不是考研的重点)</h2>控制信号的设置取决于：</li>
<li>步计数器（control step counter）：T1、T2、T3、T4、T5</li>
<li>指令寄存器（instruction register）：IR</li>
<li>计算结果或比较操作的结果（condition code flags）</li>
<li>外部输入信号</li>
</ul>
<p>控制信号发生器其实是一个组合电路，它的输入是上面的那些信号，输出是控制信号。控制信号所需要的设置信息由实现每条指令（INS1~INSm）的动作序列确定。</p>
<h2 id="微程序"><a href="#微程序" class="headerlink" title="微程序"></a>微程序</h2><p>Microprogramming</p>
<ul>
<li>Microinstruction (Control word)</li>
<li>Microprogram (Microroutine)</li>
<li>Control store<h3 id="微程序控制器"><a href="#微程序控制器" class="headerlink" title="微程序控制器"></a>微程序控制器</h3><strong>总结起来就是一连串一对多的包含关系：程序-&gt;指令=微程序-&gt;微指令-&gt;微操作</strong><br>一个程序由多个指令组成，每条指令相当于一组微程序，微程序是由微指令构成的。</li>
</ul>
<p>微指令的基本格式：n位操作控制+m位顺序控制</p>
<ul>
<li><p>控制单元CU中有一个<strong>控制存储器CM</strong>：用于存放各指令对应的微程序（微指令序列），由ROM构成（读取速度快，不易失）。</p>
</li>
<li><p>微地址寄存器CMAR：别名是$\mu PC$，可以看作是PC和MAR 功能的集合体。</p>
</li>
<li><p>CMDR微指令寄存器$\mu IR$，用于存储从CM中拿出来的微指令。他的位数和微指令的字长相等。而CMDR根据微指令的控制字段，向CPU内部或者系统总线发送对应的控制信号。</p>
</li>
<li><p>微地址形成部件：产生初始为地址和后继为地址，以保证微指令的连续执行。</p>
</li>
</ul>
<p>从指令的维度一步步向下理解的话，有这样一个流程：<strong>微地址的形成部件</strong>利用从<strong>IR</strong>来的<strong>指令的操作码</strong>来确定该指令操作对应的<strong>微程序的起始地址</strong>。然后通过顺序逻辑确定下一条要执行的微指令的地址。</p>
<p>然后CMAR接收微地址形成部件送过来的微地址，为在CM中读取微指令做准备。经过地址译码之后把地址送到CM，然后CMDR再把从CM中拿出来的微指令存下来。同时根据微指令的控制字段，向CPU内部或者系统总线发送对应的控制信号。下一步回到顺序逻辑继续确定下一条要执行的微指令。</p>
<p>指令周期：从主存取出并执行一条机器指令所需的时间。</p>
<p>微（指令）周期：从CM中取出一条微指令并执行响应微操作所需要的时间。</p>
<h3 id="微程序控制器的工作原理、"><a href="#微程序控制器的工作原理、" class="headerlink" title="微程序控制器的工作原理、"></a>微程序控制器的工作原理、</h3><p><strong>逻辑上一条指令对应一个微程序整体</strong>，其中一个微程序整体分为多个为程序段（物理上），例如：取指周期、间址周期，中断周期和执行周期。</p>
<p>取指周期的微程序段通常是共用的，所以如果某指令系统中有n条机器指令，则CM中微程序（段）的个数至少是N+1个。因为可能共用1个取指周期，各自又有一个执行周期，并且简址周期和中断周期的微程序段在某些场合下是不提供的。</p>
<h2 id="5-7-CISC-cycle-processor"><a href="#5-7-CISC-cycle-processor" class="headerlink" title="5.7 CISC-cycle processor"></a>5.7 CISC-cycle processor</h2><h2 id="quiz-3"><a href="#quiz-3" class="headerlink" title="quiz"></a>quiz</h2><ol>
<li>In hardwired control unit, the required control signals are determined by the following information except <strong>D</strong> .（考察控制信号的设置取决于）</li>
</ol>
<ul>
<li>A. contents of the control step counter</li>
<li>B. contents of the condition code flags</li>
<li>C. contents of the instruction register</li>
<li>D. contents of the program counter</li>
</ul>
<ol>
<li>In microprogram-controlled machines, the control signals<br>required by a machine instruction are generated by a C .</li>
</ol>
<ul>
<li>A. control store</li>
<li>B. control word</li>
<li>C. microroutine</li>
<li>D. microinstruciton</li>
</ul>
<p>在微程序控制的机器中，机器指令所需的控制信号是由微程序生成的。</p>
<p>解释：</p>
<p>控制存储（选项 A）：控制存储是保存微指令的存储单元。它包含一组微指令，这些指令对应于执行机器指令所需的控制信号。</p>
<p>控制字（选项 B）：控制字是一个术语，通常与硬连线控制相关联，而不是微程序控制。它通常是指以硬连线方式直接控制处理器各个组件的二进制位模式。</p>
<p>微例程（选项 C）：微例程是存储在控制存储中的一系列微指令。它表示特定机器指令的控制逻辑。</p>
<p>微指令（选项 D）：微指令是微程序中最小的控制单元。它通常包含控制处理器中各种组件操作的控制信号。</p>
<p>在微程序控制机器的上下文中，存储在控制存储中的微指令序列称为微程序。因此，正确答案是 C. microroutine。</p>
<ol>
<li>The microprograms for all instructions in the instruction set of a computer are stored in a special memory called the D .</li>
</ol>
<ul>
<li>A. memory controller</li>
<li>B. main memory</li>
<li>C. cache</li>
<li>D. control store</li>
</ul>
<ol>
<li>In microprogram-controlled machines, the relationship between the machine instruction and the microinstruction is  C.</li>
</ol>
<ul>
<li>A. a machine instruction is executed by a microinstruction</li>
<li>B. a microinstruciton is composed of several machine<br>instructions</li>
<li>C. a machine instruction is executed by a microprogram,<br>which is composed of several microinstructions</li>
<li>D. None of the above</li>
</ul>
<ol>
<li>What are the advantage(s) and disadvantage(s) of hardwired and microprogramed control?</li>
</ol>
<ul>
<li>The main advantage of hardwired control is fast operation.</li>
<li>The disadvantages include: higher cost, inflexibility when changes or additions are to be made, and longer time required to design and implement such units.</li>
<li>Microprogrammed control is characterized by low cost and<br>high flexibility. Lower speed of operation becomes a<br>problem in high-performance computers.</li>
</ul>
<ol>
<li>In hardwired control unit, the required control signals are determined by the following information :</li>
</ol>
<ul>
<li>A. contents of the control step counter</li>
<li>B. contents of the instruction register</li>
<li>C. contents of the condition code flags<h1 id="第-6-章-流水线（pipelining）"><a href="#第-6-章-流水线（pipelining）" class="headerlink" title="第 6 章-流水线（pipelining）"></a>第 6 章-流水线（pipelining）</h1><h2 id="pipelining基本概念"><a href="#pipelining基本概念" class="headerlink" title="pipelining基本概念"></a>pipelining基本概念</h2>流水线：多条指令重叠（overlapped）执行</li>
</ul>
<p>流水CPU是以<strong>时间并行性为原理</strong>构造的处理器</p>
<p>Pipeline Organization，Five stages: </p>
<ol>
<li>Instruction Fetch</li>
<li>Instruction Decode and Register Read</li>
<li>Execution operation or calculate address</li>
<li>Memory access</li>
<li>Write result into register</li>
</ol>
<p>简化：<strong>F</strong>etch, <strong>D</strong>ecode, <strong>C</strong>ompute, <strong>M</strong>emory, <strong>W</strong>rite</p>
<ul>
<li>Pipe Stage / Pipe Segment（流水线阶段）：A step in the pipeline to complete the instruction</li>
<li>Pipeline Depth（流水线深度）：Number of stages in a pipeline.</li>
<li>Latency（延迟）：How long does it take to execute a single instruction in a pipeline.</li>
<li>Throughput（吞吐量）：The number of instructions completed per second.</li>
</ul>
<h2 id="6-2-流水线结构"><a href="#6-2-流水线结构" class="headerlink" title="6.2 流水线结构"></a>6.2 流水线结构</h2><ul>
<li>使用程序计数器（PC）获取指令</li>
<li>每个周期都有一条新指令进入流水线</li>
<li>在指令流经不同阶段时携带指令特定信息</li>
<li>使用<strong>interstage buffers（级间缓冲区）</strong>来保存此信息（每个stage之间都有缓冲区的存在）</li>
<li>这些缓冲区包含第 5 章中的 RA、RB、RM、RY、RZ、IR 和 PC-Temp 寄存器</li>
<li>缓冲器还保存控制信号设置<h3 id="summary"><a href="#summary" class="headerlink" title="summary"></a>summary</h3></li>
<li>Pipelining doesn’t improve the latency of instructions (each instruction still requires the same amount of time to<br>complete).</li>
<li>It reduces the average execution time per instruction.</li>
<li>It does improve the overall throughput.<h2 id="6-3-流水线问题issues"><a href="#6-3-流水线问题issues" class="headerlink" title="6.3 流水线问题issues"></a>6.3 流水线问题issues</h2>Any condition that causes a pipeline to <strong>stall</strong>(中止) is called a <strong>hazard</strong>.</li>
</ul>
<p>Three Types of Hazard：</p>
<ul>
<li>Data Hazard<br>Any condition in which either the source or the destination operands of an instruction are not available at the time expected in the pipeline. So some operation has to be delayed, and the pipeline stalls.</li>
<li>Instruction (control) Hazard<br>A delay in the availability of an instruction causes the pipeline to stall.</li>
<li>Structural Hazard<br>The situation when two instructions require the use of a given hardware resource at the same time.</li>
</ul>
<p>三种危险：</p>
<ul>
<li>数据危险<br> 指令的源操作数或目标操作数在流水线中预期的时间不可用的任何情况。 因此某些操作必须延迟，管道就会停止。</li>
<li>指令（控制）危险<br> 指令可用性的延迟会导致流水线停止。</li>
<li>结构性危险<br> 两条指令同时需要使用给定硬件资源的情况。</li>
</ul>
<p>Pipeline issues (hazards)<br>① Data dependencies: pipeline stalling &amp; operand forwarding<br>② Memory delays<br>③ Resource limitations<br>④ Branch delays</p>
<h2 id="6-4-数据依赖性"><a href="#6-4-数据依赖性" class="headerlink" title="6.4 数据依赖性"></a>6.4 数据依赖性</h2><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">Add R2, R3, #100</span><br><span class="line">Subtract R9, R2, #30</span><br></pre></td></tr></table></figure>
<p>Destination R2 of Add is a source for Subtract.</p>
<p>There is a data dependency between them because R2 carries data from Add to Subtract.</p>
<p>如果不加任何处理，遇到这种情况，一般来说就会在指令2的decode阶段被识别出来（compare destination identifier in Compute stage against source(s) in Decode，R2 matches），于是”stall Subtract for 3 cycles in Decode stage. New value of R2 is then available in cycle 6”.</p>
<h3 id="操作数转发operand-forwarding"><a href="#操作数转发operand-forwarding" class="headerlink" title="操作数转发operand forwarding"></a>操作数转发operand forwarding</h3><p>RZ是<strong>段间缓冲器</strong>B3的一部分，硬件可以将这个值从RZ转发到需要它的地方。</p>
<p>操作数转发也可以在第四阶段的末尾，转发RY中的结果到需要它的地方（第五阶段就是把RY中的内容转发到Register File了）。</p>
<h4 id="操作数转发流水线习题中的经验！！！"><a href="#操作数转发流水线习题中的经验！！！" class="headerlink" title="操作数转发流水线习题中的经验！！！"></a>操作数转发流水线习题中的经验！！！</h4><ul>
<li>算术运算指令的结果在第3阶段的末尾就可以转发到需要它的地方了。</li>
<li>Load指令的结果在第5阶段的末尾才可以转发到需要它的地方。</li>
<li>Store指令的结果在第4阶段的末尾就可以转发到需要它的地方了。<h4 id="软件处理数据依赖性"><a href="#软件处理数据依赖性" class="headerlink" title="软件处理数据依赖性"></a>软件处理数据依赖性</h4>NOP指令：no operation，什么都不做，只是为了占用一个时钟周期，让后面的指令有时间执行。<h2 id="6-5-存储器延迟"><a href="#6-5-存储器延迟" class="headerlink" title="6.5 存储器延迟"></a>6.5 存储器延迟</h2>Memory delays can also cause pipeline stalls.</li>
</ul>
<p>A cache memory can hold instructions and data from the main memory, and it is faster to access.</p>
<p>With a cache, typical access time is one cycle.</p>
<p>But a cache miss requires accessing slower main memory with a much longer delay.</p>
<p>In pipeline, memory delay for one instruction causes subsequent instructions to be delayed:</p>
<p>还有另外一种与存储器有关的停顿，当存在涉及 Load 指令的数据依赖性时会发生。考虑指令:<br><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">Load R2,(R3)</span><br><span class="line">Subtract R9.R2,#30</span><br></pre></td></tr></table></figure><br>假设 Load 指令的数据可以在高速缓存中找到，那么只需要一个周期来访问操作数。而 Load指令的目标寄存器R2是Subtract 指令的一个源存器。这里不能用图6-4 所示的同样的方式来进行操作数转发，因为从存储器(在本例中是高速缓存)中读取的数据直到它们在第5个周期的开始处被装入寄存器RY时才可用。因此，Subtract 指令必须被暂停一个周期，以推迟ALU操作。在第5个周期存储器操作数已装入寄存器 RY 中之后才可以将其转发到ALU的输人端</p>
<p>为了向跟在 Load 指令之后的指令转发操作数，需要引人停顿<br>编译器可以为这种类型的数据依赖性消除这一个周期的停顿，对指令进行重新排序，在Load 指令和依赖于存储器数据的指令之间插入一条有用的指令即可。这条插入的指令将填充本来会产生的那个气泡。如果编译器找不到一条有用的指令，那么硬件将自动引人一个周期的停顿。如果处理器硬件不能处理依赖性，那么编译器就必须插人一条显式的 NOP 指令。</p>
<h2 id="6-6-转移延迟（不考）"><a href="#6-6-转移延迟（不考）" class="headerlink" title="6.6 转移延迟（不考）"></a>6.6 转移延迟（不考）</h2><h2 id="6-7-资源限制"><a href="#6-7-资源限制" class="headerlink" title="6.7 资源限制"></a>6.7 资源限制</h2><p>Two instructions may need to access the same resource in<br>the same clock cycle.</p>
<p>One instruction must be stalled to allow the other instruction to use the resource.</p>
<p>This can be prevented by providing additional hardware.</p>
<p>例如，如果 Fetch 和 Memory 阶段都连接到缓存<br>– 通常，Fetch 阶段在每个周期都会访问缓存。<br>– 当 Memory 阶段有一条加载或存储指令也需要访问高速缓存时，该活动必须暂停一个周期。<br>– 我们可以对指令和数据使用单独的缓存，以允许获取和内存阶段同时进行而不会停止。</p>
<h2 id="branch-delays分支延迟"><a href="#branch-delays分支延迟" class="headerlink" title="branch delays分支延迟"></a>branch delays分支延迟</h2><p>Branch instructions alter execution sequence, but they must be processed to determine: Whether and where to branch</p>
<p>Any delay for determining branch outcome leads to an<br>increase in total execution time.</p>
<h3 id="非条件分支"><a href="#非条件分支" class="headerlink" title="非条件分支"></a>非条件分支</h3><p>branch penalty: the number of cycles lost due to a branch instruction.</p>
<p>考虑指令$I<em>j$、$I</em>{j+1}$、$I_{j+2}$是连续的指令。$I_j$是具有目标$I_k$的无条件分支。</p>
<ul>
<li><p>在流水线中，目标$I<em>{k}$在周期4中为$I</em>{j}$所知，但指令$I<em>{j+1}$、$I</em>{j+2}$在周期2和3中获取。</p>
</li>
<li><p>目标$I<em>{k}$应立即跟随$I</em>{j}$，因此丢弃$I<em>{j+1}$、$I</em>{j+2}$，并招致两个循环分支惩罚。</p>
<h4 id="减少分支惩罚的方法"><a href="#减少分支惩罚的方法" class="headerlink" title="减少分支惩罚的方法"></a>减少分支惩罚的方法</h4><p>在流水线的早期计算分支目标地址。在解码阶段而不是计算阶段确定目标地址并更新PC。因此，在“解码”阶段仅为分支引入第二个加法器。对于前面的例子，现在只提取$I_{j+1}$。所以只需要丢弃一条指令。分支惩罚减少到一个周期。</p>
<h3 id="条件分支"><a href="#条件分支" class="headerlink" title="条件分支"></a>条件分支</h3><p>考虑一条条件转移指令，比如:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">Branch if[R5]=[R6] LOOP</span><br></pre></td></tr></table></figure>
<p>这条指令的执行第三步中的比较结果决定是否进行转移。</p>
</li>
</ul>
<p>对于流水线来说，必须尽可能早地测试转移条件以减少转移代价。我们刚刚描述了一条无条件转移指令如何在译码阶段确定目标地址。同样，<strong>测试转移条件的比较器也可以移到译码阶段，使得在确定目标地址的同时做出条件转移决策</strong>。在这种情况下，比较器直接使用寄存器文件的输出端A和B的值。</p>
<p><strong>将转移决策移到译码阶段保证了所有转移指令都只有一个周期的转移代价</strong>。在接下来的两节中，我们将介绍另外的技术来进一步减轻转移对执行时间的影响。</p>
<h4 id="condition-branch-delay-slot（分支延迟槽）："><a href="#condition-branch-delay-slot（分支延迟槽）：" class="headerlink" title="condition branch delay slot（分支延迟槽）："></a>condition branch delay slot（分支延迟槽）：</h4><p>无论分支决策如何，总是紧接在分支之后的指令。此指令将被丢弃，但不执行条件分支时除外。</p>
<p>跟在转移指令后面的单元被称为<strong>转移延迟槽(branch delay slot)</strong>。我们不是有条件地丢弃延迟槽中的指令，而是可以合理安排以使得无论转移是否发生，流水线始终执行这条指令。在延迟槽中的指令不能是$I_{j+1}$，因为根据转移条件它可能被丢弃。</p>
<p>相反，编译器试图找到一条合适的指令占据延迟槽，<strong>即使发生转移，这条指令也需要被执行</strong>。这可以通过将转移指令之前的一条指令移到延迟槽中来完成。当然，只有在保持被移动指令的数据依赖性的前提下才可以这样做。<strong>如果能找到一条有用的指令，那么将不会有转移代价</strong>。如果因为数据依赖性的限制而没有有用的指令可以放到延迟槽中，那么必须改放一条NOP 指令在这里。在这种情况下不管是否发生转移，都会有一个周期的转移代价。</p>
<h1 id="第-3-7-章-基本输入-输出（basic-i-o）"><a href="#第-3-7-章-基本输入-输出（basic-i-o）" class="headerlink" title="第 3/7 章-基本输入/输出（basic i/o）"></a>第 3/7 章-基本输入/输出（basic i/o）</h1><p>Computer system components communicate through an interconnection network.</p>
<p>Each I/O device must consist of some addressable<br>locations.</p>
<ul>
<li>These locations are accessed with Load and Store instructions.</li>
<li>These locations are implemented as I/O registers.<h2 id="I-O设备访问"><a href="#I-O设备访问" class="headerlink" title="I/O设备访问"></a>I/O设备访问</h2><h3 id="存储器映射I-O（memory-mapped-I-O）："><a href="#存储器映射I-O（memory-mapped-I-O）：" class="headerlink" title="存储器映射I/O（memory-mapped I/O）："></a>存储器映射I/O（memory-mapped I/O）：</h3>使用存储器映射I/O时，任何可以访存的机器指令也都可以用来与I/O设备进行数据传送。</li>
<li>Advantage<br>Any machine instruction that can access memory can be used to transfer data to or from an I/O device.</li>
<li>Disadvantage<br>Valuable memory address space is used up.<h3 id="Separated-I-O-Isolated-I-O"><a href="#Separated-I-O-Isolated-I-O" class="headerlink" title="Separated I/O (Isolated I/O)"></a>Separated I/O (Isolated I/O)</h3></li>
<li>Separate address spaces.</li>
<li>Special I/O instructions to perform I/O transfers. E.g., IN, OUT</li>
<li>Advantage<br>I/O devices deal with few address lines.</li>
<li>Note<br>A separate I/O address space does not necessarily mean that the I/O address lines are physically separate from the memory address lines.<h2 id="I-O设备接口"><a href="#I-O设备接口" class="headerlink" title="I/O设备接口"></a>I/O设备接口</h2>一个I/O设备通过一个称为<strong>设备接口(device interface)的电路</strong>连接到互连网络中，这个电路提供了便于数据传输和管理设备操作所需的数据传输方法以及状态和控制信息的交换方法。<strong>这个接口包括一些可以被处理器访问的寄存器，一个寄存器可作为数据传输的缓冲区，另一个可以保存关于设备当前状态的信息，还有一个则可以存储控制设备操作行为的信息。**</strong>这些数据(data)、状态(status)和控制(control)寄存器**是通过程序指令来访问的，就好像它们是存储单元一样。典型的信息传输是在 I/O 寄存器和处理器寄存器之间发生的。<h2 id="program-controlled-I-O"><a href="#program-controlled-I-O" class="headerlink" title="program-controlled I/O"></a>program-controlled I/O</h2>Implement this task with a program that performs all of the relevant functions.This approach called program-controlled I/O.</li>
</ul>
<p>How can we ensure correct timing of actions and synchronized transfers between devices?</p>
<h3 id="Signaling-Protocol-for-I-O-Devices"><a href="#Signaling-Protocol-for-I-O-Devices" class="headerlink" title="Signaling Protocol for I/O Devices"></a>Signaling Protocol for I/O Devices</h3><p><strong>The “ready” signal in each case is a status flag in <em>status</em> register that is polled by processor.</strong></p>
<p>For example, keyboard has <strong>KIN status flag</strong> in bit $b_1$ of KBD_STATUS register at address 0x4004. Processor polls(轮询) KBD_STATUS register, checking whether KIN flag is 0 or 1. If KIN is 1, processor reads KBD_DATA register. Circuit clears KIN flag when KBD_DATA is read.</p>
<p>Program-controlled I/O implemented with a wait loop(READWAIT) for <strong>polling keyboard status register.</strong></p>
<h2 id="interrupt-driven-I-O-中断"><a href="#interrupt-driven-I-O-中断" class="headerlink" title="interrupt-driven I/O 中断"></a>interrupt-driven I/O 中断</h2><p>在program-controlled I/O的例子中，当程序进入等待循环后，不停地重复测试设备状态。这期间，处理器不进行任何有效的计算。但在很多情况下，处理器在等待 I/O 设备就绪期间可以执行其他的任务。为此，我们安排 I/O 设备在准备就绪时主动通知处理器，这可以通过发送一个称为<strong>中断请求(interrupt request)</strong>的硬件信号给处理器来实现。<strong>既然处理器不再需要连续地轮询IO设备的状态，那么便可以利用等待时间来执行其他有用的任务。</strong>实际上，使用中断可以很理想地消除这些等待时间。</p>
<p>例如，该任务可以使用一个包括两个子程序COMPUTE和DISPLAY的程序来实现。处理器连续地执行COMPUTE子程序。当它从定时器接收到中断请求时，将暂停 COMPUTE子程序的执行，转去执行那个将最新结果发送到显示设备的 DISPLAY子程序。DISPLAY 子程序完成后，处理器恢复COMPUTE 子程序的执行。由于将结果发送到显示设备所需的时间与10 秒钟的时间间隔相比是非常小的，所以实际上处理器几乎所有的时间都花费在执行 COMPUTE 子程序上。这个例子阐明了中断的概念。<strong>响应中断请求时执行的程序称为中断服务程序(interruptservice routine)该例子中的 DISPLAY程序便是中断服务程序。</strong></p>
<ul>
<li>interrupt latency（中断等待）</li>
</ul>
<p>因为保存和恢复寄存器的过程中包括存储器传递，它将增加总的执行时间，因而增加执行开销。并且，保存寄存器也会增加从接收中断请求到开始执行中断服务程序之间的时间延迟。这一延迟被称为中断等待(interrupt latency)。过长的中断等待是不可接受的，所以一般处理器只会保存程序计数器和处理器状态寄存器的内容。如果要保存其他内容必须要有现实的指令在中断服务程序开始时保存起来。</p>
<h3 id="interrupt-process-flowchart"><a href="#interrupt-process-flowchart" class="headerlink" title="interrupt process flowchart"></a>interrupt process flowchart</h3><h4 id="hardware"><a href="#hardware" class="headerlink" title="hardware"></a>hardware</h4><ol>
<li>device controller or other system hardware issues an interrupt request signal to the processor.</li>
<li>processor finishes execution of the current instruction.</li>
<li>processor signals acknowledgement of the interrupt request.</li>
<li>processor pushes PSW and PC onto the stack. (PSW: program status word)</li>
<li>processor loads new PC value based on interrupt.<h4 id="software"><a href="#software" class="headerlink" title="software"></a>software</h4></li>
<li>save reminder of processor state information</li>
<li>process interrupt</li>
<li>restore processor state information</li>
<li>restore old PC and PSW values<h3 id="中断和子程序的区别！"><a href="#中断和子程序的区别！" class="headerlink" title="中断和子程序的区别！"></a>中断和子程序的区别！</h3>从目前来看，对中断程序的处理和子程序十分相似。<strong><em>但需要注意的是二者有着重要的区别。</em></strong></li>
</ol>
<ul>
<li>子程序被调用时执行的是调用程序请求的功能，因此，对<strong>状态信息和寄存器内容的潜在改变是可以预期的。</strong></li>
<li><strong>而中断服务程序可能与收到中断请求时正在执行的程序毫不相关。</strong></li>
</ul>
<p>因此在开始执行中断服务程序之前，必须将该中断服务程序执行期间可能会改变的状态信息和处理器寄存器的内容都保存起来。这些保存的信息在被中断的程序重新开始执行前必须被重新装入。这样，原来的程序就可以继续执行，除了时间延迟以外不受中断的任何影响。</p>
<h3 id="Advantages-of-Interrupt-Driven-I-O"><a href="#Advantages-of-Interrupt-Driven-I-O" class="headerlink" title="Advantages of Interrupt-Driven I/O"></a>Advantages of Interrupt-Driven I/O</h3><ul>
<li>Overcomes CPU waiting</li>
<li>No repeated CPU checking of device<ul>
<li>In the examples of Figures 3.4 and 3.5, the program enters a wait loop in which it repeatedly tests the device status.</li>
<li>During this period, the processor is not performing any useful computation.</li>
</ul>
</li>
<li>I/O module interrupts when ready<ul>
<li>By sending a hardware signal called interrupt request to the processor</li>
</ul>
</li>
</ul>
<h3 id="enabling-and-disabling-interrupts（中断的允许与禁止）"><a href="#enabling-and-disabling-interrupts（中断的允许与禁止）" class="headerlink" title="enabling and disabling interrupts（中断的允许与禁止）"></a>enabling and disabling interrupts（中断的允许与禁止）</h3><p>在有些情况下，可能需要保证特定的指令序列没有中断地执行下去，因为中断服务程序可能会改变序列中某些指令所需要的数据。出于这些原因，我们必须提供一些允许和禁止中断的方法供程序员使用。在处理器和I/O 设备端都可以很方便地允许和禁止中断。处理器可以接受或忽略中断请求，I/0 设备也可以被允许或被禁止提出中断请求。实现这一点的一种常用机制是使用一些可以被程序指令访问的寄存器控制位。</p>
<p><strong>处理器</strong>中有一个<strong>状态寄存器(status register, PS )</strong>，其中包含有关其当前操作状态的信息该寄存器的一个位 <strong>IE</strong> 被分配用于允许/禁止中断。然后程序员可以设置或清除IE 位来执行所需的动作。<strong>当IE=1时，I/O设备的中断请求被处理器接受并处理。当IE=0时，处理器就简单地忽略所有 IO设备的中断请求</strong>。</p>
<p><strong>I/O设备的接口包括一个控制寄存器</strong>，其中包含可以管理设备操作模式的信息。该寄存器的一个位可以专门用于中断控制。<strong>只有在该位被设置为1时 I/0 设备才能被允许发出中断请求</strong>。</p>
<p>当一台设备激活中断请求信号时，它会保持这个信号直到确认处理器已经接收了该中断请求。这就是说中断请求信号在中断服务程序执行期间将保持有效，也许要持续到访问该设备的指令到达。<strong>另一方面也要保证这个有效的请求信号不会导致连续的中断，而使系统进入一个无法恢复的死循环。</strong>一个不错的方法是使处理器在开始执行中断服务程序之前自动禁止中断。处理器保存程序计数器和处理器状态寄存器的内容。将 PS 寄存器的内容保存后，此时IE 位的1也被保存了下来，之后处理器将 PS 寄存器中的IE 位清0，从而禁止新的中断发生。然后处理器开始执行中断服务程序。当执行中断返回指令时，PS 寄存器恢复之前保存的内容，IE 位被重置为1这样，中断被重新允许。</p>
<p>在继续学习更复杂的中断内容前，我们总结一下处理来自单一设备的中断请求时所包含的事件序列。假设在处理器和设备端都是允许中断的，下面是一个一般的过程:</p>
<ol>
<li>设备发出一个中断请求。</li>
<li>处理器中止当前正在执行的程序并保存PC与PS存器中的内容。</li>
<li>将PS寄存器中的IE位清零来禁止中断。</li>
<li>中断服务程序执行中断所请求的操作。在此期间，通知设备其中断请求已经被识别然后设备撤销中断请求信号。</li>
<li>中断服务程序执行结束后，PC与PS存器恢复之前保存的内容(IE位随着PS的恢复也被恢复为1而允许中断)，被中断的程序继续执行。</li>
</ol>
<h3 id="7-4-多设备中断系统"><a href="#7-4-多设备中断系统" class="headerlink" title="7.4 多设备中断系统"></a>7.4 多设备中断系统</h3><h4 id="ientify-the-interrupt-source"><a href="#ientify-the-interrupt-source" class="headerlink" title="ientify the interrupt source"></a>ientify the interrupt source</h4><ul>
<li>case1：multiple interrupt request lines（多个中断请求线）<ul>
<li>在处理器和 I/O 接口之间提供多条中断线。</li>
<li>即使使用多条线路，每条线路也可能连接有多个 I/O 接口。</li>
</ul>
</li>
<li>case2：common interrupt request line<ul>
<li>polling轮询(Non-vectored Interrupt)</li>
<li>中断向量法</li>
</ul>
</li>
</ul>
<h5 id="向量中断和非向量中断"><a href="#向量中断和非向量中断" class="headerlink" title="向量中断和非向量中断"></a>向量中断和非向量中断</h5><p>向量中断（Vector Interrupt）：</p>
<ul>
<li>What is vectored Interrupt?</li>
<li>An interrupt scheme where the device identifies itself by sending interrupt vector code to the processor when requesting an interrupt.</li>
</ul>
<ul>
<li>Interrupt Vector</li>
<li>An interrupt vector is the memory address of an interrupt handler.</li>
<li>Interrupt vector table contains the memory addresses of all interrupt handlers.</li>
<li>Interrupt vector code is an index into the interrupt vector table.</li>
<li>定义：向量中断是一种中断处理方式，其中每个中断类型都被分配一个唯一的向量号。向量号是一个地址，该地址包含了中断服务程序的入口点。</li>
<li>触发方式：当中断发生时，处理器会跳转到相应中断向量的地址处执行中断服务程序。</li>
<li>使用场景：常见于一些体系结构，如早期的 x86 架构，其中中断控制器使用向量中断。<br>非向量中断（Non-Vector Interrupt）：</li>
<li>What is non-vectored Interrupt?</li>
<li>An interrupt is received by the CPU, and it jumps the program counter to a fixed address in hardware.</li>
<li>Useful for small systems where there are few interrupt sources and the software structure is straightforward.</li>
<li>定义：非向量中断是一种中断处理方式，其中没有为每个中断类型分配唯一的向量号。相反，中断服务程序的入口地址通常通过中断服务程序的地址寄存器（ISR，Interrupt Service Routine）来确定。</li>
<li>触发方式：当中断发生时，处理器通过查找中断服务程序的地址寄存器来确定中断服务程序的入口地址，然后跳转到该地址执行中断服务程序。</li>
<li>使用场景：现代体系结构（如ARM、MIPS等）中常见非向量中断，其中通过中断控制器或异常处理机制实现。<h4 id="polling-Non-vectored-Interrupt"><a href="#polling-Non-vectored-Interrupt" class="headerlink" title="polling(Non-vectored Interrupt)"></a>polling(Non-vectored Interrupt)</h4>读取设备的状态寄存器中的信息可以确定一个设备是否正在请求中断。</li>
</ul>
<p>当设备发出中断请求后，它的状态寄存器中的一位被置成 1，这一位称为<strong>IRO 位</strong>。最简单的识别中断设备的方法就是<strong>用中断服务程序去轮询系统中所有的 I/0 设备。查询到的第一个IRO位被置1的设备是发出中断请求的设备，然后调用相应的处理子程序来提供所请求的服务</strong>。</p>
<p>轮询方式非常容易实现。它的主要缺点是:设备即使没有发出任何服务请求，系统也要花费时间去检查其IRO位。</p>
<p>另一种可供选择的方法是使用向量中断。</p>
<h4 id="vector-interrupt（向量中断法）"><a href="#vector-interrupt（向量中断法）" class="headerlink" title="vector interrupt（向量中断法）"></a>vector interrupt（向量中断法）</h4><p>为了减少轮询过程所花费的时间，<strong>请求中断的设备可以直接向处理器标明它自己。然后处理器就可以立即开始执行相应的中断服务程序。</strong>术语向量中断(vectored interrupt)指的就是基于这种方法的中断处理方式。</p>
<p>如果请求中断的设备有它自己的中断请求信号，就可以利用中断请求信号来标识自己或者它可以通过互连网络向处理器发送一个专门的代码来标识自己。处理器的电路会确定所请求的中断服务程序的存储器地址。</p>
<p><strong>一个常用的方案是在存储器中永久地分配一个区域来保存中断服务程序的地址。这些地址通常被称为中断向量 (interrupt vector)而中断向量构成一个中断向量表(interrupt-vector table)。</strong></p>
<p>例如，可以分配128个字节来保存一个包含32个中断向量的表。通常情况下，中断向量表会保存在最低的地址范围内。中断服务程序则可能位于存储器中的任何位置。当一个中断请求到达时，发出请求的设备所提供的信息用来作为中断向量表中的一个指针，相应的中断向量地址会被自动地加载到程序计数器中。</p>
<p>中断向量码：中断向量表的索引</p>
<h3 id="多级中断"><a href="#多级中断" class="headerlink" title="多级中断"></a>多级中断</h3><ul>
<li>单级中断：中断服务程序执行完之后，再去处理下一个中断请求。</li>
<li>多级中断：中断服务程序执行过程中，又有新的更高优先级中断请求发生，这时候就要把当前的中断请求挂起，去处理新的中断请求。这样的中断系统叫做多级中断系统。</li>
<li>为实现多重中断，保护断点和现场使用<strong>堆栈</strong><h4 id="多级中断的优先级"><a href="#多级中断的优先级" class="headerlink" title="多级中断的优先级"></a>多级中断的优先级</h4>多级优先级：中断请求的优先级不同，优先级高的中断请求可以打断优先级低的中断请求的处理。</li>
<li>privilege instruction：特权指令，只有在特权模式下才能执行的指令。</li>
<li>处理器的优先级：处理器的优先级是当前正在执行的指令的优先级。</li>
<li>当某些设备的中断服务例程开始执行时，处理器的优先级将提高到该设备的优先级。</li>
<li>psw寄存器：程序状态字寄存器，用于存放程序执行过程中的状态信息，如进位标志（C,carry）、溢出标志（V,overflow）、零标志（Z，zero）、符号标志（N，negative）等。<strong>也可以存储优先级信息。</strong></li>
<li>priority arbitration circuit：优先级仲裁电路，用于确定当前中断请求的优先级。<h3 id="simultaneous（同时）-interrupt：同时中断，多个中断请求同时发生。"><a href="#simultaneous（同时）-interrupt：同时中断，多个中断请求同时发生。" class="headerlink" title="simultaneous（同时） interrupt：同时中断，多个中断请求同时发生。"></a>simultaneous（同时） interrupt：同时中断，多个中断请求同时发生。</h3><ul>
<li>case1(独立请求总线仲裁): 不同的设备拥有各自的中断请求线，这些中断请求线都接到优先级仲裁电路上，由<strong>优先级仲裁电路</strong>确定当前中断请求的优先级。<ul>
<li>优点：仲裁速度快，并对优先次序的控制更加灵活，可以预先固定优先次序，也可以通过程序来改变优先次序，并且可以在必要时屏蔽某些设备的请求。</li>
<li>缺点：需要较多的控制线，控制线的数量限制了设备的数量。</li>
</ul>
</li>
<li>case2（）: 不同的设备共享同一条中断请求线。只知道有中断请求不知道是谁发起的。需要有一个识别中断源的过程。<ul>
<li>software polling：软件轮询，由软件来识别中断源。</li>
<li>daisy chain：级联，由硬件来识别中断源。<br>– In the daisy chain arrangement, the device that is electrically closest to the processor has the highest priority.<br>– The second device along the chain has second highest priority, and so on.</li>
<li>priority gruop：优先级组，把中断源分成几组，每组有一个优先级，每组内部采用daisy chain的方式来识别中断源，然后再把每组的优先级接到优先级仲裁电路上。</li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="例题-4"><a href="#例题-4" class="headerlink" title="例题"></a>例题</h3><ol>
<li>一次中断处理过程中，最多可有几次关中断和开中断，它们分别是基于什么目的？<br>答：各两次。<br>第一次关中断：保证在保存断点和现场的一段时间内，CPU不能响应其他的中断；<br>第一次开中断：允许中断嵌套，可以响应优先级更高的中断请求；<br>第二次关中断：确保在恢复现场的过程中不响应其他的中断。；<br>第二次开中断：现场恢复结束后开中断便于响应新的中断请求。</li>
</ol>
<h2 id="DMA（Direct-Memory-Access）"><a href="#DMA（Direct-Memory-Access）" class="headerlink" title="DMA（Direct Memory Access）"></a>DMA（Direct Memory Access）</h2><h3 id="其他的方式存在问题"><a href="#其他的方式存在问题" class="headerlink" title="其他的方式存在问题"></a>其他的方式存在问题</h3><p>Interrupt driven and programmed I/O require active CPU intervention.<strong>中断驱动和编程 I/O 需要 CPU 主动干预</strong></p>
<ul>
<li>Transfer rate is limited.传输速率有限</li>
<li>CPU is tied up in managing an I/O transfer.CPU 忙于管理 I/O 传输</li>
</ul>
<h3 id="Solution-Direct-Memory-Access-DMA-直接内存访问"><a href="#Solution-Direct-Memory-Access-DMA-直接内存访问" class="headerlink" title="Solution: Direct Memory Access (DMA, 直接内存访问)"></a>Solution: Direct Memory Access (DMA, 直接内存访问)</h3><ul>
<li>Used for high-speed block transfers directly between an external device and the main memory.<strong>用于外部设备和主存储器之间直接高速块传输</strong></li>
<li>A DMA controller is provided to take over control of the system from CPU.提供 <strong>DMA 控制器</strong>来<strong>从 CPU 接管系统控制</strong></li>
<li>During the transfer, the CPU is not involved.传输过程中，CPU不参与</li>
</ul>
<h3 id="基本部件"><a href="#基本部件" class="headerlink" title="基本部件"></a>基本部件</h3><ul>
<li><p>DMA controller(DMAC)：直接存储器访问控制器，用于控制DMA传输。<br>The CPU “prepares” the DMA operation by transferring information to a DMA controller(DMAC).</p>
<ul>
<li>Location of the data on the device</li>
<li>Location of the data in memory</li>
<li>Size of the block to transfer</li>
<li>Direction of the transfer</li>
<li>Mode of transfer (burst, cycle steal)</li>
</ul>
</li>
<li><p>BR(Bus <strong>Request</strong>)：总线<strong>请求</strong>信号，DMA用于向CPU请求总线使用权。</p>
</li>
<li>BG(Bus <strong>Grant</strong>)：总线<strong>授权</strong>信号，用于CPU授权DMA使用总线。<h3 id="Function-of-DMA-Controller"><a href="#Function-of-DMA-Controller" class="headerlink" title="Function of DMA Controller"></a>Function of DMA Controller</h3><strong>Take over control of the data transfer between the memory and I/O devices.</strong><br>接管内存和I/O设备之间的数据传输控制。</li>
</ul>
<p>For words transferred, the DMA controller</p>
<ul>
<li>Provides the memory address</li>
<li>Provides all the bus signal that control data transfer</li>
<li>Increases the memory address for successive words</li>
<li>Keeps track of the number of transfers</li>
</ul>
<h4 id="I-O-Interrupt-in-DMA"><a href="#I-O-Interrupt-in-DMA" class="headerlink" title="I/O Interrupt in DMA"></a>I/O Interrupt in DMA</h4><p>DMAC sends interrupt to CPU when finished.</p>
<h3 id="Registers-in-DMA-interface"><a href="#Registers-in-DMA-interface" class="headerlink" title="Registers in DMA interface"></a>Registers in DMA interface</h3><ul>
<li>starting address register：起始地址寄存器，用于存放主存中的起始地址。</li>
<li>word count register：字计数寄存器，用于存放要传送的字数。</li>
<li>status and control register：状态和控制寄存器，用于存放DMA传送的状态信息和控制信息。<ul>
<li>IRQ：中断请求信号，用于向CPU请求中断。</li>
<li>IE:中断使能信号，用于CPU控制是否响应DMA的中断请求。</li>
<li>Done:传送完成信号，用于指示DMA传送是否完成。</li>
<li>R/W:读写信号，用于指示DMA传送的方向。<h3 id="DMA-Transfer-MODE"><a href="#DMA-Transfer-MODE" class="headerlink" title="DMA Transfer MODE"></a>DMA Transfer MODE</h3></li>
</ul>
</li>
<li><strong>burst mode(Block Mode)</strong>：突发传送模式，一次性传送多个字。这个时候cpu被挂起了，无法占用总线周期。<ul>
<li>disadvantage：<ul>
<li>Render the processor inactive for relatively long periods of time 使得处理器在相对较长的时间内处于非活动状态</li>
<li>Low CPU efficiency 低CPU效率</li>
</ul>
</li>
</ul>
</li>
<li><strong>cycle stealing mode</strong>：窃取周期模式，<ul>
<li>Once the DMA controller obtains access to the system bus, it<br>transfers one byte of data and then returns the control of system<br>bus to the processor. DMA控制器获得系统总线的访问权后，传输一个字节的数据，然后将系统总线的控制权返回给处理器。</li>
<li>It continually issues requests, transferring one byte of data per<br>request, until it has transferred its entire block of data. 它不断发出请求，每次请求传输一个字节的数据，直到传输完整个数据块。</li>
<li><strong>一次只传送一个字，但是不占用CPU的总线周期。这时候cpu不会被挂起，不会停止执行他的程序</strong>。但是需要复杂的硬件来检测cpu的空闲时间，钻空子。</li>
</ul>
</li>
<li><strong>transparent mode</strong>：透明模式。<ul>
<li>The DMA controller <strong>only transfers data when the CPU is performing operations that do not use the system bus</strong>.只有在CPU不使用系统总线时，DMA控制器才传输数据。</li>
<li>Note: The DMA controller does not need to request the control of the system bus. DMA控制器不需要请求系统总线的控制权。</li>
<li>Advantage：Processor never stops executing its program. CPU不会停止执行程序。</li>
<li>Disadvantage：The hardware needed to determine when the processor is not using the system bus can be quite complex and relatively expensive. 硬件需要确定什么时候处理器不使用系统总线，实现起来相当复杂和昂贵。</li>
</ul>
</li>
</ul>
<h3 id="DMA-configurations"><a href="#DMA-configurations" class="headerlink" title="DMA configurations"></a>DMA configurations</h3><ul>
<li><p><strong>single-bus</strong>,<strong>detached DMA Controller</strong>：单总线，独立DMA控制器。DMA控制器和CPU共用一条总线，但是DMA控制器有自己的地址总线和数据总线。<br>DMA、I/O设备和CPU都连接到system bus上</p>
<ul>
<li>Each transfer uses bus twice（I/O to DMA then DMA to memory）</li>
<li>CPU is suspended twice </li>
</ul>
</li>
<li><p><strong>single-bus</strong>,<strong>integrated DMA Controller</strong>：单总线，集成DMA控制器。DMA控制器和CPU共用一条总线，DMA控制器没有自己的地址总线和数据总线（和IO设备们一起用了）。<br>DMA直接连着I/O设备们，任何连接到system bus上</p>
<ul>
<li>Controller may support more than one device</li>
<li>Each transfer uses bus once（DMA to memory）</li>
<li>CPU is suspended once</li>
</ul>
</li>
<li><p>separate I/O bus<br>DMA 同时连接着system bus 和 I/O bus（是的，比起上面两种多了一条单独的IO bus）。</p>
<ul>
<li>Bus supports all DMA enabled devices</li>
<li>Each transfer uses bus once(DMA to memory)</li>
<li>CPU is suspended once</li>
</ul>
</li>
</ul>
<h4 id="quiz-4"><a href="#quiz-4" class="headerlink" title="quiz"></a>quiz</h4><ol>
<li><strong>C</strong> is used for high-speed block transfers directly between <strong>an external device and the main memory.</strong><ul>
<li>A. Program-controlled I/O         </li>
<li>B. Interrupt-driven I/O</li>
<li>C. DMA approach             </li>
<li>D. Event-driven</li>
</ul>
</li>
<li>一旦输入数据寄存器被读取，接口电路中的输入状态位就会被清空。为什么要这么做？<br>To ensure that the given data are <strong>read only once</strong>.</li>
<li><p>比较子例程和中断服务：<strong>A subroutine</strong> is called by a program instruction to <strong>perform a function needed by the calling program</strong>. <strong>An interrupt-service routine</strong> is initiated by an event such as an <strong>input operation or a hardware error.</strong> The function it performs may not be at all related to the program being executed at the time of interruption. Hence, it must not affect any of the data or status information relating to that program.</p>
</li>
<li><p>Which of the following is <strong>not the basic I/O method</strong> in a computer system? <strong>_C</strong></p>
</li>
</ol>
<ul>
<li>A. DMA approach                </li>
<li>B. interrupt-driven</li>
<li>C. event-driven                    </li>
<li>D. program-controlled I/O</li>
</ul>
<ol>
<li>试比较<strong>程序中断方式与DMA方式</strong>有哪些不同。<br>答：程序中断方式与DMA方式主要有以下几点不同：</li>
</ol>
<ul>
<li>(1)    程序中断是用中断服务程序处理中断事件，其实质是CPU的程序切换，所以<strong>要进行CPU现场的保护和恢复操作</strong>；DMA方式是由DMA控制器控制数据的交换，每交换一次，<strong>CPU让出一个存取周期(周期挪用)，不改变CPU现场</strong>。</li>
<li>(2)    <strong>程序中断不仅具有数据传送能力，而且还能处理异常事件，完成较复杂的处理；DMA只能实现数据的传输和简单的数据加工。</strong></li>
<li>(3)    <strong>程序中断开销大于DMA，DMA是以硬件为代价换取CPU的时间</strong>。</li>
<li>(4)    <strong>CPU响应中断与响应DMA请求的时机不同</strong>。CPU对中断的响应是在执行完一条指令之后，而对DMA的响应则可以在指令执行过程中的任何两个存储周期之间。</li>
<li>(5)    <strong>DMA请求的优先权高于一般的程序中断</strong>。当一条指令执行结束时，CPU先检测是否有DMA请求。若有DMA请求，则响应DAM请求。主要是为了避免DMA所连接的高速外设丢失数据。</li>
</ul>
<h2 id="划重点"><a href="#划重点" class="headerlink" title="划重点"></a>划重点</h2><p>请看overview。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">Author: </span><span class="post-copyright-info"><a href="https://val213.github.io">Val</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">Link: </span><span class="post-copyright-info"><a href="https://val213.github.io/2023/08/29/%E3%80%90%E5%A4%A7%E4%BA%8C%E4%B8%8A%E3%80%91%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90/">https://val213.github.io/2023/08/29/%E3%80%90%E5%A4%A7%E4%BA%8C%E4%B8%8A%E3%80%91%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">Copyright Notice: </span><span class="post-copyright-info">All articles in this blog are licensed under <a target="_blank" rel="noopener" href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a> unless stating additionally.</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%8E%9F%E7%90%86/">计算机组成原理</a></div><div class="post_share"><div class="social-share" data-image="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2023/08/29/%E3%80%90AI%E3%80%91lora%E8%AE%AD%E7%BB%83/" title="LoRa训练"><img class="cover" src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">Previous Post</div><div class="prev_info">LoRa训练</div></div></a></div><div class="next-post pull-right"><a href="/2023/08/28/%E9%9D%A2%E5%90%91IT%E8%A1%8C%E4%B8%9A%E7%9A%84%E5%88%9B%E6%96%B0%E5%88%9B%E4%B8%9A%E5%9F%BA%E7%A1%80/" title="面向IT行业的创新创业基础"><img class="cover" src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">Next Post</div><div class="next_info">面向IT行业的创新创业基础</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>Related Articles</span></div><div class="relatedPosts-list"><div><a href="/2023/10/01/%E3%80%90CSAPP%E3%80%91lab_in_CSAPP/" title="【CSAPP】lab_in_CSAPP"><img class="cover" src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-10-01</div><div class="title">【CSAPP】lab_in_CSAPP</div></div></a></div><div><a href="/2023/08/16/%E3%80%90CSAPP%E3%80%91%E6%B7%B1%E5%85%A5%E7%90%86%E8%A7%A3%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%B3%BB%E7%BB%9F/" title="【CMU】深入理解计算机系统"><img class="cover" src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-08-16</div><div class="title">【CMU】深入理解计算机系统</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="https://github.com/val213/image/blob/main/%E5%BE%AE%E4%BF%A1%E5%9B%BE%E7%89%87_20230630230143.jpg?raw=true" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Val</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">104</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">85</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">15</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/val213"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/val213" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:val213666@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>Announcement</span></div><div class="announcement_content">记录跬步 e/acc</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>Catalog</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#gt-%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%8E%9F%E7%90%86%E5%A4%8D%E4%B9%A0%E6%96%87%E6%A1%A3%EF%BC%88%E5%88%9D%E7%A8%BF%EF%BC%89%EF%BC%8C%E7%94%B1val213%E7%BC%96%E8%BE%91%E6%95%B4%E7%90%86%E3%80%82%E4%BB%85%E4%BE%9B%E5%AD%A6%E4%B9%A0%E4%BA%A4%E6%B5%81%E4%BD%BF%E7%94%A8%EF%BC%81"><span class="toc-number">1.</span> <span class="toc-text">&gt; 计算机组成原理复习文档（初稿），由val213编辑整理。仅供学习交流使用！</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#overview"><span class="toc-number"></span> <span class="toc-text">overview</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BB%80%E4%B9%88%E6%98%AF-architecture-%E4%BB%80%E4%B9%88%E6%98%AF-organization%EF%BC%9F"><span class="toc-number">1.</span> <span class="toc-text">什么是 architecture 什么是 organization？</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%AF%BE%E7%A8%8B%E6%95%99%E6%9D%90%EF%BC%9A%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BB%84%E6%88%90%E5%92%8C%E5%B5%8C%E5%85%A5%E5%BC%8F%E7%B3%BB%E7%BB%9F"><span class="toc-number">2.</span> <span class="toc-text">课程教材：计算机组成和嵌入式系统</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%82%E8%80%83%E4%B9%A6%E7%9B%AE%EF%BC%9A"><span class="toc-number">2.1.</span> <span class="toc-text">参考书目：</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%80%83%E6%A0%B8"><span class="toc-number">2.2.</span> <span class="toc-text">考核</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%AE%A1%E7%BB%84%E6%98%AF%E9%87%8D%E9%9A%BE%E7%A7%91%E7%9B%AE%EF%BC%81"><span class="toc-number">2.3.</span> <span class="toc-text">计组是重难科目！</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%AC%AC-1-%E7%AB%A0-%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%9A%84%E5%9F%BA%E6%9C%AC%E7%BB%93%E6%9E%84"><span class="toc-number"></span> <span class="toc-text">第 1 章-计算机的基本结构</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#1-1-Computer-Types"><span class="toc-number">1.</span> <span class="toc-text">1.1 Computer Types</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Embedded-Computers"><span class="toc-number">1.1.</span> <span class="toc-text">Embedded Computers</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Personal-Computers"><span class="toc-number">1.2.</span> <span class="toc-text">Personal Computers</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Servers-and-Enterprise-system"><span class="toc-number">1.3.</span> <span class="toc-text">Servers and Enterprise system</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Super-computers-and-Grid-Computers%EF%BC%88%E8%B6%85%E7%BA%A7%E8%AE%A1%E7%AE%97%E6%9C%BA-%E5%92%8C-%E7%BD%91%E6%A0%BC%E8%AE%A1%E7%AE%97%E6%9C%BA%EF%BC%89"><span class="toc-number">1.4.</span> <span class="toc-text">Super computers and Grid Computers（超级计算机 和 网格计算机）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Cloud-Computer"><span class="toc-number">1.5.</span> <span class="toc-text">Cloud Computer</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-2-functional-units"><span class="toc-number">2.</span> <span class="toc-text">1.2 functional units</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#basic-function-units-of-a-computer"><span class="toc-number">2.1.</span> <span class="toc-text">basic function units of a computer</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#primary-memory%EF%BC%88main-memory%EF%BC%89%E4%B8%BB%E5%AD%98"><span class="toc-number">2.1.1.</span> <span class="toc-text">primary memory（main memory）主存</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#cache-memory-%E9%AB%98%E9%80%9F%E7%BC%93%E5%AD%98"><span class="toc-number">2.1.2.</span> <span class="toc-text">cache memory 高速缓存</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#secondary-memory-%E8%BE%85%E5%8A%A9%E5%AD%98%E5%82%A8%E5%99%A8%EF%BC%88%E5%A4%96%E5%AD%98%EF%BC%89"><span class="toc-number">2.1.3.</span> <span class="toc-text">secondary memory 辅助存储器（外存）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BB%80%E4%B9%88%E6%98%AF-RAM%EF%BC%9F"><span class="toc-number">2.1.4.</span> <span class="toc-text">什么是 RAM？</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-3-Basic-operationa-concepts"><span class="toc-number">3.</span> <span class="toc-text">1.3 Basic operationa concepts</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%8C%87%E4%BB%A4%E7%9A%84%E6%9E%84%E6%88%90"><span class="toc-number">3.0.1.</span> <span class="toc-text">指令的构成</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%8C%87%E4%BB%A4%E7%9A%84%E6%89%A7%E8%A1%8C"><span class="toc-number">3.0.2.</span> <span class="toc-text">指令的执行</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-6-%E6%80%A7%E8%83%BD"><span class="toc-number">4.</span> <span class="toc-text">1.6 性能</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%8A%80%E6%9C%AF"><span class="toc-number">4.1.</span> <span class="toc-text">技术</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%B9%B6%E8%A1%8C%E6%80%A7"><span class="toc-number">4.2.</span> <span class="toc-text">并行性</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#1-%E6%8C%87%E4%BB%A4%E7%BA%A7%E5%B9%B6%E8%A1%8C"><span class="toc-number">4.2.1.</span> <span class="toc-text">1 指令级并行</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#2-%E5%A4%9A%E6%A0%B8%E5%A4%84%E7%90%86%E5%99%A8"><span class="toc-number">4.2.2.</span> <span class="toc-text">2 多核处理器</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#3-%E5%A4%9A%E5%A4%84%E7%90%86%E5%99%A8"><span class="toc-number">4.2.3.</span> <span class="toc-text">3 多处理器</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%91%E5%B1%95%E5%8E%86%E7%A8%8B"><span class="toc-number">4.3.</span> <span class="toc-text">发展历程</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Program-Execution"><span class="toc-number">4.4.</span> <span class="toc-text">Program Execution</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%AC%AC-9-%E7%AB%A0-%E7%AE%97%E6%9C%AF%E8%BF%90%E7%AE%97%EF%BC%88arithmetic%EF%BC%89"><span class="toc-number"></span> <span class="toc-text">第 9 章-算术运算（arithmetic）</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9F%BA%E7%A1%80%E6%95%B0%E5%88%B6%E7%9F%A5%E8%AF%86"><span class="toc-number">1.</span> <span class="toc-text">基础数制知识</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#quiz%E7%BB%93%E8%AE%BA"><span class="toc-number">1.1.</span> <span class="toc-text">quiz结论</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8A%A0%E6%B3%95%E9%83%A8%E4%BB%B6"><span class="toc-number">2.</span> <span class="toc-text">加法部件</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8D%8A%E5%8A%A0%E5%99%A8"><span class="toc-number">2.1.</span> <span class="toc-text">半加器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%85%A8%E5%8A%A0%E5%99%A8"><span class="toc-number">2.2.</span> <span class="toc-text">全加器</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%A1%8C%E6%B3%A2%E8%BF%9B%E4%BD%8D%E5%8A%A0%E6%B3%95%E5%99%A8ripple-carry-adder"><span class="toc-number">3.</span> <span class="toc-text">行波进位加法器ripple carry adder</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%95%B4%E6%95%B0%E8%BF%90%E7%AE%97%E6%BA%A2%E5%87%BA%E6%A3%80%E6%9F%A5"><span class="toc-number">3.1.</span> <span class="toc-text">整数运算溢出检查</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#gate-delay"><span class="toc-number">3.2.</span> <span class="toc-text">gate delay</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%88%E8%A1%8C%EF%BC%88%E8%B6%85%E5%89%8D%EF%BC%89%E8%BF%9B%E4%BD%8D%E5%8A%A0%E6%B3%95%E5%99%A8carry-lookahead-adder"><span class="toc-number">4.</span> <span class="toc-text">先行（超前）进位加法器carry lookahead adder</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%94%9F%E6%88%90%E5%87%BD%E6%95%B0%E5%92%8C%E4%BC%A0%E6%92%AD%E5%87%BD%E6%95%B0"><span class="toc-number">4.1.</span> <span class="toc-text">生成函数和传播函数</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#gate-delay-1"><span class="toc-number">4.2.</span> <span class="toc-text">gate delay</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#delay-of-4-bit-CLA"><span class="toc-number">4.2.1.</span> <span class="toc-text">delay of 4-bit CLA</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#build-longer-CLA-%E6%AF%8F%E4%B8%80%E4%B8%AA%E5%9B%9B%E4%BD%8D%E7%9A%84CLA%E4%BD%9C%E4%B8%BA%E4%B8%80%E4%B8%AA%E6%A8%A1%E5%9D%97"><span class="toc-number">4.2.2.</span> <span class="toc-text">build longer CLA(每一个四位的CLA作为一个模块)</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B9%98%E6%B3%95"><span class="toc-number">5.</span> <span class="toc-text">乘法</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%97%A0%E7%AC%A6%E5%8F%B7"><span class="toc-number">5.1.</span> <span class="toc-text">无符号</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#array%E9%98%B5%E5%88%97%E4%B9%98%E6%B3%95%E5%99%A8%EF%BC%88%E4%B8%8D%E8%80%83%EF%BC%8C%E4%BA%86%E8%A7%A3%EF%BC%89"><span class="toc-number">5.1.1.</span> <span class="toc-text">array阵列乘法器（不考，了解）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#sequential%E9%A1%BA%E5%BA%8F%E4%B9%98%E6%B3%95%E5%99%A8%EF%BC%88%E8%80%83%EF%BC%89"><span class="toc-number">5.1.2.</span> <span class="toc-text">sequential顺序乘法器（考）</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%9C%89%E7%AC%A6%E5%8F%B7%E6%95%B0%E4%B9%98%E6%B3%95"><span class="toc-number">5.2.</span> <span class="toc-text">有符号数乘法</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Booth-%E7%AE%97%E6%B3%95%EF%BC%88%E9%87%8D%E7%82%B9%EF%BC%89"><span class="toc-number">5.2.1.</span> <span class="toc-text">Booth 算法（重点）</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Booth%E7%9A%84%E7%A1%AC%E4%BB%B6%E5%AE%9E%E7%8E%B0%EF%BC%88%E8%AF%BE%E6%9C%AC%E4%B8%8A%E5%A5%BD%E5%83%8F%E6%B2%A1%E6%9C%89%EF%BC%8C%E7%9C%8B%E8%AF%BE%E4%BB%B6%E7%9A%84%EF%BC%89"><span class="toc-number">5.2.1.1.</span> <span class="toc-text">Booth的硬件实现（课本上好像没有，看课件的）</span></a></li></ol></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%BF%AB%E9%80%9F%E4%B9%98%E6%B3%95%EF%BC%88%E4%B8%8D%E8%AE%B2%EF%BC%8C%E4%B8%8D%E8%80%83%EF%BC%89"><span class="toc-number">6.</span> <span class="toc-text">快速乘法（不讲，不考）</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%99%A4%E6%B3%95%E5%99%A8"><span class="toc-number">7.</span> <span class="toc-text">除法器</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%81%A2%E5%A4%8D%E4%BD%99%E6%95%B0%E7%9A%84%E9%99%A4%E6%B3%95%EF%BC%88%E4%B8%8D%E8%80%83%EF%BC%8C%E5%92%8C%E6%81%A2%E5%A4%8D%E4%BD%99%E6%95%B0%E7%9A%84%E9%99%A4%E6%B3%95%E5%AF%B9%E6%AF%94%E6%9D%A5%E7%9C%8B%EF%BC%89"><span class="toc-number">7.1.</span> <span class="toc-text">恢复余数的除法（不考，和恢复余数的除法对比来看）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%8D%E6%81%A2%E5%A4%8D%E4%BD%99%E6%95%B0%E7%9A%84%E9%99%A4%E6%B3%95%EF%BC%88%E8%80%83%EF%BC%89"><span class="toc-number">7.2.</span> <span class="toc-text">不恢复余数的除法（考）</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BE%8B%E9%A2%98"><span class="toc-number">7.2.1.</span> <span class="toc-text">例题</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%B5%AE%E7%82%B9%E6%95%B0"><span class="toc-number">8.</span> <span class="toc-text">浮点数</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AE%9A%E7%82%B9%E6%95%B0-%E4%B8%8D%E8%80%83"><span class="toc-number">8.1.</span> <span class="toc-text">定点数(不考)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%B5%AE%E7%82%B9%E6%95%B0%EF%BC%88%E4%B8%8D%E8%80%83%EF%BC%89"><span class="toc-number">8.2.</span> <span class="toc-text">浮点数（不考）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#IEEE-754-%E6%A0%87%E5%87%86"><span class="toc-number">8.3.</span> <span class="toc-text">IEEE 754 标准</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#S%EF%BC%88sign%EF%BC%89%EF%BC%9A%E7%AC%A6%E5%8F%B7%E4%BD%8D%EF%BC%8C0%E4%BB%A3%E8%A1%A8%E6%AD%A3%E6%95%B0%EF%BC%8C1%E4%BB%A3%E8%A1%A8%E8%B4%9F%E6%95%B0%E3%80%821%E4%BD%8D%E3%80%82"><span class="toc-number">8.3.1.</span> <span class="toc-text">S（sign）：符号位，0代表正数，1代表负数。1位。</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#E%EF%BC%88exponent%EF%BC%89%EF%BC%9A%E6%8C%87%E6%95%B0%E4%BD%8D%EF%BC%8C%E7%94%A8%E7%A7%BB%E7%A0%81%E8%A1%A8%E7%A4%BA%EF%BC%8C%E7%A7%BB%E7%A0%81%E6%98%AF%E6%8C%87%E5%9C%A8%E5%8E%9F%E7%A0%81%E7%9A%84%E5%9F%BA%E7%A1%80%E4%B8%8A%E5%8A%A0%E4%B8%8A%E4%B8%80%E4%B8%AA%E5%9B%BA%E5%AE%9A%E7%9A%84%E6%95%B0%EF%BC%8C%E6%AF%94%E5%A6%828%E4%BD%8D%E7%A7%BB%E7%A0%81%EF%BC%8C%E5%B0%B1%E6%98%AF%E5%9C%A8%E5%8E%9F%E7%A0%81%E7%9A%84%E5%9F%BA%E7%A1%80%E4%B8%8A%E5%8A%A0%E4%B8%8A10000000%EF%BC%8C%E8%BF%99%E6%A0%B7%E5%81%9A%E7%9A%84%E5%A5%BD%E5%A4%84%E6%98%AF%E5%8F%AF%E4%BB%A5%E6%8A%8A%E8%B4%9F%E6%95%B0%E7%9A%84%E6%8C%87%E6%95%B0%E4%B9%9F%E8%A1%A8%E7%A4%BA%E5%87%BA%E6%9D%A5%EF%BC%8C%E8%80%8C%E4%B8%94%E5%8F%AF%E4%BB%A5%E7%94%A8%E7%A7%BB%E7%A0%81%E7%9A%84%E5%A4%A7%E5%B0%8F%E6%9D%A5%E6%AF%94%E8%BE%83%E4%B8%A4%E4%B8%AA%E6%95%B0%E7%9A%84%E5%A4%A7%E5%B0%8F%E3%80%82IEEE%E8%A7%84%E5%AE%9A%E5%8D%95%E7%B2%BE%E5%BA%A6%E6%B5%AE%E7%82%B9%E6%95%B0%E7%9A%84%E6%8C%87%E6%95%B0%E9%83%A8%E5%88%86%E5%8D%A08%E4%BD%8D%EF%BC%8C%E5%8F%8C%E7%B2%BE%E5%BA%A6%E6%B5%AE%E7%82%B9%E6%95%B0%E7%9A%84%E6%8C%87%E6%95%B0%E9%83%A8%E5%88%86%E5%8D%A011%E4%BD%8D%E3%80%82"><span class="toc-number">8.3.2.</span> <span class="toc-text">E（exponent）：指数位，用移码表示，移码是指在原码的基础上加上一个固定的数，比如8位移码，就是在原码的基础上加上10000000，这样做的好处是可以把负数的指数也表示出来，而且可以用移码的大小来比较两个数的大小。IEEE规定单精度浮点数的指数部分占8位，双精度浮点数的指数部分占11位。</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#M-magnitude-mantissa-%EF%BC%9A%E5%B0%BE%E6%95%B0%E4%BD%8D%EF%BC%8C%E4%B9%9F%E5%8F%AB%E6%9C%89%E6%95%88%E6%95%B0%E5%AD%97%EF%BC%8C%E7%94%A8%E5%8E%9F%E7%A0%81%E8%A1%A8%E7%A4%BA%EF%BC%8C%E5%9B%A0%E4%B8%BA%E8%A6%81%E8%A1%A8%E7%A4%BA%E5%B0%8F%E6%95%B0%EF%BC%8C%E6%89%80%E4%BB%A5%E8%A6%81%E7%94%A8%E5%8E%9F%E7%A0%81%E3%80%8232-1-8-23%E4%BD%8D%EF%BC%9B64-1-11-52%E4%BD%8D%E3%80%82"><span class="toc-number">8.3.3.</span> <span class="toc-text">M(magnitude?mantissa?)：尾数位，也叫有效数字，用原码表示，因为要表示小数，所以要用原码。32-1-8&#x3D;23位；64-1-11&#x3D;52位。</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%8D%95%E7%B2%BE%E5%BA%A6"><span class="toc-number">8.3.4.</span> <span class="toc-text">单精度</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%8F%8C%E7%B2%BE%E5%BA%A6"><span class="toc-number">8.3.5.</span> <span class="toc-text">双精度</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#example"><span class="toc-number">8.3.6.</span> <span class="toc-text">example</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#special-values"><span class="toc-number">8.3.7.</span> <span class="toc-text">special values</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#zero"><span class="toc-number">8.3.8.</span> <span class="toc-text">zero</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Infinity"><span class="toc-number">8.3.9.</span> <span class="toc-text">Infinity</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#NaN-Not-a-Number"><span class="toc-number">8.3.10.</span> <span class="toc-text">NaN (Not a Number)</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%B5%AE%E7%82%B9%E6%95%B0%E8%BF%90%E7%AE%97-FP-arithmetic"><span class="toc-number">9.</span> <span class="toc-text">浮点数运算(FP arithmetic)</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AF%B9%E9%BD%90%EF%BC%88alignment%EF%BC%89"><span class="toc-number">9.1.</span> <span class="toc-text">对齐（alignment）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8A%A0%E5%87%8F%E4%B9%98%E9%99%A4"><span class="toc-number">9.2.</span> <span class="toc-text">加减乘除</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#add-subtract"><span class="toc-number">9.2.1.</span> <span class="toc-text">add&#x2F;subtract</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#multiply%EF%BC%88%E4%B8%8D%E9%9C%80%E8%A6%81%E5%AF%B9%E9%BD%90%EF%BC%89"><span class="toc-number">9.2.2.</span> <span class="toc-text">multiply（不需要对齐）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#divide%EF%BC%88%E4%B8%8D%E9%9C%80%E8%A6%81%E5%AF%B9%E9%BD%90%EF%BC%89"><span class="toc-number">9.2.3.</span> <span class="toc-text">divide（不需要对齐）</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%B5%AE%E7%82%B9%E6%95%B0%E8%BF%90%E7%AE%97%E7%9A%84%E4%B8%80%E4%BA%9B%E9%97%AE%E9%A2%98"><span class="toc-number">9.3.</span> <span class="toc-text">浮点数运算的一些问题</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BF%9D%E6%8A%A4%E4%BD%8D%EF%BC%88guard-bits%EF%BC%89"><span class="toc-number">9.3.1.</span> <span class="toc-text">保护位（guard bits）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%88%AA%E6%96%AD-truncation"><span class="toc-number">9.3.2.</span> <span class="toc-text">截断(truncation)</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#chopping"><span class="toc-number">9.3.2.1.</span> <span class="toc-text">chopping</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#von-neumann-%E5%86%AF%E8%AF%BA%E4%BE%9D%E6%9B%BC-rounding"><span class="toc-number">9.3.2.2.</span> <span class="toc-text">von neumann(冯诺依曼) rounding</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#rounding-%E5%9B%9B%E8%88%8D%E4%BA%94%E5%85%A5"><span class="toc-number">9.3.2.3.</span> <span class="toc-text">rounding(四舍五入)</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%A0%87%E5%87%86%E5%8C%96"><span class="toc-number">9.3.3.</span> <span class="toc-text">标准化</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%BA%A2%E5%87%BA"><span class="toc-number">9.3.4.</span> <span class="toc-text">溢出</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BE%8B%E9%A2%98-1"><span class="toc-number">9.4.</span> <span class="toc-text">例题</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%AC%AC-8-%E7%AB%A0-%E5%AD%98%E5%82%A8%E5%99%A8%E7%B3%BB%E7%BB%9F%EF%BC%88the-memory-system%EF%BC%89"><span class="toc-number"></span> <span class="toc-text">第 8 章-存储器系统（the memory system）</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#8-1-%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5"><span class="toc-number">1.</span> <span class="toc-text">8.1 基本概念</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#cache-memory-%E5%92%8C-virtual-memory"><span class="toc-number">1.1.</span> <span class="toc-text">cache memory 和 virtual memory</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%9D%97%E4%BC%A0%E8%BE%93"><span class="toc-number">1.2.</span> <span class="toc-text">块传输</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#8-2-%E5%8D%8A%E5%AF%BC%E4%BD%93%E9%9A%8F%E6%9C%BA%E8%AE%BF%E9%97%AE%E5%AD%98%E5%82%A8%E5%99%A8RAM"><span class="toc-number">2.</span> <span class="toc-text">8.2 半导体随机访问存储器RAM</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#8-2-1-%E5%AD%98%E5%82%A8%E5%99%A8%E8%8A%AF%E7%89%87%E7%9A%84%E5%86%85%E9%83%A8%E7%BB%84%E7%BB%87%E7%BB%93%E6%9E%84"><span class="toc-number">2.1.</span> <span class="toc-text">8.2.1 存储器芯片的内部组织结构</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%A4%96%E9%83%A8%E5%BC%95%E8%84%9A"><span class="toc-number">2.1.1.</span> <span class="toc-text">外部引脚</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#SRAM"><span class="toc-number">2.2.</span> <span class="toc-text">SRAM</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#the-advantage-and-disadvantage-of-SRAM"><span class="toc-number">2.2.1.</span> <span class="toc-text">the advantage and disadvantage of SRAM?</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Organization-of-SRAM-Chips"><span class="toc-number">2.2.2.</span> <span class="toc-text">Organization of SRAM Chips</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#DRAM"><span class="toc-number">2.3.</span> <span class="toc-text">DRAM</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Advantages"><span class="toc-number">2.3.1.</span> <span class="toc-text">Advantages</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Disadvantage"><span class="toc-number">2.3.2.</span> <span class="toc-text">Disadvantage</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Organization-of-DRAM-Chips"><span class="toc-number">2.3.3.</span> <span class="toc-text">Organization of DRAM Chips</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Synchronous-DRAM-SDRAM-%E5%8D%8A%E5%AF%BC%E4%BD%93"><span class="toc-number">2.3.4.</span> <span class="toc-text">Synchronous DRAM(SDRAM)半导体</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Bandwidth"><span class="toc-number">2.3.4.1.</span> <span class="toc-text">Bandwidth</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#SDRAM-brust-operation"><span class="toc-number">2.3.5.</span> <span class="toc-text">SDRAM brust operation</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E4%BE%8B%E9%A2%98-2"><span class="toc-number">2.3.5.1.</span> <span class="toc-text">例题</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#quiz"><span class="toc-number">2.3.6.</span> <span class="toc-text">quiz</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#strucue-of-large-memory-system"><span class="toc-number">2.4.</span> <span class="toc-text">strucue of large memory system</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#static-memory-system"><span class="toc-number">2.4.1.</span> <span class="toc-text">static memory system</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%AD%97%E6%8B%93%E5%B1%95-amp-%E4%BD%8D%E6%8B%93%E5%B1%95"><span class="toc-number">2.4.1.1.</span> <span class="toc-text">字拓展&amp;位拓展</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#dynamic-memory-system"><span class="toc-number">2.4.2.</span> <span class="toc-text">dynamic memory system</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#8-5-%E5%AD%98%E5%82%A8%E5%99%A8%E5%B1%82%E6%AC%A1%E7%BB%93%E6%9E%84"><span class="toc-number">3.</span> <span class="toc-text">8.5 存储器层次结构</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#8-6-%E9%AB%98%E9%80%9F%E7%BC%93%E5%AD%98cache"><span class="toc-number">4.</span> <span class="toc-text">8.6 高速缓存cache</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#cache%E7%9A%84%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5"><span class="toc-number">4.1.</span> <span class="toc-text">cache的基本概念</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#cache%E8%AE%BF%E9%97%AE%E7%AD%96%E7%95%A5"><span class="toc-number">4.2.</span> <span class="toc-text">cache访问策略</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#8-6-1-Mapping-Scheme%E6%98%A0%E5%B0%84%E5%8A%9F%E8%83%BD"><span class="toc-number">4.3.</span> <span class="toc-text">8.6.1 Mapping Scheme映射功能</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%9B%B4%E6%8E%A5%E6%98%A0%E5%B0%84%EF%BC%88Direct-Mapping%EF%BC%89"><span class="toc-number">4.3.1.</span> <span class="toc-text">直接映射（Direct Mapping）</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Advantages-1"><span class="toc-number">4.3.1.1.</span> <span class="toc-text">Advantages</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Disadvantage-1"><span class="toc-number">4.3.1.2.</span> <span class="toc-text">Disadvantage</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%85%A8%E7%9B%B8%E8%81%94%E6%98%A0%E5%B0%84%EF%BC%88Associative-Mapping%EF%BC%89"><span class="toc-number">4.3.2.</span> <span class="toc-text">全相联映射（Associative Mapping）</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#What-are-advantage-and-disadvantage-of-associative-mapping"><span class="toc-number">4.3.2.1.</span> <span class="toc-text">What are advantage and disadvantage of associative mapping?</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%BB%84%E7%9B%B8%E8%81%94%E6%98%A0%E5%B0%84%EF%BC%88Set-Associative-Mapping%EF%BC%89%E3%80%81"><span class="toc-number">4.3.3.</span> <span class="toc-text">组相联映射（Set Associative Mapping）、</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#quiz-1"><span class="toc-number">4.3.4.</span> <span class="toc-text">quiz</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#8-6-2-%E6%9B%BF%E6%8D%A2%E7%AD%96%E7%95%A5"><span class="toc-number">4.4.</span> <span class="toc-text">8.6.2 替换策略</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#RAND%E9%9A%8F%E6%9C%BA%E6%9B%BF%E6%8D%A2"><span class="toc-number">4.4.1.</span> <span class="toc-text">RAND随机替换</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#FIFO%E5%85%88%E8%BF%9B%E5%85%88%E5%87%BA"><span class="toc-number">4.4.2.</span> <span class="toc-text">FIFO先进先出</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#LRU%E2%80%94%E2%80%94%E2%80%9C%E6%9C%80%E8%BF%91%E6%9C%80%E5%B0%91%E4%BD%BF%E7%94%A8%E2%80%9D"><span class="toc-number">4.4.3.</span> <span class="toc-text">LRU——“最近最少使用”</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#LFU%E2%80%94%E2%80%94%E2%80%9C%E6%9C%80%E4%B8%8D%E5%B8%B8%E7%94%A8%E2%80%9D"><span class="toc-number">4.4.4.</span> <span class="toc-text">LFU——“最不常用”</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#8-6-3-%E5%86%99%E7%AD%96%E7%95%A5"><span class="toc-number">4.5.</span> <span class="toc-text">8.6.3 写策略</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%86%99%E5%91%BD%E4%B8%AD%EF%BC%88%E8%A6%81%E5%86%99%E5%85%A5cache%E5%91%BD%E4%B8%AD%E7%9A%84%E5%9D%97%EF%BC%89"><span class="toc-number">4.5.1.</span> <span class="toc-text">写命中（要写入cache命中的块）</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%85%A8%E5%86%99%E6%B3%95%EF%BC%88%E5%86%99%E7%9B%B4%E9%80%9A%E6%B3%95%EF%BC%8Cwrite-through%EF%BC%89"><span class="toc-number">4.5.1.1.</span> <span class="toc-text">全写法（写直通法，write-through）</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%86%99%E5%9B%9E%E6%B3%95%EF%BC%88write-back%EF%BC%89"><span class="toc-number">4.5.1.2.</span> <span class="toc-text">写回法（write back）</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%86%99%E4%B8%8D%E5%91%BD%E4%B8%AD%EF%BC%88%E8%A6%81%E5%86%99%E5%85%A5cache%E6%B2%A1%E6%9C%89%E5%91%BD%E4%B8%AD%E7%9A%84%E5%9D%97%EF%BC%89"><span class="toc-number">4.5.2.</span> <span class="toc-text">写不命中（要写入cache没有命中的块）</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%86%99%E5%88%86%E9%85%8D%E6%B3%95%EF%BC%88write-allocate%EF%BC%89"><span class="toc-number">4.5.2.1.</span> <span class="toc-text">写分配法（write allocate）</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E9%9D%9E%E5%86%99%E5%88%86%E9%85%8D%E6%B3%95"><span class="toc-number">4.5.2.2.</span> <span class="toc-text">非写分配法</span></a></li></ol></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%A4%9A%E7%BA%A7cache"><span class="toc-number">4.6.</span> <span class="toc-text">多级cache</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#TIPS"><span class="toc-number">4.7.</span> <span class="toc-text">TIPS</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#8-7-%E8%99%9A%E6%8B%9F%E5%AD%98%E5%82%A8%E5%99%A8"><span class="toc-number">5.</span> <span class="toc-text">8.7 虚拟存储器</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%A1%B5%E5%BC%8F%E5%AD%98%E5%82%A8%E7%AE%A1%E7%90%86"><span class="toc-number">5.1.</span> <span class="toc-text">页式存储管理</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Implementation-of-Virtual-Memory"><span class="toc-number">5.1.1.</span> <span class="toc-text">Implementation of Virtual Memory</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Page-Table-Entry"><span class="toc-number">5.1.1.1.</span> <span class="toc-text">Page Table Entry</span></a></li></ol></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%99%9A%E6%8B%9F%E5%AD%98%E5%82%A8%E5%99%A8"><span class="toc-number">5.2.</span> <span class="toc-text">虚拟存储器</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Disadvantage-2"><span class="toc-number">5.2.1.</span> <span class="toc-text">Disadvantage</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Page-Size"><span class="toc-number">5.2.2.</span> <span class="toc-text">Page Size</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Advantages-of-choosing-larger-page-size"><span class="toc-number">5.2.2.1.</span> <span class="toc-text">Advantages of choosing larger page size</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Disadvantages-of-choosing-larger-page-size"><span class="toc-number">5.2.2.2.</span> <span class="toc-text">Disadvantages of choosing larger page size</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#quiz-2"><span class="toc-number">5.2.3.</span> <span class="toc-text">quiz</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#segmentation-%E6%AE%B5%E5%BC%8F%E5%AD%98%E5%82%A8"><span class="toc-number">5.2.4.</span> <span class="toc-text">segmentation(段式存储)</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Address-Structure"><span class="toc-number">5.2.4.1.</span> <span class="toc-text">Address Structure</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#Segment-Table"><span class="toc-number">5.2.4.2.</span> <span class="toc-text">Segment Table</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Segmentation-with-paging-%E6%AE%B5%E9%A1%B5%E5%BC%8F%E5%AD%98%E5%82%A8"><span class="toc-number">5.2.5.</span> <span class="toc-text">Segmentation with paging(段页式存储)</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#8-10-%E8%BE%85%E5%8A%A9%E5%AD%98%E5%82%A8%E5%99%A8"><span class="toc-number">6.</span> <span class="toc-text">8.10 辅助存储器</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#8-10-1-%E7%A3%81%E7%9B%98%E5%AD%98%E5%82%A8%E5%99%A8"><span class="toc-number">6.1.</span> <span class="toc-text">8.10.1 磁盘存储器</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%A3%81%E7%9B%98%E7%9A%84%E7%BB%84%E6%88%90"><span class="toc-number">6.1.1.</span> <span class="toc-text">磁盘的组成</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%80%A7%E8%83%BD%E6%8C%87%E6%A0%87"><span class="toc-number">6.1.2.</span> <span class="toc-text">性能指标</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%AE%B9%E9%87%8F"><span class="toc-number">6.1.2.1.</span> <span class="toc-text">容量</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E7%A3%81%E9%81%93%E5%AF%BB%E9%81%93%E6%97%B6%E9%97%B4-Seek-Time"><span class="toc-number">6.1.2.2.</span> <span class="toc-text">磁道寻道时间 Seek Time</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E7%A3%81%E7%9B%98%E6%97%8B%E8%BD%AC%E6%97%B6%E9%97%B4-Rotational-Tim-Latency-Time"><span class="toc-number">6.1.2.3.</span> <span class="toc-text">磁盘旋转时间 Rotational Tim(Latency Time)</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E4%BC%A0%E8%BE%93%E7%8E%87-Transfer-Rate"><span class="toc-number">6.1.2.4.</span> <span class="toc-text">数据传输率 Transfer Rate</span></a></li></ol></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%A8%E7%AB%A0%E4%B9%A0%E9%A2%98%E6%80%BB%E7%BB%93"><span class="toc-number">7.</span> <span class="toc-text">全章习题总结</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%AC%AC-2-%E7%AB%A0-%E6%8C%87%E4%BB%A4%E9%9B%86%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84%EF%BC%88machine-instructions-amp-programs%EF%BC%89"><span class="toc-number"></span> <span class="toc-text">第 2 章-指令集体系结构（machine instructions &amp; programs）</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Instruction-Formats"><span class="toc-number">1.</span> <span class="toc-text">Instruction Formats</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#instruction-representation"><span class="toc-number">1.1.</span> <span class="toc-text">instruction representation</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Instruction-Address-Field-Formats"><span class="toc-number">1.1.1.</span> <span class="toc-text">Instruction Address Field Formats</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#instruction-length"><span class="toc-number">1.1.2.</span> <span class="toc-text">instruction length</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#Variable-length-Opcode-Expanding-Opcode"><span class="toc-number">1.1.2.1.</span> <span class="toc-text">Variable-length Opcode (Expanding Opcode)</span></a></li></ol></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%8C%87%E4%BB%A4%E5%AF%BB%E5%9D%80"><span class="toc-number">2.</span> <span class="toc-text">指令寻址</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%A1%BA%E5%BA%8F%E5%AF%BB%E5%9D%80"><span class="toc-number">2.1.</span> <span class="toc-text">顺序寻址</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%B7%B3%E8%B7%83%E5%AF%BB%E5%9D%80"><span class="toc-number">2.2.</span> <span class="toc-text">跳跃寻址</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%95%B0%E6%8D%AE%E5%AF%BB%E5%9D%80%E6%A8%A1%E5%BC%8F"><span class="toc-number">3.</span> <span class="toc-text">数据寻址模式</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%9B%B4%E6%8E%A5%E5%AF%BB%E5%9D%80%EF%BC%88direct-addressing-Absolute-mode%EF%BC%89"><span class="toc-number">3.1.</span> <span class="toc-text">直接寻址（direct addressing\Absolute mode）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%97%B4%E6%8E%A5%E5%AF%BB%E5%9D%80%EF%BC%88indirect-addressing%EF%BC%89"><span class="toc-number">3.2.</span> <span class="toc-text">间接寻址（indirect addressing）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%E5%AF%BB%E5%9D%80%EF%BC%88register-addressing%EF%BC%89"><span class="toc-number">3.3.</span> <span class="toc-text">寄存器寻址（register addressing）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%E9%97%B4%E6%8E%A5%E5%AF%BB%E5%9D%80%EF%BC%88register-indirect-addressing%EF%BC%89"><span class="toc-number">3.4.</span> <span class="toc-text">寄存器间接寻址（register indirect addressing）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%9A%90%E5%90%AB%E5%AF%BB%E5%9D%80%EF%BC%88implicit-addressing%EF%BC%89"><span class="toc-number">3.5.</span> <span class="toc-text">隐含寻址（implicit addressing）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%AB%8B%E5%8D%B3%E5%AF%BB%E5%9D%80%EF%BC%88immediate-addressing%EF%BC%89"><span class="toc-number">3.6.</span> <span class="toc-text">立即寻址（immediate addressing）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%81%8F%E7%A7%BB%E5%AF%BB%E5%9D%80%EF%BC%88offset-addressing%EF%BC%89"><span class="toc-number">3.7.</span> <span class="toc-text">偏移寻址（offset addressing）</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E7%9B%B8%E5%AF%B9%E5%AF%BB%E5%9D%80%EF%BC%88relative-addressing%EF%BC%89"><span class="toc-number">3.7.1.</span> <span class="toc-text">相对寻址（relative addressing）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%9F%BA%E5%9D%80%E5%AF%BB%E5%9D%80%EF%BC%88base-addressing%EF%BC%89"><span class="toc-number">3.7.2.</span> <span class="toc-text">基址寻址（base addressing）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%8F%98%E5%9D%80%E5%AF%BB%E5%9D%80%EF%BC%88index-addressing%EF%BC%89%E8%AF%BE%E4%BB%B6%E4%B8%8A-%E6%98%AFindexed-mode"><span class="toc-number">3.7.3.</span> <span class="toc-text">变址寻址（index addressing）课件上 是indexed mode</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%9F%BA%E5%9D%80%E5%8F%98%E5%9D%80%E5%A4%8D%E5%90%88%E5%AF%BB%E5%9D%80%EF%BC%88%E7%B4%A2%E5%BC%95%E5%AF%BB%E5%9D%80%EF%BC%89%EF%BC%88indexed-addressing%EF%BC%89"><span class="toc-number">3.7.4.</span> <span class="toc-text">基址变址复合寻址（索引寻址）（indexed addressing）</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%A0%86%E6%A0%88%E5%AF%BB%E5%9D%80%EF%BC%88stack-addressing%EF%BC%89"><span class="toc-number">3.7.5.</span> <span class="toc-text">堆栈寻址（stack addressing）</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E8%87%AA%E5%A2%9E%E5%AF%BB%E5%9D%80%EF%BC%88auto-increment-addressing%EF%BC%89%E5%92%8C%E8%87%AA%E5%87%8F%E5%AF%BB%E5%9D%80%EF%BC%88auto-decrement-addressing%EF%BC%89"><span class="toc-number">3.7.5.1.</span> <span class="toc-text">自增寻址（auto-increment addressing）和自减寻址（auto-decrement addressing）</span></a></li></ol></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#subroutine%E5%AD%90%E7%A8%8B%E5%BA%8F"><span class="toc-number">4.</span> <span class="toc-text">subroutine子程序</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#subroutine-linkage"><span class="toc-number">4.1.</span> <span class="toc-text">subroutine linkage</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Condition-Codes"><span class="toc-number">4.2.</span> <span class="toc-text">Condition Codes</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#RISC%E5%92%8CCISC-styles"><span class="toc-number">5.</span> <span class="toc-text">RISC和CISC styles</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#RISC-characteristics-include"><span class="toc-number">5.1.</span> <span class="toc-text">RISC characteristics include:</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BE%8B%E9%A2%98-3"><span class="toc-number">5.1.1.</span> <span class="toc-text">例题</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#CISC-characteristics-include"><span class="toc-number">5.2.</span> <span class="toc-text">CISC characteristics include:</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#tips"><span class="toc-number">6.</span> <span class="toc-text">tips</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%AC%AC-5-%E7%AB%A0-%E5%9F%BA%E6%9C%AC%E5%A4%84%E7%90%86%E9%83%A8%E4%BB%B6%EF%BC%88basic-processing-unit%EF%BC%89%EF%BC%88%E8%80%81%E5%B8%88%E5%92%8C%E7%BD%91%E4%B8%8A%E9%83%BD%E8%AF%B4%E6%AF%94%E8%BE%83%E9%9A%BE%EF%BC%8C%E6%98%AF408%E6%9C%80%E9%9A%BE%E7%9A%84%E4%B8%80%E7%AB%A0%EF%BC%8C%E5%A5%BD%E5%A5%BD%E5%AD%A6%EF%BC%81%EF%BC%89"><span class="toc-number"></span> <span class="toc-text">第 5 章-基本处理部件（basic processing unit）（老师和网上都说比较难，是408最难的一章，好好学！）</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#5-1-some-fundamental-concepts"><span class="toc-number">1.</span> <span class="toc-text">5.1 some fundamental concepts</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#5-2-instruction-execution"><span class="toc-number">2.</span> <span class="toc-text">5.2 instruction execution</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#5-3-hardware-components"><span class="toc-number">3.</span> <span class="toc-text">5.3 hardware components</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Register-file"><span class="toc-number">3.1.</span> <span class="toc-text">Register file</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#5-3-2-ALU"><span class="toc-number">3.2.</span> <span class="toc-text">5.3.2 ALU</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#5-3-3-%E6%95%B0%E6%8D%AE%E9%80%9A%E8%B7%AFDatapath"><span class="toc-number">3.3.</span> <span class="toc-text">5.3.3 数据通路Datapath</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Memory-stage"><span class="toc-number">3.3.1.</span> <span class="toc-text">Memory stage</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#5-4-instruction-fetch-and-execute%EF%BC%88%E9%87%8D%E4%B8%AD%E4%B9%8B%E9%87%8D%EF%BC%89"><span class="toc-number">4.</span> <span class="toc-text">5.4 instruction fetch and execute（重中之重）</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#example1-Add-R2-R4-R5"><span class="toc-number">4.1.</span> <span class="toc-text">example1:Add R2,R4,R5</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#5-5-control-signals"><span class="toc-number">5.</span> <span class="toc-text">5.5 control signals</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#5-6-hardwired-control-%E7%A1%AC%E5%B8%83%E7%BA%BF%E6%8E%A7%E5%88%B6%EF%BC%88%E4%B8%8D%E8%80%83%EF%BC%8C%E4%BA%86%E8%A7%A3%E5%8D%B3%E5%8F%AF%EF%BC%89-%E4%B9%9F%E4%B8%8D%E6%98%AF%E8%80%83%E7%A0%94%E7%9A%84%E9%87%8D%E7%82%B9"><span class="toc-number">6.</span> <span class="toc-text">5.6 hardwired control 硬布线控制（不考，了解即可）(也不是考研的重点)</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%BE%AE%E7%A8%8B%E5%BA%8F"><span class="toc-number">7.</span> <span class="toc-text">微程序</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BE%AE%E7%A8%8B%E5%BA%8F%E6%8E%A7%E5%88%B6%E5%99%A8"><span class="toc-number">7.1.</span> <span class="toc-text">微程序控制器</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%BE%AE%E7%A8%8B%E5%BA%8F%E6%8E%A7%E5%88%B6%E5%99%A8%E7%9A%84%E5%B7%A5%E4%BD%9C%E5%8E%9F%E7%90%86%E3%80%81"><span class="toc-number">7.2.</span> <span class="toc-text">微程序控制器的工作原理、</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#5-7-CISC-cycle-processor"><span class="toc-number">8.</span> <span class="toc-text">5.7 CISC-cycle processor</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#quiz-3"><span class="toc-number">9.</span> <span class="toc-text">quiz</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%AC%AC-6-%E7%AB%A0-%E6%B5%81%E6%B0%B4%E7%BA%BF%EF%BC%88pipelining%EF%BC%89"><span class="toc-number"></span> <span class="toc-text">第 6 章-流水线（pipelining）</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#pipelining%E5%9F%BA%E6%9C%AC%E6%A6%82%E5%BF%B5"><span class="toc-number">1.</span> <span class="toc-text">pipelining基本概念</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#6-2-%E6%B5%81%E6%B0%B4%E7%BA%BF%E7%BB%93%E6%9E%84"><span class="toc-number">2.</span> <span class="toc-text">6.2 流水线结构</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#summary"><span class="toc-number">2.1.</span> <span class="toc-text">summary</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#6-3-%E6%B5%81%E6%B0%B4%E7%BA%BF%E9%97%AE%E9%A2%98issues"><span class="toc-number">3.</span> <span class="toc-text">6.3 流水线问题issues</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#6-4-%E6%95%B0%E6%8D%AE%E4%BE%9D%E8%B5%96%E6%80%A7"><span class="toc-number">4.</span> <span class="toc-text">6.4 数据依赖性</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%95%B0%E8%BD%AC%E5%8F%91operand-forwarding"><span class="toc-number">4.1.</span> <span class="toc-text">操作数转发operand forwarding</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%93%8D%E4%BD%9C%E6%95%B0%E8%BD%AC%E5%8F%91%E6%B5%81%E6%B0%B4%E7%BA%BF%E4%B9%A0%E9%A2%98%E4%B8%AD%E7%9A%84%E7%BB%8F%E9%AA%8C%EF%BC%81%EF%BC%81%EF%BC%81"><span class="toc-number">4.1.1.</span> <span class="toc-text">操作数转发流水线习题中的经验！！！</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E8%BD%AF%E4%BB%B6%E5%A4%84%E7%90%86%E6%95%B0%E6%8D%AE%E4%BE%9D%E8%B5%96%E6%80%A7"><span class="toc-number">4.1.2.</span> <span class="toc-text">软件处理数据依赖性</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#6-5-%E5%AD%98%E5%82%A8%E5%99%A8%E5%BB%B6%E8%BF%9F"><span class="toc-number">5.</span> <span class="toc-text">6.5 存储器延迟</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#6-6-%E8%BD%AC%E7%A7%BB%E5%BB%B6%E8%BF%9F%EF%BC%88%E4%B8%8D%E8%80%83%EF%BC%89"><span class="toc-number">6.</span> <span class="toc-text">6.6 转移延迟（不考）</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#6-7-%E8%B5%84%E6%BA%90%E9%99%90%E5%88%B6"><span class="toc-number">7.</span> <span class="toc-text">6.7 资源限制</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#branch-delays%E5%88%86%E6%94%AF%E5%BB%B6%E8%BF%9F"><span class="toc-number">8.</span> <span class="toc-text">branch delays分支延迟</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%9D%9E%E6%9D%A1%E4%BB%B6%E5%88%86%E6%94%AF"><span class="toc-number">8.1.</span> <span class="toc-text">非条件分支</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%87%8F%E5%B0%91%E5%88%86%E6%94%AF%E6%83%A9%E7%BD%9A%E7%9A%84%E6%96%B9%E6%B3%95"><span class="toc-number">8.1.1.</span> <span class="toc-text">减少分支惩罚的方法</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%9D%A1%E4%BB%B6%E5%88%86%E6%94%AF"><span class="toc-number">8.2.</span> <span class="toc-text">条件分支</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#condition-branch-delay-slot%EF%BC%88%E5%88%86%E6%94%AF%E5%BB%B6%E8%BF%9F%E6%A7%BD%EF%BC%89%EF%BC%9A"><span class="toc-number">8.2.1.</span> <span class="toc-text">condition branch delay slot（分支延迟槽）：</span></a></li></ol></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E7%AC%AC-3-7-%E7%AB%A0-%E5%9F%BA%E6%9C%AC%E8%BE%93%E5%85%A5-%E8%BE%93%E5%87%BA%EF%BC%88basic-i-o%EF%BC%89"><span class="toc-number"></span> <span class="toc-text">第 3&#x2F;7 章-基本输入&#x2F;输出（basic i&#x2F;o）</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#I-O%E8%AE%BE%E5%A4%87%E8%AE%BF%E9%97%AE"><span class="toc-number">1.</span> <span class="toc-text">I&#x2F;O设备访问</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%AD%98%E5%82%A8%E5%99%A8%E6%98%A0%E5%B0%84I-O%EF%BC%88memory-mapped-I-O%EF%BC%89%EF%BC%9A"><span class="toc-number">1.1.</span> <span class="toc-text">存储器映射I&#x2F;O（memory-mapped I&#x2F;O）：</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Separated-I-O-Isolated-I-O"><span class="toc-number">1.2.</span> <span class="toc-text">Separated I&#x2F;O (Isolated I&#x2F;O)</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#I-O%E8%AE%BE%E5%A4%87%E6%8E%A5%E5%8F%A3"><span class="toc-number">2.</span> <span class="toc-text">I&#x2F;O设备接口</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#program-controlled-I-O"><span class="toc-number">3.</span> <span class="toc-text">program-controlled I&#x2F;O</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Signaling-Protocol-for-I-O-Devices"><span class="toc-number">3.1.</span> <span class="toc-text">Signaling Protocol for I&#x2F;O Devices</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#interrupt-driven-I-O-%E4%B8%AD%E6%96%AD"><span class="toc-number">4.</span> <span class="toc-text">interrupt-driven I&#x2F;O 中断</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#interrupt-process-flowchart"><span class="toc-number">4.1.</span> <span class="toc-text">interrupt process flowchart</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#hardware"><span class="toc-number">4.1.1.</span> <span class="toc-text">hardware</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#software"><span class="toc-number">4.1.2.</span> <span class="toc-text">software</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%AD%E6%96%AD%E5%92%8C%E5%AD%90%E7%A8%8B%E5%BA%8F%E7%9A%84%E5%8C%BA%E5%88%AB%EF%BC%81"><span class="toc-number">4.2.</span> <span class="toc-text">中断和子程序的区别！</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Advantages-of-Interrupt-Driven-I-O"><span class="toc-number">4.3.</span> <span class="toc-text">Advantages of Interrupt-Driven I&#x2F;O</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#enabling-and-disabling-interrupts%EF%BC%88%E4%B8%AD%E6%96%AD%E7%9A%84%E5%85%81%E8%AE%B8%E4%B8%8E%E7%A6%81%E6%AD%A2%EF%BC%89"><span class="toc-number">4.4.</span> <span class="toc-text">enabling and disabling interrupts（中断的允许与禁止）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#7-4-%E5%A4%9A%E8%AE%BE%E5%A4%87%E4%B8%AD%E6%96%AD%E7%B3%BB%E7%BB%9F"><span class="toc-number">4.5.</span> <span class="toc-text">7.4 多设备中断系统</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#ientify-the-interrupt-source"><span class="toc-number">4.5.1.</span> <span class="toc-text">ientify the interrupt source</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%90%91%E9%87%8F%E4%B8%AD%E6%96%AD%E5%92%8C%E9%9D%9E%E5%90%91%E9%87%8F%E4%B8%AD%E6%96%AD"><span class="toc-number">4.5.1.1.</span> <span class="toc-text">向量中断和非向量中断</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#polling-Non-vectored-Interrupt"><span class="toc-number">4.5.2.</span> <span class="toc-text">polling(Non-vectored Interrupt)</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#vector-interrupt%EF%BC%88%E5%90%91%E9%87%8F%E4%B8%AD%E6%96%AD%E6%B3%95%EF%BC%89"><span class="toc-number">4.5.3.</span> <span class="toc-text">vector interrupt（向量中断法）</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%A4%9A%E7%BA%A7%E4%B8%AD%E6%96%AD"><span class="toc-number">4.6.</span> <span class="toc-text">多级中断</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%A4%9A%E7%BA%A7%E4%B8%AD%E6%96%AD%E7%9A%84%E4%BC%98%E5%85%88%E7%BA%A7"><span class="toc-number">4.6.1.</span> <span class="toc-text">多级中断的优先级</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#simultaneous%EF%BC%88%E5%90%8C%E6%97%B6%EF%BC%89-interrupt%EF%BC%9A%E5%90%8C%E6%97%B6%E4%B8%AD%E6%96%AD%EF%BC%8C%E5%A4%9A%E4%B8%AA%E4%B8%AD%E6%96%AD%E8%AF%B7%E6%B1%82%E5%90%8C%E6%97%B6%E5%8F%91%E7%94%9F%E3%80%82"><span class="toc-number">4.7.</span> <span class="toc-text">simultaneous（同时） interrupt：同时中断，多个中断请求同时发生。</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BE%8B%E9%A2%98-4"><span class="toc-number">4.8.</span> <span class="toc-text">例题</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#DMA%EF%BC%88Direct-Memory-Access%EF%BC%89"><span class="toc-number">5.</span> <span class="toc-text">DMA（Direct Memory Access）</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%85%B6%E4%BB%96%E7%9A%84%E6%96%B9%E5%BC%8F%E5%AD%98%E5%9C%A8%E9%97%AE%E9%A2%98"><span class="toc-number">5.1.</span> <span class="toc-text">其他的方式存在问题</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Solution-Direct-Memory-Access-DMA-%E7%9B%B4%E6%8E%A5%E5%86%85%E5%AD%98%E8%AE%BF%E9%97%AE"><span class="toc-number">5.2.</span> <span class="toc-text">Solution: Direct Memory Access (DMA, 直接内存访问)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%9F%BA%E6%9C%AC%E9%83%A8%E4%BB%B6"><span class="toc-number">5.3.</span> <span class="toc-text">基本部件</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Function-of-DMA-Controller"><span class="toc-number">5.4.</span> <span class="toc-text">Function of DMA Controller</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#I-O-Interrupt-in-DMA"><span class="toc-number">5.4.1.</span> <span class="toc-text">I&#x2F;O Interrupt in DMA</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Registers-in-DMA-interface"><span class="toc-number">5.5.</span> <span class="toc-text">Registers in DMA interface</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#DMA-Transfer-MODE"><span class="toc-number">5.6.</span> <span class="toc-text">DMA Transfer MODE</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#DMA-configurations"><span class="toc-number">5.7.</span> <span class="toc-text">DMA configurations</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#quiz-4"><span class="toc-number">5.7.1.</span> <span class="toc-text">quiz</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%88%92%E9%87%8D%E7%82%B9"><span class="toc-number">6.</span> <span class="toc-text">划重点</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>Recent Post</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/08/15/%E3%80%90DragonOS%E3%80%918.15%E5%91%A8%E4%BC%9A%E5%88%86%E4%BA%AB/" title="SIG-MAIN周会分享_0815"><img src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="SIG-MAIN周会分享_0815"/></a><div class="content"><a class="title" href="/2024/08/15/%E3%80%90DragonOS%E3%80%918.15%E5%91%A8%E4%BC%9A%E5%88%86%E4%BA%AB/" title="SIG-MAIN周会分享_0815">SIG-MAIN周会分享_0815</a><time datetime="2024-08-15T12:08:23.806Z" title="Created 2024-08-15 20:08:23">2024-08-15</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/08/12/%E5%85%B3%E4%BA%8ETLS%E8%AF%81%E4%B9%A6/" title="关于TLS证书"><img src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="关于TLS证书"/></a><div class="content"><a class="title" href="/2024/08/12/%E5%85%B3%E4%BA%8ETLS%E8%AF%81%E4%B9%A6/" title="关于TLS证书">关于TLS证书</a><time datetime="2024-08-12T13:14:30.236Z" title="Created 2024-08-12 21:14:30">2024-08-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/08/11/%E6%9E%B6%E6%9E%84%E5%B8%88%E6%89%93%E6%80%AA%E5%8D%87%E7%BA%A7/" title="架构师打怪升级"><img src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="架构师打怪升级"/></a><div class="content"><a class="title" href="/2024/08/11/%E6%9E%B6%E6%9E%84%E5%B8%88%E6%89%93%E6%80%AA%E5%8D%87%E7%BA%A7/" title="架构师打怪升级">架构师打怪升级</a><time datetime="2024-08-11T13:45:23.229Z" title="Created 2024-08-11 21:45:23">2024-08-11</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/08/01/%E3%80%90DragonOS%E3%80%91Sig-Main%E4%BE%8B%E4%BC%9A%E4%BC%9A%E8%AE%AE%E8%AE%B0%E5%BD%95/" title="Sig-Main例会会议记录"><img src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Sig-Main例会会议记录"/></a><div class="content"><a class="title" href="/2024/08/01/%E3%80%90DragonOS%E3%80%91Sig-Main%E4%BE%8B%E4%BC%9A%E4%BC%9A%E8%AE%AE%E8%AE%B0%E5%BD%95/" title="Sig-Main例会会议记录">Sig-Main例会会议记录</a><time datetime="2024-08-01T12:55:15.397Z" title="Created 2024-08-01 20:55:15">2024-08-01</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/07/29/%E3%80%90%E5%B0%B1%E4%B8%9A%E3%80%91%E5%85%AB%E8%82%A1%E6%96%87/" title="八股文"><img src="https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="八股文"/></a><div class="content"><a class="title" href="/2024/07/29/%E3%80%90%E5%B0%B1%E4%B8%9A%E3%80%91%E5%85%AB%E8%82%A1%E6%96%87/" title="八股文">八股文</a><time datetime="2024-07-29T14:53:07.829Z" title="Created 2024-07-29 22:53:07">2024-07-29</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('https://i.loli.net/2020/05/01/gkihqEjXxJ5UZ1C.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2023 - 2024 By Val</div><div class="framework-info"><span>Framework </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>Theme </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="footer_custom_text">纯粹的心，感受意义不明</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="Read Mode"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="Switch Between Traditional Chinese And Simplified Chinese">繁</button><button id="darkmode" type="button" title="Switch Between Light And Dark Mode"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="Toggle between single-column and double-column"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="Setting"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="Table Of Contents"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="Back To Top"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [['$', '$'], ['\\(', '\\)']],
      tags: 'ams'
    },
    chtml: {
      scale: 1.1
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, '']
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typesetPromise()
}</script></div><canvas class="fireworks" mobile="true"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/fireworks.min.js"></script><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="true" data-click="true"></script><script defer="defer" id="fluttering_ribbon" mobile="true" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-fluttering-ribbon.min.js"></script><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/activate-power-mode.min.js"></script><script>POWERMODE.colorful = true;
POWERMODE.shake = true;
POWERMODE.mobile = true;
document.body.addEventListener('input', POWERMODE);
</script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>