[{"pn":"2804","desc":"512x8 EEPROM.","pinout":"\n    +-----+--+-----+\n A7 |1    +--+   24| VCC\n A6 |2           23| A8\n A5 |3           22|\n A4 |4           21| /WE\n A3 |5           20| /OE\n A2 |6           19|\n A1 |7    2804   18| /CE\n A0 |8           17| D7\n D0 |9           16| D6\n D1 |10          15| D5\n D2 |11          14| D4\nGND |12          13| D3\n    +--------------+\n"},{"pn":"2816","desc":"2kx8 EEPROM.","pinout":"\n    +-----+--+-----+\n A7 |1    +--+   24| VCC\n A6 |2           23| A8\n A5 |3           22| A9\n A4 |4           21| /WE\n A3 |5           20| /OE\n A2 |6           19| A10\n A1 |7    2816   18| /CE\n A0 |8           17| D7\n D0 |9           16| D6\n D1 |10          15| D5\n D2 |11          14| D4\nGND |12          13| D3\n    +--------------+\n"},{"pn":"2817","desc":"2kx8 EEPROM.","pinout":"\n    +-----+--+-----+\nRDY |1    +--+   28| VCC\n    |2           27| /WE\n A7 |3           26|\n A6 |4           25| A8\n A5 |5           24| A9\n A4 |6           23|\n A3 |7    2817   22| /OE\n A2 |8           21| A10\n A1 |9           20| /CE\n A0 |10          19| D7\n D0 |11          18| D6\n D1 |12          17| D5\n D2 |13          16| D4\nGND |14          15| D3\n    +--------------+\n"},{"pn":"2864","desc":"8kx8 EEPROM.","pinout":"\n    +-----+--+-----+\nRDY |1    +--+   28| VCC\nA12 |2           27| /WE\n A7 |3           26|\n A6 |4           25| A8\n A5 |5           24| A9\n A4 |6           23| A11\n A3 |7    2864   22| /OE\n A2 |8           21| A10\n A1 |9           20| /CE\n A0 |10          19| D7\n D0 |11          18| D6\n D1 |12          17| D5\n D2 |13          16| D4\nGND |14          15| D3\n    +--------------+\n"},{"pn":"28F010 (DIP)","desc":"128kx8 flash EEPROM.","pinout":"\n    +-----+--+-----+\nVPP |1    +--+   32| VCC\nA16 |2           31| /WE\nA15 |3           30|\nA12 |4           29| A14\n A7 |5           28| A13\n A6 |6           27| A8\n A5 |7           26| A9\n A4 |8   28F010  25| A11\n A3 |9           24| /OE\n A2 |10          23| A10\n A1 |11          22| /CE\n A0 |12          21| D7\n D0 |13          20| D6\n D1 |14          19| D5\n D2 |15          18| D4\nGND |16          17| D3\n    +--------------+\n"},{"pn":"28F010 (PLCC)","desc":"128kx8 flash EEPROM.","pinout":"\nPLCC32\n+---------------+---------------+---------------+---------------+\n|  5 A7         | 14 D1         | 21 D7         | 30            |\n|  6 A6         | 15 D2         | 22 /CE        | 31 /WE        |\n|  7 A5         | 16 GND        | 23 A10        | 32 VCC        |\n|  8 A4         | 17 D3         | 24 /OE        |  1            |\n|  9 A3         | 18 D4         | 25 A11        |  2 A16        |\n| 10 A2         | 19 D5         | 26 A9         |  3 A15        |\n| 11 A1         | 20 D6         | 27 A8         |  4 A12        |\n| 12 A0         |               | 28 A13        |               |\n| 13 D0         |               | 29 A14        |               |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"28F020 (DIP)","desc":"256kx8 flash EEPROM.","pinout":"\n    +-----+--+-----+\nVPP |1    +--+   32| VCC\nA16 |2           31| /WE\nA15 |3           30| A17\nA12 |4           29| A14\n A7 |5           28| A13\n A6 |6           27| A8\n A5 |7           26| A9\n A4 |8   28F020  25| A11\n A3 |9           24| /OE\n A2 |10          23| A10\n A1 |11          22| /CE\n A0 |12          21| D7\n D0 |13          20| D6\n D1 |14          19| D5\n D2 |15          18| D4\nGND |16          17| D3\n    +--------------+\n"},{"pn":"28F020 (PLCC)","desc":"256kx8 flash EEPROM.","pinout":"\nPLCC32\n+---------------+---------------+---------------+---------------+\n|  5 A7         | 14 D1         | 21 D7         | 30 A17        |\n|  6 A6         | 15 D2         | 22 /CE        | 31 /WE        |\n|  7 A5         | 16 GND        | 23 A10        | 32 VCC        |\n|  8 A4         | 17 D3         | 24 /OE        |  1 VPP        |\n|  9 A3         | 18 D4         | 25 A11        |  2 A16        |\n| 10 A2         | 19 D5         | 26 A9         |  3 A15        |\n| 11 A1         | 20 D6         | 27 A8         |  4 A12        |\n| 12 A0         |               | 28 A13        |               |\n| 13 D0         |               | 29 A14        |               |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"28F256 (PLCC)","desc":"32kx8 flash EEPROM.","pinout":"\nPLCC32\n+---------------+---------------+---------------+---------------+\n|  5 A7         | 14 D1         | 21 D7         | 30            |\n|  6 A6         | 15 D2         | 22 /CE        | 31 /WE        |\n|  7 A5         | 16 GND        | 23 A10        | 32 VCC        |\n|  8 A4         | 17 D3         | 24 /OE        |  1 VPP        |\n|  9 A3         | 18 D4         | 25 A11        |  2            |\n| 10 A2         | 19 D5         | 26 A9         |  3            |\n| 11 A1         | 20 D6         | 27 A8         |  4 A12        |\n| 12 A0         |               | 28 A13        |               |\n| 13 D0         |               | 29 A14        |               |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"28F256 (DIP)","desc":"32kx8 flash EEPROM.","pinout":"\n    +-----+--+-----+\nVPP |1    +--+   32| VCC\n    |2           31| /WE\n    |3           30|\nA12 |4           29| A14\n A7 |5           28| A13\n A6 |6           27| A8\n A5 |7           26| A9\n A4 |8   28F256  25| A11\n A3 |9           24| /OE\n A2 |10          23| A10\n A1 |11          22| /CE\n A0 |12          21| D7\n D0 |13          20| D6\n D1 |14          19| D5\n D2 |15          18| D4\nGND |16          17| D3\n    +--------------+\n"},{"pn":"28F512 (DIP)","desc":"64kx8 flash EEPROM.","pinout":"\n    +-----+--+-----+\nVPP |1    +--+   32| VCC\n    |2           31| /WE\nA15 |3           30|\nA12 |4           29| A14\n A7 |5           28| A13\n A6 |6           27| A8\n A5 |7           26| A9\n A4 |8   28F512  25| A11\n A3 |9           24| /OE\n A2 |10          23| A10\n A1 |11          22| /CE\n A0 |12          21| D7\n D0 |13          20| D6\n D1 |14          19| D5\n D2 |15          18| D4\nGND |16          17| D3\n    +--------------+\n"},{"pn":"28F512 (PLCC)","desc":"64kx8 flash EEPROM.","pinout":"\nPLCC32\n+---------------+---------------+---------------+---------------+\n|  5 A7         | 14 D1         | 21 D7         | 30            |\n|  6 A6         | 15 D2         | 22 /CE        | 31 /WE        |\n|  7 A5         | 16 GND        | 23 A10        | 32 VCC        |\n|  8 A4         | 17 D3         | 24 /OE        |  1 VPP        |\n|  9 A3         | 18 D4         | 25 A11        |  2            |\n| 10 A2         | 19 D5         | 26 A9         |  3 A15        |\n| 11 A1         | 20 D6         | 27 A8         |  4 A12        |\n| 12 A0         |               | 28 A13        |               |\n| 13 D0         |               | 29 A14        |               |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"29F010 (PLCC)","desc":"128kx8 5V-only flash EEPROM.","pinout":"\nPLCC32\n+---------------+---------------+---------------+---------------+\n|  5 A7         | 14 D1         | 21 D7         | 30            |\n|  6 A6         | 15 D2         | 22 /CE        | 31 /WE        |\n|  7 A5         | 16 GND        | 23 A10        | 32 VCC        |\n|  8 A4         | 17 D3         | 24 /OE        |  1            |\n|  9 A3         | 18 D4         | 25 A11        |  2 A16        |\n| 10 A2         | 19 D5         | 26 A9         |  3 A15        |\n| 11 A1         | 20 D6         | 27 A8         |  4 A12        |\n| 12 A0         |               | 28 A13        |               |\n| 13 D0         |               | 29 A14        |               |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"29F010 (DIP)","desc":"128kx8 5V-only flash EEPROM.","pinout":"\n    +-----+--+-----+\n    |1    +--+   32| VCC\nA16 |2           31| /WE\nA15 |3           30|\nA12 |4           29| A14\n A7 |5           28| A13\n A6 |6           27| A8\n A5 |7           26| A9\n A4 |8   29F010  25| A11\n A3 |9           24| /OE\n A2 |10          23| A10\n A1 |11          22| /CE\n A0 |12          21| D7\n D0 |13          20| D6\n D1 |14          19| D5\n D2 |15          18| D4\nGND |16          17| D3\n    +--------------+\n"},{"pn":"29F020 (DIP)","desc":"256kx8 5V-only flash EEPROM.","pinout":"\n    +-----+--+-----+\n    |1    +--+   32| VCC\nA16 |2           31| /WE\nA15 |3           30| A17\nA12 |4           29| A14\n A7 |5           28| A13\n A6 |6           27| A8\n A5 |7           26| A9\n A4 |8   29F020  25| A11\n A3 |9           24| /OE\n A2 |10          23| A10\n A1 |11          22| /CE\n A0 |12          21| D7\n D0 |13          20| D6\n D1 |14          19| D5\n D2 |15          18| D4\nGND |16          17| D3\n    +--------------+\n"},{"pn":"29F020 (PLCC)","desc":"256kx8 5V-only flash EEPROM.","pinout":"\nPLCC32\n+---------------+---------------+---------------+---------------+\n|  5 A7         | 14 D1         | 21 D7         | 30 A17        |\n|  6 A6         | 15 D2         | 22 /CE        | 31 /WE        |\n|  7 A5         | 16 GND        | 23 A10        | 32 VCC        |\n|  8 A4         | 17 D3         | 24 /OE        |  1            |\n|  9 A3         | 18 D4         | 25 A11        |  2 A16        |\n| 10 A2         | 19 D5         | 26 A9         |  3 A15        |\n| 11 A1         | 20 D6         | 27 A8         |  4 A12        |\n| 12 A0         |               | 28 A13        |               |\n| 13 D0         |               | 29 A14        |               |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"29F040 (PLCC)","desc":"512kx8 5V-only flash EEPROM.","pinout":"\nPLCC32\n+---------------+---------------+---------------+---------------+\n|  5 A7         | 14 D1         | 21 D7         | 30 A17        |\n|  6 A6         | 15 D2         | 22 /CE        | 31 /WE        |\n|  7 A5         | 16 GND        | 23 A10        | 32 VCC        |\n|  8 A4         | 17 D3         | 24 /OE        |  1 A18        |\n|  9 A3         | 18 D4         | 25 A11        |  2 A16        |\n| 10 A2         | 19 D5         | 26 A9         |  3 A15        |\n| 11 A1         | 20 D6         | 27 A8         |  4 A12        |\n| 12 A0         |               | 28 A13        |               |\n| 13 D0         |               | 29 A14        |               |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"29F040 (DIP)","desc":"512kx8 5V-only flash EEPROM.","pinout":"\n    +-----+--+-----+\nA18 |1    +--+   32| VCC\nA16 |2           31| /WE\nA15 |3           30| A17\nA12 |4           29| A14\n A7 |5           28| A13\n A6 |6           27| A8\n A5 |7           26| A9\n A4 |8   29F040  25| A11\n A3 |9           24| /OE\n A2 |10          23| A10\n A1 |11          22| /CE\n A0 |12          21| D7\n D0 |13          20| D6\n D1 |14          19| D5\n D2 |15          18| D4\nGND |16          17| D3\n    +--------------+\n"},{"pn":"29F100 (SO)","desc":"64kx16/128kx8 5V-only flash EEPROM.","pinout":"\n     +-----+--+-----+\n     |1    +--+   44| /RST\n/BSY |2           43| /WE\n     |3           42| A8\n  A7 |4           41| A9\n  A6 |5           40| A10\n  A5 |6           39| A11\n  A4 |7           38| A12\n  A3 |8           37| A13\n  A2 |9           36| A14\n  A1 |10          35| A15\n  A0 |11          34|\n /CE |12  29F100  33| /BYTE\n GND |13          32| GND\n /OE |14          31| D15 A-1\n  D0 |15          30| D7\n  D8 |16          29| D14\n  D1 |17          28| D6\n  D9 |18          27| D13\n  D2 |19          26| D5\n D10 |20          25| D12\n  D3 |21          24| D4\n D11 |22          23| VCC\n     +--------------+\n"},{"pn":"29F200 (SO)","desc":"128kx16/256kx8 5V-only flash EEPROM.","pinout":"\n     +-----+--+-----+\n     |1    +--+   44| /RST\n/BSY |2           43| /WE\n     |3           42| A8\n  A7 |4           41| A9\n  A6 |5           40| A10\n  A5 |6           39| A11\n  A4 |7           38| A12\n  A3 |8           37| A13\n  A2 |9           36| A14\n  A1 |10          35| A15\n  A0 |11          34| A16\n /CE |12  29F200  33| /BYTE\n GND |13          32| GND\n /OE |14          31| D15 A-1\n  D0 |15          30| D7\n  D8 |16          29| D14\n  D1 |17          28| D6\n  D9 |18          27| D13\n  D2 |19          26| D5\n D10 |20          25| D12\n  D3 |21          24| D4\n D11 |22          23| VCC\n     +--------------+\n"},{"pn":"29F400 (SO)","desc":"256kx16/512kx8 5V-only flash EEPROM.","pinout":"\n     +-----+--+-----+\n     |1    +--+   44| /RST\n/BSY |2           43| /WE\n A17 |3           42| A8\n  A7 |4           41| A9\n  A6 |5           40| A10\n  A5 |6           39| A11\n  A4 |7           38| A12\n  A3 |8           37| A13\n  A2 |9           36| A14\n  A1 |10          35| A15\n  A0 |11          34| A16\n /CE |12  29F400  33| /BYTE\n GND |13          32| GND\n /OE |14          31| D15 A-1\n  D0 |15          30| D7\n  D8 |16          29| D14\n  D1 |17          28| D6\n  D9 |18          27| D13\n  D2 |19          26| D5\n D10 |20          25| D12\n  D3 |21          24| D4\n D11 |22          23| VCC\n     +--------------+\n"},{"pn":"742240","desc":"Dual 4-bit 3-state inverting buffer/MOS driver with integrated 25R seriesoutput resistors.","pinout":"\n     +---+--+---+\n/1OE |1  +--+ 20| VCC\n 1A1 |2       19| /2OE\n/2Y4 |3       18| /1Y1\n 1A2 |4       17| 2A4\n/2Y3 |5  742  16| /1Y2\n 1A3 |6  240  15| 2A3\n/2Y2 |7       14| /1Y3\n 1A4 |8       13| 2A2\n/2Y1 |9       12| /1Y4\n GND |10      11| 2A1\n     +----------+\n"},{"pn":"742241","desc":"Dual 4-bit 3-state noninverting buffer/MOS driver with integrated 25R seriesoutput resistors.","pinout":"\n     +---+--+---+\n/1OE |1  +--+ 20| VCC\n 1A4 |2       19| 2OE\n 2Y1 |3       18| 1Y1\n 1A3 |4       17| 2A4\n 2Y2 |5  742  16| 1Y2\n 1A2 |6  241  15| 2A3\n 2Y3 |7       14| 1Y3\n 1A1 |8       13| 2A2\n 2Y4 |9       12| 1Y4\n GND |10      11| 2A1\n     +----------+\n"},{"pn":"742244","desc":"Dual 4-bit 3-state noninverting buffer/MOS driver with integrated 25R seriesoutput resistors.","pinout":"\n     +---+--+---+\n/1OE |1  +--+ 20| VCC\n 1A1 |2       19| /2OE\n 2Y4 |3       18| 1Y1\n 1A2 |4       17| 2A4\n 2Y3 |5  742  16| 1Y2\n 1A3 |6  244  15| 2A3\n 2Y2 |7       14| 1Y3\n 1A4 |8       13| 2A2\n 2Y1 |9       12| 1Y4\n GND |10      11| 2A1\n     +----------+\n"},{"pn":"742245","desc":"8-bit 3-state noninverting bus transceiver with integrated 25R seriesoutput resistors.","pinout":"\n    +---+--+---+             +---+---*---+---+\nDIR |1  +--+ 20| VCC         |/EN|DIR| A | B |\n A0 |2       19| /EN         +===+===*===+===+\n A1 |3       18| B0          | 1 | X | Z | Z |\n A2 |4       17| B1          | 0 | 0 | B | Z |\n A3 |5  742  16| B2          | 0 | 1 | Z | A |\n A4 |6  245  15| B3          +---+---*---+---+\n A5 |7       14| B4\n A6 |8       13| B5\n A7 |9       12| B6\nGND |10      11| B7\n    +----------+\n"},{"pn":"742410","desc":"11-bit 3-state noninverting buffer/MOS driver with integrated 25R seriesoutput resistors.","pinout":"\n     +---+--+---+\n  A1 |1  +--+ 28| A6\n  A2 |2       27| A7\n  A3 |3       26| A8\n  A4 |4       25| A9\n  A5 |5       24| A10\n/OE1 |6       23| A11\n VCC |7  742  22| GND\n GND |8  410  21| GND\n/OE2 |9       20| Y11\n  Y5 |10      19| Y10\n  Y4 |11      18| Y9\n  Y3 |12      17| Y8\n  Y2 |13      16| Y7\n  Y1 |14      15| Y6\n     +----------+\n"},{"pn":"742411","desc":"11-bit 3-state inverting buffer/MOS driver with integrated 25R seriesoutput resistors.","pinout":"\n     +---+--+---+\n  A1 |1  +--+ 28| A6\n  A2 |2       27| A7\n  A3 |3       26| A8\n  A4 |4       25| A9\n  A5 |5       24| A10\n/OE1 |6       23| A11\n VCC |7  742  22| GND\n GND |8  411  21| GND\n/OE2 |9       20|/Y11\n /Y5 |10      19|/Y10\n /Y4 |11      18|/Y9\n /Y3 |12      17|/Y8\n /Y2 |13      16|/Y7\n /Y1 |14      15|/Y6\n     +----------+\n"},{"pn":"742574","desc":"8-bit 3-state D flip-flop with integrated 25R series output resistors.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 20| VCC         |/OE|CLK| D | Q |\n D1 |2       19| Q1          +===+===+===*===+\n D2 |3       18| Q2          | 1 | X | X | Z |\n D3 |4       17| Q3          | 0 | / | 0 | 0 |\n D4 |5  742  16| Q4          | 0 | / | 1 | 1 |\n D5 |6  574  15| Q5          | 0 |!/ | X | - |\n D6 |7       14| Q6          +---+---+---*---+\n D7 |8       13| Q7\n D8 |9       12| Q8\nGND |10      11| CLK\n    +----------+\n"},{"pn":"742827","desc":"10-bit 3-state noninverting buffer/MOS driver with integrated 25R seriesoutput resistors.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 24| VCC\n  A1 |2       23| Y1\n  A2 |3       22| Y2\n  A3 |4       21| Y3\n  A4 |5       20| Y4\n  A5 |6  742  19| Y5\n  A6 |7  827  18| Y6\n  A7 |8       17| Y7\n  A8 |9       16| Y8\n  A9 |10      15| Y9\n A10 |11      14| Y10\n GND |12      13| /OE2\n     +----------+\n"},{"pn":"742828","desc":"10-bit 3-state inverting buffer/MOS driver with integrated 25R seriesoutput resistors.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 24| VCC\n  A1 |2       23| /Y1\n  A2 |3       22| /Y2\n  A3 |4       21| /Y3\n  A4 |5       20| /Y4\n  A5 |6  742  19| /Y5\n  A6 |7  828  18| /Y6\n  A7 |8       17| /Y7\n  A8 |9       16| /Y8\n  A9 |10      15| /Y9\n A10 |11      14| /Y10\n GND |12      13| /OE2\n     +----------+\n"},{"pn":"742952","desc":"8-bit 3-state noninverting latched transceiver.","pinout":"\n      +---+--+---+\n   B8 |1  +--+ 24| VCC\n   B7 |2       23| A8\n   B6 |3       22| A7\n   B5 |4       21| A6\n   B4 |5       20| A5\n   B3 |6  742  19| A4\n   B2 |7  952  18| A3\n   B1 |8       17| A2\n/OEAB |9       16| A1\nCLKAB |10      15| /OEBA\n/CEAB |11      14| CLKBA\n  GND |12      13| /CEBA\n      +----------+\n"},{"pn":"742953","desc":"8-bit 3-state inverting latched transceiver.","pinout":"\n      +---+--+---+\n   B8 |1  +--+ 24| VCC\n   B7 |2       23| A8\n   B6 |3       22| A7\n   B5 |4       21| A6\n   B4 |5       20| A5\n   B3 |6  742  19| A4\n   B2 |7  953  18| A3\n   B1 |8       17| A2\n/OEAB |9       16| A1\nCLKAB |10      15| /OEBA\n/CEAB |11      14| CLKBA\n  GND |12      13| /CEBA\n      +----------+\n"},{"pn":"7425240","desc":"Dual 4-bit 3-state inverting buffer/bus driver with integrated 25R seriesoutput resistors.  Increased drive to drive 25R bus.","pinout":"\n     +---+--+---+\n/1Y1 |1  +--+ 24| /1OE\n GND |2       23| 1A1\n/1Y2 |3       22| 1A2\n/1Y3 |4       21| VCC\n GND |5       20| 1A3\n/1Y4 |6 7425  19| 1A4\n/2Y1 |7  240  18| 2A1\n GND |8       17| 2A2\n/2Y2 |9       16| VCC\n/2Y3 |10      15| 2A3\n GND |11      14| 2A4\n/2Y4 |12      13| /2OE\n     +----------+\n"},{"pn":"7425244","desc":"Dual 4-bit 3-state noninverting buffer/bus driver with integrated 25R seriesoutput resistors.  Increased drive to drive 25R bus.","pinout":"\n    +---+--+---+\n1Y1 |1  +--+ 24| /1OE\nGND |2       23| 1A1\n1Y2 |3       22| 1A2\n1Y3 |4       21| VCC\nGND |5       20| 1A3\n1Y4 |6 7425  19| 1A4\n2Y1 |7  240  18| 2A1\nGND |8       17| 2A2\n2Y2 |9       16| VCC\n2Y3 |10      15| 2A3\nGND |11      14| 2A4\n2Y4 |12      13| /2OE\n    +----------+\n"},{"pn":"7425245","desc":"8-bit 3-state noninverting bus transceiver with integrated 25R seriesoutput resistors.  Increased drive to drive 25R bus.","pinout":"\n    +---+--+---+             +---+---*---+---+\n A1 |1  +--+ 24| DIR         |/EN|DIR| A | B |\nGND |2       23| B1          +===+===*===+===+\n A2 |3       22| B2          | 1 | X | Z | Z |\n A3 |4       21| VCC         | 0 | 0 | B | Z |\nGND |5       20| B3          | 0 | 1 | Z | A |\n A4 |6 7425  19| B4          +---+---*---+---+\n A5 |7  245  18| B5\nGND |8       17| B6\n A6 |9       16| VCC\n A7 |10      15| B7\nGND |11      14| B8\n A8 |12      13| /EN\n    +----------+\n"},{"pn":"7425642","desc":"8-bit open-collector inverting bus transceiver.","pinout":"\n    +---+--+---+\n A1 |1  +--+ 24| DIR\nGND |2       23| B1\n A2 |3       22| B2\n A3 |4       21| VCC\nGND |5       20| B3\n A4 |6 7425  19| B4\n A5 |7  642  18| B5\nGND |8       17| B6\n A6 |9       16| VCC\n A7 |10      15| B7\nGND |11      14| B8\n A8 |12      13| /OE\n    +----------+\n"},{"pn":"74620","desc":"8-bit 3-state inverting bus transceiver.","pinout":"\n    +---+--+---+\nGAB |1  +--+ 20| VCC\n A1 |2       19| /GBA\n A2 |3       18| B1\n A3 |4       17| B2\n A4 |5  74   16| B3\n A5 |6  620  15| B4\n A6 |7       14| B5\n A7 |8       13| B6\n A8 |9       12| B7\nGND |10      11| B8\n    +----------+\n"},{"pn":"74621","desc":"8-bit open-collector noninverting bus transceiver.","pinout":"\n    +---+--+---+\nGAB |1  +--+ 20| VCC\n A1 |2       19| /GBA\n A2 |3       18| B1\n A3 |4       17| B2\n A4 |5  74   16| B3\n A5 |6  621  15| B4\n A6 |7       14| B5\n A7 |8       13| B6\n A8 |9       12| B7\nGND |10      11| B8\n    +----------+\n"},{"pn":"74623","desc":"8-bit 3-state noninverting bus transceiver.","pinout":"\n    +---+--+---+\nGAB |1  +--+ 20| VCC\n A1 |2       19| /GBA\n A2 |3       18| B1\n A3 |4       17| B2\n A4 |5  74   16| B3\n A5 |6  623  15| B4\n A6 |7       14| B5\n A7 |8       13| B6\n A8 |9       12| B7\nGND |10      11| B8\n    +----------+\n"},{"pn":"74638","desc":"8-bit 3-state/open-collector inverting bus transceiver.","pinout":"\n    +---+--+---+\nDIR |1  +--+ 20| VCC\n A1 |2       19| /OE\n A2 |3       18| B1\n A3 |4       17| B2\n A4 |5  74   16| B3\n A5 |6  638  15| B4\n A6 |7       14| B5\n A7 |8       13| B6\n A8 |9       12| B7\nGND |10      11| B8\n    +----------+\n"},{"pn":"74639","desc":"8-bit 3-state/open-collector noninverting bus transceiver.","pinout":"\n    +---+--+---+\nDIR |1  +--+ 20| VCC\n A1 |2       19| /OE\n A2 |3       18| B1\n A3 |4       17| B2\n A4 |5  74   16| B3\n A5 |6  639  15| B4\n A6 |7       14| B5\n A7 |8       13| B6\n A8 |9       12| B7\nGND |10      11| B8\n    +----------+\n"},{"pn":"74640","desc":"8-bit 3-state inverting bus transceiver.","pinout":"\n    +---+--+---+             +---+---*---+---+\nDIR |1  +--+ 20| VCC         |/EN|DIR| A | B |\n A1 |2       19| /EN         +===+===*===+===+\n A2 |3       18| B1          | 1 | X | Z | Z |\n A3 |4       17| B2          | 0 | 0 |/B | Z |\n A4 |5  74   16| B3          | 0 | 1 | Z |/A |\n A5 |6  640  15| B4          +---+---*---+---+\n A6 |7       14| B5\n A7 |8       13| B6\n A8 |9       12| B7\nGND |10      11| B8\n    +----------+\n"},{"pn":"74641","desc":"8-bit 3-state noninverting bus transceiver.","pinout":"\n    +---+--+---+\nDIR |1  +--+ 20| VCC\n A1 |2       19| /OE\n A2 |3       18| B1\n A3 |4       17| B2\n A4 |5  74   16| B3\n A5 |6  641  15| B4\n A6 |7       14| B5\n A7 |8       13| B6\n A8 |9       12| B7\nGND |10      11| B8\n    +----------+\n"},{"pn":"74642","desc":"8-bit open-collector inverting bus transceiver.","pinout":"\n    +---+--+---+\nDIR |1  +--+ 20| VCC\n A1 |2       19| /OE\n A2 |3       18| B1\n A3 |4       17| B2\n A4 |5  74   16| B3\n A5 |6  642  15| B4\n A6 |7       14| B5\n A7 |8       13| B6\n A8 |9       12| B7\nGND |10      11| B8\n    +----------+\n"},{"pn":"74643","desc":"8-bit 3-state inverting/noninverting bus transceiver.","pinout":"\n    +---+--+---+             +---+---*---+---+\nDIR |1  +--+ 20| VCC         |/EN|DIR| A | B |\n A1 |2       19| /EN         +===+===*===+===+\n A2 |3       18| B1          | 1 | X | Z | Z |\n A3 |4       17| B2          | 0 | 0 | B | Z |\n A4 |5  74   16| B3          | 0 | 1 | Z |/A |\n A5 |6  643  15| B4          +---+---*---+---+\n A6 |7       14| B5\n A7 |8       13| B6\n A8 |9       12| B7\nGND |10      11| B8\n    +----------+\n"},{"pn":"74645","desc":"8-bit 3-state noninverting bus transceiver.","pinout":"\n    +---+--+---+\nDIR |1  +--+ 20| VCC\n A1 |2       19| /OE\n A2 |3       18| B1\n A3 |4       17| B2\n A4 |5  74   16| B3\n A5 |6  645  15| B4\n A6 |7       14| B5\n A7 |8       13| B6\n A8 |9       12| B7\nGND |10      11| B8\n    +----------+\n"},{"pn":"74646","desc":"8-bit 3-state noninverting registered transceiver.","pinout":"\n    +---+--+---+\nCAB |1  +--+ 24| VCC\nSAB |2       23| CBA\nDIR |3       22| SBA\n A1 |4       21| /OE\n A2 |5       20| B1\n A3 |6   74  19| B2\n A4 |7  646  18| B3\n A5 |8       17| B4\n A6 |9       16| B5\n A7 |10      15| B6\n A8 |11      14| B7\nGND |12      13| B8\n    +----------+\n"},{"pn":"74648","desc":"8-bit 3-state inverting registered transceiver.","pinout":"\n    +---+--+---+\nCAB |1  +--+ 24| VCC\nSAB |2       23| CBA\nDIR |3       22| SBA\n A1 |4       21| /OE\n A2 |5       20| B1\n A3 |6   74  19| B2\n A4 |7  648  18| B3\n A5 |8       17| B4\n A6 |9       16| B5\n A7 |10      15| B6\n A8 |11      14| B7\nGND |12      13| B8\n    +----------+\n"},{"pn":"74651","desc":"8-bit 3-state inverting registered transceiver.","pinout":"\n    +---+--+---+\nCAB |1  +--+ 24| VCC\nSAB |2       23| CBA\nGAB |3       22| SBA\n A1 |4       21| /GBA\n A2 |5       20| B1\n A3 |6   74  19| B2\n A4 |7  651  18| B3\n A5 |8       17| B4\n A6 |9       16| B5\n A7 |10      15| B6\n A8 |11      14| B7\nGND |12      13| B8\n    +----------+\n"},{"pn":"74652","desc":"8-bit 3-state noninverting registered transceiver.","pinout":"\n    +---+--+---+\nCAB |1  +--+ 24| VCC\nSAB |2       23| CBA\nGAB |3       22| SBA\n A1 |4       21| /GBA\n A2 |5       20| B1\n A3 |6   74  19| B2\n A4 |7  652  18| B3\n A5 |8       17| B4\n A6 |9       16| B5\n A7 |10      15| B6\n A8 |11      14| B7\nGND |12      13| B8\n    +----------+\n"},{"pn":"74653","desc":"8-bit 3-state/open-collector inverting registered transceiver.","pinout":"\n    +---+--+---+\nCAB |1  +--+ 24| VCC\nSAB |2       23| CBA\nGAB |3       22| SBA\n A1 |4       21| /GBA\n A2 |5       20| B1\n A3 |6   74  19| B2\n A4 |7  653  18| B3\n A5 |8       17| B4\n A6 |9       16| B5\n A7 |10      15| B6\n A8 |11      14| B7\nGND |12      13| B8\n    +----------+\n"},{"pn":"74654","desc":"8-bit 3-state/open-collector noninverting registered transceiver.","pinout":"\n    +---+--+---+\nCAB |1  +--+ 24| VCC\nSAB |2       23| CBA\nGAB |3       22| SBA\n A1 |4       21| /GBA\n A2 |5       20| B1\n A3 |6   74  19| B2\n A4 |7  654  18| B3\n A5 |8       17| B4\n A6 |9       16| B5\n A7 |10      15| B6\n A8 |11      14| B7\nGND |12      13| B8\n    +----------+\n"},{"pn":"74657","desc":"8-bit 3-state noninverting bus transceiver with parity generator/checker.","pinout":"\n       +---+--+---+\n   DIR |1  +--+ 24| /OE\n    A1 |2       23| B1\n    A2 |3       22| B2\n    A3 |4       21| B3\n    A4 |5       20| B4\n    A5 |6   74  19| GND\n   VCC |7  657  18| GND\n    A6 |8       17| B5\n    A7 |9       16| B6\n    A8 |10      15| B7\n  O//E |11      14| B8\n/ERROR |12      13| PAR\n       +----------+\n"},{"pn":"74666","desc":"8-bit 3-state transparent latch with readback, set and reset.","pinout":"\n      +---+--+---+\n/OERB |1  +--+ 24| VCC\n /OE1 |2       23| /OE2\n   D1 |3       22| Q1\n   D2 |4       21| Q2\n   D3 |5       20| Q3\n   D4 |6   74  19| Q4\n   D5 |7  666  18| Q5\n   D6 |8       17| Q6\n   D7 |9       16| Q7\n   D8 |10      15| Q8\n /RST |11      14| /SET\n  GND |12      13| LE\n      +----------+\n"},{"pn":"74669","desc":"4-bit synchronous binary up/down counter with load and ripple carry output.","pinout":"\n     +---+--+---+\nU//D |1  +--+ 16| VCC\n CLK |2       15| /RCO\n  P0 |3       14| Q0\n  P1 |4   74  13| Q1\n  P2 |5  169  12| Q2\n  P3 |6       11| Q3\n/ENP |7       10| /ENT\n GND |8        9| /LOAD\n     +----------+\n"},{"pn":"74670","desc":"4x4-bit 3-state dual-port register file.","pinout":"\n    +---+--+---+\n D2 |1  +--+ 16| VCC\n D3 |2       15| D1\n D4 |3       14| WA0\nRA1 |4   74  13| WA1\nRA0 |5  670  12| /WR\n Q4 |6       11| /RD\n Q3 |7       10| Q1\nGND |8        9| Q2\n    +----------+\n"},{"pn":"74673","desc":"16-bit 3-state universal shift register with storage register, resetand 16-bit rotate function.","pinout":"\n         +---+--+---+\n     /CE |1  +--+ 24| VCC\n    /CLK |2       23| P15\n R//W S0 |3       22| P14\n/RRST S1 |4       21| P13\n L//S S2 |5       20| P12\n  D0/Q15 |6   74  19| P11\n      P0 |7  673  18| P10\n      P1 |8       17| P9\n      P2 |9       16| P8\n      P3 |10      15| P7\n      P4 |11      14| P6\n     GND |12      13| P5\n         +----------+\n"},{"pn":"74674","desc":"16-bit 3-state universal shift register with 16-bit rotate function.","pinout":"\n        +---+--+---+         +---+---+---*----------------------------+\n    /CE |1  +--+ 24| VCC     |/CE| S1| S0| Function                   |\n   /CLK |2       23| P15     +===+===+===*============================+\nR//W S0 |3       22| P14     | 1 | X | X | hold, P0..15=Z             |\n        |4       21| P13     | 0 | X | 0 | serial-in parallel out     |\nL//S S1 |5       20| P12     | 0 | 0 | 1 | serial&parallel out rotate |\n D0/Q15 |6   74  19| P11     | 0 | 1 | 1 | parallel load              |\n     P0 |7  674  18| P10     +---+---+---*----------------------------+\n     P1 |8       17| P9\n     P2 |9       16| P8\n     P3 |10      15| P7\n     P4 |11      14| P6\n    GND |12      13| P5\n        +----------+\n"},{"pn":"74677","desc":"16-bit inverting address comparator with enable.","pinout":"\n    +---+--+---+\n A1 |1  +--+ 24| VCC\n A2 |2       23| /EN\n A3 |3       22| Y\n A4 |4       21| P3\n A5 |5       20| P2\n A6 |6   74  19| P1\n A7 |7  677  18| P0\n A8 |8       17| A16\n A9 |9       16| A15\nA10 |10      15| A14\nA11 |11      14| A13\nGND |12      13| A12\n    +----------+\n"},{"pn":"74682","desc":"8-bit inverting magnitude comparator with integrated 100k pull-up resistors.","pinout":"\n     +---+--+---+\n/A>B |1  +--+ 20| VCC\n  A0 |2       19| A=B\n  B0 |3       18| B7\n  A1 |4       17| A7\n  B1 |5   74  16| B6\n  A2 |6  682  15| A6\n  B2 |7       14| B5\n  A3 |8       13| A5\n  B3 |9       12| B4\n GND |10      11| A4\n     +----------+\n"},{"pn":"74684","desc":"8-bit inverting magnitude comparator.","pinout":"\n     +---+--+---+\n/A>B |1  +--+ 20| VCC\n  A0 |2       19| A=B\n  B0 |3       18| B7\n  A1 |4       17| A7\n  B1 |5   74  16| B6\n  A2 |6  684  15| A6\n  B2 |7       14| B5\n  A3 |8       13| A5\n  B3 |9       12| B4\n GND |10      11| A4\n     +----------+\n"},{"pn":"74686","desc":"8-bit inverting magnitude comparator with enable.","pinout":"\n     +---+--+---+\n/A>B |1  +--+ 24| VCC\n/EN1 |2       23| /EN2\n  A0 |3       22| /A=B\n  B0 |4       21| B7\n  A1 |5       20| A7\n  B1 |6   74  19|\n     |7  686  18| B6\n  A2 |8       17| A6\n  B2 |9       16| B5\n  A3 |10      15| A5\n  B3 |11      14| B4\n GND |12      13| A4\n     +----------+\n"},{"pn":"74687","desc":"8-bit open-collector inverting magnitude comparator with enable.","pinout":"\n     +---+--+---+\n/A>B |1  +--+ 24| VCC\n/EN1 |2       23| /EN2\n  A0 |3       22| /A=B\n  B0 |4       21| B7\n  A1 |5       20| A7\n  B1 |6   74  19|\n     |7  687  18| B6\n  A2 |8       17| A6\n  B2 |9       16| B5\n  A3 |10      15| A5\n  B3 |11      14| B4\n GND |12      13| A4\n     +----------+\n"},{"pn":"74688","desc":"8-bit inverting identity comparator with enable.","pinout":"\n    +---+--+---+\n/EN |1  +--+ 20| VCC\n A0 |2       19| /A=B\n B0 |3       18| B7\n A1 |4       17| A7\n B1 |5   74  16| B6\n A2 |6  688  15| A6\n B2 |7       14| B5\n A3 |8       13| A5\n B3 |9       12| B4\nGND |10      11| A4\n    +----------+\n"},{"pn":"74689","desc":"8-bit open-collector inverting identity comparator with enable.","pinout":"\n    +---+--+---+\n/EN |1  +--+ 20| VCC\n A0 |2       19| /A=B\n B0 |3       18| B7\n A1 |4       17| A7\n B1 |5   74  16| B6\n A2 |6  689  15| A6\n B2 |7       14| B5\n A3 |8       13| A5\n B3 |9       12| B4\nGND |10      11| A4\n    +----------+\n"},{"pn":"74691","desc":"4-bit 3-state synchronous binary counter with output registers, asynchronousreset and ripple carry output.  Multiplexed register/counter outputs.","pinout":"\n      +---+--+---+\n/CRST |1  +--+ 20| VCC\n CCLK |2       19| RCO\n   P0 |3       18| Q0\n   P1 |4       17| Q1\n   P2 |5   74  16| Q2\n   P3 |6  691  15| Q3\n  ENP |7       14| ENT\n/RRST |8       13| /LOAD\n RCLK |9       12| /OE\n  GND |10      11| R//C\n      +----------+\n"},{"pn":"74697","desc":"4-bit 3-state synchronous binary up/down counter with output registers,asynchronous reset and ripple carry output.  Multiplexed register/counteroutputs.","pinout":"\n      +---+--+---+\n U//D |1  +--+ 20| VCC\n CCLK |2       19| RCO\n   P0 |3       18| Q0\n   P1 |4       17| Q1\n   P2 |5   74  16| Q2\n   P3 |6  697  15| Q3\n  ENP |7       14| ENT\n/CRST |8       13| /LOAD\n RCLK |9       12| /OE\n  GND |10      11| R//C\n      +----------+\n"},{"pn":"74699","desc":"4-bit 3-state synchronous binary up/down counter with output registers,reset and ripple carry output.  Multiplexed register/counteroutputs.","pinout":"\n      +---+--+---+\n U//D |1  +--+ 20| VCC\n CCLK |2       19| RCO\n   P0 |3       18| Q0\n   P1 |4       17| Q1\n   P2 |5   74  16| Q2\n   P3 |6  699  15| Q3\n  ENP |7       14| ENT\n/CRST |8       13| /LOAD\n RCLK |9       12| /OE\n  GND |10      11| R//C\n      +----------+\n"},{"pn":"MAX162","desc":"12-bit analog-to-digital converter.","pinout":"\n     +---+--+---+\n AIN |1  +--+ 24| VCC\nVref |2       23| VEE\nAGND |3       22| /BUSY\n D11 |4       21| /CE\n D10 |5       20| /RD\n  D9 |6   AD  19| HBEN\n  D8 |7  7572 18| X0\n  D7 |8       17| X1\n  D6 |9       16| D0\n  D5 |10      15| D1\n  D4 |11      14| D2\n GND |12      13| D3\n     +----------+\n"},{"pn":"TL507, TL507C","desc":"7-bit PWM output analog-to-digital converter.","pinout":"\n     +---+--+---+\n  EN |1  +--+  8| /RST\n CLK |2  TL    7| VDD\n GND |3  507   6| VCC\n/OUT |4        5| AIN\n     +----------+\n"},{"pn":"TLC548, TLC549","desc":"8-bit serial-output ADC.","pinout":"\n        +---+--+---+\nVref(+) |1  +--+  8| VCC\n    AIN |2 TLC548 7| CLK\nVref(-) |3 TLC549 6| DOUT\n    GND |4        5| /CE\n        +----------+\n"},{"pn":"0809, ADC0809","desc":"8-bit ADC with 8-input multiplexer.","pinout":"\n        +-----+--+-----+\n    IN3 |1    +--+   28| IN2\n    IN4 |2           27| IN1\n    IN5 |3           26| IN0\n    IN6 |4           25| A0\n    IN7 |5           24| A1\n  START |6           23| A2\n    EOC |7  ADC0809  22| ALE\n     D3 |8           21| D7\n    /OE |9           20| D6\n    CLK |10          19| D5\n    VCC |11          18| D4\nVref(+) |12          17| D0\n    GND |13          16| Vref(-)\n     D1 |14          15| D2\n        +--------------+\n"},{"pn":"TDA1310","desc":"Dual 16-bit current output audio DAC.","pinout":"\n    +---+--+---+\nCLK |1  +--+  8| ROUT\n WS |2  TDA   7| Iref\nDIN |3  1543  6| LOUT\nGND |4        5| VCC\n    +----------+\n"},{"pn":"TDA1312","desc":"Dual 16-bit audio DAC.","pinout":"\n    +---+--+---+\nCLK |1  +--+  8| WS\nRIN |2  TDA   7| ROUT\nLIN |3  1543  6| LOUT\nGND |4        5| VCC\n    +----------+\n"},{"pn":"DAC1408, MC1408","desc":"8-bit current-output D/A converter.","pinout":"\n    +---+--+---+\n    |1  +--+ 16| COMP\nGND |2       15| Vref-\nVEE |3       14| Vref+\n Io |4  MC   13| VCC\n D7 |5  1408 12| D0\n D6 |6       11| D1\n D5 |7       10| D2\n D4 |8        9| D3\n    +----------+\n"},{"pn":"TDA1543","desc":"Dual 16-bit audio DAC.","pinout":"\n    +---+--+---+\nCLK |1  +--+  8| ROUT\n WS |2  TDA   7| Vref\nDIN |3  1543  6| LOUT\nGND |4        5| VCC\n    +----------+\n"},{"pn":"TDA1545","desc":"Dual 16-bit current output audio DAC.","pinout":"\n    +---+--+---+\nCLK |1  +--+  8| ROUT\n WS |2  TDA   7| Iref\nDIN |3  1543  6| LOUT\nGND |4        5| VCC\n    +----------+\n"},{"pn":"TLC1549","desc":"10-bit serial-output ADC.","pinout":"\n        +---+--+---+\nVref(+) |1  +--+  8| VCC\n    AIN |2  TLC   7| CLK\nVref(-) |3  1549  6| DOUT\n    GND |4        5| /CE\n        +----------+\n"},{"pn":"AD7224","desc":"8-bit voltage-output D/A converter.","pinout":"\n     +---+--+---+\n VEE |1  +--+ 18| VCC\n OUT |2       17| /RST\nVref |3       16| /LD\nAGND |4   AD  15| /WR\n GND |5  7224 14| /CE\n  D7 |6       13| D0\n  D6 |7       12| D1\n  D5 |8       11| D2\n  D4 |9       10| D3\n     +----------+\n"},{"pn":"AD7226","desc":"Quad 8-bit voltage-output D/A converter.","pinout":"\n     +---+--+---+\nOUT1 |1  +--+ 20| OUT2\nOUT0 |2       19| OUT3\n VEE |3       18| VCC\nVref |4       17| A0\nAGND |5   AD  16| A1\n GND |6  7226 15| /WR\n  D7 |7       14| D0\n  D6 |8       13| D1\n  D5 |9       12| D2\n  D4 |10      11| D3\n     +----------+\n"},{"pn":"AD7228","desc":"Octal 8-bit voltage-output D/A converter.","pinout":"\n     +---+--+---+\n VCC |1  +--+ 24| A0\nOUT7 |2       23| A1\nOUT6 |3       22| A2\nOUT5 |4       21| /WR\nOUT4 |5       20| D0\nOUT3 |6   AD  19| D1\nOUT2 |7  7228 18| D2\nOUT1 |8       17| D3\nOUT0 |9       16| D4\n VEE |10      15| D5\nVref |11      14| D6\n GND |12      13| D7\n     +----------+\n"},{"pn":"AD7545, AD7645","desc":"12-bit current-output D/A converter with input latches.","pinout":"\n     +---+--+---+\n OUT |1  +--+ 20| Rfb\nAGND |2       19| Vref\n GND |3       18| VCC\n D11 |4       17| /WR\n D10 |5   AD  16| /CE\n  D9 |6  7545 15| D0\n  D8 |7       14| D1\n  D7 |8       13| D2\n  D6 |9       12| D3\n  D5 |10      11| D4\n     +----------+\n"},{"pn":"AD7572","desc":"12-bit analog-to-digital converter.","pinout":"\n     +---+--+---+\n AIN |1  +--+ 24| VCC\nVref |2       23| VEE\nAGND |3       22| /BUSY\n D11 |4       21| /CE\n D10 |5       20| /RD\n  D9 |6   AD  19| HBEN\n  D8 |7  7572 18| X0\n  D7 |8       17| X1\n  D6 |9       16| D0\n  D5 |10      15| D1\n  D4 |11      14| D2\n GND |12      13| D3\n     +----------+\n"},{"pn":"DAC8012","desc":"12-bit current-output D/A converter with input latches and readback.","pinout":"\n     +---+--+---+\n OUT |1  +--+ 20| Rfb\nAGND |2       19| Vref\n GND |3       18| VCC\n D11 |4       17| R//W\n D10 |5   AD  16| /CE\n  D9 |6  7545 15| D0\n  D8 |7       14| D1\n  D7 |8       13| D2\n  D6 |9       12| D3\n  D5 |10      11| D4\n     +----------+\n"},{"pn":"DAC8043","desc":"12-bit serial-input current-output D/A converter.","pinout":"\n     +---+--+---+\nVref |1  +--+  8| VCC\n Rfb |2  DAC   7| CLK\n OUT |3  8043  6| D\n GND |4        5| /LD\n     +----------+\n"},{"pn":"DAC8800","desc":"Octal 8-bit serial-input voltage-output CMOS D/A converter.","pinout":"\n       +---+--+---+\n1Vref- |1  +--+ 20| 2Vref-\n1Vref+ |2       19| 2Vref+\n 1OUT0 |3       18| 2OUT3\n 1OUT1 |4       17| 2OUT2\n 1OUT2 |5  DAC  16| 2OUT1\n 1OUT3 |6  8800 15| 2OUT0\n   VCC |7       14| VEE\n     D |8       13| /LD\n   CLK |9       12| /RST\n  /CLK |10      11| GND\n       +----------+\n"},{"pn":"Z80CTC, Z8430","desc":"Z80 Counter-Timer Circuit.","pinout":"\n        +-----+--+-----+\n     D4 |1    +--+   28| D3\n     D5 |2           27| D2\n     D6 |3           26| D1\n     D7 |4           25| D0\n    GND |5           24| VCC\n    /RD |6           23| CLK0 TRG0\nZC0 TO0 |7   Z8430   22| CLK1 TRG1\nZC1 TO1 |8    CTC    21| CLK2 TRG2\nZC2 TO2 |9           20| CLK3 TRG3\n  /IORQ |10          19| A1\n    IEO |11          18| A0\n   /INT |12          17| /RST\n    IEI |13          16| /CE\n    /M1 |14          15| CLK\n        +--------------+\n"},{"pn":"Z80DART, Z8470","desc":"Z80 dual async/sync serial I/O.","pinout":"\n        +-----+--+-----+\n     D1 |1    +--+   40| D0\n     D3 |2           39| D2\n     D5 |3           38| D4\n     D7 |4           37| D6\n   /INT |5           36| /IORQ\n    IEI |6           35| /CE\n    IEO |7           34| A0 B/A\n    /M1 |8           33| A1 C/D\n    VCC |9           32| /RD\n/W_RDYA |10   Z8440  31| GND\n /SYNCA |11   SIO-0  30| /W_RDYB\n   RxDA |12          29| /SYNCB\n  /RxCA |13          28| RxDB\n  /TxCA |14          27| /RxTxCB\n   TxDA |15          26| TxDB\n  /DTRA |16          25| /DTRB\n  /RTSA |17          24| /RTSB\n  /CTSA |18          23| /CTSB\n  /DCDA |19          22| /DCDB\n    CLK |20          21| /RST\n        +--------------+\n"},{"pn":"Z80DMA, Z8410","desc":"Z80 DMA controller.","pinout":"\n          +-----+--+-----+\n       A5 |1    +--+   40| A6\n       A4 |2           39| A7\n       A3 |3           38| IEI\n       A2 |4           37| /INT /PULSE\n       A1 |5           36| IEO\n       A0 |6           35| D0\n      CLK |7           34| D1\n      /WR |8           33| D2\n      /RD |9           32| D3\n    /IORQ |10   Z8410  31| D4\n      VCC |11    DMA   30| GND\n    /MREQ |12          29| D5\n     /BAO |13          28| D6\n     /BAI |14          27| D7\n   /BUSRQ |15          26| /M1\n/CE /WAIT |16          25| RDY\n      A15 |17          24| A8\n      A14 |18          23| A9\n      A13 |19          22| A10\n      A12 |20          21| A11\n          +--------------+\n"},{"pn":"Z80PIO, Z8420","desc":"Z80 parallel I/O.","pinout":"\n       +-----+--+-----+\n    D2 |1    +--+   40| D3\n    D7 |2           39| D4\n    D6 |3           38| D5\n   /CE |4           37| /M1\nC/D A1 |5           36| /IORQ\nB/A A0 |6           35| /RD\n   PA7 |7           34| PB7\n   PA6 |8           33| PB6\n   PA5 |9           32| PB5\n   PA4 |10   Z8420  31| PB4\n   GND |11    PIO   30| PB3\n   PA3 |12          29| PB2\n   PA2 |13          28| PB1\n   PA1 |14          27| PB0\n   PA0 |15          26| VCC\n /ASTB |16          25| CLK\n /BSTB |17          24| IEI\n  ARDY |18          23| /INT\n    D0 |19          22| IEO\n    D1 |20          21| BRDY\n       +--------------+\n"},{"pn":"Z80SIO, Z80SIO0, Z8440, Z8470","desc":"Z80 dual async/sync serial I/O.","pinout":"\n        +-----+--+-----+\n     D1 |1    +--+   40| D0\n     D3 |2           39| D2\n     D5 |3           38| D4\n     D7 |4           37| D6\n   /INT |5           36| /IORQ\n    IEI |6           35| /CE\n    IEO |7           34| A0 B/A\n    /M1 |8           33| A1 C/D\n    VCC |9           32| /RD\n/W_RDYA |10   Z8440  31| GND\n /SYNCA |11   SIO-0  30| /W_RDYB\n   RxDA |12          29| /SYNCB\n  /RxCA |13          28| RxDB\n  /TxCA |14          27| /RxTxCB\n   TxDA |15          26| TxDB\n  /DTRA |16          25| /DTRB\n  /RTSA |17          24| /RTSB\n  /CTSA |18          23| /CTSB\n  /DCDA |19          22| /DCDB\n    CLK |20          21| /RST\n        +--------------+\n"},{"pn":"MAX703","desc":"uP supervisor circuit with battery backup.","pinout":"\n     +---+--+---+\nVCCo |1  +--+  8| VBAT\n VCC |2  MAX   7| /RST\n GND |3  703   6| /MR\n PFI |4        5| /PFO\n     +----------+\n"},{"pn":"765","desc":"Floppy disk controller.","pinout":"\n       +-----+--+-----+\n   RST |1    +--+   40| VCC\n   /RD |2           39| /RW SEEK\n   /WR |3           38| LCT DIR\n   /CE |4           37| FR  STEP\nD/S A0 |5           36| HDL\n    D0 |6           35| RDY\n    D1 |7           34| WP  TS\n    D2 |8           33| FLT TR00\n    D3 |9           32| PS0\n    D4 |10   765    31| PS1\n    D5 |11   FDC    30| WDA\n    D6 |12          29| US0\n    D7 |13          28| US1\n   DRQ |14          27| HD\n /DACK |15          26| MFM\n    TC |16          25| WE\n   IDX |17          24| VCO SYNC\n   INT |18          23| RDD\n   CLK |19          22| RDW\n   GND |20          21| WCLK\n       +--------------+\n"},{"pn":"Z80SIO1, Z8441","desc":"Z80 dual async/sync serial I/O (bonding option #1).","pinout":"\n        +-----+--+-----+\n     D1 |1    +--+   40| D0\n     D3 |2           39| D2\n     D5 |3           38| D4\n     D7 |4           37| D6\n   /INT |5           36| /IORQ\n    IEI |6           35| /CE\n    IEO |7           34| A0 B/A\n    /M1 |8           33| A1 C/D\n    VCC |9           32| /RD\n/W_RDYA |10   Z8441  31| GND\n /SYNCA |11   SIO-1  30| /W_RDYB\n   RxDA |12          29| /SYNCB\n  /RxCA |13          28| RxDB\n  /TxCA |14          27| /RxCB\n   TxDA |15          26| /TxCB\n  /DTRA |16          25| TxDB\n  /RTSA |17          24| /RTSB\n  /CTSA |18          23| /CTSB\n  /DCDA |19          22| /DCDB\n    CLK |20          21| /RST\n        +--------------+\n"},{"pn":"Z80SIO2, Z8442","desc":"Z80 dual async/sync serial I/O (bonding option #2).","pinout":"\n         +-----+--+-----+\n      D1 |1    +--+   40| D0\n      D3 |2           39| D2\n      D5 |3           38| D4\n      D7 |4           37| D6\n    /INT |5           36| /IORQ\n     IEI |6           35| /CE\n     IEO |7           34| A0 B/A\n     /M1 |8           33| A1 C/D\n     VCC |9           32| /RD\n /W_RDYA |10   Z8442  31| GND\n  /SYNCA |11   SIO-2  30| /W_RDYB\n    RxDA |12          29| RxDB\n   /RxCA |13          28| /RxCB\n   /TxCA |14          27| /TxCB\n    TxDA |15          26| TxDB\n   /DTRA |16          25| /DTRB\n   /RTSA |17          24| /RTSB\n   /CTSA |18          23| /CTSB\n   /DCDA |19          22| /DCDB\n     CLK |20          21| /RST\n         +--------------+\n"},{"pn":"SAA1064","desc":"I2C 4 digit common-anode LED driver.","pinout":"\n     +---+--+---+\n ADR |1  +--+ 24| SCL\nCext |2       23| SDA\n 1Y8 |3       22| 2Y8\n 1Y7 |4       21| 2Y7\n 1Y6 |5       20| 2Y6\n 1Y5 |6       19| 2Y5\n 1Y4 |7  1064 18| 2Y4\n 1Y3 |8       17| 2Y3\n 1Y2 |9       16| 2Y2\n 1Y1 |10      15| 2Y1\n MX1 |11      14| MX2\n GND |12      13| VCC\n     +----------+\n"},{"pn":"DS1202","desc":"Real-time clock with 3-wire serial interface and 24 bytes RAM.","pinout":"\n    +---+--+---+\n    |1  +--+  8| VCC\n X1 |2   DS   7| CLK\n X2 |3  1202  6| DQ\nGND |4        5| /RST\n    +----------+\n"},{"pn":"DS1210","desc":"Nonvolatile SRAM controller chip.","pinout":"\n      +---+--+---+           +---+----*---+\n VCCo |1  +--+  8| VCC       |/EN|VCC |/Y |\nVBAT1 |2   DS   7| VBAT2     +===+====*===+\n  TOL |3  1210  6| /Y        | 1 | OK | 1 |\n  GND |4        5| /EN       | 0 | OK | 0 |\n      +----------+           | X | LO | 1 |\n                             +---+----*---+\n"},{"pn":"DS1211","desc":"1-of-8 inverting decoder/nonvolatile SRAM controller chip.","pinout":"\n      +---+--+---+           +---+---+---+---+----*---+---+---+---+---+\nVBAT1 |1  +--+ 20| VCC       |/EN| S2| S1| S0|VCC |/Y0|/Y1|...|/Y7|/PF|\n VCCo |2       19| VBAT2     +===+===+===+===+====*===+===+===+===+===+\n  TOL |3       18| /EN       | X | X | X | X | LO | 1 | 1 | 1 | 1 | 0 |\n  /PF |4       17| /Y0       | 1 | 0 | 0 | 0 | OK | 0 | 1 | 1 | 1 | 1 |\n  /Y7 |5   DS  16| /Y1       | 0 | 0 | 0 | 1 | OK | 1 | 0 | 1 | 1 | 1 |\n  /Y6 |6  1211 15| /Y2       | 0 | . | . | . | OK | 1 | 1 | . | 1 | 1 |\n   S2 |7       14| /Y3       | 0 | 1 | 1 | 1 | OK | 1 | 1 | 1 | 0 | 1 |\n   S1 |8       13|           +---+---+---+---+----*---+---+---+---+---+\n   S0 |9       12| /Y4\n  GND |10      11| /Y5\n      +----------+\n"},{"pn":"DS1212","desc":"1-of-16 inverting decoder/nonvolatile SRAM controller chip.","pinout":"\n      +-----+--+-----+        +---+---+---+---+---+----*---+---+---+----+---+\nVBAT1 |1    +--+   28| VCC    |/EN| S3| S2| S1| S0|VCC |/Y0|/Y1|...|/Y15|/PF|\n VCCo |2           27| VBAT2  +===+===+===+===+===+====*===+===+===+====+===+\n  TOL |3           26| /EN    | X | X | X | X | X | LO | 1 | 1 | 1 | 1  | 0 |\n  /PF |4           25| /Y0    | 1 | 0 | 0 | 0 | 0 | OK | 0 | 1 | 1 | 1  | 1 |\n /Y15 |5           24| /Y1    | 0 | 0 | 0 | 0 | 1 | OK | 1 | 0 | 1 | 1  | 1 |\n /Y14 |6           23| /Y2    | 0 | . | . | . | . | OK | 1 | 1 | . | 1  | 1 |\n /Y13 |7     DS    22| /Y3    | 0 | 1 | 1 | 1 | 1 | OK | 1 | 1 | 1 | 0  | 1 |\n /Y12 |8    1212   21| /Y4    +---+---+---+---+---+----*---+---+---+----+---+\n /Y11 |9           20| /Y5\n   S3 |10          19| /Y6\n   S2 |11          18| /Y7\n   S1 |12          17| /Y8\n   S0 |13          16| /Y9\n  GND |14          15| /Y10\n      +--------------+\n"},{"pn":"DS1285, DS1287, DS1287A","desc":"Real-time clock with 50 bytes RAM.","pinout":"\n    +-----+--+-----+\nMOT |1    +--+   24| VCC\n X1 |2           23| SQW\n X2 |3           22|\nAD0 |4           21| /RCLR\nAD1 |5           20| VBAT\nAD2 |6   DS1285  19| /INT\nAD3 |7           18| /RST\nAD4 |8           17| DS\nAD5 |9           16| GND\nAD6 |10          15| R//W\nAD7 |11          14| AS\nGND |12          13| /CE\n    +--------------+\n"},{"pn":"Z16C30","desc":"Dual universal serial controller.","pinout":"\nPLCC68\n+---------------+---------------+---------------+---------------+\n| 10 /RxACKA    | 27 /TxREQA    | 44 /RxREQB    | 61 /TxACKB    |\n| 11 /INTA      | 28 /RxCA      | 45 VCC        | 62 /PITACK    |\n| 12 IEIA       | 29 RxDA       | 46 GND        | 63 R//W       |\n| 13 IEOA       | 30 /DCDA      | 47 AD15       | 64 /WR        |\n| 14 GND        | 31 /TxCA      | 48 AD14       | 65 /RD        |\n| 15 VCC        | 32 TxDA       | 49 AD13       | 66 /DS        |\n| 16 AD0        | 33 /CTSA      | 50 AD12       | 67 /AS        |\n| 17 AD1        | 34 GND        | 51 AD11       | 68 VCC        |\n| 18 AD2        | 35 GND        | 52 AD10       |  1 VCC        |\n| 19 AD3        | 36 GND        | 53 AD9        |  2 VCC        |\n| 20 AD4        | 37 /CTSB      | 54 AD8        |  3 /RST       |\n| 21 AD5        | 38 TxDB       | 55 VCC        |  4 /CE        |\n| 22 AD6        | 39 /TxCB      | 56 GND        |  5 D//C       |\n| 23 AD7        | 40 /DCDB      | 57 IEOB       |  6 A//B       |\n| 24 GND        | 41 RxDB       | 58 IEIB       |  7 /SITACK    |\n| 25 VCC        | 42 /RxCB      | 59 /INTB      |  8 /WAIT//RDY |\n| 26 /RxREQA    | 43 /TxREQB    | 60 /RxACKB    |  9 /TxACKA    |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"Z16C33","desc":"Mono universal serial controller with ISDN time slot assigner.","pinout":"\nPLCC68\n+---------------+---------------+---------------+---------------+\n| 10 /RxACK     | 27 /TxREQ     | 44 PORT7      | 61            |\n| 11 /INT       | 28 /RxC       | 45 VCC        | 62 /PITACK    |\n| 12 IEI        | 29 RxD        | 46 GND        | 63 R//W       |\n| 13 IEO        | 30 /DCD       | 47 AD15       | 64 /WR        |\n| 14 GND        | 31 /TxC       | 48 AD14       | 65 /RD        |\n| 15 VCC        | 32 TxD        | 49 AD13       | 66 /DS        |\n| 16 AD0        | 33 /CTS       | 50 AD12       | 67 /AS        |\n| 17 AD1        | 34 GND        | 51 AD11       | 68 VCC        |\n| 18 AD2        | 35 GND        | 52 AD10       |  1 VCC        |\n| 19 AD3        | 36 GND        | 53 AD9        |  2 VCC        |\n| 20 AD4        | 37 PORT0      | 54 AD8        |  3 /RST       |\n| 21 AD5        | 38 PORT1      | 55 VCC        |  4 /CE        |\n| 22 AD6        | 39 PORT2      | 56 GND        |  5 D//C       |\n| 23 AD7        | 40 PORT3      | 57            |  6 PS         |\n| 24 GND        | 41 PORT4      | 58            |  7 /SITACK    |\n| 25 VCC        | 42 PORT5      | 59            |  8 /WAIT//RDY |\n| 26 /RxREQ     | 43 PORT6      | 60            |  9 /TxACK     |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"6520, 6821","desc":"6800 and 6502 families peripheral interface adapters.","pinout":"\n      +-----+--+-----+\n  GND |1    +--+   40| CA1\n  PA0 |2           39| CA2\n  PA1 |3           38| /IRQA\n  PA2 |4           37| /IRQB\n  PA3 |5           36| RS0\n  PA4 |6           35| RS1\n  PA5 |7           34| /RST\n  PA6 |8           33| D0\n  PA7 |9           32| D1\n  PB0 |10  MC6821  31| D2\n  PB1 |11   6520   30| D3\n  PB2 |12          29| D4\n  PB3 |13          28| D5\n  PB4 |14          27| D6\n  PB5 |15          26| D7\n  PB6 |16          25| E (P2)\n  PB7 |17          24| CE1\n  CB1 |18          23| /CE2\n  CB2 |19          22| CE0\n  VCC |20          21| R//W\n      +--------------+\n"},{"pn":"6530","desc":"6502 family versatile interface adapter.","pinout":"\n         +-----+--+-----+\n     GND |1    +--+   40| PA1\n     PA0 |2           39| PA2\n  E (P2) |3           38| PA3\n      RS |4           37| PA4\n      A9 |5           36| PA5\n      A8 |6           35| PA6\n      A7 |7           34| PA7\n      A6 |8           33| DB0\n     R/W |9           32| DB1\n      A5 |10   6530   31| DB2\n      A4 |11          30| DB3\n      A3 |12          29| DB4\n      A2 |13          28| DB5\n      A1 |14          27| DB6\n      A0 |15          26| DB7\n    /RST |16          25| PB0\n/IRQ PB7 |17          24| PB1\n CS1 PB6 |18          23| PB2\n CS2 PB5 |19          22| PB3\n     VCC |20          21| PB4\n         +--------------+\n"},{"pn":"6551","desc":"6502 family asynchronous serial interface controller.","pinout":"\n     +-----+--+-----+\n GND |1    +--+   28| R//W\n CE0 |2           27| CLK\n/CE1 |3           26| /IRQ\n/RST |4           25| D7\n RxC |5           24| D6\n  X1 |6           23| D5\n  X0 |7    6551   22| D4\n/RTS |8           21| D3\n/CTS |9           20| D2\n TxD |10          19| D1\n/DTR |11          18| D0\n RxD |12          17| /DSR\n RS0 |13          16| /DCD\n RS1 |14          15| VCC\n     +--------------+\n"},{"pn":"6818","desc":"Real-time clock with 50 bytes RAM.","pinout":"\n    +-----+--+-----+\n    |1    +--+   24| VCC\n X1 |2           23| SQW\n X2 |3           22|\nAD0 |4           21| /RCLR\nAD1 |5           20| VBAT\nAD2 |6   146818  19| /INT\nAD3 |7           18| /RST\nAD4 |8           17| DS\nAD5 |9           16| GND\nAD6 |10          15| R//W\nAD7 |11          14| AS\nGND |12          13| /CE\n    +--------------+\n"},{"pn":"6845","desc":"6800 family CRT Controller.","pinout":"\n       +-----+--+-----+\n   GND |1    +--+   40| VSYNC\n  /RST |2           39| HSYNC\n LPSTB |3           38| RA0\n   MA0 |4           37| RA1\n   MA1 |5           36| RA2\n   MA2 |6           35| RA3\n   MA3 |7           34| RA4\n   MA4 |8           33| D0\n   MA5 |9           32| D1\n   MA6 |10   6845   31| D2\n   MA7 |11   CRTC   30| D3\n   MA8 |12          29| D4\n   MA9 |13          28| D5\n  MA10 |14          27| D6\n  MA11 |15          26| D7\n  MA12 |16          25| /CE\n  MA13 |17          24| A0\nDISPEN |18          23| IORQ\nCURSOR |19          22| R/W\n   VCC |20          21| CLK\n       +--------------+\n"},{"pn":"6850","desc":"6800 family asynchronous communications interface.","pinout":"\n      +-----+--+-----+\n  GND |1    +--+   24| /CTS\n  RxD |2           23| /DCD\nRxCLK |3           22| D0\nTxCLK |4           21| D1\n /RTS |5           20| D2\n  TxD |6           19| D3\n /IRQ |7    6850   18| D4\n  CE0 |8           17| D5\n /CE2 |9           16| D6\n  CE1 |10          15| D7\n   RS |11          14| E\n  VCC |12          13| R//W\n      +--------------+\n"},{"pn":"6852","desc":"6800 family synchronous serial data adapter.","pinout":"\n        +-----+--+-----+\n    GND |1    +--+   24| /CTS\n    RxD |2           23| /DCD\n  RxCLK |3           22| D0\n  TxCLK |4           21| D1\nSM /DTR |5           20| D2\n    TxD |6           19| D3\n   /IRQ |7    6852   18| D4\n    TUF |8           17| D5\n   /RST |9           16| D6\n    /CE |10          15| D7\n     RS |11          14| E\n    VCC |12          13| R//W\n        +--------------+\n"},{"pn":"8243","desc":"8048 Port expander.","pinout":"\n     +-----+--+-----+\nP5.0 |1    +--+   24| VCC\nP4.0 |2           23| P5.1\nP4.1 |3           22| P5.2\nP4.2 |4           21| P5.3\nP4.3 |5           20| P6.0\n /CE |6           19| P6.1\nPROG |7    8243   18| P6.2\nP2.3 |8           17| P6.3\nP2.2 |9           16| P7.3\nP2.1 |10          15| P7.2\nP2.0 |11          14| P7.1\n GND |12          13| P7.0\n     +--------------+\n"},{"pn":"8250","desc":"Asynchronous serial interface controller.","pinout":"\n        +-----+--+-----+\n     D0 |1    +--+   40| VCC\n     D1 |2           39| /RI\n     D2 |3           38| /DCD\n     D3 |4           37| /DSR\n     D4 |5           36| /CTS\n     D5 |6           35| MR\n     D6 |7           34| /OUT1\n     D7 |8           33| /DTR\n   RCLK |9           32| /RTS\n    RxD |10  16450   31| /OUT2\n    TxD |11   8250   30| INTR\n    CE0 |12          29|\n    CE1 |13          28| A0\n   /CE2 |14          27| A1\n/CLKOUT |15          26| A2\n     X1 |16          25| /ADS\n     X0 |17          24| CSOUT\n    /WR |18          23| DDIS\n     WR |19          22| RD\n    GND |20          21| /RD\n        +--------------+\n"},{"pn":"8251","desc":"Universal asynchronous receiver/transmitter.","pinout":"\n      +-----+--+-----+\n   D2 |1    +--+   28| D1\n   D3 |2           27| D0\n  RxD |3           26| VCC\n  GND |4           25| /RxC\n   D4 |5           24| /DTR\n   D5 |6           23| /RTS\n   D6 |7    8251   22| /DSR\n   D7 |8           21| RST\n /TxC |9           20| CLK\n  /WR |10          19| TxD\n  /CE |11          18| TxEMPTY\n C//D |12          17| /CTS\n  /RD |13          16| SYCDET BD\nRxRDY |14          15| TXRDY\n      +--------------+\n"},{"pn":"8253, 8254","desc":"Programmable interval timer/counter.","pinout":"\n     +-----+--+-----+\n  D7 |1    +--+   24| VCC\n  D6 |2           23| /WR\n  D5 |3           22| /RD\n  D4 |4           21| /CE\n  D3 |5           20| A1\n  D2 |6    8253   19| A0\n  D1 |7    8254   18| CLK2\n  D0 |8           17| OUT2\nCLK0 |9           16| G2\nOUT0 |10          15| CLK1\n  G0 |11          14| G1\n GND |12          13| OUT1\n     +--------------+\n"},{"pn":"8255","desc":"Parallel Peripheral Interface.","pinout":"\n    +-----+--+-----+\nPA3 |1    +--+   40| PA4\nPA2 |2           39| PA5\nPA1 |3           38| PA6\nPA0 |4           37| PA7\n/RD |5           36| /WR\n/CE |6           35| RST\nGND |7           34| D0\n A1 |8           33| D1\n A0 |9           32| D2\nPC7 |10   8255   31| D3\nPC6 |11          30| D4\nPC5 |12          29| D5\nPC4 |13          28| D6\nPC0 |14          27| D7\nPC1 |15          26| VCC\nPC2 |16          25| PB7\nPC3 |17          24| PB6\nPB0 |18          23| PB5\nPB1 |19          22| PB4\nPB2 |20          21| PB3\n    +--------------+\n"},{"pn":"Z8530, Z8531","desc":"Zilog Serial Communications Controller.","pinout":"\n          +-----+--+-----+\n       D1 |1    +--+   40| D0\n       D3 |2           39| D2\n       D5 |3           38| D4\n       D7 |4           37| D6\n     /INT |5           36| /RD\n      IEO |6           35| /WR\n      IEI |7           34| A0 A/B\n   /INTAK |8           33| /CE\n      VCC |9           32| A1 D/C\n  /W_REQA |10   Z8530  31| GND\n   /SYNCA |11    SCC   30| /W_REQB\n   /RTxCA |12          29| /SYNCB\n     RxDA |13          28| /RTxCB\n   /TRxCA |14          27| RxDB\n     TxDA |15          26| /TRxCB\n/DTR_REQA |16          25| TxDB\n    /RTSA |17          24| /DTR_REQB\n    /CTSA |18          23| /RTSB\n    /DCDA |19          22| /CTSB\n      CLK |20          21| /DCDB\n          +--------------+\n"},{"pn":"8574, 8574A","desc":"I2C parallel I/O expander.","pinout":"\n    +---+--+---+\n A0 |1  +--+ 16| VCC\n A1 |2       15| SDA\n A2 |3       14| SCL\n P0 |4       13| /INT\n P1 |5  8574 12| P7\n P2 |6       11| P6\n P3 |7       10| P5\nGND |8        9| P4\n    +----------+\n"},{"pn":"8584","desc":"I2C bus controller.","pinout":"\n           +---+--+---+\n       CLK |1  +--+ 20| VCC\nSDAo   SDA |2       19| /RST /STB\nSCLo   SCL |3       18| /WR  R//W\nSDAi /IACK |4       17| /CS\nSCLi  /INT |5       16| /RD  /DTACK\n        A0 |6  8584 15| D7\n        D0 |7       14| D6\n        D1 |8       13| D5\n        D2 |9       12| D4\n       GND |10      11| D3\n           +----------+\n"},{"pn":"16450","desc":"Asynchronous serial interface controller.","pinout":"\n        +-----+--+-----+\n     D0 |1    +--+   40| VCC\n     D1 |2           39| /RI\n     D2 |3           38| /DCD\n     D3 |4           37| /DSR\n     D4 |5           36| /CTS\n     D5 |6           35| MR\n     D6 |7           34| /OUT1\n     D7 |8           33| /DTR\n   RCLK |9           32| /RTS\n    RxD |10  16450   31| /OUT2\n    TxD |11   8250   30| INTR\n    CE0 |12          29|\n    CE1 |13          28| A0\n   /CE2 |14          27| A1\n/CLKOUT |15          26| A2\n     X1 |16          25| /ADS\n     X0 |17          24| CSOUT\n    /WR |18          23| DDIS\n     WR |19          22| RD\n    GND |20          21| /RD\n        +--------------+\n"},{"pn":"16550","desc":"Asynchronous serial interface controller with DMA support and 16-byte FIFOs.","pinout":"\n        +-----+--+-----+\n     D0 |1    +--+   40| VCC\n     D1 |2           39| /RI\n     D2 |3           38| /DCD\n     D3 |4           37| /DSR\n     D4 |5           36| /CTS\n     D5 |6           35| MR\n     D6 |7           34| /OUT1\n     D7 |8           33| /DTR\n   RCLK |9           32| /RTS\n    RxD |10  16550   31| /OUT2\n    TxD |11          30| INTR\n    CE0 |12          29| /RXRDY\n    CE1 |13          28| A0\n   /CE2 |14          27| A1\n/CLKOUT |15          26| A2\n     X1 |16          25| /ADS\n     X0 |17          24| /TXRDY\n    /WR |18          23| DDIS\n     WR |19          22| RD\n    GND |20          21| /RD\n        +--------------+\n"},{"pn":"16552","desc":"Dual asynchronous serial interface controller with DMA support and16-byte FIFOs, and an 8-bit parallel printer port.","pinout":"\nPLCC68\n+---------------+---------------+---------------+---------------+\n| 10 2TxD       | 27 GND        | 44 1BD        | 61 /2RXRDY    |\n| 11 /2DTR      | 28 /1CTS      | 45 1INT       | 62 2RxD       |\n| 12 /2RTS      | 29 /1DCD      | 46 PD7        | 63 /ERR       |\n| 13 /2CTS      | 30 /1RI       | 47 PD6        | 64 VCC        |\n| 14 D0         | 31 /1DSR      | 48 PD5        | 65 SLCT       |\n| 15 D1         | 32 /1CE       | 49 PD4        | 66 BUSY       |\n| 16 D2         | 33 A2         | 50 PD3        | 67 PE         |\n| 17 D3         | 34 A1         | 51 PD2        | 68 /ACK       |\n| 18 D4         | 35 A0         | 52 PD1        |  1 PEMD       |\n| 19 D5         | 36 /WR        | 53 PD0        |  2 2TR        |\n| 20 D6         | 37 /RD        | 54 GND        |  3 /2CE       |\n| 21 D7         | 38 /PCE       | 55 /STB       |  4 CLK        |\n| 22 /1TXRDY    | 39 /RST       | 56 /AFD       |  5 /2DSR      |\n| 23 VCC        | 40 VCC        | 57 /INIT      |  6 /2RI       |\n| 24 /1RTS      | 41 1RxD       | 58 /SLIN      |  7 GND        |\n| 25 /1DTR      | 42 /2TXRDY    | 59 PINT       |  8 /2DCD      |\n| 26 1TxD       | 43 /ENIRQ     | 60 2INT       |  9 /1RXRDY    |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"16554","desc":"Quad asynchronous serial interface controller with DMA support and16-byte FIFOs.","pinout":"\nPLCC68\n+---------------+---------------+---------------+---------------+\n| 10 /1DSR      | 27 /2DCD      | 44 /3DSR      | 61 /4DCD      |\n| 11 /1CTS      | 28 /2RI       | 45 /3CTS      | 62 /4RI       |\n| 12 /1DTR      | 29 2RxD       | 46 /3DTR      | 63 4RxD       |\n| 13 VCC        | 30 VCC        | 47 VCC        | 64 VCC        |\n| 14 /1RTS      | 31            | 48 /3RTS      | 65 /INTN      |\n| 15 1INT       | 32 A2         | 49 3INT       | 66 D0         |\n| 16 /1CE       | 33 A1         | 50 /3CE       | 67 D1         |\n| 17 1TxD       | 34 A0         | 51 3TxD       | 68 D2         |\n| 18 /WR        | 35 X1         | 52 /RD        |  1 D3         |\n| 19 2TxD       | 36 X2         | 53 4TxD       |  2 D4         |\n| 20 /2CE       | 37 RST        | 54 /4CE       |  3 D5         |\n| 21 2INT       | 38 /RXRDY     | 55 4INT       |  4 D6         |\n| 22 /2RTS      | 39 /TXRDY     | 56 /4RTS      |  5 D7         |\n| 23 GND        | 40 GND        | 57 GND        |  6 GND        |\n| 24 /2DTR      | 41 3RxD       | 58 /4DTR      |  7 1RxD       |\n| 25 /2CTS      | 42 /3RI       | 59 /4CTS      |  8 /1RI       |\n| 26 /2DSR      | 43 /3DCD      | 60 /4DSR      |  9 /1DCD      |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"68153","desc":"680x0 family bus interrupter.","pinout":"\n       +-----+--+-----+\n   VCC |1    +--+   40| A3\n  R//W |2           39| A2\n   /CE |3           38| A1\n/DTACK |4           37| D7\n /IACK |5           36| D6\n/IACKi |6           35| D5\n/IACKo |7           34| D4\n /IRQ1 |8           33| D3\n   GND |9           32| D2\n   GND |10          31| GND\n   VCC |11  68153   30| VCC\n /IRQ2 |12          29| D1\n /IRQ3 |13          28| D0\n /IRQ4 |14          27| /INTAE\n /IRQ5 |15          26| INTAL1\n /IRQ6 |16          25| INTAL0\n /IRQ7 |17          24| /INT3\n   CLK |18          23| /INT2\n /INT0 |19          22| /INT1\n   GND |20          21| VCC\n       +--------------+\n"},{"pn":"68230 (PLCC)","desc":"680x0 family Parallel Interface and Timer (PI/T)","pinout":"\nPLCC52\n+---------------+---------------+---------------+---------------+\n|  8            | 21            | 34 PC0        | 47 R//W       |\n|  9 PA4        | 22 PB2        | 35 PC1        | 48 D0         |\n| 10 PA5        | 23 PB3        | 36 PC2 TIN    | 49 D1         |\n| 11 PA6        | 24 PB4        | 37 PC3 TOUT   | 50 D2         |\n| 12 PA7        | 25 PB5        | 38 PC4 /DMARQ | 51 D3         |\n| 13 VCC        | 26 PB6        | 39 PC5 /PIRQ  | 52 D4         |\n| 14 H1         | 27 PB7        | 40 PC6 /PIACK |  1 D5         |\n| 15 H2         | 28 A4         | 41 PC7 /TIACK |  2 D6         |\n| 16 H3         | 29 A3         | 42 GND        |  3 D7         |\n| 17 H4         | 30 A2         | 43 /RST       |  4 PA0        |\n| 18 PB0        | 31 A1         | 44 CLK        |  5 PA1        |\n| 19 PB1        | 32 A0         | 45 /CE        |  6 PA2        |\n| 20            | 33            | 46 /DTACK     |  7 PA3        |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"68230 (DIP)","desc":"680x0 family Parallel Interface and Timer (PI/T)","pinout":"\n    +-----+--+-----+\n D5 |1    +--+   48| D4\n D6 |2           47| D3\n D7 |3           46| D2\nPA0 |4           45| D1\nPA1 |5           44| D0\nPA2 |6           43| R//W\nPA3 |7           42| /DTACK\nPA4 |8           41| /CE\nPA5 |9           40| CLK\nPA6 |10          39| /RST\nPA7 |11          38| GND\nVCC |12          37| PC7 /TIACK\n H1 |13  68230   36| PC6 /PIACK\n H2 |14          35| PC5 /PIRQ\n H3 |15          34| PC4 /DMAREQ\n H4 |16          33| PC3 TOUT\nPB0 |17          32| PC2 TIN\nPB1 |18          31| PC1\nPB2 |19          30| PC0\nPB3 |20          29| RS0\nPB4 |21          28| RS1\nPB5 |22          27| RS2\nPB6 |23          26| RS3\nPB7 |24          25| RS4\n    +--------------+\n"},{"pn":"68452","desc":"680x0 family bus arbiter.","pinout":"\n       +-----+--+-----+\n   VCC |1    +--+   28| GND\n   VCC |2           27| /BCLR\n  /GT4 |3           26| /GT0\n /REQ3 |4           25| /REQ4\n  /GT5 |5           24| /GT1\n /REQ2 |6           23| /REQ5\n /REQ1 |7           22| /REQ6\n   GND |8   68452   21| /REQ7\n /REQ0 |9           20| /BG\n  /LEI |10          19| /BR\n/BGACK |11          18| /GT2\n  /GT7 |12          17| /GT3\n  /GT6 |13          16| VCC\n   GND |14          15| VCC\n       +--------------+\n"},{"pn":"68901 (DIP)","desc":"680x0 multi-function peripheral.","pinout":"\n     +-----+--+-----+\nR//W |1    +--+   48| /CE\n RS0 |2           47| /DS\n RS1 |3           46| /DTACK\n RS2 |4           45| /IACK\n RS3 |5           44| D7\n RS4 |6           43| D6\n  TC |7           42| D5\n  SO |8           41| D4\n  SI |9           40| D3\n  RC |10          39| D2\n VCC |11          38| D1\n     |12          37| D0\n TAO |13  68901   36| GND\n TBO |14          35| CLK\n TCO |15          34| /IEI\n TDO |16          33| /IEO\n  X1 |17          32| /IRQ\n  X0 |18          31| /RR\n TAI |19          30| /TR\n TBI |20          29| INT7\n/RST |21          28| INT6\nINT0 |22          27| INT5\nINT1 |23          26| INT4\nINT2 |24          25| INT3\n     +--------------+\n"},{"pn":"68901 (PLCC)","desc":"680x0 multi-function peripheral.","pinout":"\nPLCC52\n+---------------+---------------+---------------+---------------+\n|  8 TC         | 21            | 34 /TR        | 47 D6         |\n|  9 SO         | 22 TAI        | 35 /RR        | 48 D7         |\n| 10 SI         | 23 TBI        | 36 /IRQ       | 49 /IACK      |\n| 11 RC         | 24 /RST       | 37 /IEO       | 50 /DTACK     |\n| 12 VCC        | 25 INT0       | 38 /IEI       | 51 /DS        |\n| 13            | 26 INT1       | 39 CLK        | 52 /CE        |\n| 14            | 27 INT2       | 40 GND        |  1            |\n| 15 TAO        | 28 INT3       | 41 D0         |  2 R//W       |\n| 16 TBO        | 29 INT4       | 42 D1         |  3 RS0        |\n| 17 TCO        | 30 INT5       | 43 D2         |  4 RS1        |\n| 18 TDO        | 31 INT6       | 44 D3         |  5 RS2        |\n| 19 X1         | 32 INT7       | 45 D4         |  6 RS3        |\n| 20 X0         | 33            | 46 D5         |  7 RS4        |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"146818","desc":"Real-time clock with 50 bytes RAM.","pinout":"\n    +-----+--+-----+\n    |1    +--+   24| VCC\n X1 |2           23| SQW\n X2 |3           22|\nAD0 |4           21| /RCLR\nAD1 |5           20| VBAT\nAD2 |6   146818  19| /INT\nAD3 |7           18| /RST\nAD4 |8           17| DS\nAD5 |9           16| GND\nAD6 |10          15| R//W\nAD7 |11          14| AS\nGND |12          13| /CE\n    +--------------+\n"},{"pn":"REF01","desc":"Precision 10V voltage reference.","pinout":"\n    +---+--+---+\n    |1  +--+  8|\nVCC |2        7|\n    |3  REF01 6| OUT\nGND |4        5| TRIM\n    +----------+\n"},{"pn":"REF02, REF05","desc":"Precision 5V voltage reference.","pinout":"\n     +---+--+---+\n     |1  +--+  8|\n VCC |2        7|\nTEMP |3  REF02 6| OUT\n GND |4        5| TRIM\n     +----------+\n"},{"pn":"REF03","desc":"Precision 2.5V voltage reference.","pinout":"\n     +---+--+---+\n     |1  +--+  8|\n VCC |2        7|\nTEMP |3  REF03 6| OUT\n GND |4        5| TRIM\n     +----------+\n"},{"pn":"REF08","desc":"Precision -10/-10.24V voltage reference.","pinout":"\n    +---+--+---+\nOUT |1  +--+  8| TRIM\n    |2        7| VEE\n    |3  REF08 6|\nSEL |4        5| GND\n    +----------+\n"},{"pn":"REF10","desc":"Precision 10V voltage reference.","pinout":"\n    +---+--+---+\n    |1  +--+  8|\nVCC |2        7|\n    |3  REF01 6| OUT\nGND |4        5| TRIM\n    +----------+\n"},{"pn":"LM34","desc":"Voltage mode temperature sensor.","pinout":"\nTO 92\n+---+\n| ##|\n+++++    1: VCC\n |||     2: Vout\n |||     3: GND\n1 2 3\n"},{"pn":"REF43","desc":"Precision 2.5V voltage reference.","pinout":"\n     +---+--+---+\n     |1  +--+  8|\n VCC |2        7|\nTEMP |3  REF03 6| OUT\n GND |4        5| TRIM\n     +----------+\n"},{"pn":"LM334","desc":"Current mode temperature sensor.","pinout":"\nTO 92\n+---+\n| ##|\n+++++    1: Iin\n |||     2: Rset\n |||     3: GND\n1 2 3\n"},{"pn":"339, LM339","desc":"Quad comparator.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 3OUT\n2OUT |2       13| 4OUT\n VCC |3       12| GND\n-2In |4 LM339 11| +4In\n+2In |5       10| -4In\n-1In |6        9| +3In\n+1In |7        8| -3In\n     +----------+\n"},{"pn":"386, LM386","desc":"500mW audio amplifier.","pinout":"\n     +---+--+---+\nGAIN |1  +--+  8| GAIN\n -In |2        7| BYP\n +In |3 LM386  6| VCC\n GND |4        5| OUT\n     +----------+\n"},{"pn":"555","desc":"Universal timer.","pinout":"\n     +---+--+---+            +------+--------+------*---+-----+\n GND |1  +--+  8| VCC        | /RST |  /TR   | Thr  | Q | Dis |\n /TR |2        7| Dis        +======+========+======*===+=====+\n   Q |3   555  6| Thr        |  0   |   X    |  X   | 0 |  0  |\n/RST |4        5| CV         |  1   | < CV/2 |  X   | 1 |  Z  |\n     +----------+            |  1   | > CV/2 | < CV | - |  -  |\n                             |  1   | > CV/2 | > CV | 0 |  0  |\n                             +------+--------+------*---+-----+\n"},{"pn":"556","desc":"Dual 555 universal timers.","pinout":"\n      +---+--+---+           +------+--------+------*---+-----+\n 1Dis |1  +--+ 14| VCC       | /RST |  /TR   | Thr  | Q | Dis |\n 1Thr |2       13| 2Dis      +======+========+======*===+=====+\n  1CV |3       12| 2Thr      |  0   |   X    |  X   | 0 |  0  |\n/1RST |4  556  11| 2CV       |  1   | < CV/2 |  X   | 1 |  Z  |\n   1Q |5       10| /2RST     |  1   | > CV/2 | < CV | - |  -  |\n /1TR |6        9| 2Q        |  1   | > CV/2 | > CV | 0 |  0  |\n  GND |7        8| /2TR      +------+--------+------*---+-----+\n      +----------+\n"},{"pn":"558","desc":"Quad monostable timers.","pinout":"\n       +---+--+---+\n    1Q |1  +--+ 16| 4Q\n1RCext |2       15| 4RCext\n   1TR |3       14| 4TR\n    CV |4       13| /RST\n   VCC |5  558  12| GND\n   2TR |6       11| 3TR\n2RCext |7       10| 3RCext\n    2Q |8        9| 3Q\n       +----------+\n"},{"pn":"566","desc":"Voltage controlled oscillator.","pinout":"\n      +---+--+---+\n  GND |1  +--+  8| VCC\n      |2        7| Cext\nTRout |3   566  6| RCext\nSQout |4        5| MOD\n      +----------+\n"},{"pn":"567, LM567","desc":"PLL frequency detector.","pinout":"\n        +---+--+---+\nOUTCext |1  +--+  8| Q\n LPCext |2        7| GND\n     IN |3   567  6| RCext\n    VCC |4        5| Rext\n        +----------+\n"},{"pn":"3909","desc":"LED flasher and oscillator.","pinout":"\n    +---+--+---+\nRCf |1  +--+  8| RCs\nOUT |2        7|\n    |3  3909  6| RL\nGND |4        5| VCC\n    +----------+\n"},{"pn":"3914, 3915","desc":"LED dot and bargraph drivers with open-collector outputs.","pinout":"\n     +---+--+---+\n  Q1 |1  +--+ 18| Q2\n GND |2       17| Q3\n VCC |3       16| Q4\n Rlo |4       15| Q5\n  IN |5  3914 14| Q6\n Rhi |6  3915 13| Q7\n REF |7       12| Q8\n ADJ |8       11| Q9\nMODE |9       10| Q10\n     +----------+\n"},{"pn":"4016","desc":"Quad analog switches.","pinout":"\n     +---+--+---+\n  1X |1  +--+ 14| VCC\n  1Y |2       13| 1EN\n  2Y |3       12| 4EN\n  2X |4  4016 11| 4X\n 2EN |5  4066 10| 4Y\n 3EN |6        9| 3Y\n GND |7        8| 3X\n     +----------+\n"},{"pn":"4066","desc":"Quad analog switches.","pinout":"\n     +---+--+---+\n  1X |1  +--+ 14| VCC\n  1Y |2       13| 1EN\n  2Y |3       12| 4EN\n  2X |4  4016 11| 4X\n 2EN |5  4066 10| 4Y\n 3EN |6        9| 3Y\n GND |7        8| 3X\n     +----------+\n"},{"pn":"4067","desc":"16-to-1 line analog multiplexer/demultiplexer.","pinout":"\n    +-----+--+-----+\n  Y |1    +--+   24| VCC\n X7 |2           23| X8\n X6 |3           22| X9\n X5 |4           21| X10\n X4 |5           20| X11\n X3 |6           19| X12\n X2 |7    4067   18| X13\n X1 |8           17| X14\n X0 |9           16| X15\n S0 |10          15| /EN\n S1 |11          14| S2\nGND |12          13| S3\n    +--------------+\n"},{"pn":"4097","desc":"16-to-2 line analog multiplexer/demultiplexer.","pinout":"\n    +-----+--+-----+\n 1Y |1    +--+   24| VCC\n1X7 |2           23| 2X0\n1X6 |3           22| 2X1\n1X5 |4           21| 2X2\n1X4 |5           20| 2X3\n1X3 |6           19| 2X4\n1X2 |7    4097   18| 2X5\n1X1 |8           17| 2Y\n1X0 |9           16| 2X6\n S0 |10          15| 2X7\n S1 |11          14| S2\nGND |12          13| /EN\n    +--------------+\n"},{"pn":"4316","desc":"Quad analog switches with enable input and dual power supply.","pinout":"\n    +---+--+---+\n 1X |1  +--+ 16| VCC\n 1Y |2       15| 1EN\n 2Y |3       14| 4EN\n 2X |4       13| 4X\n2EN |5  4316 12| 4Y\n3EN |6       11| 3Y\n EN |7       10| 3X\nGND |8        9| VEE\n    +----------+\n"},{"pn":"4351","desc":"8-to-1 line analog multiplexer/demultiplexer with address latch and dualpower supply.","pinout":"\n    +---+--+---+\n1X0 |1  +--+ 18| VCC\n1X1 |2       17| X2\n2X1 |3       16| X1\n 2Y |4       15| X0\n2X0 |5  4351 14| X3\n/EN |6       13| S0\n EN |7       12| S1\nVEE |8       11| S2\nGND |9       10| LE\n    +----------+\n"},{"pn":"4352","desc":"8-to-2 line analog multiplexer/demultiplexer with address latch and dualpower supply.","pinout":"\n    +---+--+---+\n1X0 |1  +--+ 18| VCC\n1X2 |2       17| 2X2\n 1Y |3       16| 2X1\n1X3 |4       15| 2Y\n1X1 |5  4352 14| 2X0\n/EN |6       13| 2X3\n EN |7       12| S0\nVEE |8       11| S1\nGND |9       10| LE\n    +----------+\n"},{"pn":"4353","desc":"Triple 2-to-1 line analog multiplexer/demultiplexer with address latch anddual power supply.","pinout":"\n    +---+--+---+\n1X0 |1  +--+ 18| VCC\n1X1 |2       17| 1Y\n2X1 |3       16| 3Y\n 2Y |4       15| 3X1\n2X0 |5  4353 14| 3X0\n/EN |6       13| 3S\n EN |7       12| 1S\nVEE |8       11| 2S\nGND |9       10| LE\n    +----------+\n"},{"pn":"TP5088","desc":"DTMF encoder (NatSemi).","pinout":"\n      +---+--+---+\n  VCC |1  +--+ 14| OUT\n   LE |2       13|\n/SNGL |3       12| D3\n  GRP |4  5088 11| D2\n  GND |5       10| D1\n   X1 |6        9| D0\n   X0 |7        8| MUTE\n      +----------+\n"},{"pn":"5555","desc":"Programmable delay timer with oscillator.","pinout":"\n         +---+--+---+\n      X1 |1  +--+ 16| VCC\n      X0 |2       15| RST\n      X2 |3       14| OSCCON\n       A |4       13| S3\n      /B |5  5555 12| S2\nRTR//RTR |6       11| S1\n      /Q |7       10| S0\n     GND |8        9| Q\n         +----------+\n"},{"pn":"7555","desc":"Universal timer.","pinout":"\n     +---+--+---+            +------+--------+------*---+-----+\n GND |1  +--+  8| VCC        | /RST |  /TR   | Thr  | Q | Dis |\n /TR |2        7| Dis        +======+========+======*===+=====+\n   Q |3   555  6| Thr        |  0   |   X    |  X   | 0 |  0  |\n/RST |4        5| CV         |  1   | < CV/2 |  X   | 1 |  Z  |\n     +----------+            |  1   | > CV/2 | < CV | - |  -  |\n                             |  1   | > CV/2 | > CV | 0 |  0  |\n                             +------+--------+------*---+-----+\n"},{"pn":"TC35305","desc":"DTMF decoder.","pinout":"\n      +---+--+---+\n   D1 |1  +--+ 14| D2\n   D0 |2       13| D3\n   OE |3       12| DV\n  VCC |4  MC14 11| ATB\n   GT |5  5436 10| X1\n  XEN |6        9| X0\n   IN |7        8| GND\n      +----------+\n"},{"pn":"MC145436","desc":"DTMF decoder.","pinout":"\n      +---+--+---+\n   D1 |1  +--+ 14| D2\n   D0 |2       13| D3\n   OE |3       12| DV\n  VCC |4  MC14 11| ATB\n   GT |5  5436 10| X1\n  XEN |6        9| X0\n   IN |7        8| GND\n      +----------+\n"},{"pn":"741000","desc":"Quad 2-input NAND gates with buffered output.","pinout":"\n    +---+--+---+             +---+---*---+           __\n 1A |1  +--+ 14| VCC         | A | B |/Y |      /Y = AB\n 1B |2       13| 4B          +===+===*===+\n/1Y |3  7410 12| 4A          | 0 | 0 | 1 |\n 2A |4   00  11| /4Y         | 0 | 1 | 1 |\n 2B |5       10| 3B          | 1 | 0 | 1 |\n/2Y |6        9| 3A          | 1 | 1 | 0 |\nGND |7        8| /3Y         +---+---*---+\n    +----------+\n"},{"pn":"741004","desc":"Hex inverters with buffered output.","pinout":"\n    +---+--+---+             +---*---+               _\n 1A |1  +--+ 14| VCC         | A |/Y |          /Y = A\n/1Y |2       13| 6A          +===*===+\n 2A |3  7410 12| /6Y         | 0 | Z |\n/2Y |4   04  11| 5A          | 1 | 0 |\n 3A |5       10| /5Y         +---*---+\n/3Y |6        9| 4A\nGND |7        8| /4Y\n    +----------+\n"},{"pn":"741005","desc":"Hex open-collector inverters with buffered output.","pinout":"\n    +---+--+---+             +---*---+               _\n 1A |1  +--+ 14| VCC         | A |/Y |          /Y = A\n/1Y |2       13| 6A          +===*===+\n 2A |3  7410 12| /6Y         | 0 | Z |\n/2Y |4   05  11| 5A          | 1 | 0 |\n 3A |5       10| /5Y         +---*---+\n/3Y |6        9| 4A\nGND |7        8| /4Y\n    +----------+\n"},{"pn":"741032","desc":"Quad 2-input OR gates with buffered output.","pinout":"\n    +---+--+---+             +---+---*---+\n 1A |1  +--+ 14| VCC         | A | B | Y |       Y = A+B\n 1B |2       13| 4B          +===+===*===+\n 1Y |3  7410 12| 4A          | 0 | 0 | 0 |\n 2A |4   32  11| 4Y          | 0 | 1 | 1 |\n 2B |5       10| 3B          | 1 | 0 | 1 |\n 2Y |6        9| 3A          | 1 | 1 | 1 |\nGND |7        8| 3Y          +---+---*---+\n    +----------+\n"},{"pn":"743351","desc":"10-tap noninverting delay lines (20, 50 or 100ns total delay).","pinout":"\n    +---+--+---+\n  A |1  +--+ 16| VCC\n    |2       15|\n    |3       14| Y1\n Y2 |4  743  13| Y3\n Y4 |5  351  12| Y5\n Y6 |6       11| Y7\n Y8 |7       10| Y9\nGND |8        9| Y10\n    +----------+\n"},{"pn":"744374","desc":"8-bit 3-state dual-ranking D flip flop.","pinout":"\n    +---+--+---+\n Q1 |1  +--+ 20| D1\n Q2 |2       19| D2\n Q3 |3       18| D3\n Q4 |4       17| D4\nGND |5  744  16| VCC\n Q5 |6  374  15| D5\n Q6 |7       14| D6\n Q7 |8       13| D7\n Q8 |9       12| D8\n/OE |10      11| CLK\n    +----------+\n"},{"pn":"747001","desc":"Quad 2-input AND gates with schmitt-trigger inputs.","pinout":"\n    +---+--+---+             +---+---*---+\n 1A |1  +--+ 14| VCC         | A | B | Y |       Y = AB\n 1B |2       13| 4B          +===+===*===+\n 1Y |3  747  12| 4A          | 0 | 0 | 0 |\n 2A |4  001  11| 4Y          | 0 | 1 | 0 |\n 2B |5       10| 3B          | 1 | 0 | 0 |\n 2Y |6        9| 3A          | 1 | 1 | 1 |\nGND |7        8| 3Y          +---+---*---+\n    +----------+\n"},{"pn":"747266","desc":"Quad 2-input XNOR gates.","pinout":"\n    +---+--+---+             +---+---*---+          _     _ _\n 1A |1  +--+ 14| VCC         | A | B |/Y |     Y = A$B = (A.B)+(A.B)\n 1B |2       13| 4B          +===+===*===+\n/1Y |3  747  12| 4A          | 0 | 0 | 1 |\n 2A |4  266  11| /4Y         | 0 | 1 | 0 |\n 2B |5       10| 3B          | 1 | 0 | 0 |\n/2Y |6        9| 3A          | 1 | 1 | 1 |\nGND |7        8| /3Y         +---+---*---+\n    +----------+\n"},{"pn":"748003","desc":"Dual 2-input NAND gates.","pinout":"\n    +---+--+---+                 __\n 1A |1  +--+  8| VCC        /Y = AB\n 1B |2  748   7| 2B\n/1Y |3  003   6| 2A\nGND |4        5| /2Y\n    +----------+\n"},{"pn":"74519","desc":"8-bit open-collector noninverting identity comparator with enable.","pinout":"\n    +---+--+---+\n/OE |1  +--+ 20| VCC\n A0 |2       19| A=B\n B0 |3       18| B7\n A1 |4       17| A7\n B1 |5   74  16| B6\n A2 |6  519  15| A6\n B2 |7       14| B5\n A3 |8       13| A5\n B3 |9       12| B4\nGND |10      11| A4\n    +----------+\n"},{"pn":"74520","desc":"8-bit inverting identity comparator with itegrated 20k pull-up resistorsand enable.","pinout":"\n    +---+--+---+\n/EN |1  +--+ 20| VCC\n A0 |2       19| A=B\n B0 |3       18| B7\n A1 |4       17| A7\n B1 |5   74  16| B6\n A2 |6  520  15| A6\n B2 |7       14| B5\n A3 |8       13| A5\n B3 |9       12| B4\nGND |10      11| A4\n    +----------+\n"},{"pn":"74521","desc":"8-bit inverting identity comparator with enable.","pinout":"\n    +---+--+---+\n/OE |1  +--+ 20| VCC\n A0 |2       19| A=B\n B0 |3       18| B7\n A1 |4       17| A7\n B1 |5   74  16| B6\n A2 |6  521  15| A6\n B2 |7       14| B5\n A3 |8       13| A5\n B3 |9       12| B4\nGND |10      11| A4\n    +----------+\n"},{"pn":"74533","desc":"8-bit 3-state inverting transparent latch.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 20| VCC         |/OE| LE| D | Q |\n/Q1 |2       19| /Q8         +===+===+===*===+\n D1 |3       18| D8          | 1 | X | X | Z |\n D2 |4       17| D7          | 0 | 0 | X | - |\n/Q2 |5   74  16| /Q7         | 0 | 1 | 0 | 0 |\n/Q3 |6  533  15| /Q6         | 0 | 1 | 1 | 1 |\n D3 |7       14| D6          +---+---+---*---+\n D4 |8       13| D5\n/Q4 |9       12| /Q5\nGND |10      11| LE\n    +----------+\n"},{"pn":"74534","desc":"8-bit 3-state inverting D flip-flop.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 20| VCC         |/OE|CLK| D |/Q |\n/Q1 |2       19| /Q8         +===+===+===*===+\n D1 |3       18| D8          | 1 | X | X | Z |\n D2 |4       17| D7          | 0 | / | 0 | 1 |\n/Q2 |5   74  16| /Q7         | 0 | / | 1 | 0 |\n/Q3 |6  534  15| /Q6         | 0 |!/ | X | - |\n D3 |7       14| D6          +---+---+---*---+\n D4 |8       13| D5\n/Q4 |9       12| /Q5\nGND |10      11| CLK\n    +----------+\n"},{"pn":"74540","desc":"8-bit 3-state inverting buffer/line driver.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 20| VCC\n  A1 |2       19| /OE2\n  A2 |3       18| /Y1\n  A3 |4       17| /Y2\n  A4 |5   74  16| /Y3\n  A5 |6  540  15| /Y4\n  A6 |7       14| /Y5\n  A7 |8       13| /Y6\n  A8 |9       12| /Y7\n GND |10      11| /Y8\n     +----------+\n"},{"pn":"74541","desc":"8-bit 3-state noninverting buffer/line driver.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 20| VCC\n  A1 |2       19| /OE2\n  A2 |3       18| Y1\n  A3 |4       17| Y2\n  A4 |5   74  16| Y3\n  A5 |6  541  15| Y4\n  A6 |7       14| Y5\n  A7 |8       13| Y6\n  A8 |9       12| Y7\n GND |10      11| Y8\n     +----------+\n"},{"pn":"74543","desc":"8-bit 3-state noninverting registered transceiver.","pinout":"\n      +---+--+---+\n/LEBA |1  +--+ 24| VCC\n /GBA |2       23| /CEBA\n   A1 |3       22| B1\n   A2 |4       21| B2\n   A3 |5       20| B3\n   A4 |6   74  19| B4\n   A5 |7  543  18| B5\n   A6 |8       17| B6\n   A7 |9       16| B7\n   A8 |10      15| B8\n/CEAB |11      14| /LEAB\n  GND |12      13| /GAB\n      +----------+\n"},{"pn":"74544","desc":"8-bit 3-state inverting registered transceiver.","pinout":"\n      +---+--+---+\n/LEBA |1  +--+ 24| VCC\n /GBA |2       23| /CEBA\n   A1 |3       22| B1\n   A2 |4       21| B2\n   A3 |5       20| B3\n   A4 |6   74  19| B4\n   A5 |7  544  18| B5\n   A6 |8       17| B6\n   A7 |9       16| B7\n   A8 |10      15| B8\n/CEAB |11      14| /LEAB\n  GND |12      13| /GAB\n      +----------+\n"},{"pn":"74561","desc":"4-bit 3-state synchronous binary counter with sync/async load, sync/asyncreset, and ripple/clocked carry output.","pinout":"\n      +---+--+---+\n /ALD |1  +--+ 20| VCC\n  CLK |2       19| RCO\n   P0 |3       18| CCO\n   P1 |4       17| /OE\n   P2 |5   74  16| Q0\n   P3 |6  561  15| Q1\n  ENP |7       14| Q2\n/ARST |8       13| Q3\n/SRST |9       12| ENT\n  GND |10      11| /SLD\n      +----------+\n"},{"pn":"74563","desc":"8-bit 3-state inverting transparent latch.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 20| VCC         |/OE| LE| D |/Q |\n D1 |2       19| /Q1         +===+===+===*===+\n D2 |3       18| /Q2         | 1 | X | X | Z |\n D3 |4       17| /Q3         | 0 | 0 | X | - |\n D4 |5   74  16| /Q4         | 0 | 1 | 0 | 1 |\n D5 |6  563  15| /Q5         | 0 | 1 | 1 | 0 |\n D6 |7       14| /Q6         +---+---+---*---+\n D7 |8       13| /Q7\n D8 |9       12| /Q8\nGND |10      11| LE\n    +----------+\n"},{"pn":"74564","desc":"8-bit 3-state inverting D flip-flop.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 20| VCC         |/OE|CLK| D |/Q |\n D1 |2       19| /Q1         +===+===+===*===+\n D2 |3       18| /Q2         | 1 | X | X | Z |\n D3 |4       17| /Q3         | 0 | / | 0 | 1 |\n D4 |5   74  16| /Q4         | 0 | / | 1 | 0 |\n D5 |6  564  15| /Q5         | 0 |!/ | X | - |\n D6 |7       14| /Q6         +---+---+---*---+\n D7 |8       13| /Q7\n D8 |9       12| /Q8\nGND |10      11| CLK\n    +----------+\n"},{"pn":"74568","desc":"4-bit 3-state synchronous decade up/down counter with load, sync/async reset,and ripple/clocked carry output.","pinout":"\n      +---+--+---+\n U//D |1  +--+ 20| VCC\n  CLK |2       19| /RCO\n   P0 |3       18| /CCO\n   P1 |4       17| /OE\n   P2 |5   74  16| Q0\n   P3 |6  568  15| Q1\n /ENP |7       14| Q2\n/ARST |8       13| Q3\n/SRST |9       12| /ENT\n  GND |10      11| /LOAD\n      +----------+\n"},{"pn":"74569","desc":"4-bit 3-state synchronous binary up/down counter with load, sync/async reset,and ripple/clocked carry output.","pinout":"\n      +---+--+---+\n U//D |1  +--+ 20| VCC\n  CLK |2       19| /RCO\n   P0 |3       18| /CCO\n   P1 |4       17| /OE\n   P2 |5   74  16| Q0\n   P3 |6  569  15| Q1\n /ENP |7       14| Q2\n/ARST |8       13| Q3\n/SRST |9       12| /ENT\n  GND |10      11| /LOAD\n      +----------+\n"},{"pn":"74573","desc":"8-bit 3-state transparent latch.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 20| VCC         |/OE| LE| D |/Q |\n D1 |2       19| Q1          +===+===+===*===+\n D2 |3       18| Q2          | 1 | X | X | Z |\n D3 |4       17| Q3          | 0 | 0 | X | - |\n D4 |5   74  16| Q4          | 0 | 1 | 0 | 0 |\n D5 |6  573  15| Q5          | 0 | 1 | 1 | 1 |\n D6 |7       14| Q6          +---+---+---*---+\n D7 |8       13| Q7\n D8 |9       12| Q8\nGND |10      11| LE\n    +----------+\n"},{"pn":"74574","desc":"8-bit 3-state D flip-flop.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 20| VCC         |/OE|CLK| D | Q |\n D1 |2       19| Q1          +===+===+===*===+\n D2 |3       18| Q2          | 1 | X | X | Z |\n D3 |4       17| Q3          | 0 | / | 0 | 0 |\n D4 |5   74  16| Q4          | 0 | / | 1 | 1 |\n D5 |6  574  15| Q5          | 0 |!/ | X | - |\n D6 |7       14| Q6          +---+---+---*---+\n D7 |8       13| Q7\n D8 |9       12| Q8\nGND |10      11| CLK\n    +----------+\n"},{"pn":"74575","desc":"8-bit 3-state D flip-flop with reset.","pinout":"\n     +---+--+---+            +----+---+---+---*---+\n/RST |1  +--+ 24| VCC        |/RST|/OE|CLK| D | Q |\n /OE |2       23|            +====+===+===+===*===+\n  D1 |3       22| Q1         |  0 | 1 | X | X | Z |\n  D2 |4       21| Q2         |  X | 0 | X | X | 0 |\n  D3 |5       20| Q3         |  1 | 0 | / | 0 | 0 |\n  D4 |6   74  19| Q4         |  1 | 0 | / | 1 | 1 |\n  D5 |7  575  18| Q5         |  1 | 0 |!/ | X | - |\n  D6 |8       17| Q6         +----+---+---+---*---+\n  D7 |9       16| Q7\n  D8 |10      15| Q8\n     |11      14| CLK\n GND |12      13|\n     +----------+\n"},{"pn":"74576","desc":"8-bit 3-state inverting D flip-flop.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 20| VCC         |/OE|CLK| D |/Q |\n D1 |2       19| /Q1         +===+===+===*===+\n D2 |3       18| /Q2         | 1 | X | X | Z |\n D3 |4       17| /Q3         | 0 | / | 0 | 1 |\n D4 |5   74  16| /Q4         | 0 | / | 1 | 0 |\n D5 |6  576  15| /Q5         | 0 |!/ | X | - |\n D6 |7       14| /Q6         +---+---+---*---+\n D7 |8       13| /Q7\n D8 |9       12| /Q8\nGND |10      11| CLK\n    +----------+\n"},{"pn":"74577","desc":"8-bit 3-state inverting D flip-flop with reset.","pinout":"\n     +---+--+---+            +----+---+---+---*---+\n/RST |1  +--+ 24| VCC        |/RST|/OE|CLK| D |/Q |\n /OE |2       23|            +====+===+===+===*===+\n  D1 |3       22| /Q1        |  0 | 1 | X | X | Z |\n  D2 |4       21| /Q2        |  X | 0 | X | X | 1 |\n  D3 |5       20| /Q3        |  1 | 0 | / | 0 | 1 |\n  D4 |6   74  19| /Q4        |  1 | 0 | / | 1 | 0 |\n  D5 |7  577  18| /Q5        |  1 | 0 |!/ | X | - |\n  D6 |8       17| /Q6        +----+---+---+---*---+\n  D7 |9       16| /Q7\n  D8 |10      15| /Q8\n     |11      14| CLK\n GND |12      13|\n     +----------+\n"},{"pn":"74580","desc":"8-bit 3-state inverting transparent latch.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 20| VCC         |/OE| LE| D |/Q |\n D1 |2       19| /Q1         +===+===+===*===+\n D2 |3       18| /Q2         | 1 | X | X | Z |\n D3 |4       17| /Q3         | 0 | 0 | X | - |\n D4 |5   74  16| /Q4         | 0 | 1 | 0 | 1 |\n D5 |6  580  15| /Q5         | 0 | 1 | 1 | 0 |\n D6 |7       14| /Q6         +---+---+---*---+\n D7 |8       13| /Q7\n D8 |9       12| /Q8\nGND |10      11| LE\n    +----------+\n"},{"pn":"74589","desc":"8-bit 3-state parallel-in serial-out shift register with input registers.","pinout":"\n    +---+--+---+\n P1 |1  +--+ 16| VCC\n P2 |2       15| P0\n P3 |3       14| D\n P4 |4   74  13| SH//LD\n P5 |5  589  12| RCLK\n P6 |6       11| SCLK\n P7 |7       10| /OE\nGND |8        9| Q7\n    +----------+\n"},{"pn":"74590","desc":"8-bit 3-state synchronous binary counter with reset and output registers.","pinout":"\n    +---+--+---+\n Q1 |1  +--+ 16| VCC\n Q2 |2       15| Q0\n Q3 |3       14| /OE\n Q4 |4   74  13| RCLK\n Q5 |5  590  12| /CLKEN\n Q6 |6       11| CCLK\n Q7 |7       10| /CRST\nGND |8        9| /RCO\n    +----------+\n"},{"pn":"74592","desc":"8-bit synchronous binary counter with input registers.","pinout":"\n    +---+--+---+\n P1 |1  +--+ 16| VCC\n P2 |2       15| P0\n P3 |3       14| /CLOAD\n P4 |4   74  13| RCLK\n P5 |5  592  12| /CLKEN\n P6 |6       11| CCLK\n P7 |7       10| /CRST\nGND |8        9| /RCO\n    +----------+\n"},{"pn":"74593","desc":"8-bit 3-state synchronous binary counter with input registers and ripplecarry and clock outputs.  Separate clocks for counter and input registers.","pinout":"\n     +---+--+---+\n  P0 |1  +--+ 20| VCC\n  P1 |2       19| OE\n  P2 |3       18| /OE\n  P3 |4       17| /RCLKEN\n  P4 |5   74  16| RCLK\n  P5 |6  593  15| CLKEN\n  P6 |7       14| /CLKEN\n  P7 |8       13| CCLK\n/CLD |9       12| /CRST\n GND |10      11| /RCO\n     +----------+\n"},{"pn":"74594","desc":"8-bit serial-in parallel-out shift register with output registers andtwo asynchronous resets.  Independent clocks and resets for shift andstorage registers.","pinout":"\n    +---+--+---+\n Y1 |1  +--+ 16| VCC\n Y2 |2       15| Y0\n Y3 |3       14| A\n Y4 |4   74  13| /RRST\n Y5 |5  594  12| RCLK\n Y6 |6       11| SCLK\n Y7 |7       10| /SRST\nGND |8        9| Q7\n    +----------+\n"},{"pn":"74595","desc":"8-bit 3-state serial-in parallel-out shift register with output registers andasynchronous reset.  Independent clocks for shift and storage registers.","pinout":"\n    +---+--+---+\n Y1 |1  +--+ 16| VCC\n Y2 |2       15| Y0\n Y3 |3       14| A\n Y4 |4   74  13| /OE\n Y5 |5  595  12| RCLK\n Y6 |6       11| SCLK\n Y7 |7       10| /RST\nGND |8        9| Q7\n    +----------+\n"},{"pn":"74596","desc":"8-bit open-collector serial-in parallel-out shift register with outputregisters and asynchronous reset.  Independent clocks for shift and storageregisters.","pinout":"\n    +---+--+---+\n Y1 |1  +--+ 16| VCC\n Y2 |2       15| Y0\n Y3 |3       14| D\n Y4 |4   74  13| /OE\n Y5 |5  596  12| RCLK\n Y6 |6       11| SCLK\n Y7 |7       10| /RST\nGND |8        9| Q7\n    +----------+\n"},{"pn":"74597","desc":"8-bit parallel-in serial-out shift register with input registers andasynchronous reset.  Independent clocks for shift and storage registers.","pinout":"\n    +---+--+---+\n P1 |1  +--+ 16| VCC\n P2 |2       15| P0\n P3 |3       14| D\n P4 |4   74  13| SH//LD\n P5 |5  597  12| RCLK\n P6 |6       11| SCLK\n P7 |7       10| /RST\nGND |8        9| Q7\n    +----------+\n"},{"pn":"74598","desc":"8-bit 3-state shift register with input registers, asynchronous reset andselectable serial input.  Independent clocks for shift and storage registers.","pinout":"\n       +---+--+---+\n    P0 |1  +--+ 20| VCC\n    P1 |2       19| S\n    P2 |3       18| D\n    P3 |4       17| E\n    P4 |5   74  16| /OE\n    P5 |6  598  15| RCLK\n    P6 |7       14| /SCE\n    P7 |8       13| SCLK\nSH//LD |9       12| /RST\n   GND |10      11| Q7\n       +----------+\n"},{"pn":"CNY17","desc":"Optocoupler.","pinout":"\n  +---+--+---+\nA |1  +--+  6| B\nK |2 CNY17  5| C\n  |3        4| E\n  +----------+\n"},{"pn":"HDSP-L101, HDSP-L201, HDSP-5401, TC07-11","desc":"Common row anode 5x7 dot matrix LED display.","pinout":"\n     +---+--+---+\nCol1 |1  +--+ 12| Row1\nRow3 |2       11| Row2\nCol2 |3  5x7  10| Col3\nRow5 |4  LED   9| Row4\nRow6 |5        8| Col5\nRow7 |6        7| Col4\n     +----------+\n"},{"pn":"HDSP-L103, HDSP-L203, HDSP-5403","desc":"Common row cathode 5x7 dot matrix LED display.","pinout":"\n     +---+--+---+\nRow1 |1  +--+ 12| Col5\nRow2 |2       11| Row3\nCol2 |3  5x7  10| Row4\nCol1 |4  LED   9| Col4\nRow6 |5        8| Row5\nRow7 |6        7| Col3\n     +----------+\n"},{"pn":"TIL111, TIL112, TIL116, TIL117, TIL118, TIL124, TIL125, TIL126","desc":"Optocoupler.","pinout":"\n  +---+--+---+\nA |1  +--+  6| B\nK |2        5| C\n  |3        4| E\n  +----------+\n"},{"pn":"TIL113, TIL119","desc":"Optocoupler with darlington transistor output configuration.","pinout":"\n  +---+--+---+\nA |1  +--+  6| B\nK |2        5| C\n  |3        4| E\n  +----------+\n"},{"pn":"TIL192","desc":"Dual optocouplers.","pinout":"\n   +---+--+---+\n1A |1  +--+  8| 1C\n1K |2        7| 1E\n2A |3 TIL192 6| 2C\n2K |4        5| 2E\n   +----------+\n"},{"pn":"TIL193","desc":"Quad optocouplers.","pinout":"\n   +---+--+---+\n1A |1  +--+ 16| 1C\n1K |2       15| 1E\n2A |3       14| 2C\n2K |4  TIL  13| 2E\n3A |5  193  12| 3C\n3K |6       11| 3E\n4A |7       10| 4C\n4K |8        9| 4E\n   +----------+\n"},{"pn":"TIL198","desc":"Dual optocouplers with darlington outputs.","pinout":"\n   +---+--+---+\n1A |1  +--+  8| 1C\n1K |2        7| 1E\n2A |3 TIL198 6| 2C\n2K |4        5| 2E\n   +----------+\n"},{"pn":"TIL199","desc":"Quad optocouplers with darlington outputs.","pinout":"\n   +---+--+---+\n1A |1  +--+ 16| 1C\n1K |2       15| 1E\n2A |3       14| 2C\n2K |4  TIL  13| 2E\n3A |5  199  12| 3C\n3K |6       11| 3E\n4A |7       10| 4C\n4K |8        9| 4E\n   +----------+\n"},{"pn":"TIL308","desc":"7-segment display with built-in latch and driver, left hand decimal point.","pinout":"\n    +---+--+---+\n Qb |1  +--+ 16| VCC\n Qc |2       15| D0\n Qd |3       14| Qdp\n Qa |4  TIL  13| /LT\n/LE |5  308  12| Ddp\n D2 |6       11| /BL\n D3 |7       10| D1\nGND |8        9|\n    +----------+\n"},{"pn":"TIL311","desc":"Dot-matrix hexadecimal display with built-in latch and driver, left andright hand decimal point.","pinout":"\n    +---+--+---+\nVCC |1  +--+ 14| VDD\n D1 |2       13| D2\n D0 |3       12| D3\nDPL |4  TIL    |\n/LE |5  311  10| DPR\n    |          |\nGND |7        8| BL\n    +----------+\n"},{"pn":"HDSP-M401, HDSP-4501, HDSP-5101","desc":"Common row anode 5x7 dot matrix LED display.","pinout":"\n     +-----+--+-----+\nCol1 |1    +--+   18| Row1\n     |              |\nRow3 |3           16| Row2\nCol2 |4           15| Col4\n     |   5x7 LED    |\nRow5 |6  matrix   13| Row4\n     |              |\nRow6 |8           11| Col5\nRow7 |9           10| Col3\n     +--------------+\n"},{"pn":"HDSP-M403, HDSP-4503, HDSP-5103","desc":"Common row cathode 5x7 dot matrix LED display.","pinout":"\n     +-----+--+-----+\nRow1 |1    +--+   18| Col5\n     |              |\nCol3 |3           16| Row2\nRow3 |4           15| Row4\n     |   5x7 LED    |\nCol1 |6  matrix   13| Row5\n     |              |\nCol2 |8           11| Col4\nRow7 |9           10| Row6\n     +--------------+\n"},{"pn":"4N25","desc":"Optocoupler.","pinout":"\n  +---+--+---+\nA |1  +--+  6| B\nK |2  4N25  5| C\n  |3        4| E\n  +----------+\n"},{"pn":"CNY74-2","desc":"Dual optocouplers.","pinout":"\n   +---+--+---+\n1A |1  +--+  8| 1E\n1K |2  CNY   7| 1C\n2K |3  74-2  6| 2C\n2A |4        5| 2E\n   +----------+\n"},{"pn":"CNY74-4","desc":"Quad optocouplers.","pinout":"\n   +---+--+---+\n1A |1  +--+ 16| 1E\n1K |2       15| 1C\n2K |3       14| 2C\n2A |4  CNY  13| 2E\n3A |5  74-4 12| 3E\n3K |6       11| 3C\n4K |7       10| 4C\n4A |8        9| 4E\n   +----------+\n"},{"pn":"HDSP-4401, HDSP-M401, HDSP-4501, HDSP-5101","desc":"Common row anode 5x7 dot matrix LED display.","pinout":"\n     +-----+--+-----+\nCol1 |1    +--+   18| Row1\n     |              |\nRow3 |3           16| Row2\nCol2 |4           15| Col4\n     |   5x7 LED    |\nRow5 |6  matrix   13| Row4\n     |              |\nRow6 |8           11| Col5\nRow7 |9           10| Col3\n     +--------------+\n"},{"pn":"HDSP-4403, HDSP-M403, HDSP-4503, HDSP-5103","desc":"Common row cathode 5x7 dot matrix LED display.","pinout":"\n     +-----+--+-----+\nRow1 |1    +--+   18| Col5\n     |              |\nCol3 |3           16| Row2\nRow3 |4           15| Row4\n     |   5x7 LED    |\nCol1 |6  matrix   13| Row5\n     |              |\nCol2 |8           11| Col4\nRow7 |9           10| Row6\n     +--------------+\n"},{"pn":"HDSP-4701, HDSP-L101, HDSP-L201, HDSP-5401, TC07-11","desc":"Common row anode 5x7 dot matrix LED display.","pinout":"\n     +---+--+---+\nCol1 |1  +--+ 12| Row1\nRow3 |2       11| Row2\nCol2 |3  5x7  10| Col3\nRow5 |4  LED   9| Row4\nRow6 |5        8| Col5\nRow7 |6        7| Col4\n     +----------+\n"},{"pn":"HDSP-4703, HDSP-L103, HDSP-L203, HDSP-5403","desc":"Common row cathode 5x7 dot matrix LED display.","pinout":"\n     +---+--+---+\nRow1 |1  +--+ 12| Col5\nRow2 |2       11| Row3\nCol2 |3  5x7  10| Row4\nCol1 |4  LED   9| Col4\nRow6 |5        8| Row5\nRow7 |6        7| Col3\n     +----------+\n"},{"pn":"MOC5010","desc":"Linear amplifier optocoupler.","pinout":"\n  +---+--+---+\nA |1  +--+  6| VCC\nK |2  5010  5| GND\n  |3        4| OUT\n  +----------+\n"},{"pn":"6N135","desc":"Optocoupler with IR diode and transistor output configuration.","pinout":"\n  +---+--+---+\n  |1  +--+  8| VCC\nA |2        7| B\nK |3  6N135 6| C\n  |4        5| E\n  +----------+\n"},{"pn":"6N138, 6N139","desc":"Optocoupler with IR diode and darlington transistor output configuration.","pinout":"\n  +---+--+---+\n  |1  +--+  8| VCC\nA |2        7| B\nK |3  6N138 6| C\n  |4        5| GND\n  +----------+\n"},{"pn":"MCT9001","desc":"Dual optocouplers.","pinout":"\n   +---+--+---+\n1A |1  +--+  8| 1C\n1K |2  MCT   7| 1E\n2A |3  9001  6| 2C\n2K |4        5| 2E\n   +----------+\n"},{"pn":"741804","desc":"Hex 2-input NAND gates/line drivers.","pinout":"\n    +---+--+---+             +---+---*---+           ___\n 5B |1  +--+ 20| 5A          | A | B |/Y |      /Y = A+B\n/6Y |2       19| /5Y         +===+===*===+\n 6A |3       18| 4B          | 0 | 0 | 1 |\n 6B |4       17| 4A          | 0 | 1 | 1 |\nVCC |5  741  16| /4Y         | 1 | 0 | 1 |\n 1A |6  804  15| GND         | 1 | 1 | 0 |\n 1B |7       14| /3Y         +---+---*---+\n/1Y |8       13| 3B\n 2A |9       12| 3A\n 2B |10      11| /2Y\n    +----------+\n"},{"pn":"741805","desc":"Hex 2-input NOR gates/line drivers.","pinout":"\n    +---+--+---+             +---+---*---+           ___\n 5B |1  +--+ 20| 5A          | A | B |/Y |      /Y = A+B\n/6Y |2       19| /5Y         +===+===*===+\n 6A |3       18| 4B          | 0 | 0 | 1 |\n 6B |4       17| 4A          | 0 | 1 | 0 |\nVCC |5  741  16| /4Y         | 1 | 0 | 0 |\n 1A |6  805  15| GND         | 1 | 1 | 0 |\n 1B |7       14| /3Y         +---+---*---+\n/1Y |8       13| 3B\n 2A |9       12| 3A\n 2B |10      11| /2Y\n    +----------+\n"},{"pn":"741808","desc":"Hex 2-input AND gates/line drivers.","pinout":"\n    +---+--+---+             +---+---*---+\n 5B |1  +--+ 20| 5A          | A | B | Y |       Y = AB\n 6Y |2       19| 5Y          +===+===*===+\n 6A |3       18| 4B          | 0 | 0 | 0 |\n 6B |4       17| 4A          | 0 | 1 | 0 |\nVCC |5  741  16| 4Y          | 1 | 0 | 0 |\n 1A |6  808  15| GND         | 1 | 1 | 1 |\n 1B |7       14| 3Y          +---+---*---+\n 1Y |8       13| 3B\n 2A |9       12| 3A\n 2B |10      11| 2Y\n    +----------+\n"},{"pn":"741821","desc":"10-bit 3-state D flip-flop/bus driver.","pinout":"\n    +---+--+---+             +---+---+---*---+\n Q5 |1  +--+ 24| Q6          |/OE|CLK| D | Q |\n Q4 |2       23| Q7          +===+===+===*===+\n Q3 |3       22| Q8          | 1 | X | X | Z |\n Q2 |4       21| Q9          | 0 | / | 0 | 0 |\n Q1 |5       20| Q10         | 0 | / | 1 | 1 |\nVCC |6  741  19| CLK         | 0 |!/ | X | - |\n/OE |7  821  18| GND         +---+---+---*---+\n D1 |8       17| D10\n D2 |9       16| D9\n D3 |10      15| D8\n D4 |11      14| D7\n D5 |12      13| D6\n    +----------+\n"},{"pn":"741832","desc":"Hex 2-input OR gates/line drivers.","pinout":"\n    +---+--+---+             +---+---*---+\n 5B |1  +--+ 20| 5A          | A | B | Y |       Y = A+B\n 6Y |2       19| 5Y          +===+===*===+\n 6A |3       18| 4B          | 0 | 0 | 0 |\n 6B |4       17| 4A          | 0 | 1 | 1 |\nVCC |5  741  16| 4Y          | 1 | 0 | 1 |\n 1A |6  832  15| GND         | 1 | 1 | 1 |\n 1B |7       14| 3Y          +---+---*---+\n 1Y |8       13| 3B\n 2A |9       12| 3A\n 2B |10      11| 2Y\n    +----------+\n"},{"pn":"745400","desc":"11-bit 3-state noninverting buffer/MOS driver with integrated 25R seriesoutput resistors.","pinout":"\n     +---+--+---+\n  Y1 |1  +--+ 28| A1\n  Y2 |2       27| A2\n  Y3 |3       26| A3\n  Y4 |4       25| A4\n  Y5 |5       24| A5\n  Y6 |6       23| A6\n GND |7   74  22| VCC\n GND |8  5400 21| VCC\n  Y7 |9       20| A7\n  Y8 |10      19| A8\n  Y9 |11      18| A9\n Y10 |12      17| A10\n Y11 |13      16| A11\n/OE1 |14      15| /OE2\n     +----------+\n"},{"pn":"745401","desc":"11-bit 3-state inverting buffer/MOS driver with integrated 25R seriesoutput resistors.","pinout":"\n     +---+--+---+\n /Y1 |1  +--+ 28| A1\n /Y2 |2       27| A2\n /Y3 |3       26| A3\n /Y4 |4       25| A4\n /Y5 |5       24| A5\n /Y6 |6       23| A6\n GND |7   74  22| VCC\n GND |8  5401 21| VCC\n /Y7 |9       20| A7\n /Y8 |10      19| A8\n /Y9 |11      18| A9\n/Y10 |12      17| A10\n/Y11 |13      16| A11\n/OE1 |14      15| /OE2\n     +----------+\n"},{"pn":"745402","desc":"12-bit 3-state noninverting buffer/MOS driver with integrated 25R seriesoutput resistors.","pinout":"\n     +---+--+---+\n  Y1 |1  +--+ 28| A1\n  Y2 |2       27| A2\n  Y3 |3       26| A3\n  Y4 |4       25| A4\n  Y5 |5       24| A5\n  Y6 |6       23| A6\n GND |7   74  22| A7\n  Y7 |8  5402 21| VCC\n  Y8 |9       20| A8\n  Y9 |10      19| A9\n Y10 |11      18| A10\n Y11 |12      17| A11\n Y12 |13      16| A12\n/OE1 |14      15| /OE2\n     +----------+\n"},{"pn":"745403","desc":"12-bit 3-state inverting buffer/MOS driver with integrated 25R seriesoutput resistors.","pinout":"\n     +---+--+---+\n /Y1 |1  +--+ 28| A1\n /Y2 |2       27| A2\n /Y3 |3       26| A3\n /Y4 |4       25| A4\n /Y5 |5       24| A5\n /Y6 |6       23| A6\n GND |7   74  22| A7\n /Y7 |8  5402 21| VCC\n /Y8 |9       20| A8\n /Y9 |10      19| A9\n/Y10 |11      18| A10\n/Y11 |12      17| A11\n/Y12 |13      16| A12\n/OE1 |14      15| /OE2\n     +----------+\n"},{"pn":"DS1202","desc":"Real-time clock with 3-wire serial interface and 24 bytes RAM.","pinout":"\n    +---+--+---+\n    |1  +--+  8| VCC\n X1 |2   DS   7| CLK\n X2 |3  1202  6| DQ\nGND |4        5| /RST\n    +----------+\n"},{"pn":"2401","desc":"I2C 128x8 EEPROM with write protect.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2        7| WP\n A2 |3  2401  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"2402","desc":"I2C 256x8 EEPROM with write protect.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2        7| WP\n A2 |3  2402  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"2404","desc":"I2C 2x256x8 EEPROM with write protect.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2        7| WP\n A2 |3  2404  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"2408","desc":"I2C 4x256x8 EEPROM with write protect.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2        7| WP\n A2 |3  2408  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"2416","desc":"I2C 8x256x8 EEPROM with write protect.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2        7| WP\n A2 |3  2416  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"2432","desc":"I2C 4kx8 EEPROM.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2        7|\n A2 |3  2432  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"2465","desc":"I2C 8kx8 EEPROM with programmable block write protect.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2        7|\n A2 |3  2465  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"3735","desc":"Serial 1134x32 EPROM with FPGA interface.","pinout":"\n          +---+--+---+\n     DATA |1  +--+  8| VCC\n      CLK |2        7| VPP\nRESET//OE |3  3735  6| /CEO\n      /CE |4        5| GND\n          +----------+\n"},{"pn":"3765","desc":"Serial 2048x32 EPROM with FPGA interface.","pinout":"\n          +---+--+---+\n     DATA |1  +--+  8| VCC\n      CLK |2        7| VPP\nRESET//OE |3  3765  6| /CEO\n      /CE |4        5| GND\n          +----------+\n"},{"pn":"5911","desc":"Serial 128x8/64x16 EEPROM.","pinout":"\n    +---+--+---+\n CD |1  +--+  8| VCC\nCLK |2        7| RDY//BSY\n DI |3  5911  6| x16//x8\n DO |4        5| GND\n    +----------+\n"},{"pn":"8570","desc":"I2C 256x8 static RAM.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2        7| GND\n A2 |3  8570  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"8571","desc":"I2C 128x8 static RAM.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2        7| GND\n A2 |3  8571  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"8572, 8581","desc":"I2C 128x8 EEPROM.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2  8572  7| GND\n A2 |3  8581  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"8582","desc":"I2C 256x8 EEPROM.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2        7| GND\n A2 |3  8582  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"8583","desc":"I2C Clock/Calendar with 240x8 static RAM.","pinout":"\n    +---+--+---+\n X1 |1  +--+  8| VCC\n X0 |2        7| /INT\n A0 |3  8583  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"8592, 8594","desc":"I2C 2x256x8 EEPROM.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2        7|\n A2 |3  8592  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"8598","desc":"I2C 4x256x8 EEPROM.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2        7|\n A2 |3  8598  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"9306","desc":"Serial 16x16 EEPROM.","pinout":"\n    +---+--+---+\n CD |1  +--+  8| VCC\nCLK |2        7|\n DI |3  9306  6|\n DO |4        5| GND\n    +----------+\n"},{"pn":"9346","desc":"Serial 64x16 EEPROM.","pinout":"\n    +---+--+---+\n CD |1  +--+  8| VCC\nCLK |2        7|\n DI |3  9346  6|\n DO |4        5| GND\n    +----------+\n"},{"pn":"9356","desc":"Serial 256x8/128x16 EEPROM.","pinout":"\n    +---+--+---+\n CD |1  +--+  8| VCC\nCLK |2        7|\n DI |3  9356  6| x16//x8\n DO |4        5| GND\n    +----------+\n"},{"pn":"9366","desc":"Serial 512x8/256x16 EEPROM.","pinout":"\n    +---+--+---+\n CD |1  +--+  8| VCC\nCLK |2        7|\n DI |3  9366  6| x16//x8\n DO |4        5| GND\n    +----------+\n"},{"pn":"24164","desc":"I2C 2kx8 EEPROM with write protect.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2        7| WP\n A2 |3 24164  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"24174","desc":"I2C 2kx8 EEPROM with write protect and 16x8 OTP EPROM.","pinout":"\n    +---+--+---+\n A0 |1  +--+  8| VCC\n A1 |2        7| WP\n A2 |3 24174  6| SCL\nGND |4        5| SDA\n    +----------+\n"},{"pn":"37128","desc":"Serial 4096x32 EPROM with FPGA interface.","pinout":"\n          +---+--+---+\n     DATA |1  +--+  8| VCC\n      CLK |2        7| VPP\nRESET//OE |3 37128  6| /CEO\n      /CE |4        5| GND\n          +----------+\n"},{"pn":"7416240","desc":"Quad 4-bit 3-state inverting buffer/line driver.","pinout":"\n     +---+--+---+\n/1OE |1  +--+ 48| /2OE\n/1Y1 |2       47| 1A1\n/1Y2 |3       46| 1A2\n GND |4       45| GND\n/1Y3 |5       44| 1A3\n/1Y4 |6       43| 1A4\n VCC |7       42| VCC\n/2Y1 |8       41| 2A1\n/2Y2 |9       40| 2A2\n GND |10      39| GND\n/2Y3 |11      38| 2A3\n/2Y4 |12 7416 37| 2A4\n/3Y1 |13  240 36| 3A1\n/3Y2 |14      35| 3A2\n GND |15      34| GND\n/3Y3 |16      33| 3A3\n/3Y4 |17      32| 3A4\n VCC |18      31| VCC\n/4Y1 |19      30| 4A1\n/4Y2 |20      29| 4A2\n GND |21      28| GND\n/4Y3 |22      27| 4A3\n/4Y4 |23      26| 4A4\n/4OE |24      25| /3OE\n     +----------+\n"},{"pn":"7416241","desc":"Quad 4-bit 3-state noninverting buffer/line driver.","pinout":"\n     +---+--+---+\n/1OE |1  +--+ 48| 2OE\n 1Y1 |2       47| 1A1\n 1Y2 |3       46| 1A2\n GND |4       45| GND\n 1Y3 |5       44| 1A3\n 1Y4 |6       43| 1A4\n VCC |7       42| VCC\n 2Y1 |8       41| 2A1\n 2Y2 |9       40| 2A2\n GND |10      39| GND\n 2Y3 |11      38| 2A3\n 2Y4 |12 7416 37| 2A4\n 3Y1 |13  241 36| 3A1\n 3Y2 |14      35| 3A2\n GND |15      34| GND\n 3Y3 |16      33| 3A3\n 3Y4 |17      32| 3A4\n VCC |18      31| VCC\n 4Y1 |19      30| 4A1\n 4Y2 |20      29| 4A2\n GND |21      28| GND\n 4Y3 |22      27| 4A3\n 4Y4 |23      26| 4A4\n/4OE |24      25| 3OE\n     +----------+\n"},{"pn":"7416244","desc":"Quad 4-bit 3-state noninverting buffer/line driver.","pinout":"\n     +---+--+---+\n/1OE |1  +--+ 48| /2OE\n 1Y1 |2       47| 1A1\n 1Y2 |3       46| 1A2\n GND |4       45| GND\n 1Y3 |5       44| 1A3\n 1Y4 |6       43| 1A4\n VCC |7       42| VCC\n 2Y1 |8       41| 2A1\n 2Y2 |9       40| 2A2\n GND |10      39| GND\n 2Y3 |11      38| 2A3\n 2Y4 |12 7416 37| 2A4\n 3Y1 |13  244 36| 3A1\n 3Y2 |14      35| 3A2\n GND |15      34| GND\n 3Y3 |16      33| 3A3\n 3Y4 |17      32| 3A4\n VCC |18      31| VCC\n 4Y1 |19      30| 4A1\n 4Y2 |20      29| 4A2\n GND |21      28| GND\n 4Y3 |22      27| 4A3\n 4Y4 |23      26| 4A4\n/4OE |24      25| /3OE\n     +----------+\n"},{"pn":"7416245","desc":"Dual 8-bit 3-state noninverting bus transceiver.","pinout":"\n     +---+--+---+            +---+---*---+---+\n1DIR |1  +--+ 48| /1EN       |/EN|DIR| A | B |\n 1B1 |2       47| 1A1        +===+===*===+===+\n 1B2 |3       46| 1A2        | 1 | X | Z | Z |\n GND |4       45| GND        | 0 | 0 | B | Z |\n 1B3 |5       44| 1A3        | 0 | 1 | Z | A |\n 1B4 |6       43| 1A4        +---+---*---+---+\n VCC |7       42| VCC\n 1B5 |8       41| 1A5\n 1B6 |9       40| 1A6\n GND |10      39| GND\n 1B7 |11      38| 1A7\n 1B8 |12 7416 37| 1A8\n 2B1 |13  245 36| 2A1\n 2B2 |14      35| 2A2\n GND |15      34| GND\n 2B3 |16      33| 2A3\n 2B4 |17      32| 2A4\n VCC |18      31| VCC\n 2B5 |19      30| 2A5\n 2B6 |20      29| 2A6\n GND |21      28| GND\n 2B7 |22      27| 2A7\n 2B8 |23      26| 2A8\n2DIR |24      25| /2EN\n     +----------+\n"},{"pn":"7416260","desc":"12-bit to 24-bit multiplexed D-type latch.","pinout":"\n     +---+--+---+\n/OEA |1  +--+ 56| /O2B\nLE1B |2       55| LA2B\n 2B3 |3       54| 2B4\n GND |4       53| GND\n 2B2 |5       52| 2B5\n 2B1 |6       51| 2B6\n VCC |7       50| VCC\n  A1 |8       49| 2B7\n  A2 |9       48| 2B8\n  A3 |10      47| 2B9\n GND |11      46| GND\n  A4 |12      45| 2B10\n  A5 |13      44| 2B11\n  A6 |14 7416 43| 2B12\n  A7 |15  260 42| 1B12\n  A8 |16      41| 1B11\n  A9 |17      40| 1B10\n GND |18      39| GND\n A10 |19      38| 1B9\n A11 |20      37| 1B8\n A12 |21      36| 1B7\n VCC |22      35| VCC\n 1B1 |23      34| 1B6\n 1B2 |24      33| 1B5\n GND |25      32| GND\n 1B3 |26      31| 1B4\nLE2B |27      30| LA1B\n SEL |28      29| /O1B\n     +----------+\n"},{"pn":"7416373","desc":"Dual 8-bit 3-state transparent latches.","pinout":"\n     +---+--+---+            +---+---+---*---+\n/1OE |1  +--+ 48| 1LE        |/OE| LE| D | Q |\n 1Q1 |2       47| 1D1        +===+===+===*===+\n 1Q2 |3       46| 1D2        | 1 | X | X | Z |\n GND |4       45| GND        | 0 | 0 | X | - |\n 1Q3 |5       44| 1D3        | 0 | 1 | 0 | 0 |\n 1Q4 |6       43| 1D4        | 0 | 1 | 1 | 1 |\n VCC |7       42| VCC        +---+---+---*---+\n 1Q5 |8       41| 1D5\n 1Q6 |9       40| 1D6\n GND |10      39| GND\n 1Q7 |11      38| 1D7\n 1Q8 |12 7416 37| 1D8\n 2Q1 |13 373  36| 2D1\n 2Q2 |14      35| 2D2\n GND |15      34| GND\n 2Q3 |16      33| 2D3\n 2Q4 |17      32| 2D4\n VCC |18      31| VCC\n 2Q5 |19      30| 2D5\n 2Q6 |20      29| 2D6\n GND |21      28| GND\n 2Q7 |22      27| 2D7\n 2Q8 |23      26| 2D8\n/2OE |24      25| 2LE\n     +----------+\n"},{"pn":"7416374","desc":"Dual 8-bit 3-state D flip-flops.","pinout":"\n     +---+--+---+            +---+---+---*---+\n/1OE |1  +--+ 48| 1CLK       |/OE|CLK| D | Q |\n 1Q1 |2       47| 1D1        +===+===+===*===+\n 1Q2 |3       46| 1D2        | 1 | X | X | Z |\n GND |4       45| GND        | 0 | / | 0 | 0 |\n 1Q3 |5       44| 1D3        | 0 | / | 1 | 1 |\n 1Q4 |6       43| 1D4        | 0 |!/ | X | - |\n VCC |7       42| VCC        +---+---+---*---+\n 1Q5 |8       41| 1D5\n 1Q6 |9       40| 1D6\n GND |10      39| GND\n 1Q7 |11      38| 1D7\n 1Q8 |12 7416 37| 1D8\n 2Q1 |13 374  36| 2D1\n 2Q2 |14      35| 2D2\n GND |15      34| GND\n 2Q3 |16      33| 2D3\n 2Q4 |17      32| 2D4\n VCC |18      31| VCC\n 2Q5 |19      30| 2D5\n 2Q6 |20      29| 2D6\n GND |21      28| GND\n 2Q7 |22      27| 2D7\n 2Q8 |23      26| 2D8\n/2OE |24      25| 2CLK\n     +----------+\n"},{"pn":"7416470","desc":"Dual 8-bit 3-state noninverting registered transceiver.","pinout":"\n     +---+--+---+\n/1OA |1  +--+ 56| /1OB\n1CKA |2       55| 1CKB\n/1CA |3       54| /1CB\n GND |4       53| GND\n 1A1 |5       52| 1B1\n 1A2 |6       51| 1B2\n VCC |7       50| VCC\n 1A3 |8       49| 1B3\n 1A4 |9       48| 1B4\n 1A5 |10      47| 1B5\n GND |11      46| GND\n 1A6 |12      45| 1B6\n 1A7 |13      44| 1B7\n 1A8 |14 7416 43| 1B8\n 2A1 |15  470 42| 2B1\n 2A2 |16      41| 2B2\n 2A3 |17      40| 2B3\n GND |18      39| GND\n 2A4 |19      38| 2B4\n 2A5 |20      37| 2B5\n 2A6 |21      36| 2B6\n VCC |22      35| VCC\n 2A7 |23      34| 2B7\n 2A8 |24      33| 2B8\n GND |25      32| GND\n/2CA |26      31| /2CB\n2CKA |27      30| 2CKB\n/2OA |28      29| /2OB\n     +----------+\n"},{"pn":"7416472","desc":"Dual 9-bit 3-state noninverting latched transceiver.","pinout":"\n     +---+--+---+\n/1OA |1  +--+ 56| /1OB\n/1LA |2       55| /1LB\n 1A1 |3       54| 1B1\n GND |4       53| GND\n 1A2 |5       52| 1B2\n 1A3 |6       51| 1B3\n VCC |7       50| VCC\n 1A4 |8       49| 1B4\n 1A5 |9       48| 1B5\n 1A6 |10      47| 1B6\n GND |11      46| GND\n 1A7 |12      45| 1B7\n 1A8 |13      44| 1B8\n 1A9 |14 7416 43| 1B9\n 2A1 |15  472 42| 2B1\n 2A2 |16      41| 2B2\n 2A3 |17      40| 2B3\n GND |18      39| GND\n 2A4 |19      38| 2B4\n 2A5 |20      37| 2B5\n 2A6 |21      36| 2B6\n VCC |22      35| VCC\n 2A7 |23      34| 2B7\n 2A8 |24      33| 2B8\n GND |25      32| GND\n 2A9 |26      31| 2B9\n/2LA |27      30| /2LB\n/2OA |28      29| /2OB\n     +----------+\n"},{"pn":"7416474","desc":"Dual 9-bit 3-state noninverting registered transceiver.","pinout":"\n     +---+--+---+\n/1OB |1  +--+ 56| /1OA\n1CAB |2       55| 1CBA\n 1A1 |3       54| 1B1\n GND |4       53| GND\n 1A2 |5       52| 1B2\n 1A3 |6       51| 1B3\n VCC |7       50| VCC\n 1A4 |8       49| 1B4\n 1A5 |9       48| 1B5\n 1A6 |10      47| 1B6\n GND |11      46| GND\n 1A7 |12      45| 1B7\n 1A8 |13      44| 1B8\n 1A9 |14 7416 43| 1B9\n 2A1 |15  474 42| 2B1\n 2A2 |16      41| 2B2\n 2A3 |17      40| 2B3\n GND |18      39| GND\n 2A4 |19      38| 2B4\n 2A5 |20      37| 2B5\n 2A6 |21      36| 2B6\n VCC |22      35| VCC\n 2A7 |23      34| 2B7\n 2A8 |24      33| 2B8\n GND |25      32| GND\n 2A9 |26      31| 2B9\n2CAB |27      30| 2CBA\n/2OB |28      29| /2OA\n     +----------+\n"},{"pn":"7416475","desc":"Dual 9-bit 3-state noninverting registered transceiver.","pinout":"\n     +---+--+---+\n/1OA |1  +--+ 56| /1OB\n1CKA |2       55| 1CKB\n 1A1 |3       54| 1B1\n GND |4       53| GND\n 1A2 |5       52| 1B2\n 1A3 |6       51| 1B3\n VCC |7       50| VCC\n 1A4 |8       49| 1B4\n 1A5 |9       48| 1B5\n 1A6 |10      47| 1B6\n GND |11      46| GND\n 1A7 |12      45| 1B7\n 1A8 |13      44| 1B8\n 1A9 |14 7416 43| 1B9\n 2A1 |15  475 42| 2B1\n 2A2 |16      41| 2B2\n 2A3 |17      40| 2B3\n GND |18      39| GND\n 2A4 |19      38| 2B4\n 2A5 |20      37| 2B5\n 2A6 |21      36| 2B6\n VCC |22      35| VCC\n 2A7 |23      34| 2B7\n 2A8 |24      33| 2B8\n GND |25      32| GND\n 2A9 |26      31| 2B9\n2CKA |27      30| 2CKB\n/2OA |28      29| /2OB\n     +----------+\n"},{"pn":"7416500","desc":"18-bit 3-state noninverting latched/registered transceiver.","pinout":"\n     +---+--+---+\nOEAB |1  +--+ 56| GND\nLEAB |2       55| /CAB\n  A1 |3       54| B1\n GND |4       53| GND\n  A2 |5       52| B2\n  A3 |6       51| B3\n VCC |7       50| VCC\n  A4 |8       49| B4\n  A5 |9       48| B5\n  A6 |10      47| B6\n GND |11      46| GND\n  A7 |12      45| B7\n  A8 |13      44| B8\n  A9 |14 7416 43| B9\n A10 |15  500 42| B10\n A11 |16      41| B11\n A12 |17      40| B12\n GND |18      39| GND\n A13 |19      38| B13\n A14 |20      37| B14\n A15 |21      36| B15\n VCC |22      35| VCC\n A16 |23      34| B16\n A17 |24      33| B17\n GND |25      32| GND\n A18 |26      31| B18\n/OBA |27      30| /CBA\nLEBA |28      29| GND\n     +----------+\n"},{"pn":"7416501","desc":"18-bit 3-state noninverting latched/registered transceiver.","pinout":"\n     +---+--+---+\nOEAB |1  +--+ 56| GND\nLEAB |2       55| CLKAB\n  A1 |3       54| B1\n GND |4       53| GND\n  A2 |5       52| B2\n  A3 |6       51| B3\n VCC |7       50| VCC\n  A4 |8       49| B4\n  A5 |9       48| B5\n  A6 |10      47| B6\n GND |11      46| GND\n  A7 |12      45| B7\n  A8 |13      44| B8\n  A9 |14 7416 43| B9\n A10 |15  501 42| B10\n A11 |16      41| B11\n A12 |17      40| B12\n GND |18      39| GND\n A13 |19      38| B13\n A14 |20      37| B14\n A15 |21      36| B15\n VCC |22      35| VCC\n A16 |23      34| B16\n A17 |24      33| B17\n GND |25      32| GND\n A18 |26      31| B18\n/OEA |27      30| CLKBA\nLEBA |28      29| GND\n     +----------+\n"},{"pn":"7416540","desc":"Quad 4-bit 3-state inverting buffer/line drivers.","pinout":"\n     +---+--+---+\n/1O1 |1  +--+ 48| /1O2\n/1Y1 |2       47| 1A1\n/1Y2 |3       46| 1A2\n GND |4       45| GND\n/1Y3 |5       44| 1A3\n/1Y4 |6       43| 1A4\n VCC |7       42| VCC\n/1Y5 |8       41| 1A5\n/1Y6 |9       40| 1A6\n GND |10      39| GND\n/1Y7 |11      38| 1A7\n/1Y8 |12 7416 37| 1A8\n/2Y1 |13  540 36| 2A1\n/2Y2 |14      35| 2A2\n GND |15      34| GND\n/2Y3 |16      33| 2A3\n/2Y4 |17      32| 2A4\n VCC |18      31| VCC\n/2Y5 |19      30| 2A5\n/2Y6 |20      29| 2A6\n GND |21      28| GND\n/2Y7 |22      27| 2A7\n/2Y8 |23      26| 2A8\n/2O1 |24      25| /2O2\n     +----------+\n"},{"pn":"7416541","desc":"Quad 4-bit 3-state noninverting buffer/line driver.","pinout":"\n     +---+--+---+\n/1O1 |1  +--+ 48| /1O2\n 1Y1 |2       47| 1A1\n 1Y2 |3       46| 1A2\n GND |4       45| GND\n 1Y3 |5       44| 1A3\n 1Y4 |6       43| 1A4\n VCC |7       42| VCC\n 1Y5 |8       41| 1A5\n 1Y6 |9       40| 1A6\n GND |10      39| GND\n 1Y7 |11      38| 1A7\n 1Y8 |12 7416 37| 1A8\n 2Y1 |13  541 36| 2A1\n 2Y2 |14      35| 2A2\n GND |15      34| GND\n 2Y3 |16      33| 2A3\n 2Y4 |17      32| 2A4\n VCC |18      31| VCC\n 2Y5 |19      30| 2A5\n 2Y6 |20      29| 2A6\n GND |21      28| GND\n 2Y7 |22      27| 2A7\n 2Y8 |23      26| 2A8\n/2O1 |24      25| /2O2\n     +----------+\n"},{"pn":"7416543","desc":"Dual 8-bit 3-state noninverting registered transceiver.","pinout":"\n     +---+--+---+\n/1OA |1  +--+ 56| /1OB\n/1LA |2       55| /1LB\n/1CA |3       54| /1CB\n GND |4       53| GND\n 1A1 |5       52| 1B1\n 1A2 |6       51| 1B2\n VCC |7       50| VCC\n 1A3 |8       49| 1B3\n 1A4 |9       48| 1B4\n 1A5 |10      47| 1B5\n GND |11      46| GND\n 1A6 |12      45| 1B6\n 1A7 |13      44| 1B7\n 1A8 |14 7416 43| 1B8\n 2A1 |15  543 42| 2B1\n 2A2 |16      41| 2B2\n 2A3 |17      40| 2B3\n GND |18      39| GND\n 2A4 |19      38| 2B4\n 2A5 |20      37| 2B5\n 2A6 |21      36| 2B6\n VCC |22      35| VCC\n 2A7 |23      34| 2B7\n 2A8 |24      33| 2B8\n GND |25      32| GND\n/2CA |26      31| /2CB\n/2LA |27      30| /2LB\n/2OA |28      29| /2OB\n     +----------+\n"},{"pn":"7416544","desc":"Dual 8-bit 3-state noninverting registered transceiver.","pinout":"\n     +---+--+---+\n/1OA |1  +--+ 56| /1OB\n/1LA |2       55| /1LB\n/1CA |3       54| /1CB\n GND |4       53| GND\n 1A1 |5       52| 1B1\n 1A2 |6       51| 1B2\n VCC |7       50| VCC\n 1A3 |8       49| 1B3\n 1A4 |9       48| 1B4\n 1A5 |10      47| 1B5\n GND |11      46| GND\n 1A6 |12      45| 1B6\n 1A7 |13      44| 1B7\n 1A8 |14 7416 43| 1B8\n 2A1 |15  544 42| 2B1\n 2A2 |16      41| 2B2\n 2A3 |17      40| 2B3\n GND |18      39| GND\n 2A4 |19      38| 2B4\n 2A5 |20      37| 2B5\n 2A6 |21      36| 2B6\n VCC |22      35| VCC\n 2A7 |23      34| 2B7\n 2A8 |24      33| 2B8\n GND |25      32| GND\n/2CA |26      31| /2CB\n/2LA |27      30| /2LB\n/2OA |28      29| /2OB\n     +----------+\n"},{"pn":"7416600","desc":"18-bit 3-state noninverting latched/registered transceiver.","pinout":"\n     +---+--+---+\n/OAB |1  +--+ 56| /CEB\nLEAB |2       55| /CAB\n  A1 |3       54| B1\n GND |4       53| GND\n  A2 |5       52| B2\n  A3 |6       51| B3\n VCC |7       50| VCC\n  A4 |8       49| B4\n  A5 |9       48| B5\n  A6 |10      47| B6\n GND |11      46| GND\n  A7 |12      45| B7\n  A8 |13      44| B8\n  A9 |14 7416 43| B9\n A10 |15  600 42| B10\n A11 |16      41| B11\n A12 |17      40| B12\n GND |18      39| GND\n A13 |19      38| B13\n A14 |20      37| B14\n A15 |21      36| B15\n VCC |22      35| VCC\n A16 |23      34| B16\n A17 |24      33| B17\n GND |25      32| GND\nA18A |26      31| B18\n/OBA |27      30| /CBA\nLEBA |28      29| /CEA\n     +----------+\n"},{"pn":"7416601","desc":"18-bit 3-state noninverting latched/registered transceiver.","pinout":"\n     +---+--+---+\n/OAB |1  +--+ 56| /CEB\nLEAB |2       55| /CAB\n  A1 |3       54| B1\n GND |4       53| GND\n  A2 |5       52| B2\n  A3 |6       51| B3\n VCC |7       50| VCC\n  A4 |8       49| B4\n  A5 |9       48| B5\n  A6 |10      47| B6\n GND |11      46| GND\n  A7 |12      45| B7\n  A8 |13      44| B8\n  A9 |14 7416 43| B9\n A10 |15  600 42| B10\n A11 |16      41| B11\n A12 |17      40| B12\n GND |18      39| GND\n A13 |19      38| B13\n A14 |20      37| B14\n A15 |21      36| B15\n VCC |22      35| VCC\n A16 |23      34| B16\n A17 |24      33| B17\n GND |25      32| GND\nA18A |26      31| B18\n/OBA |27      30| /CBA\nLEBA |28      29| /CEA\n     +----------+\n"},{"pn":"7416620","desc":"Dual 8-bit 3-state inverting bus transceiver.","pinout":"\n     +---+--+---+\n1GAB |1  +--+ 48| /1GA\n 1B1 |2       47| 1A1\n 1B2 |3       46| 1A2\n GND |4       45| GND\n 1B3 |5       44| 1A3\n 1B4 |6       43| 1A4\n VCC |7       42| VCC\n 1B5 |8       41| 1A5\n 1B6 |9       40| 1A6\n GND |10      39| GND\n 1B7 |11      38| 1A7\n 1B8 |12 7416 37| 1A8\n 2B1 |13  620 36| 2A1\n 2B2 |14      35| 2A2\n GND |15      34| GND\n 2B3 |16      33| 2A3\n 2B4 |17      32| 2A4\n VCC |18      31| VCC\n 2B5 |19      30| 2A5\n 2B6 |20      29| 2A6\n GND |21      28| GND\n 2B7 |22      27| 2A7\n 2B8 |23      26| 2A8\n2GAB |24      25| /2GA\n     +----------+\n"},{"pn":"7416623","desc":"Dual 8-bit 3-state noninverting bus transceiver.","pinout":"\n     +---+--+---+\n1OAB |1  +--+ 48| /1OA\n 1B1 |2       47| 1A1\n 1B2 |3       46| 1A2\n GND |4       45| GND\n 1B3 |5       44| 1A3\n 1B4 |6       43| 1A4\n VCC |7       42| VCC\n 1B5 |8       41| 1A5\n 1B6 |9       40| 1A6\n GND |10      39| GND\n 1B7 |11      38| 1A7\n 1B8 |12 7416 37| 1A8\n 2B1 |13  623 36| 2A1\n 2B2 |14      35| 2A2\n GND |15      34| GND\n 2B3 |16      33| 2A3\n 2B4 |17      32| 2A4\n VCC |18      31| VCC\n 2B5 |19      30| 2A5\n 2B6 |20      29| 2A6\n GND |21      28| GND\n 2B7 |22      27| 2A7\n 2B8 |23      26| 2A8\n2OAB |24      25| /2OA\n     +----------+\n"},{"pn":"7416640","desc":"Dual 8-bit 3-state noninverting bus transceiver.","pinout":"\n     +---+--+---+            +---+---*---+---+\n1DIR |1  +--+ 48| /1EN       |/EN|DIR| A | B |\n 1B1 |2       47| 1A1        +===+===*===+===+\n 1B2 |3       46| 1A2        | 1 | X | Z | Z |\n GND |4       45| GND        | 0 | 0 |/B | Z |\n 1B3 |5       44| 1A3        | 0 | 1 | Z |/A |\n 1B4 |6       43| 1A4        +---+---*---+---+\n VCC |7       42| VCC\n 1B5 |8       41| 1A5\n 1B6 |9       40| 1A6\n GND |10      39| GND\n 1B7 |11      38| 1A7\n 1B8 |12 7416 37| 1A8\n 2B1 |13  640 36| 2A1\n 2B2 |14      35| 2A2\n GND |15      34| GND\n 2B3 |16      33| 2A3\n 2B4 |17      32| 2A4\n VCC |18      31| VCC\n 2B5 |19      30| 2A5\n 2B6 |20      29| 2A6\n GND |21      28| GND\n 2B7 |22      27| 2A7\n 2B8 |23      26| 2A8\n2DIR |24      25| /2EN\n     +----------+\n"},{"pn":"7416646","desc":"Dual 8-bit 3-state noninverting registered transceiver.","pinout":"\n     +---+--+---+\n1DIR |1  +--+ 56| /1EN\n1CAB |2       55| 1CBA\n1SAB |3       54| 1SBA\n GND |4       53| GND\n 1A1 |5       52| 1B1\n 1A2 |6       51| 1B2\n VCC |7       50| VCC\n 1A3 |8       49| 1B3\n 1A4 |9       48| 1B4\n 1A5 |10      47| 1B5\n GND |11      46| GND\n 1A6 |12      45| 1B6\n 1A7 |13      44| 1B7\n 1A8 |14 7416 43| 1B8\n 2A1 |15  646 42| 2B1\n 2A2 |16      41| 2B2\n 2A3 |17      40| 2B3\n GND |18      39| GND\n 2A4 |19      38| 2B4\n 2A5 |20      37| 2B5\n 2A6 |21      36| 2B6\n VCC |22      35| VCC\n 2A7 |23      34| 2B7\n 2A8 |24      33| 2B8\n GND |25      32| GND\n2SAB |26      31| 2SBA\n2CAB |27      30| 2CBA\n2DIR |28      29| /2EN\n     +----------+\n"},{"pn":"7416648","desc":"Dual 8-bit 3-state inverting registered transceiver.","pinout":"\n     +---+--+---+\n1DIR |1  +--+ 56| /1EN\n1CAB |2       55| 1CBA\n1SAB |3       54| 1SBA\n GND |4       53| GND\n 1A1 |5       52| 1B1\n 1A2 |6       51| 1B2\n VCC |7       50| VCC\n 1A3 |8       49| 1B3\n 1A4 |9       48| 1B4\n 1A5 |10      47| 1B5\n GND |11      46| GND\n 1A6 |12      45| 1B6\n 1A7 |13      44| 1B7\n 1A8 |14 7416 43| 1B8\n 2A1 |15  648 42| 2B1\n 2A2 |16      41| 2B2\n 2A3 |17      40| 2B3\n GND |18      39| GND\n 2A4 |19      38| 2B4\n 2A5 |20      37| 2B5\n 2A6 |21      36| 2B6\n VCC |22      35| VCC\n 2A7 |23      34| 2B7\n 2A8 |24      33| 2B8\n GND |25      32| GND\n2SAB |26      31| 2SBA\n2CAB |27      30| 2CBA\n2DIR |28      29| /2EN\n     +----------+\n"},{"pn":"7416651","desc":"Dual 8-bit 3-state inverting registered transceiver.","pinout":"\n     +---+--+---+\n/1OA |1  +--+ 56| /1OB\n1CKA |2       55| 1CKB\n1SAB |3       54| 1SBA\n GND |4       53| GND\n 1A1 |5       52| 1B1\n 1A2 |6       51| 1B2\n VCC |7       50| VCC\n 1A3 |8       49| 1B3\n 1A4 |9       48| 1B4\n 1A5 |10      47| 1B5\n GND |11      46| GND\n 1A6 |12      45| 1B6\n 1A7 |13      44| 1B7\n 1A8 |14 7416 43| 1B8\n 2A1 |15  651 42| 2B1\n 2A2 |16      41| 2B2\n 2A3 |17      40| 2B3\n GND |18      39| GND\n 2A4 |19      38| 2B4\n 2A5 |20      37| 2B5\n 2A6 |21      36| 2B6\n VCC |22      35| VCC\n 2A7 |23      34| 2B7\n 2A8 |24      33| 2B8\n GND |25      32| GND\n2SAB |26      31| 2SBA\n2CKA |27      30| 2CKB\n/2OA |28      29| /2OB\n     +----------+\n"},{"pn":"7416652","desc":"Dual 8-bit 3-state noninverting registered transceiver.","pinout":"\n     +---+--+---+\n1GAB |1  +--+ 56| /1GB\n1CAB |2       55| 1CBA\n1SAB |3       54| 1SBA\n GND |4       53| GND\n 1A1 |5       52| 1B1\n 1A2 |6       51| 1B2\n VCC |7       50| VCC\n 1A3 |8       49| 1B3\n 1A4 |9       48| 1B4\n 1A5 |10      47| 1B5\n GND |11      46| GND\n 1A6 |12      45| 1B6\n 1A7 |13      44| 1B7\n 1A8 |14 7416 43| 1B8\n 2A1 |15  652 42| 2B1\n 2A2 |16      41| 2B2\n 2A3 |17      40| 2B3\n GND |18      39| GND\n 2A4 |19      38| 2B4\n 2A5 |20      37| 2B5\n 2A6 |21      36| 2B6\n VCC |22      35| VCC\n 2A7 |23      34| 2B7\n 2A8 |24      33| 2B8\n GND |25      32| GND\n2SAB |26      31| 2SBA\n2CAB |27      30| 2CBA\n2GAB |28      29| /2GB\n     +----------+\n"},{"pn":"7416657","desc":"Dual 8-bit 3-state noninverting bus transceiver with parity generator/checker.","pinout":"\n      +---+--+---+\n /1OE |1  +--+ 56| 1DIR\n      |2       55| 1O//E\n/1ERR |3       54| 1PAR\n  GND |4       53| GND\n  1A0 |5       52| 1B0\n  1A1 |6       51| 1B1\n  VCC |7       50| VCC\n  1A2 |8       49| 1B2\n  1A3 |9       48| 1B3\n  1A4 |10      47| 1B4\n  GND |11      46| GND\n  1A5 |12      45| 1B5\n  1A6 |13      44| 1B6\n  1A7 |14 7416 43| 1B7\n  2A0 |15  657 42| 2B0\n  2A1 |16      41| 2B1\n  2A2 |17      40| 2B2\n  GND |18      39| GND\n  2A3 |19      38| 2B3\n  2A4 |20      37| 2B4\n  2A5 |21      36| 2B5\n  VCC |22      35| VCC\n  2A6 |23      34| 2B6\n  2A7 |24      33| 2B7\n  GND |25      32| GND\n/2ERR |26      31| 2PAR\n      |27      30| 2O//E\n /2OE |28      29| 2DIR\n      +----------+\n"},{"pn":"7416821","desc":"Dual 10-bit 3-state D flip-flops.","pinout":"\n     +---+--+---+            +---+---+---*---+\n/1OE |1  +--+ 56| 1CLK       |/OE|CLK| D | Q |\n 1Q1 |2       55| 1D1        +===+===+===*===+\n 1Q2 |3       54| 1D2        | 1 | X | X | Z |\n GND |4       53| GND        | 0 | / | 0 | 0 |\n 1Q3 |5       52| 1D3        | 0 | / | 1 | 1 |\n 1Q4 |6       51| 1D4        | 0 |!/ | X | - |\n VCC |7       50| VCC        +---+---+---*---+\n 1Q5 |8       49| 1D5\n 1Q6 |9       48| 1D6\n 1Q7 |10      47| 1D7\n GND |11      46| GND\n 1Q8 |12      45| 1D8\n 1Q9 |13      44| 1D9\n1Q10 |14 7416 43| 1D10\n 2Q1 |15 821  42| 2D1\n 2Q2 |16      41| 2D2\n 2Q3 |17      40| 2D3\n GND |18      39| GND\n 2Q4 |19      38| 2D4\n 2Q5 |20      37| 2D5\n 2Q6 |21      36| 2D6\n VCC |22      35| VCC\n 2Q7 |23      34| 2D7\n 2Q8 |24      33| 2D8\n GND |25      32| GND\n 2Q9 |26      31| 2D9\n2Q10 |27      30| 2D10\n/2OE |28      29| 2CLK\n     +----------+\n"},{"pn":"7416823","desc":"Dual 9-bit 3-state D flip-flops with clock enable and reset.","pinout":"\n      +---+--+---+\n/1RST |1  +--+ 56| 1CLK\n /1OE |2       55| /1CLKEN\n  1Q1 |3       54| 1D1\n  GND |4       53| GND\n  1Q2 |5       52| 1D2\n  1Q3 |6       51| 1D3\n  VCC |7       50| VCC\n  1Q4 |8       49| 1D4\n  1Q5 |9       48| 1D5\n  1Q6 |10      47| 1D6\n  GND |11      46| GND\n  1Q7 |12      45| 1D7\n  1Q8 |13      44| 1D8\n  1Q9 |14 7416 43| 1D9\n  2Q1 |15 823  42| 2D1\n  2Q2 |16      41| 2D2\n  2Q3 |17      40| 2D3\n  GND |18      39| GND\n  2Q4 |19      38| 2D4\n  2Q5 |20      37| 2D5\n  2Q6 |21      36| 2D6\n  VCC |22      35| VCC\n  2Q7 |23      34| 2D7\n  2Q8 |24      33| 2D8\n  GND |25      32| GND\n  2Q9 |26      31| 2D9\n /2OE |27      30| /2CLKEN\n/2RST |28      29| 2CLK\n      +----------+\n"},{"pn":"7416825","desc":"Dual 9-bit 3-state noninverting buffer/line driver.","pinout":"\n      +---+--+---+\n/1OE1 |1  +--+ 56| /1OE2\n  1Y1 |2       55| 1A1\n  1Y2 |3       54| 1A2\n  GND |4       53| GND\n  1Y3 |5       52| 1A3\n  1Y4 |6       51| 1A4\n  VCC |7       50| VCC\n  1Y5 |8       49| 1A5\n  1Y6 |9       48| 1A6\n  1Y7 |10      47| 1A7\n  GND |11      46| GND\n  1Y8 |12      45| 1A8\n  1Y9 |13      44| 1A9\n  GND |14 7416 43| GND\n  GND |15  825 42| GND\n  2Y1 |16      41| 2A1\n  2Y2 |17      40| 2A2\n  GND |18      39| GND\n  2Y3 |19      38| 2A3\n  2Y4 |20      37| 2A4\n  2Y5 |21      36| VCC\n  VCC |22      35| 2A5\n  2Y6 |23      34| 2A6\n  2Y7 |24      33| 2A7\n  GND |25      32| GND\n  2Y8 |26      31| 2A8\n  2Y9 |27      30| 2A9\n/2OE1 |28      29| /2OE2\n      +----------+\n"},{"pn":"7416827","desc":"Dual 10-bit 3-state noninverting buffer/line driver.","pinout":"\n     +---+--+---+\n/1O1 |1  +--+ 56| /1O2\n 1Y1 |2       55| 1A1\n 1Y2 |3       54| 1A2\n GND |4       53| GND\n 1Y3 |5       52| 1A3\n 1Y4 |6       51| 1A4\n VCC |7       50| VCC\n 1Y5 |8       49| 1A5\n 1Y6 |9       48| 1A6\n 1Y7 |10      47| 1A7\n GND |11      46| GND\n 1Y8 |12      45| 1A8\n 1Y9 |13      44| 1A9\n1Y10 |14 7416 43| 1A10\n 2Y1 |15  827 42| 2A1\n 2Y2 |16      41| 2A2\n 2Y3 |17      40| 2A3\n GND |18      39| GND\n 2Y4 |19      38| 2A4\n 2Y5 |20      37| 2A5\n 2Y6 |21      36| 2A6\n VCC |22      35| VCC\n 2Y7 |23      34| 2A7\n 2Y8 |24      33| 2A8\n GND |25      32| GND\n 2Y9 |26      31| 2A9\n2Y10 |27      30| 2A10\n/2O1 |28      29| /2O2\n     +----------+\n"},{"pn":"7416828","desc":"Dual 10-bit 3-state inverting buffer/line driver.","pinout":"\n     +---+--+---+\n/1O1 |1  +--+ 56| /1O2\n/1Y1 |2       55| 1A1\n/1Y2 |3       54| 1A2\n GND |4       53| GND\n/1Y3 |5       52| 1A3\n/1Y4 |6       51| 1A4\n VCC |7       50| VCC\n/1Y5 |8       49| 1A5\n/1Y6 |9       48| 1A6\n/1Y7 |10      47| 1A7\n GND |11      46| GND\n/1Y8 |12      45| 1A8\n/1Y9 |13      44| 1A9\n1Y10 |14 7416 43| 1A10\n/2Y1 |15  828 42| 2A1\n/2Y2 |16      41| 2A2\n/2Y3 |17      40| 2A3\n GND |18      39| GND\n/2Y4 |19      38| 2A4\n/2Y5 |20      37| 2A5\n/2Y6 |21      36| 2A6\n VCC |22      35| VCC\n/2Y7 |23      34| 2A7\n/2Y8 |24      33| 2A8\n GND |25      32| GND\n/2Y9 |26      31| 2A9\n2Y10 |27      30| 2A10\n/2O1 |28      29| /2O2\n     +----------+\n"},{"pn":"7416833","desc":"Dual 8-bit 3-state noninverting bus transceiver with parity generator/checkerand parity register.","pinout":"\n      +---+--+---+\n /1OB |1  +--+ 56| /1OA\n 1CLK |2       55| /1CL\n/1ERR |3       54| 1PAR\n  GND |4       53| GND\n  1A1 |5       52| 1B1\n  1A2 |6       51| 1B2\n  VCC |7       50| VCC\n  1A3 |8       49| 1B3\n  1A4 |9       48| 1B4\n  1A5 |10      47| 1B5\n  GND |11      46| GND\n  1A6 |12      45| 1B6\n  1A7 |13      44| 1B7\n  1A8 |14 7416 43| 1B8\n  2A1 |15  833 42| 2B1\n  2A2 |16      41| 2B2\n  2A3 |17      40| 2B3\n  GND |18      39| GND\n  2A4 |19      38| 2B4\n  2A5 |20      37| 2B5\n  2A6 |21      36| 2B6\n  VCC |22      35| VCC\n  2A7 |23      34| 2B7\n  2A8 |24      33| 2B8\n  GND |25      32| GND\n/2ERR |26      31| 2PAR\n 2CLK |27      30| /2CL\n /2OB |28      29| /2OA\n      +----------+\n"},{"pn":"7416841","desc":"Dual 10-bit 3-state transparent latches.","pinout":"\n     +---+--+---+            +---+---+---*---+\n/1OE |1  +--+ 56| 1LE        |/OE| LE| D | Q |\n 1Q1 |2       55| 1D1        +===+===+===*===+\n 1Q2 |3       54| 1D2        | 1 | X | X | Z |\n GND |4       53| GND        | 0 | 0 | X | - |\n 1Q3 |5       52| 1D3        | 0 | 1 | 0 | 0 |\n 1Q4 |6       51| 1D4        | 0 | 1 | 1 | 1 |\n VCC |7       50| VCC        +---+---+---*---+\n 1Q5 |8       49| 1D5\n 1Q6 |9       48| 1D6\n 1Q7 |10      47| 1D7\n GND |11      46| GND\n 1Q8 |12      45| 1D8\n 1Q9 |13      44| 1D9\n1Q10 |14 7416 43| 1D10\n 2Q1 |15 841  42| 2D1\n 2Q2 |16      41| 2D2\n 2Q3 |17      40| 2D3\n GND |18      39| GND\n 2Q4 |19      38| 2D4\n 2Q5 |20      37| 2D5\n 2Q6 |21      36| 2D6\n VCC |22      35| VCC\n 2Q7 |23      34| 2D7\n 2Q8 |24      33| 2D8\n GND |25      32| GND\n 2Q9 |26      31| 2D9\n2Q10 |27      30| 2D10\n/2OE |28      29| 2LE\n     +----------+\n"},{"pn":"7416853","desc":"Dual 8-bit 3-state noninverting bus transceiver with parity generator/checkerand parity latch.","pinout":"\n      +---+--+---+\n /1OB |1  +--+ 56| /1OA\n /1LE |2       55| /1CL\n/1ERR |3       54| 1PAR\n  GND |4       53| GND\n  1A1 |5       52| 1B1\n  1A2 |6       51| 1B2\n  VCC |7       50| VCC\n  1A3 |8       49| 1B3\n  1A4 |9       48| 1B4\n  1A5 |10      47| 1B5\n  GND |11      46| GND\n  1A6 |12      45| 1B6\n  1A7 |13      44| 1B7\n  1A8 |14 7416 43| 1B8\n  2A1 |15  853 42| 2B1\n  2A2 |16      41| 2B2\n  2A3 |17      40| 2B3\n  GND |18      39| GND\n  2A4 |19      38| 2B4\n  2A5 |20      37| 2B5\n  2A6 |21      36| 2B6\n  VCC |22      35| VCC\n  2A7 |23      34| 2B7\n  2A8 |24      33| 2B8\n  GND |25      32| GND\n/2ERR |26      31| 2PAR\n /2LE |27      30| /2CL\n /2OB |28      29| /2OA\n      +----------+\n"},{"pn":"7416861","desc":"Dual 10-bit 3-state noninverting bus transceiver.","pinout":"\n     +---+--+---+\n/1GB |1  +--+ 56| /1GA\n 1B1 |2       55| 1A1\n 1B2 |3       54| 1A2\n GND |4       53| GND\n 1B3 |5       52| 1A3\n 1B4 |6       51| 1A4\n VCC |7       50| VCC\n 1B5 |8       49| 1A5\n 1B6 |9       48| 1A6\n 1B7 |10      47| 1A7\n GND |11      46| GND\n 1B8 |12      45| 1A8\n 1B9 |13      44| 1A9\n1B10 |14 7416 43| 1A10\n 2B1 |15  861 42| 2A1\n 2B2 |16      41| 2A2\n 2B3 |17      40| 2A3\n GND |18      39| GND\n 2B4 |19      38| 2A4\n 2B5 |20      37| 2A5\n 2B6 |21      36| 2A6\n VCC |22      35| VCC\n 2B7 |23      34| 2A7\n 2B8 |24      33| 2A8\n GND |25      32| GND\n 2B9 |26      31| 2A9\n2B10 |27      30| 2A10\n/2GB |28      29| /2GA\n     +----------+\n"},{"pn":"7416863","desc":"Dual 9-bit 3-state noninverting bus transceiver.","pinout":"\n     +---+--+---+\n/1GA |1  +--+ 56| /1GB\n 1B1 |2       55| 1A1\n 1B2 |3       54| 1A2\n GND |4       53| GND\n 1B3 |5       52| 1A3\n 1B4 |6       51| 1A4\n VCC |7       50| VCC\n 1B5 |8       49| 1A5\n 1B6 |9       48| 1A6\n 1B7 |10      47| 1A7\n GND |11      46| GND\n 1B8 |12      45| 1A8\n 1B9 |13      44| 1A9\n GND |14 7416 43| GND\n GND |15  863 42| GND\n 2B1 |16      41| 2A1\n 2B2 |17      40| 2A2\n GND |18      39| GND\n 2B3 |19      38| 2A3\n 2B4 |20      37| 2A4\n 2B5 |21      36| VCC\n VCC |22      35| 2A5\n 2B6 |23      34| 2A6\n 2B7 |24      33| 2A7\n GND |25      32| GND\n 2B8 |26      31| 2A8\n 2B9 |27      30| 2A9\n/2GA |28      29| /2GB\n     +----------+\n"},{"pn":"7416952","desc":"Dual 8-bit 3-state noninverting latched transceiver.","pinout":"\n     +---+--+---+\n/1OA |1  +--+ 56| /1OB\n1CKA |2       55| 1CKB\n/1EA |3       54| /1EB\n GND |4       53| GND\n 1A1 |5       52| 1B1\n 1A2 |6       51| 1B2\n VCC |7       50| VCC\n 1A3 |8       49| 1B3\n 1A4 |9       48| 1B4\n 1A5 |10      47| 1B5\n GND |11      46| GND\n 1A6 |12      45| 1B6\n 1A7 |13      44| 1B7\n 1A8 |14 7416 43| 1B8\n 2A1 |15  952 42| 2B1\n 2A2 |16      41| 2B2\n 2A3 |17      40| 2B3\n GND |18      39| GND\n 2A4 |19      38| 2B4\n 2A5 |20      37| 2B5\n 2A6 |21      36| 2B6\n VCC |22      35| VCC\n 2A7 |23      34| 2B7\n 2A8 |24      33| 2B8\n GND |25      32| GND\n/2EA |26      31| /2EB\n2CKA |27      30| 2CKB\n/2OA |28      29| /2OB\n     +----------+\n"},{"pn":"7416953","desc":"Dual 8-bit 3-state inverting latched transceiver.","pinout":"\n     +---+--+---+\n/1OA |1  +--+ 56| /1OB\n1CKA |2       55| 1CKB\n/1EA |3       54| /1EB\n GND |4       53| GND\n 1A1 |5       52| 1B1\n 1A2 |6       51| 1B2\n VCC |7       50| VCC\n 1A3 |8       49| 1B3\n 1A4 |9       48| 1B4\n 1A5 |10      47| 1B5\n GND |11      46| GND\n 1A6 |12      45| 1B6\n 1A7 |13      44| 1B7\n 1A8 |14 7416 43| 1B8\n 2A1 |15  952 42| 2B1\n 2A2 |16      41| 2B2\n 2A3 |17      40| 2B3\n GND |18      39| GND\n 2A4 |19      38| 2B4\n 2A5 |20      37| 2B5\n 2A6 |21      36| 2B6\n VCC |22      35| VCC\n 2A7 |23      34| 2B7\n 2A8 |24      33| 2B8\n GND |25      32| GND\n/2EA |26      31| /2EB\n2CKA |27      30| 2CKB\n/2OA |28      29| /2OB\n     +----------+\n"},{"pn":"74162240","desc":"Quad 4-bit 3-state inverting buffer/MOS driver with integrated 25R seriesoutput resistors.","pinout":"\n     +---+--+---+\n/1OE |1  +--+ 48| /2OE\n/1Y1 |2       47| 1A1\n/1Y2 |3       46| 1A2\n GND |4       45| GND\n/1Y3 |5       44| 1A3\n/1Y4 |6       43| 1A4\n VCC |7       42| VCC\n/2Y1 |8       41| 2A1\n/2Y2 |9       40| 2A2\n GND |10      39| GND\n/2Y3 |11      38| 2A3\n/2Y4 |12 7416 37| 2A4\n/3Y1 |13 2240 36| 3A1\n/3Y2 |14      35| 3A2\n GND |15      34| GND\n/3Y3 |16      33| 3A3\n/3Y4 |17      32| 3A4\n VCC |18      31| VCC\n/4Y1 |19      30| 4A1\n/4Y2 |20      29| 4A2\n GND |21      28| GND\n/4Y3 |22      27| 4A3\n/4Y4 |23      26| 4A4\n/4OE |24      25| /3OE\n     +----------+\n"},{"pn":"74162244","desc":"Quad 4-bit 3-state noninverting buffer/MOS driver with integrated 25R seriesoutput resistors.","pinout":"\n     +---+--+---+\n/1OE |1  +--+ 48| /2OE\n 1Y1 |2       47| 1A1\n 1Y2 |3       46| 1A2\n GND |4       45| GND\n 1Y3 |5       44| 1A3\n 1Y4 |6       43| 1A4\n VCC |7       42| VCC\n 2Y1 |8       41| 2A1\n 2Y2 |9       40| 2A2\n GND |10      39| GND\n 2Y3 |11      38| 2A3\n 2Y4 |12 7416 37| 2A4\n 3Y1 |13 2241 36| 3A1\n 3Y2 |14      35| 3A2\n GND |15      34| GND\n 3Y3 |16      33| 3A3\n 3Y4 |17      32| 3A4\n VCC |18      31| VCC\n 4Y1 |19      30| 4A1\n 4Y2 |20      29| 4A2\n GND |21      28| GND\n 4Y3 |22      27| 4A3\n 4Y4 |23      26| 4A4\n/4OE |24      25| /3OE\n     +----------+\n"},{"pn":"74162260","desc":"12-bit to 24-bit multiplexed D-type latch/MOS driver.","pinout":"\n     +---+--+---+\n/OEA |1  +--+ 56| /O2B\nLE1B |2       55| LA2B\n 2B3 |3       54| 2B4\n GND |4       53| GND\n 2B2 |5       52| 2B5\n 2B1 |6       51| 2B6\n VCC |7       50| VCC\n  A1 |8       49| 2B7\n  A2 |9       48| 2B8\n  A3 |10      47| 2B9\n GND |11      46| GND\n  A4 |12      45| 2B10\n  A5 |13      44| 2B11\n  A6 |14 7416 43| 2B12\n  A7 |15 2260 42| 1B12\n  A8 |16      41| 1B11\n  A9 |17      40| 1B10\n GND |18      39| GND\n A10 |19      38| 1B9\n A11 |20      37| 1B8\n A12 |21      36| 1B7\n VCC |22      35| VCC\n 1B1 |23      34| 1B6\n 1B2 |24      33| 1B5\n GND |25      32| GND\n 1B3 |26      31| 1B4\nLE2B |27      30| LA1B\n   S |28      29| /O1B\n     +----------+\n"},{"pn":"744002","desc":"Dual 4-input NOR gates.","pinout":"\n    +---+--+---+             +---+---+---+---*---+       _________\n/1Y |1  +--+ 14| VCC         | A | B | C | D |/Y |  /Y = (A+B+C+D)\n 1A |2       13| /2Y         +===+===+===+===*===+\n 1B |3       12| 2D          | 0 | 0 | 0 | 0 | 1 |\n 1C |4  4002 11| 2C          | 0 | 0 | 0 | 1 | 0 |\n 1D |5       10| 2B          | 0 | 0 | 1 | X | 0 |\n    |6        9| 2A          | 0 | 1 | X | X | 0 |\nGND |7        8|             | 1 | X | X | X | 0 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"744015","desc":"Dual 4-bit serial-in parallel-out shift register with asynchronous reset.","pinout":"\n     +---+--+---+\n2CLK |1  +--+ 16| VCC\n 2Q3 |2       15| 2D\n 1Q2 |3       14| 2RST\n 1Q1 |4       13| 2Q0\n 1Q0 |5  4015 12| 2Q1\n1RST |6       11| 2Q2\n  1D |7       10| 1Q3\n GND |8        9| 1CLK\n     +----------+\n"},{"pn":"744016","desc":"Quad analog switches.","pinout":"\n     +---+--+---+\n  1X |1  +--+ 14| VCC\n  1Y |2       13| 1EN\n  2Y |3       12| 4EN\n  2X |4  4016 11| 4X\n 2EN |5  4066 10| 4Y\n 3EN |6        9| 3Y\n GND |7        8| 3X\n     +----------+\n"},{"pn":"744017","desc":"4-bit asynchronous decade counter with fully decoded outputs, reset and bothactive high and active low clocks.","pinout":"\n    +---+--+---+\n Q5 |1  +--+ 16| VCC\n Q1 |2       15| RST\n Q0 |3       14| CLK1\n Q2 |4       13| /CLK2\n Q6 |5  4017 12| RCO\n Q7 |6       11| Q9\n Q3 |7       10| Q4\nGND |8        9| Q8\n    +----------+\n"},{"pn":"744020","desc":"14-bit asynchronous binary counter with reset.","pinout":"\n    +---+--+---+\nQ11 |1  +--+ 16| VCC\nQ12 |2       15| Q10\nQ13 |3       14| Q9\n Q5 |4       13| Q7\n Q4 |5  4020 12| Q8\n Q6 |6       11| RST\n Q3 |7       10| /CLK\nGND |8        9| Q0\n    +----------+\n"},{"pn":"744024","desc":"7-bit asynchronous binary counter with reset.","pinout":"\n     +---+--+---+\n/CLK |1  +--+ 14| VCC\n RST |2       13|\n  Q6 |3       12| Q0\n  Q5 |4  4024 11| Q1\n  Q4 |5       10|\n  Q3 |6        9| Q2\n GND |7        8|\n     +----------+\n"},{"pn":"744040","desc":"12-bit asynchronous binary counter with reset.","pinout":"\n    +---+--+---+\nQ11 |1  +--+ 16| VCC\n Q5 |2       15| Q10\n Q4 |3       14| Q9\n Q6 |4       13| Q7\n Q3 |5  4040 12| Q8\n Q2 |6       11| RST\n Q1 |7       10| /CLK\nGND |8        9| Q0\n    +----------+\n"},{"pn":"744046","desc":"Phase Locked Loop.","pinout":"\n       +---+--+---+\nPCPout |1  +--+ 16| VCC\nPC1out |2       15| Zener\n PCinB |3       14| PCinA\nVCOout |4       13| PC2out\n   /EN |5  4046 12| R2\n   C1A |6       11| R1\n   C1B |7       10| SFout\n   GND |8        9| VCOin\n       +----------+\n"},{"pn":"744049","desc":"Hex inverters with high-to-low level shifter inputs.","pinout":"\n    +---+--+---+             +---*---+               _\nVCC |1  +--+ 16|             | A |/Y |          /Y = A\n/Y1 |2       15| /Y6         +===*===+\n A1 |3       14| A6          | 0 | 1 |\n/Y2 |4       13|             | 1 | 0 |\n A2 |5  4049 12| /Y5         +---*---+\n/Y3 |6       11| A5\n A3 |7       10| /Y4\nGND |8        9| A4\n    +----------+\n"},{"pn":"744050","desc":"Hex buffers with high-to-low level shifter inputs.","pinout":"\n    +---+--+---+             +---*---+\nVCC |1  +--+ 16|             | A | Y |           Y = A\n Y1 |2       15| Y6          +===*===+\n A1 |3       14| A6          | 0 | 0 |\n Y2 |4       13|             | 1 | 1 |\n A2 |5  4050 12| Y5          +---*---+\n Y3 |6       11| A5\n A3 |7       10| Y4\nGND |8        9| A4\n    +----------+\n"},{"pn":"744051","desc":"8-to-1 line analog multiplexer/demultiplexer with dual power supply.","pinout":"\n    +---+--+---+\n X4 |1  +--+ 16| VCC\n X6 |2       15| X2\n  Y |3       14| X1\n X7 |4       13| X0\n X5 |5  4051 12| X3\n/EN |6       11| S0\nVEE |7       10| S1\nGND |8        9| S2\n    +----------+\n"},{"pn":"744052","desc":"8-to-2 line analog multiplexer/demultiplexer with dual power supply.","pinout":"\n    +---+--+---+\n1X0 |1  +--+ 16| VCC\n1X2 |2       15| 2X2\n 1Y |3       14| 2X1\n1X3 |4       13| 2Y\n1X1 |5  4052 12| 2X0\n/EN |6       11| 2X3\nVEE |7       10| S0\nGND |8        9| S1\n    +----------+\n"},{"pn":"744053","desc":"Triple 2-to-1 line analog multiplexer/demultiplexer with dual power supply.","pinout":"\n    +---+--+---+\n1X0 |1  +--+ 16| VCC\n1X1 |2       15| 1Y\n2X1 |3       14| 3Y\n 2Y |4       13| 3X1\n2X0 |5  4053 12| 3X0\n/EN |6       11| 3S\nVEE |7       10| 1S\nGND |8        9| 2S\n    +----------+\n"},{"pn":"744060","desc":"14-bit asynchronous binary counter with oscillator and reset input.","pinout":"\n    +---+--+---+\nQ11 |1  +--+ 16| VCC\nQ12 |2       15| Q9\nQ13 |3       14| Q7\n Q5 |4       13| Q8\n Q4 |5  4060 12| RST\n Q6 |6       11| X1\n Q3 |7       10| X0\nGND |8        9| X2\n    +----------+\n"},{"pn":"744066","desc":"Quad analog switches.","pinout":"\n     +---+--+---+\n  1X |1  +--+ 14| VCC\n  1Y |2       13| 1EN\n  2Y |3       12| 4EN\n  2X |4  4016 11| 4X\n 2EN |5  4066 10| 4Y\n 3EN |6        9| 3Y\n GND |7        8| 3X\n     +----------+\n"},{"pn":"744067","desc":"16-to-1 line analog multiplexer/demultiplexer.","pinout":"\n    +-----+--+-----+\n  Y |1    +--+   24| VCC\n X7 |2           23| X8\n X6 |3           22| X9\n X5 |4           21| X10\n X4 |5           20| X11\n X3 |6           19| X12\n X2 |7    4067   18| X13\n X1 |8           17| X14\n X0 |9           16| X15\n S0 |10          15| /EN\n S1 |11          14| S2\nGND |12          13| S3\n    +--------------+\n"},{"pn":"744075","desc":"Triple 3-input OR gates.","pinout":"\n    +---+--+---+             +---+---+---*---+\n 1A |1  +--+ 14| VCC         | A | B | C | Y |   Y = A+B+C\n 1B |2       13| 3A          +===+===+===*===+\n 2A |3       12| 3B          | 0 | 0 | 0 | 0 |\n 2B |4  4075 11| 3C          | 0 | 0 | 1 | 1 |\n 2C |5       10| 3Y          | 0 | 1 | X | 1 |\n 2Y |6        9| 1Y          | 1 | X | X | 1 |\nGND |7        8| 1C          +---+---+---*---+\n    +----------+\n"},{"pn":"744078","desc":"8-input OR/NOR gate with complementary outputs.","pinout":"\n    +---+--+---+\n  Y |1  +--+ 14| VCC         Y=A+B+C+D+E+F+G+H\n  A |2       13| /Y\n  B |3       12| H\n  C |4  4078 11| G\n  D |5       10| F\n    |6        9| E\nGND |7        8|\n    +----------+\n"},{"pn":"744316","desc":"Quad analog switches with enable input and dual power supply.","pinout":"\n    +---+--+---+\n 1X |1  +--+ 16| VCC\n 1Y |2       15| 1EN\n 2Y |3       14| 4EN\n 2X |4       13| 4X\n2EN |5  4316 12| 4Y\n3EN |6       11| 3Y\n EN |7       10| 3X\nGND |8        9| VEE\n    +----------+\n"},{"pn":"744351","desc":"8-to-1 line analog multiplexer/demultiplexer with address latch and dualpower supply.","pinout":"\n    +---+--+---+\n1X0 |1  +--+ 18| VCC\n1X1 |2       17| X2\n2X1 |3       16| X1\n 2Y |4       15| X0\n2X0 |5  4351 14| X3\n/EN |6       13| S0\n EN |7       12| S1\nVEE |8       11| S2\nGND |9       10| LE\n    +----------+\n"},{"pn":"744352","desc":"8-to-2 line analog multiplexer/demultiplexer with address latch and dualpower supply.","pinout":"\n    +---+--+---+\n1X0 |1  +--+ 18| VCC\n1X2 |2       17| 2X2\n 1Y |3       16| 2X1\n1X3 |4       15| 2Y\n1X1 |5  4352 14| 2X0\n/EN |6       13| 2X3\n EN |7       12| S0\nVEE |8       11| S1\nGND |9       10| LE\n    +----------+\n"},{"pn":"744353","desc":"Triple 2-to-1 line analog multiplexer/demultiplexer with address latch anddual power supply.","pinout":"\n    +---+--+---+\n1X0 |1  +--+ 18| VCC\n1X1 |2       17| 1Y\n2X1 |3       16| 3Y\n 2Y |4       15| 3X1\n2X0 |5  4353 14| 3X0\n/EN |6       13| 3S\n EN |7       12| 1S\nVEE |8       11| 2S\nGND |9       10| LE\n    +----------+\n"},{"pn":"744511","desc":"BCD to 7-segment decoder/common-cathode LED driver.","pinout":"\n    +---+--+---+\n A1 |1  +--+ 16| VCC\n A2 |2       15| YF\n/LT |3       14| YG\n/BI |4       13| YA\n/LE |5  4511 12| YB\n A3 |6       11| YC\n A0 |7       10| YD\nGND |8        9| YE\n    +----------+\n"},{"pn":"744514","desc":"1-of-16 noninverting decoder/demultiplexer with address latches.","pinout":"\n    +---+--+---+\n LE |1  +--+ 24| VCC\n S0 |2       23| /EN\n S1 |3       22| S3\n Y7 |4       21| S2\n Y6 |5       20| Y10\n Y5 |6       19| Y11\n Y4 |7  4514 18| Y8\n Y3 |8       17| Y9\n Y2 |9       16| Y15\n Y1 |10      15| Y14\n Y0 |11      14| Y13\nGND |12      13| Y12\n    +----------+\n"},{"pn":"744515","desc":"1-of-16 inverting decoder/demultiplexer with address latches.","pinout":"\n    +---+--+---+\n LE |1  +--+ 24| VCC\n S0 |2       23| /EN\n S1 |3       22| S3\n/Y7 |4       21| S2\n/Y6 |5       20| /Y10\n/Y5 |6       19| /Y11\n/Y4 |7  4515 18| /Y8\n/Y3 |8       17| /Y9\n/Y1 |9       16| /Y15\n/Y2 |10      15| /Y14\n/Y0 |11      14| /Y12\nGND |12      13| /Y13\n    +----------+\n"},{"pn":"744518","desc":"Dual 4-bit asynchronous decade counters with reset and both active high andactive low clocks.","pinout":"\n      +---+--+---+\n 1CLK |1  +--+ 16| VCC\n/1CLK |2       15| 2RST\n  1Q0 |3       14| 2Q3\n  1Q1 |4       13| 2Q2\n  1Q2 |5  4518 12| 2Q1\n  1Q3 |6       11| 2Q0\n 1RST |7       10| /2CLK\n  GND |8        9| 2CLK\n      +----------+\n"},{"pn":"744520","desc":"Dual 4-bit asynchronous binary counters with reset and both active high andactive low clocks.","pinout":"\n      +---+--+---+\n 1CLK |1  +--+ 16| VCC\n/1CLK |2       15| 2RST\n  1Q0 |3       14| 2Q3\n  1Q1 |4       13| 2Q2\n  1Q2 |5  4520 12| 2Q1\n  1Q3 |6       11| 2Q0\n 1RST |7       10| /2CLK\n  GND |8        9| 2CLK\n      +----------+\n"},{"pn":"744538","desc":"Dual precision monostable multivibrator with Schmitt-trigger inputs.","pinout":"\n       +---+--+---+\n 1Cext |1  +--+ 16| VCC\n1RCext |2       15| 2Cext\n  1RST |3       14| 2RCext\n   1TR |4       13| 2RST\n  /1TR |5  4538 12| 2TR\n    1Q |6       11| /2TR\n   /1Q |7       10| 2Q\n   GND |8        9| /2Q\n       +----------+\n"},{"pn":"744543","desc":"BCD to 7-segment decoder/LCD driver with input latch.","pinout":"\n    +---+--+---+\n LE |1  +--+ 16| VCC\n A2 |2       15| YF\n A1 |3       14| YG\n A3 |4       13| YE\n A0 |5  4543 12| YD\n  P |6       11| YC\n BI |7       10| YB\nGND |8        9| YA\n    +----------+\n"},{"pn":"7440102","desc":"8-bit (2-digit) synchronous decade down counter with synchronous andasynchronous load and reset.  Counter outputs only internally connected butripple carry and zero detect outputs available.","pinout":"\n       +---+--+---+\n   CLK |1  +--+ 16| VCC\n  /RST |2       15| /SLD\n/CLKEN |3       14| /RCO\n    P0 |4       13| P7\n    P1 |5 40102 12| P6\n    P2 |6       11| P5\n    P3 |7       10| P4\n   GND |8        9| /ALD\n       +----------+\n"},{"pn":"7440103","desc":"8-bit synchronous binary down counter with synchronous and asynchronous loadand reset.  Counter outputs only internally connected but ripple carry andzero detect outputs available.","pinout":"\n       +---+--+---+\n   CLK |1  +--+ 16| VCC\n  /RST |2       15| /SLD\n/CLKEN |3       14| /RCO\n    P0 |4       13| P7\n    P1 |5 40103 12| P6\n    P2 |6       11| P5\n    P3 |7       10| P4\n   GND |8        9| /ALD\n       +----------+\n"},{"pn":"MAX232, MAX232A","desc":"5V RS232 transceiver.","pinout":"\n      +---+--+---+\n  C1+ |1  +--+ 16| VCC\n   V+ |2       15| GND\n  C1- |3       14| T1out\n  C2+ |4  MAX  13| R1in\n  C2- |5  232  12| R1out\n   V- |6       11| T1in\nT2out |7       10| T2in\n R2in |8        9| R2out\n      +----------+\n"},{"pn":"MAX242","desc":"5V RS232 transceiver with shutdown.","pinout":"\n      +---+--+---+\n  /EN |1  +--+ 18| /SHDN\n  C1+ |2       17| VCC\n   V+ |3       16| GND\n  C1- |4       15| T1out\n  C2+ |5  MAX  14| R1in\n  C2- |6  242  13| R1out\n   V- |7       12| T1in\nT2out |8       11| T2in\n R2in |9       10| R2out\n      +----------+\n"},{"pn":"LTC485","desc":"Quad RS485 line driver.","pinout":"\n     +---+--+---+            +---+---*---+---+\n 1A1 |1  +--+ 16| VCC        | A | EN| Y |/Y |\n 1Y1 |2       15| 2A2        +===+===*===+===+\n/1Y1 |3       14| 2Y2        | 0 | 1 | 0 | 1 |\n 1EN |4       13| /2Y2       | 1 | 1 | 1 | 0 |\n/1Y2 |5 75174 12| 2EN        | X | 0 | Z | Z |\n 1Y2 |6       11| /2Y1       +---+---*---+---+\n 1A2 |7       10| 2Y1\n GND |8        9| 2A1\n     +----------+\n"},{"pn":"LTC485","desc":"RS485 line transceiver.","pinout":"\n    +---+--+---+             Receiver:           Transmitter:\n  Y |1  +--+  8| VCC         +-------+---*---+   +---+---*---+---+\n/OE |2        7| B           |  A-B  |/OE| Y |   | D |DEN| A | B |\nDEN |3  75176 6| A           +=======+===*===+   +===+===*===+===+\n  D |4        5| GND         |>+200mV| 0 | 1 |   | 0 | 1 | 0 | 1 |\n    +----------+             |<-200mV| 0 | 0 |   | 1 | 1 | 1 | 0 |\n                             |   X   | 1 | Z |   | X | 0 | Z | Z |\n                             +-------+---*---+   +---+---*---+---+\n"},{"pn":"LTC488","desc":"Quad RS485 line receiver.","pinout":"\n    +---+--+---+             +-------+---+---*---+\n B1 |1  +--+ 16| VCC         |  A-B  | OE|/OE| Y |\n A1 |2       15| B4          +=======+===+===*===+\n Y1 |3       14| A4          |>+200mV| 1 | X | 1 |\n OE |4       13| Y4          |>+200mV| X | 0 | 1 |\n Y2 |5 75173 12| /OE         |<-200mV| 1 | X | 0 |\n A2 |6       11| Y3          |<-200mV| X | 0 | 0 |\n B2 |7       10| A3          |   X   | 0 | 1 | Z |\nGND |8        9| B3          +-------+---+---*---+\n    +----------+\n"},{"pn":"LTC489","desc":"Quad RS485 line receiver.","pinout":"\n    +---+--+---+             +-------+---*---+\n1B1 |1  +--+ 16| VCC         |  A-B  | OE| Y |\n1A1 |2       15| 2B2         +=======+===*===+\n1Y1 |3       14| 2A2         |>+200mV| 1 | 1 |\n1OE |4       13| 2Y2         |<-200mV| 1 | 0 |\n1Y2 |5 75175 12| 2OE         |   X   | 0 | Z |\n1A2 |6       11| 2Y1         +-------+---*---+\n1B2 |7       10| 2A1\nGND |8        9| 2B1\n    +----------+\n"},{"pn":"MC1413","desc":"7-bit 50V 500mA TTL-input NPN darlington driver.","pinout":"\n    +---+--+---+             +---*---+\n A0 |1  +--+ 16| /Y0         | A |/Y |\n A1 |2       15| /Y1         +===*===+\n A2 |3       14| /Y2         | 0 | Z |\n A3 |4  ULN  13| /Y3         | 1 | 0 |\n A4 |5  2003 12| /Y4         +---*---+\n A5 |6       11| /Y5\n A6 |7       10| /Y6\nGND |8        9| VDD\n    +----------+\n"},{"pn":"1488","desc":"TTL to RS232 level shifter.","pinout":"\n    +---+--+---+          +---+---*-----+\nVEE |1  +--+ 14| VDD      | A | B |  Y  |\n 1A |2       13| 4A       +===+===*=====+\n 1Y |3       12| 4B       | 0 | 0 | VDD |\n 2A |4  1488 11| 4Y       | 0 | 1 | VDD |\n 2B |5       10| 3A       | 1 | 0 | VDD |\n 2Y |6        9| 3B       | 1 | 1 | VEE |\nGND |7        8| 3Y       +---+---*-----+\n    +----------+\n"},{"pn":"1489","desc":"RS232 to TTL level shifter.","pinout":"\n    +---+--+---+\n 1A |1  +--+ 14| VCC\n 1C |2       13| 4A\n 1Y |3       12| 4C\n 2A |4  1489 11| 4Y\n 2C |5       10| 3A\n 2Y |6        9| 3C\nGND |7        8| 3Y\n    +----------+\n"},{"pn":"ULN2003","desc":"7-bit 50V 500mA TTL-input NPN darlington driver.","pinout":"\n    +---+--+---+             +---*---+\n A0 |1  +--+ 16| /Y0         | A |/Y |\n A1 |2       15| /Y1         +===*===+\n A2 |3       14| /Y2         | 0 | Z |\n A3 |4  ULN  13| /Y3         | 1 | 0 |\n A4 |5  2003 12| /Y4         +---*---+\n A5 |6       11| /Y5\n A6 |7       10| /Y6\nGND |8        9| VDD\n    +----------+\n"},{"pn":"UDN2585","desc":"7-bit 50V 500mA TTL-input PNP (high-side) darlington driver.","pinout":"\n    +---+--+---+             +---*---+\n A0 |1  +--+ 16| /Y0         | A |/Y |\n A1 |2       15| /Y1         +===*===+\n A2 |3       14| /Y2         | 0 | Z |\n A3 |4  UDN  13| /Y3         | 1 | 0 |\n A4 |5  2585 12| /Y4         +---*---+\n A5 |6       11| /Y5\n A6 |7       10| /Y6\nVCC |8        9| GND\n    +----------+\n"},{"pn":"26LS31","desc":"4-bit 3-state RS422 line driver.","pinout":"\n    +---+--+---+\n 1A |1  +--+ 16| VCC\n 1Y |2       15| 4A\n/1Y |3       14| 4Y\n CE |4  26LS 13| /4Y\n/2Y |5   31  12| /CE\n 2Y |6       11| /3Y\n 2A |7       10| 3Y\nGND |8        9| 3A\n    +----------+\n"},{"pn":"26LS32","desc":"Quad RS422 line receiver.","pinout":"\n    +---+--+---+             +-------+---+---*---+\n B1 |1  +--+ 16| VCC         |  A-B  | OE|/OE| Y |\n A1 |2       15| B4          +=======+===+===*===+\n Y1 |3       14| A4          |>+200mV| 1 | X | 1 |\n OE |4  26LS 13| Y4          |>+200mV| X | 0 | 1 |\n Y2 |5   32  12| /OE         |<-200mV| 1 | X | 0 |\n A2 |6       11| Y3          |<-200mV| X | 0 | 0 |\n B2 |7       10| A3          |   X   | 0 | 1 | Z |\nGND |8        9| B3          +-------+---+---*---+\n    +----------+\n"},{"pn":"ULN2803","desc":"8-bit 50V 500mA TTL-input NPN darlington driver.","pinout":"\n    +---+--+---+             +---*---+\n A0 |1  +--+ 18| /Y0         | A |/Y |\n A1 |2       17| /Y1         +===*===+\n A2 |3       16| /Y2         | 0 | Z |\n A3 |4  ULN  15| /Y3         | 1 | 0 |\n A4 |5  2803 14| /Y4         +---*---+\n A5 |6       13| /Y5\n A6 |7       12| /Y6\n A7 |8       11| /Y7\nGND |9       10| VDD\n    +----------+\n"},{"pn":"UCN5800","desc":"4-bit 50V 500mA TTL-input NPN darlington driver with input latches andoutput enable.","pinout":"\n    +---+--+---+\nRST |1  +--+ 14| /OE\n LE |2       13| VCC\n D1 |3       12| /Q1\n D2 |4  UCN  11| /Q2\n D3 |5  5800 10| /Q3\n D4 |6        9| /Q4\nGND |7        8| VDD\n    +----------+\n"},{"pn":"UCN5801","desc":"8-bit 50V 500mA TTL-input NPN darlington driver with input latches andoutput enable.","pinout":"\n    +---+--+---+\nRST |1  +--+ 22| /OE\n LE |2       21| VCC\n D0 |3       20| /Q0\n D1 |4       19| /Q1\n D2 |5       18| /Q2\n D3 |6  UCN  17| /Q3\n D4 |7  5801 16| /Q4\n D5 |8       15| /Q5\n D6 |9       14| /Q6\n D7 |10      13| /Q7\nGND |11      12| VDD\n    +----------+\n"},{"pn":"UCN5810","desc":"10-bit serial-in 60V 40mA TTL-input PNP (high-side) darlington driverwith output latches and output enable.","pinout":"\n    +---+--+---+\n Q7 |1  +--+ 18| Q8\n Q6 |2       17| Q9\n Q5 |3       16| SOUT\nCLK |4       15| VDD\nGND |5  UCN  14| SIN\nVCC |6  5810 13| /OE\n LE |7       12| Q0\n Q4 |8       11| Q1\n Q3 |9       10| Q2\n    +----------+\n"},{"pn":"UCN5815","desc":"8-bit 60V 40mA TTL-input PNP (high-side) darlington driver with inputlatches and output enable.","pinout":"\n    +---+--+---+\nRST |1  +--+ 22| /OE\n LE |2       21| VCC\n D0 |3       20| Q0\n D1 |4       19| Q1\n D2 |5       18| Q2\n D3 |6  UCN  17| Q3\n D4 |7  5815 16| Q4\n D5 |8       15| Q5\n D6 |9       14| Q6\n D7 |10      13| Q7\nGND |11      12| VDD\n    +----------+\n"},{"pn":"UCN5821, UCN5822","desc":"8-bit serial-in 50/80V 500mA TTL-input NPN darlington driver with outputlatches and output enable.","pinout":"\n     +---+--+---+\n CLK |1  +--+ 16| /Q0\n SIN |2       15| /Q1\n GND |3       14| /Q2\n VCC |4  UCN  13| /Q3\nSOUT |5  5821 12| /Q4\n  LE |6  5822 11| /Q5\n /OE |7       10| /Q6\n GND |8        9| /Q7\n     +----------+\n"},{"pn":"UCN5890, UCN5891, UCN5895","desc":"8-bit serial-in 50/80V 250/500mA TTL-input PNP (high-side) darlingtondriver with output latches and output enable.","pinout":"\n    +---+--+---+\nGND |1  +--+ 16| SOUT\nCLK |2       15| VCC\nSIN |3       14| /OE\n LE |4  UCN  13| VDD\n Q0 |5  589x 12| Q7\n Q1 |6       11| Q6\n Q2 |7       10| Q5\n Q3 |8        9| Q4\n    +----------+\n"},{"pn":"DS8863, DS8963","desc":"8-bit 10V/18V 500mA TTL-input NPN darlington driver.","pinout":"\n    +---+--+---+             +---*---+\n/Y0 |1  +--+ 18| VCC         | A |/Y |\n A0 |2       17| A7          +===*===+\n A1 |3       16| /Y7         | 0 | Z |\n/Y1 |4  DS   15| A6          | 1 | 0 |\n/Y2 |5  8863 14| /Y6         +---*---+\n A2 |6  8963 13| A5\n/Y3 |7       12| /Y5\n A3 |8       11| A4\nGND |9       10| /Y4\n    +----------+\n"},{"pn":"75173","desc":"Quad RS485 line receiver.","pinout":"\n    +---+--+---+             +-------+---+---*---+\n B1 |1  +--+ 16| VCC         |  A-B  | OE|/OE| Y |\n A1 |2       15| B4          +=======+===+===*===+\n Y1 |3       14| A4          |>+200mV| 1 | X | 1 |\n OE |4       13| Y4          |>+200mV| X | 0 | 1 |\n Y2 |5 75173 12| /OE         |<-200mV| 1 | X | 0 |\n A2 |6       11| Y3          |<-200mV| X | 0 | 0 |\n B2 |7       10| A3          |   X   | 0 | 1 | Z |\nGND |8        9| B3          +-------+---+---*---+\n    +----------+\n"},{"pn":"75174","desc":"Quad RS485 line driver.","pinout":"\n     +---+--+---+            +---+---*---+---+\n 1A1 |1  +--+ 16| VCC        | A | EN| Y |/Y |\n 1Y1 |2       15| 2A2        +===+===*===+===+\n/1Y1 |3       14| 2Y2        | 0 | 1 | 0 | 1 |\n 1EN |4       13| /2Y2       | 1 | 1 | 1 | 0 |\n/1Y2 |5 75174 12| 2EN        | X | 0 | Z | Z |\n 1Y2 |6       11| /2Y1       +---+---*---+---+\n 1A2 |7       10| 2Y1\n GND |8        9| 2A1\n     +----------+\n"},{"pn":"75175","desc":"Quad RS485 line receiver.","pinout":"\n    +---+--+---+             +-------+---*---+\n1B1 |1  +--+ 16| VCC         |  A-B  | OE| Y |\n1A1 |2       15| 2B2         +=======+===*===+\n1Y1 |3       14| 2A2         |>+200mV| 1 | 1 |\n1OE |4       13| 2Y2         |<-200mV| 1 | 0 |\n1Y2 |5 75175 12| 2OE         |   X   | 0 | Z |\n1A2 |6       11| 2Y1         +-------+---*---+\n1B2 |7       10| 2A1\nGND |8        9| 2B1\n    +----------+\n"},{"pn":"75176","desc":"RS485 line transceiver.","pinout":"\n    +---+--+---+             Receiver:           Transmitter:\n  Y |1  +--+  8| VCC         +-------+---*---+   +---+---*---+---+\n/OE |2        7| B           |  A-B  |/OE| Y |   | D |DEN| A | B |\nDEN |3  75176 6| A           +=======+===*===+   +===+===*===+===+\n  D |4        5| GND         |>+200mV| 0 | 1 |   | 0 | 1 | 0 | 1 |\n    +----------+             |<-200mV| 0 | 0 |   | 1 | 1 | 1 | 0 |\n                             |   X   | 1 | Z |   | X | 0 | Z | Z |\n                             +-------+---*---+   +---+---*---+---+\n"},{"pn":"75188","desc":"TTL to RS232 level shifter.","pinout":"\n    +---+--+---+          +---+---*-----+\nVEE |1  +--+ 14| VDD      | A | B |  Y  |\n 1A |2       13| 4A       +===+===*=====+\n 1Y |3       12| 4B       | 0 | 0 | VDD |\n 2A |4  1488 11| 4Y       | 0 | 1 | VDD |\n 2B |5       10| 3A       | 1 | 0 | VDD |\n 2Y |6        9| 3B       | 1 | 1 | VEE |\nGND |7        8| 3Y       +---+---*-----+\n    +----------+\n"},{"pn":"75189","desc":"RS232 to TTL level shifter.","pinout":"\n    +---+--+---+\n 1A |1  +--+ 14| VCC\n 1C |2       13| 4A\n 1Y |3       12| 4C\n 2A |4  1489 11| 4Y\n 2C |5       10| 3A\n 2Y |6        9| 3C\nGND |7        8| 3Y\n    +----------+\n"},{"pn":"75452","desc":"Dual NAND line driver.","pinout":"\n    +---+--+---+\n 1A |1  +--+  8| VCC\n 1B |2        7| 2B\n 1Y |3 75452  6| 2A\nGND |4        5| 2Y\n    +----------+\n"},{"pn":"SIMM30","desc":"8/9-bit 30-pin Single Inline Memory Module.","pinout":"\n 1 VCC          16 D4\n 2 /CAS         17 A8\n 3 D0           18 A9\n 4 A0           19 A10\n 5 A1           20 D5\n 6 D1           21 /WR\n 7 A2           22 GND\n 8 A3           23 D6\n 9 GND          24 A11 BAT\n10 D2           25 D7\n11 A4           26 Q8\n12 A5           27 /RAS\n13 D3           28 /CAS8\n14 A6           29 DP8\n15 A7           30 VCC\n"},{"pn":"SIMM72","desc":"32/36-bit 72-pin Single Inline Memory Module.","pinout":"\n 1 GND          19 A10          37 DP17         55 D12\n 2 D0           20 D4           38 DP35         56 D30\n 3 D18          21 D22          39 GND          57 D13\n 4 D1           22 D5           40 /CAS0        58 D31\n 5 D19          23 D23          41 /CAS2        59 VCC\n 6 D2           24 D6           42 /CAS3        60 D32\n 7 D20          25 D24          43 /CAS1        61 D14\n 8 D3           26 D7           44 /RAS0        62 D33\n 9 D21          27 D25          45 /RAS1        63 D15\n10 VCC          28 A7           46              64 D34\n11              29              47 /WE          65 D16\n12 A0           30 VCC          48              66\n13 A1           31 A8           49 D9           67 PD1\n14 A2           32 A9           50 D27          68 PD2\n15 A3           33 /RAS3        51 D10          69 PD3\n16 A4           34 /RAS2        52 D28          70 PD4\n17 A5           35 DP26         53 D11          71\n18 A6           36 DP8          54 D29          72 GND\n"},{"pn":"DS1285, DS1287, DS1287A","desc":"Real-time clock with 50 bytes RAM.","pinout":"\n    +-----+--+-----+\nMOT |1    +--+   24| VCC\n X1 |2           23| SQW\n X2 |3           22|\nAD0 |4           21| /RCLR\nAD1 |5           20| VBAT\nAD2 |6   DS1285  19| /INT\nAD3 |7           18| /RST\nAD4 |8           17| DS\nAD5 |9           16| GND\nAD6 |10          15| R//W\nAD7 |11          14| AS\nGND |12          13| /CE\n    +--------------+\n"},{"pn":"2114","desc":"1kx4 SRAM.","pinout":"\n    +---+--+---+\n A6 |1  +--+ 18| VCC\n A5 |2       17| A7\n A4 |3       16| A8\n A3 |4       15| A9\n A0 |5  2114 14| D1\n A1 |6       13| D2\n A2 |7       12| D3\n/CE |8       11| D4\nGND |9       10| /WE\n    +----------+\n"},{"pn":"4116","desc":"16kx1 DRAM.","pinout":"\n     +---+--+---+\n VEE |1  +--+ 16| GND\n   D |2       15| /CAS\n /WE |3       14| Q\n/RAS |4  4116 13| A6\n  A0 |5       12| A3\n  A2 |6       11| A4\n  A1 |7       10| A5\n VDD |8        9| VCC\n     +----------+\n"},{"pn":"4164","desc":"64kx1 DRAM.","pinout":"\n     +---+--+---+\n     |1  +--+ 16| GND\n   D |2       15| /CAS\n /WE |3       14| Q\n/RAS |4  4164 13| A6\n  A0 |5       12| A3\n  A2 |6       11| A4\n  A1 |7       10| A5\n VCC |8        9| A7\n     +----------+\n"},{"pn":"4464","desc":"64kx4 DRAM.","pinout":"\n     +---+--+---+\n /OE |1  +--+ 18| GND\n  D0 |2       17| D3\n  D1 |3       16| /CAS\n /WE |4       15| D2\n/RAS |5  4464 14| A0\n  A6 |6       13| A1\n  A5 |7       12| A2\n  A4 |8       11| A3\n VCC |9       10| A7\n     +----------+\n"},{"pn":"4580","desc":"4x4-bit 3-state synchronous triple-port register file.","pinout":"\n      +-----+--+-----+\n  1Q3 |1    +--+   24| VCC\n  1Q2 |2           23| 1Q1\n  1RD |3           22| 1Q0\n  2Q0 |4           21| 2RD\n  2Q1 |5           20| D0\n  2Q2 |6           19| D1\n  2Q3 |7   40108   18| D2\n  WA0 |8           17| D3\n  WA1 |9           16| WCLK\n 2RA1 |10          15| WR\n 2RA0 |11          14| 1RA1\n  GND |12          13| 1RA0\n      +--------------+\n"},{"pn":"5516","desc":"2kx8 SRAM.","pinout":"\n    +-----+--+-----+\n A7 |1    +--+   24| VCC\n A6 |2           23| A8\n A5 |3           22| A9\n A4 |4           21| /WE\n A3 |5           20| /OE\n A2 |6           19| A10\n A1 |7    5516   18| /CE\n A0 |8           17| D7\n D0 |9           16| D6\n D1 |10          15| D5\n D2 |11          14| D4\nGND |12          13| D3\n    +--------------+\n"},{"pn":"5564","desc":"8kx8 SRAM.","pinout":"\n    +-----+--+-----+\n    |1    +--+   28| VCC\nA12 |2           27| /WE\n A7 |3           26| CE2\n A6 |4           25| A8\n A5 |5           24| A9\n A4 |6           23| A11\n A3 |7    5564   22| /OE\n A2 |8           21| A10\n A1 |9           20| /CE1\n A0 |10          19| D7\n D0 |11          18| D6\n D1 |12          17| D5\n D2 |13          16| D4\nGND |14          15| D3\n    +--------------+\n"},{"pn":"6116","desc":"2kx8 SRAM.","pinout":"\n    +-----+--+-----+\n A7 |1    +--+   24| VCC\n A6 |2           23| A8\n A5 |3           22| A9\n A4 |4           21| /WE\n A3 |5           20| /OE\n A2 |6           19| A10\n A1 |7    5516   18| /CE\n A0 |8           17| D7\n D0 |9           16| D6\n D1 |10          15| D5\n D2 |11          14| D4\nGND |12          13| D3\n    +--------------+\n"},{"pn":"6264","desc":"8kx8 SRAM.","pinout":"\n    +-----+--+-----+\n    |1    +--+   28| VCC\nA12 |2           27| /WE\n A7 |3           26| CE2\n A6 |4           25| A8\n A5 |5           24| A9\n A4 |6           23| A11\n A3 |7    5564   22| /OE\n A2 |8           21| A10\n A1 |9           20| /CE1\n A0 |10          19| D7\n D0 |11          18| D6\n D1 |12          17| D5\n D2 |13          16| D4\nGND |14          15| D3\n    +--------------+\n"},{"pn":"6818","desc":"Real-time clock with 50 bytes RAM.","pinout":"\n    +-----+--+-----+\n    |1    +--+   24| VCC\n X1 |2           23| SQW\n X2 |3           22|\nAD0 |4           21| /RCLR\nAD1 |5           20| VBAT\nAD2 |6   146818  19| /INT\nAD3 |7           18| /RST\nAD4 |8           17| DS\nAD5 |9           16| GND\nAD6 |10          15| R//W\nAD7 |11          14| AS\nGND |12          13| /CE\n    +--------------+\n"},{"pn":"40108","desc":"4x4-bit 3-state synchronous triple-port register file.","pinout":"\n      +-----+--+-----+\n  1Q3 |1    +--+   24| VCC\n  1Q2 |2           23| 1Q1\n  1RD |3           22| 1Q0\n  2Q0 |4           21| 2RD\n  2Q1 |5           20| D0\n  2Q2 |6           19| D1\n  2Q3 |7   40108   18| D2\n  WA0 |8           17| D3\n  WA1 |9           16| WCLK\n 2RA1 |10          15| WR\n 2RA0 |11          14| 1RA1\n  GND |12          13| 1RA0\n      +--------------+\n"},{"pn":"40208","desc":"4x4-bit 3-state synchronous triple-port register file.","pinout":"\n      +-----+--+-----+\n  1Q3 |1    +--+   24| VCC\n  1Q2 |2           23| 1Q1\n  1RD |3           22| 1Q0\n  2Q0 |4           21| 2RD\n  2Q1 |5           20| D0\n  2Q2 |6           19| D1\n  2Q3 |7   40108   18| D2\n  WA0 |8           17| D3\n  WA1 |9           16| WCLK\n 2RA1 |10          15| WR\n 2RA0 |11          14| 1RA1\n  GND |12          13| 1RA0\n      +--------------+\n"},{"pn":"41256, 41257","desc":"256kx1 DRAM.","pinout":"\n      +---+--+---+\n   A8 |1  +--+ 16| GND\n    D |2       15| /CAS\n  /WE |3       14| Q\n /RAS |4 41256 13| A6\n   A0 |5 41257 12| A3\n   A2 |6       11| A4\n   A1 |7       10| A5\n  VCC |8        9| A7\n      +----------+\n"},{"pn":"44256, 44258","desc":"256kx4 DRAM.","pinout":"\n     +---+--+---+\n  D0 |1  +--+ 20| GND\n  D1 |2       19| D3\n /WE |3       18| D2\n/RAS |4       17| /CAS\n     |5 44256 16| /OE\n  A0 |6 44258 15| A8\n  A1 |7       14| A7\n  A2 |8       13| A6\n  A3 |9       12| A5\n VCC |10      11| A4\n     +----------+\n"},{"pn":"55256","desc":"32kx8 SRAM.","pinout":"\n    +-----+--+-----+\nA14 |1    +--+   28| VCC\nA12 |2           27| /WE\n A7 |3           26| A13\n A6 |4           25| A8\n A5 |5           24| A9\n A4 |6           23| A11\n A3 |7   55256   22| /OE\n A2 |8           21| A10\n A1 |9           20| /CE\n A0 |10          19| D7\n D0 |11          18| D6\n D1 |12          17| D5\n D2 |13          16| D4\nGND |14          15| D3\n    +--------------+\n"},{"pn":"146818","desc":"Real-time clock with 50 bytes RAM.","pinout":"\n    +-----+--+-----+\n    |1    +--+   24| VCC\n X1 |2           23| SQW\n X2 |3           22|\nAD0 |4           21| /RCLR\nAD1 |5           20| VBAT\nAD2 |6   146818  19| /INT\nAD3 |7           18| /RST\nAD4 |8           17| DS\nAD5 |9           16| GND\nAD6 |10          15| R//W\nAD7 |11          14| AS\nGND |12          13| /CE\n    +--------------+\n"},{"pn":"421000, 421001, 421002, 441000","desc":"1Mx1 DRAM.","pinout":"\n     +---+--+---+\n   D |1  +--+ 18| GND\n /WE |2       17| Q\n/RAS |3       16| /CAS\n     |4       15| A9\n  A0 |5   42  14| A8\n  A1 |6  100x 13| A7\n  A2 |7       12| A6\n  A3 |8       11| A5\n VCC |9       10| A4\n     +----------+\n"},{"pn":"424100 (DIP)","desc":"4Mx1 DRAM.","pinout":"\n     +---+--+---+\n   D |1  +--+ 20| GND\n /WE |2       19| Q\n/RAS |3       18| /CAS\n     |4       17|\n A10 |5  424  16| A9\n  A0 |6  100  15| A8\n  A1 |7       14| A7\n  A2 |8       13| A6\n  A3 |9       12| A5\n VCC |10      11| A4\n     +----------+\n"},{"pn":"424100 (SO)","desc":"4Mx1 DRAM.","pinout":"\n     +---+--+---+\n   D |1  +--+ 26| GND\n /WE |2       25| Q\n/RAS |3       24| /CAS\n     |4       23|\n A10 |5       22| A9\n     |          |\n     |  424100  |\n     |          |\n  A0 |9       18| A8\n  A1 |10      17| A7\n  A2 |11      16| A6\n  A3 |12      15| A5\n VCC |13      14| A4\n     +----------+\n"},{"pn":"424400 (SO)","desc":"1Mx4 DRAM.","pinout":"\n     +---+--+---+\n  D0 |1  +--+ 26| GND\n  D1 |2       25| D3\n /WE |3       24| D2\n/RAS |4       23| /CAS\n  A9 |5       22| /OE\n     |          |\n     |  424400  |\n     |          |\n  A0 |9       18| A8\n  A1 |10      17| A7\n  A2 |11      16| A6\n  A3 |12      15| A5\n VCC |13      14| A4\n     +----------+\n"},{"pn":"424400 (DIP)","desc":"1Mx4 DRAM.","pinout":"\n     +---+--+---+\n  D0 |1  +--+ 20| GND\n  D1 |2       19| D3\n /WE |3       18| D2\n/RAS |4       17| /CAS\n  A9 |5  424  16| /OE\n  A0 |6  400  15| A8\n  A1 |7       14| A7\n  A2 |8       13| A6\n  A3 |9       12| A5\n VCC |10      11| A4\n     +----------+\n"},{"pn":"551000","desc":"128kx8 SRAM.","pinout":"\n    +-----+--+-----+\n    |1    +--+   32| VCC\nA16 |2           31| A15\nA14 |3           30| CE2\nA12 |4           29| /WE\n A7 |5           28| A13\n A6 |6           27| A8\n A5 |7           26| A9\n A4 |8   551000  25| A11\n A3 |9           24| /OE\n A2 |10          23| A10\n A1 |11          22| /CE\n A0 |12          21| D7\n D0 |13          20| D6\n D1 |14          19| D5\n D2 |15          18| D4\nGND |16          17| D3\n    +--------------+\n"},{"pn":"2708","desc":"1kx8 EPROM.","pinout":"\n    +-----+--+-----+\n A7 |1    +--+   24| VCC\n A6 |2           23| A8\n A5 |3           22| A9\n A4 |4           21| VEE\n A3 |5           20| /CE\n A2 |6           19| VDD\n A1 |7    2708   18| PRGM\n A0 |8           17| D7\n D0 |9           16| D6\n D1 |10          15| D5\n D2 |11          14| D4\nGND |12          13| D3\n    +--------------+\n"},{"pn":"2716","desc":"2kx8 EPROM.","pinout":"\n    +-----+--+-----+\n A7 |1    +--+   24| VCC\n A6 |2           23| A8\n A5 |3           22| A9\n A4 |4           21| VPP\n A3 |5           20| /OE\n A2 |6           19| A10\n A1 |7    2716   18| /CE\n A0 |8           17| D7\n D0 |9           16| D6\n D1 |10          15| D5\n D2 |11          14| D4\nGND |12          13| D3\n    +--------------+\n"},{"pn":"2732","desc":"4kx8 EPROM.","pinout":"\n    +-----+--+-----+\n A7 |1    +--+   24| VCC\n A6 |2           23| A8\n A5 |3           22| A9\n A4 |4           21| A11\n A3 |5           20| /OE VPP\n A2 |6    2732   19| A10\n A1 |7           18| /CE\n A0 |8           17| D7\n D0 |9           16| D6\n D1 |10          15| D5\n D2 |11          14| D4\nGND |12          13| D3\n    +--------------+\n"},{"pn":"2764","desc":"8kx8 EPROM.","pinout":"\n    +-----+--+-----+\nVPP |1    +--+   28| VCC\nA12 |2           27| /PGM\n A7 |3           26|\n A6 |4           25| A8\n A5 |5           24| A9\n A4 |6           23| A11\n A3 |7    2764   22| /OE\n A2 |8           21| A10\n A1 |9           20| /CE\n A0 |10          19| D7\n D0 |11          18| D6\n D1 |12          17| D5\n D2 |13          16| D4\nGND |14          15| D3\n    +--------------+\n"},{"pn":"27128","desc":"16kx8 EPROM.","pinout":"\n    +-----+--+-----+\nVPP |1    +--+   28| VCC\nA12 |2           27| /PGM\n A7 |3           26| A13\n A6 |4           25| A8\n A5 |5           24| A9\n A4 |6           23| A11\n A3 |7   27128   22| /OE\n A2 |8           21| A10\n A1 |9           20| /CE\n A0 |10          19| D7\n D0 |11          18| D6\n D1 |12          17| D5\n D2 |13          16| D4\nGND |14          15| D3\n    +--------------+\n"},{"pn":"27256","desc":"32kx8 EPROM.","pinout":"\n    +-----+--+-----+\nVPP |1    +--+   28| VCC\nA12 |2           27| A14\n A7 |3           26| A13\n A6 |4           25| A8\n A5 |5           24| A9\n A4 |6           23| A11\n A3 |7   27256   22| /OE\n A2 |8           21| A10\n A1 |9           20| /CE\n A0 |10          19| D7\n D0 |11          18| D6\n D1 |12          17| D5\n D2 |13          16| D4\nGND |14          15| D3\n    +--------------+\n"},{"pn":"27512","desc":"64kx8 EPROM.","pinout":"\n    +-----+--+-----+\nA15 |1    +--+   28| VCC\nA12 |2           27| A14\n A7 |3           26| A13\n A6 |4           25| A8\n A5 |5           24| A9\n A4 |6           23| A11\n A3 |7   27512   22| /OE VPP\n A2 |8           21| A10\n A1 |9           20| /CE\n A0 |10          19| D7\n D0 |11          18| D6\n D1 |12          17| D5\n D2 |13          16| D4\nGND |14          15| D3\n    +--------------+\n"},{"pn":"271001","desc":"128kx8 EPROM.","pinout":"\n    +-----+--+-----+\nVPP |1    +--+   32| VCC\nA16 |2           31| /PGM\nA15 |3           30|\nA12 |4           29| A14\n A7 |5           28| A13\n A6 |6           27| A8\n A5 |7           26| A9\n A4 |8   271001  25| A11\n A3 |9           24| /OE\n A2 |10          23| A10\n A1 |11          22| /CE\n A0 |12          21| D7\n D0 |13          20| D6\n D1 |14          19| D5\n D2 |15          18| D4\nGND |16          17| D3\n    +--------------+\n"},{"pn":"271024","desc":"64kx16 EPROM.","pinout":"\n    +-----+--+-----+\nVPP |1    +--+   40| VCC\n/CE |2           39| /PGM\nD15 |3           38|\nD14 |4           37| A15\nD13 |5           36| A14\nD12 |6           35| A13\nD11 |7           34| A12\nD10 |8           33| A11\n D9 |9           32| A10\n D8 |10  271024  31| A9\nGND |11          30| GND\n D7 |12          29| A8\n D6 |13          28| A7\n D5 |14          27| A6\n D4 |15          26| A5\n D3 |16          25| A4\n D2 |17          24| A3\n D1 |18          23| A2\n D0 |19          22| A1\n/OE |20          21| A0\n    +--------------+\n"},{"pn":"272001","desc":"256kx8 EPROM.","pinout":"\n    +-----+--+-----+\nVPP |1    +--+   32| VCC\nA16 |2           31| /PGM\nA15 |3           30| A17\nA12 |4           29| A14\n A7 |5           28| A13\n A6 |6           27| A8\n A5 |7           26| A9\n A4 |8   272001  25| A11\n A3 |9           24| /OE\n A2 |10          23| A10\n A1 |11          22| /CE\n A0 |12          21| D7\n D0 |13          20| D6\n D1 |14          19| D5\n D2 |15          18| D4\nGND |16          17| D3\n    +--------------+\n"},{"pn":"274001","desc":"512kx8 EPROM.","pinout":"\n    +-----+--+-----+\nVPP |1    +--+   32| VCC\nA16 |2           31| A18\nA15 |3           30| A17\nA12 |4           29| A14\n A7 |5           28| A13\n A6 |6           27| A8\n A5 |7           26| A9\n A4 |8   274001  25| A11\n A3 |9           24| /OE\n A2 |10          23| A10\n A1 |11          22| /CE\n A0 |12          21| D7\n D0 |13          20| D6\n D1 |14          19| D5\n D2 |15          18| D4\nGND |16          17| D3\n    +--------------+\n"},{"pn":"74423","desc":"Dual retriggerable monostable multivibrator with overriding reset.","pinout":"\n       +---+--+---+\n  /1TR |1  +--+ 16| VCC\n   1TR |2       15| 1RCext\n /1RST |3       14| 1Cext\n   /1Q |4   74  13| 1Q\n    2Q |5  423  12| /2Q\n 2Cext |6       11| /2RST\n2RCext |7       10| 2TR\n   GND |8        9| /2TR\n       +----------+\n"},{"pn":"74465","desc":"8-bit 3-state noninverting buffer/line driver.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 20| VCC\n  A1 |2       19| /OE2\n  Y1 |3       18| A8\n  A2 |4       17| Y8\n  Y2 |5  74   16| A7\n  A3 |6  465  15| Y7\n  Y3 |7       14| A6\n  A4 |8       13| Y6\n  Y4 |9       12| A5\n GND |10      11| Y5\n     +----------+\n"},{"pn":"74490","desc":"Dual 4-bit asynchronous decade counters with set(9) and reset.","pinout":"\n      +---+--+---+\n/1CLK |1  +--+ 16| VCC\n 1RST |2       15| /2CLK\n  1QA |3       14| 2RST\n 1SET |4   74  13| 2Q0\n  1QB |5  490  12| 2SET\n  1QC |6       11| 2Q1\n  1QD |7       10| 2Q2\n  GND |8        9| 2Q3\n      +----------+\n"},{"pn":"4000","desc":"Dual 3-input NOR gates and inverter.","pinout":"\n    +---+--+---+                ________\n    |1  +--+ 14| VCC        /1Y=1A+1B+1C\n    |2       13| 3C\n 1A |3       12| 3B             __\n 1B |4  4000 11| 3A         /2Y=2A\n 1C |5       10| /3Y\n/1Y |6        9| /2Y            ________\nGND |7        8| 2A         /3Y=3A+3B+3C\n    +----------+\n"},{"pn":"4001","desc":"Quad 2-input NOR gates.","pinout":"\n    +---+--+---+             +---+---*---+           ___\n 1A |1  +--+ 14| VCC         | A | B |/Y |      /Y = A+B\n 1B |2       13| 4B          +===+===*===+\n/1Y |3       12| 4A          | 0 | 0 | 1 |\n/2Y |4  4001 11| /4Y         | 0 | 1 | 0 |\n 2A |5       10| /3Y         | 1 | 0 | 0 |\n 2B |6        9| 3B          | 1 | 1 | 0 |\nGND |7        8| 3A          +---+---*---+\n    +----------+\n"},{"pn":"4002","desc":"Dual 4-input NOR gates.","pinout":"\n    +---+--+---+             +---+---+---+---*---+       _________\n/1Y |1  +--+ 14| VCC         | A | B | C | D |/Y |  /Y = (A+B+C+D)\n 1A |2       13| /2Y         +===+===+===+===*===+\n 1B |3       12| 2D          | 0 | 0 | 0 | 0 | 1 |\n 1C |4  4002 11| 2C          | 0 | 0 | 0 | 1 | 0 |\n 1D |5       10| 2B          | 0 | 0 | 1 | X | 0 |\n    |6        9| 2A          | 0 | 1 | X | X | 0 |\nGND |7        8|             | 1 | X | X | X | 0 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"4006","desc":"Dual 4-bit and dual 5-bit serial-in serial-out shift registers withcommon clock.","pinout":"\n     +---+--+---+\n  1D |1  +--+ 14| VCC\n/1Q4 |2       13| 1Q4\n CLK |3       12| 2Q5\n  2D |4  4006 11| 2Q4\n  3D |5       10| 3Q4\n  4D |6        9| 4Q5\n GND |7        8| 4Q4\n     +----------+\n"},{"pn":"4007","desc":"Dual complementary CMOS pair and unbuffered inverter.","pinout":"\n     +---+--+---+\n 1pD |1  +--+ 14| VCC\n 1pS |2       13| 2pD\n  1G |3       12| /3Y\n 1nS |4  4007 11| 3pS\n 1nD |5       10| 3G\n  2G |6        9| 3nS\n GND |7        8| 2nD\n     +----------+\n"},{"pn":"4008","desc":"4-bit binary full adder with fast carry.","pinout":"\n    +---+--+---+\n A3 |1  +--+ 16| VCC         S=A+B+CIN\n B2 |2       15| B3\n A2 |3       14| CO\n B1 |4       13| S3\n A1 |5  4008 12| S2\n B0 |6       11| S1\n A0 |7       10| S0\nGND |8        9| CI\n    +----------+\n"},{"pn":"4009","desc":"Hex inverters with level shifted outputs.","pinout":"\n    +---+--+---+             +---*---+               _\nVCC |1  +--+ 16| VDD         | A |/Y |          /Y = A\n/Y1 |2       15| /Y6         +===*===+\n A1 |3       14| A6          | 0 | 1 |\n/Y2 |4       13|             | 1 | 0 |\n A2 |5  4009 12| /Y5         +---*---+\n/Y3 |6       11| A5\n A3 |7       10| /Y4\nGND |8        9| A4\n    +----------+\n"},{"pn":"4010","desc":"Hex buffers with level shifted outputs.","pinout":"\n    +---+--+---+             +---*---+\nVCC |1  +--+ 16| VDD         | A | Y |           Y = A\n Y1 |2       15| Y6          +===*===+\n A1 |3       14| A6          | 0 | 0 |\n Y2 |4       13|             | 1 | 1 |\n A2 |5  4010 12| Y5          +---*---+\n Y3 |6       11| A5\n A3 |7       10| Y4\nGND |8        9| A4\n    +----------+\n"},{"pn":"4011","desc":"Quad 2-input NAND gates.","pinout":"\n    +---+--+---+             +---+---*---+           __\n 1A |1  +--+ 14| VCC         | A | B |/Y |      /Y = AB\n 1B |2       13| 4B          +===+===*===+\n/1Y |3       12| 4A          | 0 | 0 | 1 |\n/2Y |4  4011 11| /4Y         | 0 | 1 | 1 |\n 2A |5       10| /3Y         | 1 | 0 | 1 |\n 2B |6        9| 3B          | 1 | 1 | 0 |\nGND |7        8| 3A          +---+---*---+\n    +----------+\n"},{"pn":"4012","desc":"Dual 4-input NAND gates.","pinout":"\n    +---+--+---+             +---+---+---+---*---+        ____\n/1Y |1  +--+ 14| VCC         | A | B | C | D |/Y |   /Y = ABCD\n 1A |2       13| /2Y         +===+===+===+===*===+\n 1B |3       12| 2D          | 0 | X | X | X | 1 |\n 1C |4  4012 11| 2C          | 1 | 0 | X | X | 1 |\n 1D |5       10| 2B          | 1 | 1 | 0 | X | 1 |\n    |6        9| 2A          | 1 | 1 | 1 | 0 | 1 |\nGND |7        8|             | 1 | 1 | 1 | 1 | 0 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"4013","desc":"Dual D flip-flop with set and reset.","pinout":"\n      +---+--+---+           +---+---+---+---*---+---+\n   1Q |1  +--+ 14| VCC       | D |CLK|SET|RST| Q |/Q |\n  /1Q |2       13| 2Q        +===+===+===+===*===+===+\n 1CLK |3       12| /2Q       | X | X | 0 | 1 | 0 | 1 |\n 1RST |4  4013 11| 2CLK      | X | X | 1 | 0 | 1 | 0 |\n   1D |5       10| 2RST      | X | X | 1 | 1 | 1 | 1 |\n 1SET |6        9| 2D        | 0 | / | 0 | 0 | 0 | 1 |\n  GND |7        8| 2SET      | 1 | / | 0 | 0 | 1 | 1 |\n      +----------+           | X |!/ | 0 | 0 | - | - |\n                             +---+---+---+---*---+---+\n"},{"pn":"4014","desc":"8-bit parallel-in serial-out shift register with three parallel outputs.","pinout":"\n    +---+--+---+\n P7 |1  +--+ 16| VCC\n Q5 |2       15| P6\n Q7 |3       14| P5\n P3 |4       13| P4\n P2 |5  4014 12| Q6\n P1 |6       11| D\n P0 |7       10| CLK\nGND |8        9| LD//SH\n    +----------+\n"},{"pn":"4015","desc":"Dual 4-bit serial-in parallel-out shift register with asynchronous reset.","pinout":"\n     +---+--+---+\n2CLK |1  +--+ 16| VCC\n 2Q3 |2       15| 2D\n 1Q2 |3       14| 2RST\n 1Q1 |4       13| 2Q0\n 1Q0 |5  4015 12| 2Q1\n1RST |6       11| 2Q2\n  1D |7       10| 1Q3\n GND |8        9| 1CLK\n     +----------+\n"},{"pn":"4016","desc":"Quad analog switches.","pinout":"\n     +---+--+---+\n  1X |1  +--+ 14| VCC\n  1Y |2       13| 1EN\n  2Y |3       12| 4EN\n  2X |4  4016 11| 4X\n 2EN |5  4066 10| 4Y\n 3EN |6        9| 3Y\n GND |7        8| 3X\n     +----------+\n"},{"pn":"4017","desc":"4-bit asynchronous decade counter with fully decoded outputs, reset and bothactive high and active low clocks.","pinout":"\n    +---+--+---+\n Q5 |1  +--+ 16| VCC\n Q1 |2       15| RST\n Q0 |3       14| CLK1\n Q2 |4       13| /CLK2\n Q6 |5  4017 12| RCO\n Q7 |6       11| Q9\n Q3 |7       10| Q4\nGND |8        9| Q8\n    +----------+\n"},{"pn":"4018","desc":"5-stage (divide by 2,4,6,8 or 10) Johnson counter with preset inputs.","pinout":"\n    +---+--+---+\n  D |1  +--+ 16| VCC\n P1 |2       15| RST\n P2 |3       14| CLK\n/Q2 |4       13| /Q5\n/Q1 |5  4018 12| P5\n/Q3 |6       11| /Q4\n P3 |7       10| PE\nGND |8        9| P4\n    +----------+\n"},{"pn":"4019","desc":"8-to-4 line noninverting data selector/multiplexer with OR function.","pinout":"\n    +---+--+---+             +---+---+---+---*---+\n4A1 |1  +--+ 16| VCC         | A0| A1| S1| S0| Y |    Y=S0.A0+S1.A1\n3A0 |2       15| 4A0         +===+===+===+===*===+\n3A1 |3       14| S1          | X | X | 0 | 0 | 0 |\n2A0 |4       13| Y4          | X | 0 | 0 | 1 | 0 |\n2A1 |5  4019 12| Y3          | 0 | X | 1 | 0 | 0 |\n1A0 |6       11| Y2          | X | 1 | X | 1 | 1 |\n1A1 |7       10| Y1          | 1 | X | 1 | X | 1 |\nGND |8        9| S0          +---+---+---+---*---+\n    +----------+\n"},{"pn":"4020","desc":"14-bit asynchronous binary counter with reset.","pinout":"\n    +---+--+---+\nQ11 |1  +--+ 16| VCC\nQ12 |2       15| Q10\nQ13 |3       14| Q9\n Q5 |4       13| Q7\n Q4 |5  4020 12| Q8\n Q6 |6       11| RST\n Q3 |7       10| /CLK\nGND |8        9| Q0\n    +----------+\n"},{"pn":"4021","desc":"8-bit parallel-in serial-out shift register with asynchronous load inputand three parallel outputs.","pinout":"\n    +---+--+---+\n P7 |1  +--+ 16| VCC\n Q5 |2       15| P6\n Q7 |3       14| P5\n P3 |4       13| P4\n P2 |5  4021 12| Q6\n P1 |6       11| D\n P0 |7       10| CLK\nGND |8        9| LD//SH\n    +----------+\n"},{"pn":"4022","desc":"3-bit asynchronous binary counter with fully decoded outputs, reset and bothactive high and active low clocks.","pinout":"\n    +---+--+---+\n Q1 |1  +--+ 16| VCC\n Q0 |2       15| RST\n Q2 |3       14| CLK1\n Q5 |4       13| /CLK2\n Q6 |5  4022 12| RCO\n    |6       11| Q4\n Q3 |7       10| Q7\nGND |8        9|\n    +----------+\n"},{"pn":"4023","desc":"Triple 3-input NAND gates.","pinout":"\n    +---+--+---+             +---+---+---*---+       ___\n 1A |1  +--+ 14| VCC         | A | B | C |/Y |  /Y = ABC\n 1B |2       13| 3C          +===+===+===*===+\n 2A |3       12| 3B          | 0 | X | X | 1 |\n 2B |4  4023 11| 3A          | 1 | 0 | X | 1 |\n 2C |5       10| /3Y         | 1 | 1 | 0 | 1 |\n/2Y |6        9| /1Y         | 1 | 1 | 1 | 0 |\nGND |7        8| 1C          +---+---+---*---+\n    +----------+\n"},{"pn":"4024","desc":"7-bit asynchronous binary counter with reset.","pinout":"\n     +---+--+---+\n/CLK |1  +--+ 14| VCC\n RST |2       13|\n  Q6 |3       12| Q0\n  Q5 |4  4024 11| Q1\n  Q4 |5       10|\n  Q3 |6        9| Q2\n GND |7        8|\n     +----------+\n"},{"pn":"4025","desc":"Triple 3-input NOR gates.","pinout":"\n    +---+--+---+             +---+---+---*---+       _____\n 1A |1  +--+ 14| VCC         | A | B | C |/Y |  /Y = A+B+C\n 1B |2       13| 3C          +===+===+===*===+\n 2A |3       12| 3B          | 0 | 0 | 0 | 1 |\n 2B |4  4025 11| 3A          | 0 | 0 | 1 | 0 |\n 2C |5       10| /3Y         | 0 | 1 | X | 0 |\n/2Y |6        9| /1Y         | 1 | X | X | 0 |\nGND |7        8| 1C          +---+---+---*---+\n    +----------+\n"},{"pn":"4026","desc":"4-bit asynchronous decade counter with 7-segment decoder/common-cathodeLED driver, display enable, ripple carry, reset and both active highand active low clocks.","pinout":"\n      +---+--+---+\n CLK1 |1  +--+ 16| VCC\n/CLK2 |2       15| RST\n  DEI |3       14| YC'\n  DEO |4       13| YC\n   CO |5  4026 12| YB\n   YF |6       11| YE\n   YG |7       10| YA\n  GND |8        9| YD\n      +----------+\n"},{"pn":"4027","desc":"Dual J-K flip-flops with set and reset.","pinout":"\n      +---+--+---+           +---+---+---+---+---*---+---+\n   1Q |1  +--+ 16| VCC       | J | K |CLK|SET|RST| Q |/Q |\n  /1Q |2       15| 2Q        +===+===+===+===+===*===+===+\n 1CLK |3       14| /2Q       | X | X | X | 1 | 1 | 1 | 1 |\n 1RST |4       13| 2CLK      | X | X | X | 1 | 0 | 1 | 0 |\n   1K |5  4027 12| 2RST      | X | X | X | 0 | 1 | 0 | 1 |\n   1J |6       11| 2K        | 0 | 0 | / | 0 | 0 | - | - |\n 1SET |7       10| 2J        | 0 | 1 | / | 0 | 0 | 0 | 1 |\n  GND |8        9| 2SET      | 1 | 0 | / | 0 | 0 | 1 | 0 |\n      +----------+           | 1 | 1 | / | 0 | 0 |/Q | Q |\n                             | X | X |!/ | 0 | 0 | - | - |\n                             +---+---+---+---+---*---+---+\n"},{"pn":"4028","desc":"1-of-10 noninverting decoder/demultiplexer.","pinout":"\n    +---+--+---+             +---+---+---+---*---+---+---+---+\n Y4 |1  +--+ 16| VCC         | S3| S2| S1| S0| Y0| Y1|...| Y9|\n Y2 |2       15| Y3          +===+===+===+===*===+===+===+===+\n Y0 |3       14| Y1          | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |\n Y7 |4       13| S1          | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |\n Y9 |5  4028 12| S2          | . | . | . | . | 0 | 0 | . | 0 |\n Y5 |6       11| S3          | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |\n Y6 |7       10| S0          | 1 | 0 | 1 | X | 0 | 0 | 0 | 0 |\nGND |8        9| Y8          | 1 | 1 | X | X | 0 | 0 | 0 | 0 |\n    +----------+             +---+---+---+---*---+---+---+---+\n"},{"pn":"4029","desc":"4-bit synchronous binary/decade up/down counter with preset and ripple carryoutput.","pinout":"\n     +---+--+---+\n  PE |1  +--+ 16| VCC\n  Q4 |2       15| CLK\n  P4 |3       14| Q3\n  P1 |4       13| P3\n/RCI |5  4029 12| P2\n  Q1 |6       11| Q2\n/RCO |7       10| U//D\n GND |8        9| B//D\n     +----------+\n"},{"pn":"4030","desc":"Quad 2-input XOR gates.","pinout":"\n    +---+--+---+             +---+---*---+                    _   _\n 1A |1  +--+ 14| VCC         | A | B | Y |       Y = A$B = (A.B)+(A.B)\n 1B |2       13| 4B          +===+===*===+\n 1Y |3       12| 4A          | 0 | 0 | 0 |\n 2Y |4  4030 11| 4Y          | 0 | 1 | 1 |\n 2A |5       10| 3Y          | 1 | 0 | 1 |\n 2B |6        9| 3B          | 1 | 1 | 0 |\nGND |7        8| 3A          +---+---*---+\n    +----------+\n"},{"pn":"4031","desc":"64-bit serial-in serial-out shift register with multiplexed inputs.","pinout":"\n     +---+--+---+\n   E |1  +--+ 16| VCC\n CLK |2       15| D\n     |3       14|\n     |4       13|\n   Y |5  4031 12|\n Q63 |6       11|\n/Q63 |7       10| E//D\n GND |8        9| CLKout\n     +----------+\n"},{"pn":"4032","desc":"Triple serial adder.","pinout":"\n     +---+--+---+\n  3S |1  +--+ 16| VCC\n3INV |2       15| 3A\n CLK |3       14| 3B\n  2S |4       13| 2A\n2INV |5  4032 12| 2B\nCRST |6       11| 1B\n1INV |7       10| 1A\n GND |8        9| 1S\n     +----------+\n"},{"pn":"4033","desc":"4-bit asynchronous decade counter with 7-segment decoder/common-cathodeLED driver, ripple blanking, ripple carry, reset and both active highand active low clocks.","pinout":"\n      +---+--+---+\n CLK1 |1  +--+ 16| VCC\n/CLK2 |2       15| RST\n  RBI |3       14| LT\n  RBO |4       13| YC\n   CO |5  4033 12| YB\n   YF |6       11| YE\n   YG |7       10| YA\n  GND |8        9| YD\n      +----------+\n"},{"pn":"4034","desc":"8-bit bidirectional universal shift register with common serial input,dual parallel I/O ports and selectable synchronous/asynchronousparallel load.","pinout":"\n     +-----+--+-----+             +------+--------+-------+-------+\n  A7 |1    +--+   24| VCC         | B//A | LD//SH | A0..7 | B0..7 |\n  A6 |2           23| B7          +======+========+=======+=======+\n  A5 |3           22| B6          |  0   |   1    |  in   |  out  |\n  A4 |4           21| B5          |  1   |   1    |  out  |  in   |\n  A3 |5           20| B4          |  0   |   0    |   Z   |  out  |\n  A2 |6           19| B3          |  1   |   0    |  out  |   Z   |\n  A1 |7    4034   18| B2          +------+--------+-------+-------+\n  A0 |8           17| B1\n ENA |9           16| B0\n   D |10          15| CLK\nB//A |11          14| ASY//SY\n GND |12          13| LD//SH\n     +--------------+\n"},{"pn":"4035","desc":"4-bit inverting/noninverting universal shift register with J-/K inputsand asynchronous reset.","pinout":"\n       +---+--+---+\n    Q0 |1  +--+ 16| VCC\n  /INV |2       15| Q1\n    /K |3       14| Q2\n     J |4       13| Q3\n   RST |5  4035 12| P3\n   CLK |6       11| P2\nLD//SH |7       10| P1\n   GND |8        9| P0\n       +----------+\n"},{"pn":"4038","desc":"Triple negative-edge-triggered serial adder.","pinout":"\n     +---+--+---+\n  3S |1  +--+ 16| VCC\n3INV |2       15| 3A\n/CLK |3       14| 3B\n  2S |4       13| 2A\n2INV |5  4038 12| 2B\nCRST |6       11| 1B\n1INV |7       10| 1A\n GND |8        9| 1S\n     +----------+\n"},{"pn":"4040","desc":"12-bit asynchronous binary counter with reset.","pinout":"\n    +---+--+---+\nQ11 |1  +--+ 16| VCC\n Q5 |2       15| Q10\n Q4 |3       14| Q9\n Q6 |4       13| Q7\n Q3 |5  4040 12| Q8\n Q2 |6       11| RST\n Q1 |7       10| /CLK\nGND |8        9| Q0\n    +----------+\n"},{"pn":"4041","desc":"Quad buffers with complementary outputs.","pinout":"\n    +---+--+---+             +---*---+---+\n 1Y |1  +--+ 14| VCC         | A | Y |/Y |       Y = A\n/1Y |2       13| 4A          +===*===+===+\n 1A |3       12| /4Y         | 0 | 0 | 1 |\n 2Y |4  4041 11| 4Y          | 1 | 1 | 0 |\n/2Y |5       10| 3A          +---*---+---+\n 2A |6        9| /3Y\nGND |7        8| 3Y\n    +----------+\n"},{"pn":"4042","desc":"4-bit transparent latch with selectable latch enable polarity andcomplementary outputs.","pinout":"\n    +---+--+---+             +---+---+---*---+---+\n Q3 |1  +--+ 16| VCC         | LE| LP| D | Q |/Q |\n Q0 |2       15| /Q3         +===+===+===*===+===+\n/Q0 |3       14| D3          | 0 | 0 | 0 | 0 | 1 |\n D0 |4       13| D2          | 0 | 0 | 1 | 1 | 0 |\n LE |5  4042 12| /Q2         | 1 | 0 | X | - | - |\n LP |6       11| Q2          | 1 | 1 | 0 | 0 | 1 |\n D2 |7       10| Q1          | 1 | 1 | 1 | 1 | 0 |\nGND |8        9| /Q1         | 0 | 1 | X | - | - |\n    +----------+             +---+---+---*---+---+\n"},{"pn":"4043","desc":"Quad 3-state S-R latches with overriding set.","pinout":"\n    +---+--+---+             +---+---+---*---+\n 1Q |1  +--+ 16| VCC         | S | R | OE| Q |\n 2Q |2       15| 1R          +===+===+===*===+\n 2R |3       14| 1S          | X | X | 0 | Z |\n 2S |4       13|             | 0 | 0 | 1 | - |\n OE |5  4043 12| 4S          | 0 | 1 | 1 | 1 |\n 3S |6       11| 4R          | 1 | 0 | 1 | 0 |\n 3R |7       10| 4Q          | 1 | 1 | 1 | 1 |\nGND |8        9| 3Q          +---+---+---*---+\n    +----------+\n"},{"pn":"4044","desc":"Quad 3-state S-R latches with overriding reset.","pinout":"\n    +---+--+---+             +---+---+---*---+\n 1Q |1  +--+ 16| VCC         | S | R | OE| Q |\n    |2       15| 4S          +===+===+===*===+\n 2S |3       14| 4R          | X | X | 0 | Z |\n 2R |4       13| 2Q          | 0 | 0 | 1 | - |\n OE |5  4044 12| 4R          | 0 | 1 | 1 | 1 |\n 3S |6       11| 4S          | 1 | 0 | 1 | 0 |\n 3R |7       10| 4Q          | 1 | 1 | 1 | 0 |\nGND |8        9| 3Q          +---+---+---*---+\n    +----------+\n"},{"pn":"4045","desc":"21-bit asynchronous binary counter with oscillator and reset input.","pinout":"\n    +---+--+---+\n pS |1  +--+ 16| X1\n nS |2       15| X0\nVCC |3       14| GND\n    |4       13|\n    |5  4045 12|\n    |6       11|\n QA |7       10|\n QB |8        9|\n    +----------+\n"},{"pn":"4046","desc":"Phase Locked Loop.","pinout":"\n       +---+--+---+\nPCPout |1  +--+ 16| VCC\nPC1out |2       15| Zener\n PCinB |3       14| PCinA\nVCOout |4       13| PC2out\n   /EN |5  4046 12| R2\n   C1A |6       11| R1\n   C1B |7       10| SFout\n   GND |8        9| VCOin\n       +----------+\n"},{"pn":"4047","desc":"Low-power astable/monostable multivibrator with oscillator output.","pinout":"\n      +---+--+---+\n Cext |1  +--+ 14| VCC\n Rext |2       13| OSC\nRCext |3       12| RETRIG\n /AST |4  4047 11| /Q\n  AST |5       10| Q\n  /TR |6        9| RST\n  GND |7        8| TR\n      +----------+\n"},{"pn":"4048","desc":"3-state 8-input multifunction gate.","pinout":"\n    +---+--+---+             +---+---+---+---*------------------------+\n  Y |1  +--+ 16| VCC         | S2| S1| S0| OE| Output function        |\n OE |2       15| X           +===+===+===+===*========================+\n  A |3       14| H           | X | X | X | 0 | Z                      |\n  B |4       13| G           | 0 | 0 | 0 | 1 | 8-input NOR            |\n  C |5  4048 12| F           | 0 | 0 | 1 | 1 | 8-input OR             |\n  D |6       11| E           | 0 | 1 | 0 | 1 | 2-wide 4-input OR-AND  |\n S1 |7       10| S2          | 0 | 1 | 1 | 1 | 2-wide 4-input OR-NAND |\nGND |8        9| S0          | 1 | 0 | 0 | 1 | 8-input AND            |\n    +----------+             | 1 | 0 | 1 | 1 | 8-input NAND           |\n                             | 1 | 1 | 0 | 1 | 2-wide 4-input AND-NOR |\n                             | 1 | 1 | 1 | 1 | 2-wide 4-input AND-OR  |\n                             +---+---+---+---*------------------------+\n"},{"pn":"4049","desc":"Hex inverters with high-to-low level shifter inputs.","pinout":"\n    +---+--+---+             +---*---+               _\nVCC |1  +--+ 16|             | A |/Y |          /Y = A\n/Y1 |2       15| /Y6         +===*===+\n A1 |3       14| A6          | 0 | 1 |\n/Y2 |4       13|             | 1 | 0 |\n A2 |5  4049 12| /Y5         +---*---+\n/Y3 |6       11| A5\n A3 |7       10| /Y4\nGND |8        9| A4\n    +----------+\n"},{"pn":"4066","desc":"Quad analog switches.","pinout":"\n     +---+--+---+\n  1X |1  +--+ 14| VCC\n  1Y |2       13| 1EN\n  2Y |3       12| 4EN\n  2X |4  4016 11| 4X\n 2EN |5  4066 10| 4Y\n 3EN |6        9| 3Y\n GND |7        8| 3X\n     +----------+\n"},{"pn":"Z80CPU, Z8400","desc":"Zilog Z80 CPU.","pinout":"\n      +-----+--+-----+\n  A11 |1    +--+   40| A10\n  A12 |2           39| A9\n  A13 |3           38| A8\n  A14 |4           37| A7\n  A15 |5           36| A6\n  CLK |6           35| A5\n   D4 |7           34| A4\n   D3 |8           33| A3\n   D5 |9           32| A2\n   D6 |10   Z8400  31| A1\n  VCC |11    CPU   30| A0\n   D2 |12          29| GND\n   D7 |13          28| /RFSH\n   D0 |14          27| /M1\n   D1 |15          26| /RST\n /INT |16          25| /BUSRQ\n /NMI |17          24| /WAIT\n/HALT |18          23| /BUSAK\n/MREQ |19          22| /WR\n/IORQ |20          21| /RD\n      +--------------+\n"},{"pn":"Z180","desc":"Integrated Z80-series microprocessor.","pinout":"\nPLCC68\n+---------------+---------------+---------------+---------------+\n| 10 /INT0      | 27 A12        | 44 D7         | 61 /RFSH      |\n| 11 /INT1      | 28 A13        | 45 /RTS0      | 62 /IORQ      |\n| 12 /INT2      | 29 A14        | 46 /CTS0      | 63 /MREQ      |\n| 13 ST         | 30 A15        | 47 /DCD0      | 64 E          |\n| 14 A0         | 31 A16        | 48 TxD0       | 65 /M1        |\n| 15 A1         | 32 A17        | 49 RxD0       | 66 /WR        |\n| 16 A2         | 33 A18 TOUT   | 50 CLK0 /DREQ0| 67 /RD        |\n| 17 A3         | 34 VCC        | 51 TxD1       | 68 CLK        |\n| 18            | 35            | 52            |  1 GND        |\n| 19 A4         | 36 GND        | 53 RxD1       |  2 GND        |\n| 20 A5         | 37 D0         | 54 CLK1 /TEND0|  3 X0         |\n| 21 A6         | 38 D1         | 55 TxDS       |  4 X1         |\n| 22 A7         | 39 D2         | 56 RxDS /CTS1 |  5 /WAIT      |\n| 23 A8         | 40 D3         | 57 CLKS       |  6 /BUSACK    |\n| 24 A9         | 41 D4         | 58 /DREQ1     |  7 /BUSREQ    |\n| 25 A10        | 42 D5         | 59 /TEND1     |  8 /RST       |\n| 26 A11        | 43 D6         | 60 /HALT      |  9 /NMI       |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"PIC1652, PIC1654, PIC1656, PIC1658 (SSOP)","desc":"MicroChip PIC microcontrollers.","pinout":"\n      +---+--+---+\n  RA2 |1  +--+ 20| RA1\n  RA3 |2       19| RA0\nT0CKI |3       18| X1\n /RST |4  PIC  17| X0\n  GND |5 16C52 16| VCC\n  GND |6 16C54 15| VCC\n  RB0 |7 16C55 14| RB7\n  RB1 |8 16C58 13| RB6\n  RB2 |9       12| RB5\n  RB3 |10      11| RB4\n      +----------+\n"},{"pn":"PIC1652, PIC1654, PIC1656, PIC1658 (DIP,SO)","desc":"MicroChip PIC microcontrollers.","pinout":"\n      +---+--+---+\n  RA2 |1  +--+ 18| RA1\n  RA3 |2       17| RA0\nT0CKI |3  PIC  16| X1\n /RST |4 16C52 15| X0\n  GND |5 16C54 14| VCC\n  RB0 |6 16C56 13| RB7\n  RB1 |7 16C58 12| RB6\n  RB2 |8       11| RB5\n  RB3 |9       10| RB4\n      +----------+\n"},{"pn":"PIC1655, PIC1657 (SSOP)","desc":"MicroChip PIC microcontrollers.","pinout":"\n      +---+--+---+\n  GND |1  +--+ 28| /RST\nT0CKI |2       27| X1\n  VCC |3       26| X0\n  VCC |4       25| RC7\n  RA0 |5       24| RC6\n  RA1 |6  PIC  23| RC5\n  RA2 |7 16C55 22| RC4\n  RA3 |8 16C57 21| RC3\n  RB0 |9       20| RC2\n  RB1 |10      19| RC1\n  RB2 |11      18| RC0\n  RB3 |12      17| RB7\n  RB4 |13      16| RB6\n  GND |14      15| RB5\n      +----------+\n"},{"pn":"PIC1655, PIC1657 (DIP,SO)","desc":"MicroChip PIC microcontrollers.","pinout":"\n      +---+--+---+\nT0CKI |1  +--+ 28| /RST\n  VCC |2       27| X1\n      |3       26| X0\n  GND |4       25| RC7\n      |5       24| RC6\n  RA0 |6  PIC  23| RC5\n  RA1 |7 16C55 22| RC4\n  RA2 |8 16C57 21| RC3\n  RA3 |9       20| RC2\n  RB0 |10      19| RC1\n  RB1 |11      18| RC0\n  RB2 |12      17| RB7\n  RB3 |13      16| RB6\n  RB4 |14      15| RB5\n      +----------+\n"},{"pn":"PIC1661 (DIP,SO)","desc":"MicroChip PIC microcontrollers.","pinout":"\n     +---+--+---+\n RA2 |1  +--+ 18| RA1\n RA3 |2       17| RA0\n RA4 |3       16| X1\n/RST |4  PIC  15| X0\n GND |5 16C61 14| VCC\n RB0 |6 16C71 13| RB7\n RB1 |7 16C84 12| RB6\n RB2 |8       11| RB5\n RB3 |9       10| RB4\n     +----------+\n"},{"pn":"PIC1662, PIC1663, PIC1673 (DIP,SO)","desc":"MicroChip PIC microcontrollers.","pinout":"\n     +---+--+---+\n/RST |1  +--+ 28| RB7\n RA0 |2       27| RB6\n RA1 |3       26| RB5\n RA2 |4       25| RB4\n RA3 |5       24| RB3\n RA4 |6  PIC  23| RB2\n RA5 |7 16C62 22| RB1\n GND |8 16C63 21| RB0\n  X1 |9 16C73 20| VCC\n  X0 |10      19| GND\n RC0 |11      18| RC7\n RC1 |12      17| RC6\n RC2 |13      16| RC5\n RC3 |14      15| RC4\n     +----------+\n"},{"pn":"PIC1664, PIC1665, PIC1674 (DIP)","desc":"MicroChip PIC microcontrollers.","pinout":"\n     +-----+--+-----+\n/RST |1    +--+   40| RB7\n RA0 |2           39| RB6\n RA1 |3           38| RB5\n RA2 |4           37| RB4\n RA3 |5           36| RB3\n RA4 |6           35| RB2\n RA5 |7           34| RB1\n RE0 |8           33| RB0\n RE1 |9    PIC    32| VCC\n RE2 |10  16C64   31| GND\n VCC |11  16C65   30| RD7\n GND |12  16C74   29| RD6\n  X1 |13          28| RD5\n  X0 |14          27| RD4\n RC0 |15          26| RC7\n RC1 |16          25| RC6\n RC2 |17          24| RC5\n RC3 |18          23| RC4\n RD0 |19          22| RD3\n RD1 |20          21| RD2\n     +--------------+\n"},{"pn":"PIC16C64, PIC16C65, PIC16C74 (PLCC)","desc":"MicroChip PIC microcontrollers.","pinout":"\nPLCC44\n+---------------+---------------+---------------+---------------+\n|  7 RA4        | 18 RC1        | 29 RC7        | 40            |\n|  8 RA5        | 19 RC2        | 30 RD4        | 41 RB4        |\n|  9 RE0        | 20 RC3        | 31 RD5        | 42 RB5        |\n| 10 RE1        | 21 RD0        | 32 RD6        | 43 RB6        |\n| 11 RE2        | 22 RD1        | 33 RD7        | 44 RB7        |\n| 12 VCC        | 23 RD2        | 34 GND        |  1            |\n| 13 GND        | 24 RD3        | 35 VCC        |  2 /RST       |\n| 14 X1         | 25 RC4        | 36 RB0        |  3 RA0        |\n| 15 X0         | 26 RC5        | 37 RB1        |  4 RA1        |\n| 16 RC0        | 27 RC6        | 38 RB2        |  5 RA2        |\n| 17            | 28            | 39 RB3        |  6 RA3        |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"PIC16C64, PIC16C65, PIC16C74 (MQFP)","desc":"MicroChip PIC microcontrollers.","pinout":"\nMQFP44\n+---------------+---------------+---------------+---------------+\n|  1 RC7        | 12            | 23 RA4        | 34            |\n|  2 RD4        | 13            | 24 RA5        | 35 RC1        |\n|  3 RD5        | 14 RB4        | 25 RE0        | 36 RC2        |\n|  4 RD6        | 15 RB5        | 26 RE1        | 37 RC3        |\n|  5 RD7        | 16 RB6        | 27 RE2        | 38 RD0        |\n|  6 GND        | 17 RB7        | 28 VCC        | 39 RD1        |\n|  7 VCC        | 18 /RST       | 29 GND        | 40 RD2        |\n|  8 RB0        | 19 RA0        | 30 X1         | 41 RD3        |\n|  9 RB1        | 20 RA1        | 31 X0         | 42 RC4        |\n| 10 RB2        | 21 RA2        | 32 RC0        | 43 RC5        |\n| 11 RB3        | 22 RA3        | 33            | 44 RC6        |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"PIC1671, PIC1684 (DIP,SO)","desc":"MicroChip PIC microcontrollers.","pinout":"\n     +---+--+---+\n RA2 |1  +--+ 18| RA1\n RA3 |2       17| RA0\n RA4 |3       16| X1\n/RST |4  PIC  15| X0\n GND |5 16C61 14| VCC\n RB0 |6 16C71 13| RB7\n RB1 |7 16C84 12| RB6\n RB2 |8       11| RB5\n RB3 |9       10| RB4\n     +----------+\n"},{"pn":"6309, 6809, 6809","desc":"Motorola 6809 and Hitachi 63C09 CPU.","pinout":"\n      +-----+--+-----+\n  GND |1    +--+   40| /HALT\n /NMI |2           39| X1\n /IRQ |3           38| X0\n/FIRQ |4           37| /RST\n   BS |5           36| MRDY\n   BA |6           35| Q\n  VCC |7           34| E\n   A0 |8           33| /BREQ\n   A1 |9           32| R//W\n   A2 |10  MC6809  31| D0\n   A3 |11  H63C09  30| D1\n   A4 |12          29| D2\n   A5 |13          28| D3\n   A6 |14          27| D4\n   A7 |15          26| D5\n   A8 |16          25| D6\n   A9 |17          24| D7\n  A10 |18          23| A15\n  A11 |19          22| A14\n  A12 |20          21| A13\n      +--------------+\n"},{"pn":"6502, 65SC02","desc":"MOS Technologies 6502 CPU.","pinout":"\n      +-----+--+-----+\n  GND |1    +--+   40| /RST\n  RDY |2           39| P2\n   P1 |3           38| /SO\n /IRQ |4           37| P0 (in)\n      |5           36|\n /NMI |6           35|\n SYNC |7           34| R//W\n  VCC |8           33| D0\n   A0 |9           32| D1\n   A1 |10   6502   31| D2\n   A2 |11  65SC02  30| D3\n   A3 |12          29| D4\n   A4 |13          28| D5\n   A5 |14          27| D6\n   A6 |15          26| D7\n   A7 |16          25| A15\n   A8 |17          24| A14\n   A9 |18          23| A13\n  A10 |19          22| A12\n  A11 |20          21| GND\n      +--------------+\n"},{"pn":"6802","desc":"Motorola 6802 CPU.","pinout":"\n      +-----+--+-----+\n  GND |1    +--+   40| /RST\n/HALT |2           39| X1\n   MR |3           38| X0\n /IRQ |4           37| E\n  VMA |5           36| RAMEN\n /NMI |6           35| VCC_RAM\n   BA |7           34| R//W\n  VCC |8           33| D0\n   A0 |9           32| D1\n   A1 |10    MC    31| D2\n   A2 |11   6802   30| D3\n   A3 |12          29| D4\n   A4 |13          28| D5\n   A5 |14          27| D6\n   A6 |15          26| D7\n   A7 |16          25| A15\n   A8 |17          24| A14\n   A9 |18          23| A13\n  A10 |19          22| A12\n  A11 |20          21| GND\n      +--------------+\n"},{"pn":"8031, 8032 (PLCC)","desc":"Intel 8051-series microcontroller.","pinout":"\nPLCC44\n+---------------+---------------+---------------+---------------+\n|  7 P1.5 CEX2  | 18 P3.6 /WR   | 29 P2.5 A13   | 40 P0.3 AD3   |\n|  8 P1.6 CEX3  | 19 P3.7 /RD   | 30 P2.6 A14   | 41 P0.2 AD2   |\n|  9 P1.7 CEX4  | 20 X0         | 31 P2.7 A15   | 42 P0.1 AD1   |\n| 10 RST        | 21 X1         | 32 /PSEN      | 43 P0.0 AD0   |\n| 11 P3.0 RxD   | 22 GND        | 33 ALE /PROG  | 44 VCC        |\n| 12            | 23            | 34            |  1            |\n| 13 P3.1 TxD   | 24 P2.0 A8    | 35 /EA VPP    |  2 P1.0 T2    |\n| 14 P3.2 /INT0 | 25 P2.1 A9    | 36 P0.7 AD7   |  3 P1.1 T2EX  |\n| 15 P3.3 /INT1 | 26 P2.2 A10   | 37 P0.6 AD6   |  4 P1.2 ECI   |\n| 16 P3.4 T0    | 27 P2.3 A11   | 38 P0.5 AD5   |  5 P1.3 CEX0  |\n| 17 P3.5 T1    | 28 P2.4 A12   | 39 P0.4 AD4   |  6 P1.4 CEX1  |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"8031, 8032 (DIP)","desc":"Intel 8051-series microcontroller.","pinout":"\n           +-----+--+-----+\n   T2 P1.0 |1    +--+   40| VCC\n T2EX P1.1 |2           39| P0.0 AD0\n  ECI P1.2 |3           38| P0.1 AD1\n CEX0 P1.3 |4           37| P0.2 AD2\n CEX1 P1.4 |5           36| P0.3 AD3\n CEX2 P1.5 |6           35| P0.4 AD4\n CEX3 P1.6 |7           34| P0.5 AD5\n CEX4 P1.7 |8           33| P0.6 AD6\n       RST |9           32| P0.7 AD7\n  RxD P3.0 |10   8051   31| /EA VPP\n  TxD P3.1 |11  series  30| ALE /PROG\n/INT0 P3.2 |12          29| /PSEN\n/INT1 P3.3 |13          28| P2.7 A15\n   T0 P3.4 |14          27| P2.6 A14\n   T1 P3.5 |15          26| P2.5 A13\n  /WR P3.6 |16          25| P2.4 A12\n  /RD P3.7 |17          24| P2.3 A11\n        X0 |18          23| P2.2 A10\n        X1 |19          22| P2.1 A9\n       GND |20          21| P2.0 A8\n           +--------------+\n"},{"pn":"8035, 8039, 8040, 8048, 8049, 8050 (PLCC)","desc":"Intel 8048-series microcontroller.","pinout":"\nPLCC44\n+---------------+---------------+---------------+---------------+\n|  7 /INT       | 18 DB4        | 29 VCCRAM VPP | 40 P2.5       |\n|  8 EA         | 19 DB5        | 30 P1.0       | 41 P2.6       |\n|  9 /RD        | 20 DB6        | 31 P1.1       | 42 P2.7       |\n| 10 /PSEN      | 21 DB7        | 32 P1.2       | 43 T1         |\n| 11 /WR        | 22 GND        | 33 P1.3       | 44 VCC        |\n| 12            | 23            | 34            |  1            |\n| 13 ALE        | 24 P2.0       | 35 P1.4       |  2 T0         |\n| 14 DB0        | 25 P2.1       | 36 P1.5       |  3 X1         |\n| 15 DB1        | 26 P2.2       | 37 P1.6       |  4 X0         |\n| 16 DB2        | 27 P2.3       | 38 P1.7       |  5 /RST       |\n| 17 DB3        | 28 PROG       | 39 P2.4       |  6 /SS        |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"8035, 8039, 8040, 8048, 8049, 8050 (DIP)","desc":"Intel 8048-series microcontroller.","pinout":"\n      +-----+--+-----+\n   T0 |1    +--+   40| VCC\n   X1 |2           39| T1\n   X0 |3           38| P2.7\n /RST |4           37| P2.6\n  /SS |5           36| P2.5\n /INT |6           35| P2.4\n   EA |7           34| P1.7\n  /RD |8           33| P1.6\n/PSEN |9           32| P1.5\n  /WR |10   8048   31| P1.4\n  ALE |11  series  30| P1.3\n  DB0 |12          29| P1.2\n  DB1 |13          28| P1.1\n  DB2 |14          27| P1.0\n  DB3 |15          26| VCC_RAM VPP\n  DB4 |16          25| PROG\n  DB5 |17          24| P2.3\n  DB6 |18          23| P2.2\n  DB7 |19          22| P2.1\n  GND |20          21| P2.0\n      +--------------+\n"},{"pn":"8051, 8052, 8054, 8058 (DIP)","desc":"Intel 8051-series microcontroller.","pinout":"\n           +-----+--+-----+\n   T2 P1.0 |1    +--+   40| VCC\n T2EX P1.1 |2           39| P0.0 AD0\n  ECI P1.2 |3           38| P0.1 AD1\n CEX0 P1.3 |4           37| P0.2 AD2\n CEX1 P1.4 |5           36| P0.3 AD3\n CEX2 P1.5 |6           35| P0.4 AD4\n CEX3 P1.6 |7           34| P0.5 AD5\n CEX4 P1.7 |8           33| P0.6 AD6\n       RST |9           32| P0.7 AD7\n  RxD P3.0 |10   8051   31| /EA VPP\n  TxD P3.1 |11  series  30| ALE /PROG\n/INT0 P3.2 |12          29| /PSEN\n/INT1 P3.3 |13          28| P2.7 A15\n   T0 P3.4 |14          27| P2.6 A14\n   T1 P3.5 |15          26| P2.5 A13\n  /WR P3.6 |16          25| P2.4 A12\n  /RD P3.7 |17          24| P2.3 A11\n        X0 |18          23| P2.2 A10\n        X1 |19          22| P2.1 A9\n       GND |20          21| P2.0 A8\n           +--------------+\n"},{"pn":"8051, 8052 (PLCC)","desc":"Intel 8051-series microcontroller.","pinout":"\nPLCC44\n+---------------+---------------+---------------+---------------+\n|  7 P1.5 CEX2  | 18 P3.6 /WR   | 29 P2.5 A13   | 40 P0.3 AD3   |\n|  8 P1.6 CEX3  | 19 P3.7 /RD   | 30 P2.6 A14   | 41 P0.2 AD2   |\n|  9 P1.7 CEX4  | 20 X0         | 31 P2.7 A15   | 42 P0.1 AD1   |\n| 10 RST        | 21 X1         | 32 /PSEN      | 43 P0.0 AD0   |\n| 11 P3.0 RxD   | 22 GND        | 33 ALE /PROG  | 44 VCC        |\n| 12            | 23            | 34            |  1            |\n| 13 P3.1 TxD   | 24 P2.0 A8    | 35 /EA VPP    |  2 P1.0 T2    |\n| 14 P3.2 /INT0 | 25 P2.1 A9    | 36 P0.7 AD7   |  3 P1.1 T2EX  |\n| 15 P3.3 /INT1 | 26 P2.2 A10   | 37 P0.6 AD6   |  4 P1.2 ECI   |\n| 16 P3.4 T0    | 27 P2.3 A11   | 38 P0.5 AD5   |  5 P1.3 CEX0  |\n| 17 P3.5 T1    | 28 P2.4 A12   | 39 P0.4 AD4   |  6 P1.4 CEX1  |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"8054, 8058 (PLCC)","desc":"Intel 8051-series microcontroller.","pinout":"\nPLCC44\n+---------------+---------------+---------------+---------------+\n|  7 P1.5 CEX2  | 18 P3.6 /WR   | 29 P2.5 A13   | 40 P0.3 AD3   |\n|  8 P1.6 CEX3  | 19 P3.7 /RD   | 30 P2.6 A14   | 41 P0.2 AD2   |\n|  9 P1.7 CEX4  | 20 X0         | 31 P2.7 A15   | 42 P0.1 AD1   |\n| 10 RST        | 21 X1         | 32 /PSEN      | 43 P0.0 AD0   |\n| 11 P3.0 RxD   | 22 GND        | 33 ALE /PROG  | 44 VCC        |\n| 12            | 23            | 34            |  1 GND        |\n| 13 P3.1 TxD   | 24 P2.0 A8    | 35 /EA VPP    |  2 P1.0 T2    |\n| 14 P3.2 /INT0 | 25 P2.1 A9    | 36 P0.7 AD7   |  3 P1.1 T2EX  |\n| 15 P3.3 /INT1 | 26 P2.2 A10   | 37 P0.6 AD6   |  4 P1.2 ECI   |\n| 16 P3.4 T0    | 27 P2.3 A11   | 38 P0.5 AD5   |  5 P1.3 CEX0  |\n| 17 P3.5 T1    | 28 P2.4 A12   | 39 P0.4 AD4   |  6 P1.4 CEX1  |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"8085","desc":"Intel 8085 CPU.","pinout":"\n       +-----+--+-----+\n    X1 |1    +--+   40| VCC\n    X2 |2           39| HOLD\nRSTOUT |3           38| HLDA\n   SOD |4           37| CLK\n   SID |5           36| /RSTIN\n  TRAP |6           35| RDY\n RST75 |7           34| IO//M\n RST65 |8           33| S1\n RST55 |9           32| /RD\n  INTR |10   8085   31| /WR\n /INTA |11          30| ALE\n   AD0 |12          29| S0\n   AD1 |13          28| A15\n   AD2 |14          27| A14\n   AD3 |15          26| A13\n   AD4 |16          25| A12\n   AD5 |17          24| A11\n   AD6 |18          23| A10\n   AD7 |19          22| A9\n   GND |20          21| A8\n       +--------------+\n"},{"pn":"8086","desc":"Intel 8086 CPU.","pinout":"\n     +-----+--+-----+\n GND |1    +--+   40| VCC\nAD14 |2           39| AD15\nAD13 |3           38| A16  S3\nAD12 |4           37| A17  S4\nAD11 |5           36| A18  S5\nAD10 |6           35| A19  S6\n AD9 |7           34| /BHE S7\n AD8 |8           33| MN//MX\n AD7 |9           32| /RD\n AD6 |10          31| HOLD  /RQ//GT0\n AD5 |11   8086   30| HLDA  /RQ//GT1\n AD4 |12          29| /WR   /LOCK\n AD3 |13          28| M//IO /S2\n AD2 |14          27| DT//R /S1\n AD1 |15          26| /DEN  /S0\n AD0 |16          25| ALE   QS0\n NMI |17          24| /INTA QS1\nINTR |18          23| /TEST\n CLK |19          22| READY\n GND |20          21| RST\n     +--------------+\n"},{"pn":"8088","desc":"Intel 8088 CPU.","pinout":"\n     +-----+--+-----+\n GND |1    +--+   40| VCC\n A14 |2           39| A15\n A13 |3           38| A16 S3\n A12 |4           37| A17 S4\n A11 |5           36| A18 S5\n A10 |6           35| A19 S6\n  A9 |7           34| /SSO\n  A8 |8           33| MN//MX\n AD7 |9           32| /RD\n AD6 |10          31| HOLD  /RQ//GT0\n AD5 |11   8088   30| HLDA  /RQ//GT1\n AD4 |12          29| /WR   /LOCK\n AD3 |13          28| M//IO /S2\n AD2 |14          27| DT//R /S1\n AD1 |15          26| /DEN  /S0\n AD0 |16          25| ALE   QS0\n NMI |17          24| /INTA QS1\nINTR |18          23| /TEST\n CLK |19          22| READY\n GND |20          21| RST\n     +--------------+\n"},{"pn":"8096, 8396, 8796, 8797","desc":"Intel 8096-series 16-bit microcontrollers.","pinout":"\nPLCC68\n+---------------+---------------+---------------+---------------+\n| 10 P0.5 ACH5  | 27 HSI3 HSO5  | 44 P2.3 T2CLK | 61 /RD        |\n| 11 P0.4 ACH4  | 28 HSO0 /PACT | 45 P4.7 AD15  | 62 ALE /ADV   |\n| 12 AGND       | 29 HSO1       | 46 P4.6 AD14  | 63 INST       |\n| 13 Vref       | 30 P1.5 /BREQ | 47 P4.5 AD13  | 64 BUSWIDTH   |\n| 14 Vpd        | 31 P1.6 /HLDA | 48 P4.4 AD12  | 65 CLK        |\n| 15 P2.2 EXTINT| 32 P1.7 /HOLD | 49 P4.3 AD11  | 66 X0         |\n| 16 /RST       | 33 P2.6       | 50 P4.2 AD10  | 67 X1         |\n| 17 P2.1 RxD   | 34 HSO2       | 51 P4.1 AD9   | 68 GND        |\n| 18 P2.0 TxD   | 35 HSO3       | 52 P4.0 AD8   |  1 VCC        |\n| 19 P1.0       | 36 GND        | 53 P3.7 AD7   |  2 /EA        |\n| 20 P1.1       | 37 VPP        | 54 P3.6 AD6   |  3 NMI        |\n| 21 P1.2       | 38 P2.7 T2CAP | 55 P3.5 AD5   |  4 P0.3 ACH3  |\n| 22 P1.3       | 39 P2.5 PWM   | 56 P3.4 AD4   |  5 P0.1 ACH1  |\n| 23 P1.4       | 40 /WRL /WR   | 57 P3.3 AD3   |  6 P0.0 ACH0  |\n| 24 HSI0       | 41 /WRH /BHE  | 58 P3.2 AD2   |  7 P0.2 ACH2  |\n| 25 HSI1       | 42 P2.4 T2RST | 59 P3.1 AD1   |  8 P0.6 ACH6  |\n| 26 HSI2 HSO4  | 43 READY      | 60 P3.0 AD0   |  9 P0.7 ACH7  |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"8097, 8397, 8797","desc":"Intel 8096-series 16-bit microcontrollers.","pinout":"\nPLCC68\n+---------------+---------------+---------------+---------------+\n| 10 P0.5 ACH5  | 27 HSI3 HSO5  | 44 P2.3 T2CLK | 61 /RD        |\n| 11 P0.4 ACH4  | 28 HSO0 /PACT | 45 P4.7 AD15  | 62 ALE /ADV   |\n| 12 AGND       | 29 HSO1       | 46 P4.6 AD14  | 63 INST       |\n| 13 Vref       | 30 P1.5 /BREQ | 47 P4.5 AD13  | 64 BUSWIDTH   |\n| 14 Vpd        | 31 P1.6 /HLDA | 48 P4.4 AD12  | 65 CLK        |\n| 15 P2.2 EXTINT| 32 P1.7 /HOLD | 49 P4.3 AD11  | 66 X0         |\n| 16 /RST       | 33 P2.6       | 50 P4.2 AD10  | 67 X1         |\n| 17 P2.1 RxD   | 34 HSO2       | 51 P4.1 AD9   | 68 GND        |\n| 18 P2.0 TxD   | 35 HSO3       | 52 P4.0 AD8   |  1 VCC        |\n| 19 P1.0       | 36 GND        | 53 P3.7 AD7   |  2 /EA        |\n| 20 P1.1       | 37 VPP        | 54 P3.6 AD6   |  3 NMI        |\n| 21 P1.2       | 38 P2.7 T2CAP | 55 P3.5 AD5   |  4 P0.3 ACH3  |\n| 22 P1.3       | 39 P2.5 PWM   | 56 P3.4 AD4   |  5 P0.1 ACH1  |\n| 23 P1.4       | 40 /WRL /WR   | 57 P3.3 AD3   |  6 P0.0 ACH0  |\n| 24 HSI0       | 41 /WRH /BHE  | 58 P3.2 AD2   |  7 P0.2 ACH2  |\n| 25 HSI1       | 42 P2.4 T2RST | 59 P3.1 AD1   |  8 P0.6 ACH6  |\n| 26 HSI2 HSO4  | 43 READY      | 60 P3.0 AD0   |  9 P0.7 ACH7  |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"MAB8401, MAB8411, MAB8421, MAB8441, MAB8461","desc":"Philips 8-bit microcontrollers (based on 8051 series).","pinout":"\n         +-----+--+-----+\n    P2.2 |1    +--+   28| VCC\n    P2.3 |2           27| P2.1\n    SCLK |3           26| P2.0\n    P0.0 |4           25| P1.7\n    P0.1 |5           24| P1.6\n    P0.2 |6           23| P1.5\n    P0.3 |7           22| P1.4\n    P0.4 |8  MAB84x1  21| P1.3\n    P0.5 |9           20| P1.2\n    P0.6 |10          19| P1.1\n    P0.7 |11          18| P1.0\n/INT /T0 |12          17| RESET\n      T1 |13          16| X2\n     GND |14          15| X1\n         +--------------+\n"},{"pn":"Z8600","desc":"Zilog Z8-series microcontroller.","pinout":"\n       +-----+--+-----+\n   VCC |1    +--+   28| P3.6\n    X2 |2           27| P3.1\n    X1 |3           26| P2.5\n  /RST |4           25| P2.4\n   /DS |5           24| P2.3\n  P3.5 |6           23| P2.2\n   GND |7           22| P2.1\n  P0.0 |8   Z8600   21| P1.7\n  P0.1 |9           20| P1.6\n  P0.2 |10          19| P1.5\n  P0.3 |11          18| P1.4\n  P0.4 |12          17| P1.3\n  P0.5 |13          16| P1.2\n  P1.0 |14          15| P1.1\n       +--------------+\n"},{"pn":"8748, 8749 (DIP)","desc":"Intel 8048-series microcontroller.","pinout":"\n      +-----+--+-----+\n   T0 |1    +--+   40| VCC\n   X1 |2           39| T1\n   X0 |3           38| P2.7\n /RST |4           37| P2.6\n  /SS |5           36| P2.5\n /INT |6           35| P2.4\n   EA |7           34| P1.7\n  /RD |8           33| P1.6\n/PSEN |9           32| P1.5\n  /WR |10   8048   31| P1.4\n  ALE |11  series  30| P1.3\n  DB0 |12          29| P1.2\n  DB1 |13          28| P1.1\n  DB2 |14          27| P1.0\n  DB3 |15          26| VCC_RAM VPP\n  DB4 |16          25| PROG\n  DB5 |17          24| P2.3\n  DB6 |18          23| P2.2\n  DB7 |19          22| P2.1\n  GND |20          21| P2.0\n      +--------------+\n"},{"pn":"8748, 8749 (PLCC)","desc":"Intel 8048-series microcontroller.","pinout":"\nPLCC44\n+---------------+---------------+---------------+---------------+\n|  7 /INT       | 18 DB4        | 29 VCCRAM VPP | 40 P2.5       |\n|  8 EA         | 19 DB5        | 30 P1.0       | 41 P2.6       |\n|  9 /RD        | 20 DB6        | 31 P1.1       | 42 P2.7       |\n| 10 /PSEN      | 21 DB7        | 32 P1.2       | 43 T1         |\n| 11 /WR        | 22 GND        | 33 P1.3       | 44 VCC        |\n| 12            | 23            | 34            |  1            |\n| 13 ALE        | 24 P2.0       | 35 P1.4       |  2 T0         |\n| 14 DB0        | 25 P2.1       | 36 P1.5       |  3 X1         |\n| 15 DB1        | 26 P2.2       | 37 P1.6       |  4 X0         |\n| 16 DB2        | 27 P2.3       | 38 P1.7       |  5 /RST       |\n| 17 DB3        | 28 PROG       | 39 P2.4       |  6 /SS        |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"8751, 8752 (PLCC)","desc":"Intel 8051-series microcontroller.","pinout":"\nPLCC44\n+---------------+---------------+---------------+---------------+\n|  7 P1.5 CEX2  | 18 P3.6 /WR   | 29 P2.5 A13   | 40 P0.3 AD3   |\n|  8 P1.6 CEX3  | 19 P3.7 /RD   | 30 P2.6 A14   | 41 P0.2 AD2   |\n|  9 P1.7 CEX4  | 20 X0         | 31 P2.7 A15   | 42 P0.1 AD1   |\n| 10 RST        | 21 X1         | 32 /PSEN      | 43 P0.0 AD0   |\n| 11 P3.0 RxD   | 22 GND        | 33 ALE /PROG  | 44 VCC        |\n| 12            | 23            | 34            |  1            |\n| 13 P3.1 TxD   | 24 P2.0 A8    | 35 /EA VPP    |  2 P1.0 T2    |\n| 14 P3.2 /INT0 | 25 P2.1 A9    | 36 P0.7 AD7   |  3 P1.1 T2EX  |\n| 15 P3.3 /INT1 | 26 P2.2 A10   | 37 P0.6 AD6   |  4 P1.2 ECI   |\n| 16 P3.4 T0    | 27 P2.3 A11   | 38 P0.5 AD5   |  5 P1.3 CEX0  |\n| 17 P3.5 T1    | 28 P2.4 A12   | 39 P0.4 AD4   |  6 P1.4 CEX1  |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"8751, 8752, 8754, 8758 (DIP)","desc":"Intel 8051-series microcontroller.","pinout":"\n           +-----+--+-----+\n   T2 P1.0 |1    +--+   40| VCC\n T2EX P1.1 |2           39| P0.0 AD0\n  ECI P1.2 |3           38| P0.1 AD1\n CEX0 P1.3 |4           37| P0.2 AD2\n CEX1 P1.4 |5           36| P0.3 AD3\n CEX2 P1.5 |6           35| P0.4 AD4\n CEX3 P1.6 |7           34| P0.5 AD5\n CEX4 P1.7 |8           33| P0.6 AD6\n       RST |9           32| P0.7 AD7\n  RxD P3.0 |10   8051   31| /EA VPP\n  TxD P3.1 |11  series  30| ALE /PROG\n/INT0 P3.2 |12          29| /PSEN\n/INT1 P3.3 |13          28| P2.7 A15\n   T0 P3.4 |14          27| P2.6 A14\n   T1 P3.5 |15          26| P2.5 A13\n  /WR P3.6 |16          25| P2.4 A12\n  /RD P3.7 |17          24| P2.3 A11\n        X0 |18          23| P2.2 A10\n        X1 |19          22| P2.1 A9\n       GND |20          21| P2.0 A8\n           +--------------+\n"},{"pn":"8754, 8758 (PLCC)","desc":"Intel 8051-series microcontroller.","pinout":"\nPLCC44\n+---------------+---------------+---------------+---------------+\n|  7 P1.5 CEX2  | 18 P3.6 /WR   | 29 P2.5 A13   | 40 P0.3 AD3   |\n|  8 P1.6 CEX3  | 19 P3.7 /RD   | 30 P2.6 A14   | 41 P0.2 AD2   |\n|  9 P1.7 CEX4  | 20 X0         | 31 P2.7 A15   | 42 P0.1 AD1   |\n| 10 RST        | 21 X1         | 32 /PSEN      | 43 P0.0 AD0   |\n| 11 P3.0 RxD   | 22 GND        | 33 ALE /PROG  | 44 VCC        |\n| 12            | 23            | 34            |  1 GND        |\n| 13 P3.1 TxD   | 24 P2.0 A8    | 35 /EA VPP    |  2 P1.0 T2    |\n| 14 P3.2 /INT0 | 25 P2.1 A9    | 36 P0.7 AD7   |  3 P1.1 T2EX  |\n| 15 P3.3 /INT1 | 26 P2.2 A10   | 37 P0.6 AD6   |  4 P1.2 ECI   |\n| 16 P3.4 T0    | 27 P2.3 A11   | 38 P0.5 AD5   |  5 P1.3 CEX0  |\n| 17 P3.5 T1    | 28 P2.4 A12   | 39 P0.4 AD4   |  6 P1.4 CEX1  |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"PIC12508, PIC12509 (DIP,SO)","desc":"MicroChip PIC microcontrollers.","pinout":"\n         +---+--+---+\n     VCC |1  +--+  8| GND\n  X1/GP5 |2 12C508 7| GP0\n  X0/GP4 |3 12C509 6| GP1\n/RST/GP3 |4        5| GP2/T0CKI\n         +----------+\n"},{"pn":"PIC16620, PIC16621, PIC16622 (SSOP)","desc":"MicroChip PIC microcontrollers.","pinout":"\n     +---+--+---+\n RA2 |1  +--+ 20| RA1\n RA3 |2       19| RA0\n RA4 |3       18| X1\n/RST |4  PIC  17| X0\n GND |5 16620 16| VCC\n GND |6 16621 15| VCC\n RB0 |7 16622 14| RB7\n RB1 |8       13| RB6\n RB2 |9       12| RB5\n RB3 |10      11| RB4\n     +----------+\n"},{"pn":"PIC16620, PIC16621, PIC16622 (DIP,SO)","desc":"MicroChip PIC microcontrollers.","pinout":"\n     +---+--+---+\n RA2 |1  +--+ 18| RA1\n RA3 |2       17| RA0\n RA4 |3       16| X1\n/RST |4  PIC  15| X0\n GND |5 16620 14| VCC\n RB0 |6 16621 13| RB7\n RB1 |7 16622 12| RB6\n RB2 |8       11| RB5\n RB3 |9       10| RB4\n     +----------+\n"},{"pn":"64180","desc":"Integrated Z80-series microprocessor.","pinout":"\nPLCC68\n+---------------+---------------+---------------+---------------+\n| 10 /INT0      | 27 A12        | 44 D7         | 61 /RFSH      |\n| 11 /INT1      | 28 A13        | 45 /RTS0      | 62 /IORQ      |\n| 12 /INT2      | 29 A14        | 46 /CTS0      | 63 /MREQ      |\n| 13 ST         | 30 A15        | 47 /DCD0      | 64 E          |\n| 14 A0         | 31 A16        | 48 TxD0       | 65 /M1        |\n| 15 A1         | 32 A17        | 49 RxD0       | 66 /WR        |\n| 16 A2         | 33 A18 TOUT   | 50 CLK0 /DREQ0| 67 /RD        |\n| 17 A3         | 34 VCC        | 51 TxD1       | 68 CLK        |\n| 18            | 35            | 52            |  1 GND        |\n| 19 A4         | 36 GND        | 53 RxD1       |  2 GND        |\n| 20 A5         | 37 D0         | 54 CLK1 /TEND0|  3 X0         |\n| 21 A6         | 38 D1         | 55 TxDS       |  4 X1         |\n| 22 A7         | 39 D2         | 56 RxDS /CTS1 |  5 /WAIT      |\n| 23 A8         | 40 D3         | 57 CLKS       |  6 /BUSACK    |\n| 24 A9         | 41 D4         | 58 /DREQ1     |  7 /BUSREQ    |\n| 25 A10        | 42 D5         | 59 /TEND1     |  8 /RST       |\n| 26 A11        | 43 D6         | 60 /HALT      |  9 /NMI       |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"68000, 68010 (PLCC)","desc":"Motorola 16/32-bit microprocessor.","pinout":"\nPLCC68\n+---------------+---------------+---------------+---------------+\n| 10 /DTACK     | 27 /IPL0      | 44 A13        | 61 D12        |\n| 11 /BG        | 28 FC2        | 45 A14        | 62 D11        |\n| 12 /BGACK     | 29 FC1        | 46 A15        | 63 D10        |\n| 13 /BR        | 30 FC0        | 47 A16        | 64 D9         |\n| 14 VCC        | 31            | 48 A17        | 65 D8         |\n| 15 CLK        | 32 A1         | 49 A18        | 66 D7         |\n| 16 GND        | 33 A2         | 50 A19        | 67 D6         |\n| 17 GND        | 34 A3         | 51 A20        | 68 D5         |\n| 18            | 35 A4         | 52 VCC        |  1 D4         |\n| 19 /HALT      | 36 A5         | 53 A21        |  2 D3         |\n| 20 /RST       | 37 A6         | 54 A22        |  3 D2         |\n| 21 /VMA       | 38 A7         | 55 A23        |  4 D1         |\n| 22 E          | 39 A8         | 56 GND        |  5 D0         |\n| 23 /VPA       | 40 A9         | 57 GND        |  6 /AS        |\n| 24 /BERR      | 41 A10        | 58 D15        |  7 /UDS       |\n| 25 /IPL2      | 42 A11        | 59 D14        |  8 /LDS       |\n| 26 /IPL1      | 43 A12        | 60 D13        |  9 R//W       |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"68000, 68010 (DIP)","desc":"Motorola 16/32-bit microprocessor.","pinout":"\n       +-----+--+-----+\n    D4 |1    +--+   64| D5\n    D3 |2           63| D6\n    D2 |3           62| D7\n    D1 |4           61| D8\n    D0 |5           60| D9\n   /AS |6           59| D10\n  /UDS |7           58| D11\n  /LDS |8           57| D12\n  R//W |9           56| D13\n/DTACK |10          55| D14\n   /BG |11          54| D15\n/BGACK |12          53| GND\n   /BR |13          52| A23\n   VCC |14          51| A22\n   CLK |15          50| A21\n   GND |16  68000   49| VCC\n /HALT |17  68010   48| A20\n  /RST |18          47| A19\n  /VMA |19          46| A18\n     E |20          45| A17\n  /VPA |21          44| A16\n /BERR |22          43| A15\n /IPL2 |23          42| A14\n /IPL1 |24          41| A13\n /IPL0 |25          40| A12\n   FC2 |26          39| A11\n   FC1 |27          38| A10\n   FC0 |28          37| A9\n    A1 |29          36| A8\n    A2 |30          35| A7\n    A3 |31          34| A6\n    A4 |32          33| A5\n       +--------------+\n"},{"pn":"68008 (DIP)","desc":"Motorola 16-bit microprocessor with 8-bit data bus.","pinout":"\n    +-----+--+-----+\n A3 |1    +--+   48| A2\n A4 |2           47| A1\n A5 |3           46| A0\n A6 |4           45| FC0\n A7 |5           44| FC1\n A8 |6           43| FC2\n A9 |7           42| /IPL02\nA10 |8           41| /IPL1\nA11 |9           40| /BERR\nA12 |10          39| /VPA\nA13 |11          38| E\nA14 |12          37| /RST\nVCC |13  68008   36| /HALT\nA15 |14          35| GND\nGND |15          34| CLK\nA16 |16          33| /BR\nA17 |17          32| /BG\nA18 |18          31| /DTACK\nA19 |19          30| R//W\n D7 |20          29| /DS\n D6 |21          28| /AS\n D5 |22          27| D0\n D4 |23          26| D1\n D3 |24          25| D2\n    +--------------+\n"},{"pn":"68008 (PLCC)","desc":"Motorola 16-bit microprocessor with 8-bit data bus.","pinout":"\nPLCC52\n+---------------+---------------+---------------+---------------+\n|  8 A9         | 21 A19        | 34 /DTACK     | 47 /IPL0      |\n|  9 A10        | 22 A20        | 35 /BG        | 48 FC2        |\n| 10 A11        | 23 D7         | 36 /BGACK     | 49 FC1        |\n| 11 A12        | 24 D6         | 37 /BR        | 50 FC0        |\n| 12 A13        | 25 D5         | 38 CLK        | 51 A0         |\n| 13 A21        | 26 D4         | 39 GND        | 52 A1         |\n| 14 A14        | 27 D3         | 40 /HALT      |  1 A2         |\n| 15 VCC        | 28 D2         | 41 /RST       |  2 A3         |\n| 16 A15        | 29 D1         | 42 E          |  3 A4         |\n| 17 GND        | 30 D0         | 43 /VPA       |  4 A5         |\n| 18 A16        | 31 /AS        | 44 /BERR      |  5 A6         |\n| 19 A17        | 32 /DS        | 45 /IPL1      |  6 A7         |\n| 20 A18        | 33 R//W       | 46 /IPL2      |  7 A8         |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"68070","desc":"Integrated 68000-series 16/32-bit microprocessor.","pinout":"\nPLCC84\n+---------------+---------------+---------------+---------------+\n| 12 /REQ1      | 33 A2         | 54 A22        | 75 SCL        |\n| 13 /ACK1      | 34 A3         | 55 A23        | 76 D15        |\n| 14 /REQ2      | 35 A4         | 56 /IACK7     | 77 D14        |\n| 15 /ACK2      | 36 A5         | 57 /NMI       | 78 D13        |\n| 16 /DONE      | 37 A6         | 58 /IACK5     | 79 D12        |\n| 17 /DTC       | 38 A7         | 59 /IN5       | 80 D11        |\n| 18 /RDY       | 39 A8         | 60 /INT2      | 81 D10        |\n| 19 /AS        | 40 A9         | 61 /INT1      | 82 D9         |\n| 20 /UDS       | 41 A10        | 62 /IACK4     | 83 D8         |\n| 21 /LDS       | 42 A11        | 63 /IN4       | 84 D7         |\n| 22 GND        | 43 VCC        | 64 GND        |  1 VCC        |\n| 23 R//W       | 44 A12        | 65 /IACK2     |  2 D6         |\n| 24 /DTACK     | 45 A13        | 66 /IN2       |  3 D5         |\n| 25 /AV        | 46 A14        | 67 T2         |  4 D4         |\n| 26 /BERR      | 47 A15        | 68 T1         |  5 D3         |\n| 27 /HALT      | 48 A16        | 69 XCKI       |  6 D2         |\n| 28 /RST       | 49 A17        | 70 /CTS       |  7 D1         |\n| 29 CLKOUT     | 50 A18        | 71 /RTS       |  8 D0         |\n| 30 X1         | 51 A19        | 72 RxD        |  9 /BG        |\n| 31 X2         | 52 A20        | 73 TxD        | 10 /BGACK     |\n| 32 A1         | 53 A21        | 74 SDA        | 11 /BR        |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"80186, 80C186, 80C186XL","desc":"Integrated 8086-series 16-bit microprocessors.","pinout":"\nPLCC68i\n+---------------+---------------+---------------+---------------+\n|  1 AD15       | 18 DRQ0       | 35 /MCS3 /INPS| 52 /S0        |\n|  2 AD7        | 19 DRQ1       | 36 /MCS2      | 53 /S1        |\n|  3 AD14       | 20 TMRIN0     | 37 /MCS1 /ERR | 54 /S2        |\n|  4 AD6        | 21 TMRIN1     | 38 /MCS0 /PERQ| 55 ARDY       |\n|  5 AD13       | 22 TMROUT0    | 39 /DEN       | 56 CLKOUT     |\n|  6 AD5        | 23 TMROUT1    | 40 DT//R      | 57 RESET      |\n|  7 AD12       | 24 /RST       | 41 INT3 /INTA1| 58 X0         |\n|  8 AD4        | 25 /PCS0      | 42 INT2 /INTA0| 59 X1         |\n|  9 VCC        | 26 GND        | 43 VCC        | 60 GND        |\n| 10 AD11       | 27 /PCS1      | 44 INT1       | 61 ALE  QS0   |\n| 11 AD3        | 28 /PCS2      | 45 INT0       | 62 /RD  /QSMD |\n| 12 AD10       | 29 /PCS3      | 46 NMI        | 63 /WR  QS1   |\n| 13 AD2        | 30 /PCS4      | 47 /TEST BUSY | 64 /BHE       |\n| 14 AD9        | 31 /PCS5 A1   | 48 /LOCK      | 65 A19 S6     |\n| 15 AD1        | 32 /PCS6 A2   | 49 SRDY       | 66 A18 S5     |\n| 16 AD8        | 33 /LCS       | 50 HOLD       | 67 A17 S4     |\n| 17 AD0        | 34 /UCS       | 51 HLDA       | 68 A16 S3     |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"80188, 80C188, 80C188XL","desc":"Integrated 8086-series 8/16-bit microprocessors.","pinout":"\nPLCC68i\n+---------------+---------------+---------------+---------------+\n|  1 A15        | 18 DRQ0       | 35 /MCS3 /INPS| 52 /S0        |\n|  2 AD7        | 19 DRQ1       | 36 /MCS2      | 53 /S1        |\n|  3 A14        | 20 TMRIN0     | 37 /MCS1 /ERR | 54 /S2        |\n|  4 AD6        | 21 TMRIN1     | 38 /MCS0 /PERQ| 55 ARDY       |\n|  5 A13        | 22 TMROUT0    | 39 /DEN       | 56 CLKOUT     |\n|  6 AD5        | 23 TMROUT1    | 40 DT//R      | 57 RESET      |\n|  7 A12        | 24 /RST       | 41 INT3 /INTA1| 58 X0         |\n|  8 AD4        | 25 /PCS0      | 42 INT2 /INTA0| 59 X1         |\n|  9 VCC        | 26 GND        | 43 VCC        | 60 GND        |\n| 10 A11        | 27 /PCS1      | 44 INT1       | 61 ALE  QS0   |\n| 11 AD3        | 28 /PCS2      | 45 INT0       | 62 /RD  /QSMD |\n| 12 A10        | 29 /PCS3      | 46 NMI        | 63 /WR  QS1   |\n| 13 AD2        | 30 /PCS4      | 47 /TEST BUSY | 64 /BHE /RFSH |\n| 14 A9         | 31 /PCS5 A1   | 48 /LOCK      | 65 A19 S6     |\n| 15 AD1        | 32 /PCS6 A2   | 49 SRDY       | 66 A18 S5     |\n| 16 A8         | 33 /LCS       | 50 HOLD       | 67 A17 S4     |\n| 17 AD0        | 34 /UCS       | 51 HLDA       | 68 A16 S3     |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"80196KB, 83196KB, 87196KB","desc":"Intel 8096-series 16-bit microcontrollers.","pinout":"\nPLCC68\n+---------------+---------------+---------------+---------------+\n| 10 P0.5 ACH5  | 27 HSI3 HSO5  | 44 P2.3 T2CLK | 61 /RD        |\n| 11 P0.4 ACH4  | 28 HSO0 /PACT | 45 P4.7 AD15  | 62 ALE /ADV   |\n| 12 AGND       | 29 HSO1       | 46 P4.6 AD14  | 63 INST       |\n| 13 Vref       | 30 P1.5 /BREQ | 47 P4.5 AD13  | 64 BUSWIDTH   |\n| 14 Vpd        | 31 P1.6 /HLDA | 48 P4.4 AD12  | 65 CLK        |\n| 15 P2.2 EXTINT| 32 P1.7 /HOLD | 49 P4.3 AD11  | 66 X0         |\n| 16 /RST       | 33 P2.6       | 50 P4.2 AD10  | 67 X1         |\n| 17 P2.1 RxD   | 34 HSO2       | 51 P4.1 AD9   | 68 GND        |\n| 18 P2.0 TxD   | 35 HSO3       | 52 P4.0 AD8   |  1 VCC        |\n| 19 P1.0       | 36 GND        | 53 P3.7 AD7   |  2 /EA        |\n| 20 P1.1       | 37 VPP        | 54 P3.6 AD6   |  3 NMI        |\n| 21 P1.2       | 38 P2.7 T2CAP | 55 P3.5 AD5   |  4 P0.3 ACH3  |\n| 22 P1.3       | 39 P2.5 PWM   | 56 P3.4 AD4   |  5 P0.1 ACH1  |\n| 23 P1.4       | 40 /WRL /WR   | 57 P3.3 AD3   |  6 P0.0 ACH0  |\n| 24 HSI0       | 41 /WRH /BHE  | 58 P3.2 AD2   |  7 P0.2 ACH2  |\n| 25 HSI1       | 42 P2.4 T2RST | 59 P3.1 AD1   |  8 P0.6 ACH6  |\n| 26 HSI2 HSO4  | 43 READY      | 60 P3.0 AD0   |  9 P0.7 ACH7  |\n+---------------+---------------+---------------+---------------+\n"},{"pn":"SC80C451, SC83C451","desc":"Philips 8-bit microcontrollers (based on 8051 series).","pinout":"\n           +-----+--+-----+\n       /EA |1    +--+   64| ALE\n  A8  P2.0 |2           63| /PSEN\n  A9  P2.1 |3           62| P6.7\n  A10 P2.2 |4           61| P6.6\n  A11 P2.3 |5           60| P6.5\n  A12 P2.4 |6           59| P6.4\n  A13 P2.5 |7           58| P6.3\n  A14 P2.6 |8           57| P6.2\n  A15 P2.7 |9           56| P6.1\n  AD7 P0.7 |10          55| P6.0\n  AD6 P0.6 |11          54| AFLAG\n  AD5 P0.5 |12          53| BFLAG\n  AD4 P0.4 |13          52| /IDS\n  AD3 P0.3 |14          51| /ODS\n  AD2 P0.2 |15          50| GND\n  AD1 P0.1 |16  80C451  49| X1\n  AD0 P0.0 |17  83C451  48| X2\n       VCC |18          47| P5.7\n      P4.3 |19          46| P5.6\n      P4.2 |20          45| P5.5\n      P4.1 |21          44| P5.4\n      P4.0 |22          43| P5.3\n      P1.0 |23          42| P5.2\n      P1.1 |24          41| P5.1\n      P1.2 |25          40| P5.0\n      P1.3 |26          39| P3.7 /RD\n      P1.4 |27          38| P3.6 /WR\n      P1.5 |28          37| P3.5 T1\n      P1.6 |29          36| P3.4 T0\n      P1.7 |30          35| P3.3 /INT1\n       RST |31          34| P3.2 /INT0\n  P3.0 RxD |32          33| P3.1 TxD\n           +--------------+\n"},{"pn":"7429818","desc":"8-bit 3-state noninverting diagnostics/pipeline register.","pinout":"\n      +---+--+---+\n /OEY |1  +--+ 24| VCC\nSRCLK |2       23| MODE\n  DQ0 |3       22| Y0\n  DQ1 |4       21| Y1\n  DQ2 |5       20| Y2\n  DQ3 |6 7429  19| Y3\n  DQ4 |7  818  18| Y4\n  DQ5 |8       17| Y5\n  DQ6 |9       16| Y6\n  DQ7 |10      15| Y7\n  SDI |11      14| SDO\n  GND |12      13| ORCLK\n      +----------+\n"},{"pn":"7429821","desc":"10-bit 3-state D flip-flop/bus driver.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 24| VCC         |/OE|CLK| D | Q |\n D1 |2       23| Q1          +===+===+===*===+\n D2 |3       22| Q2          | 1 | X | X | Z |\n D3 |4       21| Q3          | 0 | / | 0 | 0 |\n D4 |5       20| Q4          | 0 | / | 1 | 1 |\n D5 |6 7429  19| Q5          | 0 |!/ | X | - |\n D6 |7  821  18| Q6          +---+---+---*---+\n D7 |8       17| Q7\n D8 |9       16| Q8\n D9 |10      15| Q9\nD10 |11      14| Q10\nGND |12      13| CLK\n    +----------+\n"},{"pn":"7429822","desc":"10-bit 3-state inverting D flip-flop/bus driver.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 24| VCC         |/OE|CLK| D |/Q |\n D1 |2       23| /Q1         +===+===+===*===+\n D2 |3       22| /Q2         | 1 | X | X | Z |\n D3 |4       21| /Q3         | 0 | / | 0 | 1 |\n D4 |5       20| /Q4         | 0 | / | 1 | 0 |\n D5 |6 7429  19| /Q5         | 0 |!/ | X | - |\n D6 |7  822  18| /Q6         +---+---+---*---+\n D7 |8       17| /Q7\n D8 |9       16| /Q8\n D9 |10      15| /Q9\nD10 |11      14| /Q10\nGND |12      13| CLK\n    +----------+\n"},{"pn":"7429823","desc":"9-bit 3-state D flip-flop/bus driver with clock enable and reset.","pinout":"\n     +---+--+---+\n /OE |1  +--+ 24| VCC\n  D1 |2       23| Q1\n  D2 |3       22| Q2\n  D3 |4       21| Q3\n  D4 |5       20| Q4\n  D5 |6 7429  19| Q5\n  D6 |7  823  18| Q6\n  D7 |8       17| Q7\n  D8 |9       16| Q8\n  D9 |10      15| Q9\n/RST |11      14| /CLKEN\n GND |12      13| CLK\n     +----------+\n"},{"pn":"7429825","desc":"8-bit 3-state D flip-flop/bus driver with three output enables, clock enableand reset.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 24| VCC\n/OE2 |2       23| /OE3\n  D1 |3       22| Q1\n  D2 |4       21| Q2\n  D3 |5       20| Q3\n  D4 |6 7429  19| Q4\n  D5 |7  825  18| Q5\n  D6 |8       17| Q6\n  D7 |9       16| Q7\n  D8 |10      15| Q8\n/RST |11      14| /CLKEN\n GND |12      13| CLK\n     +----------+\n"},{"pn":"7429826","desc":"8-bit 3-state inverting D flip-flop/bus driver with three output enables,clock enable and reset.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 24| VCC\n/OE2 |2       23| /OE3\n  D0 |3       22| /Q0\n  D1 |4       21| /Q1\n  D2 |5       20| /Q2\n  D3 |6 7429  19| /Q3\n  D4 |7  826  18| /Q4\n  D5 |8       17| /Q5\n  D6 |9       16| /Q6\n  D7 |10      15| /Q7\n/RST |11      14| /CLKEN\n GND |12      13| CLK\n     +----------+\n"},{"pn":"7429827","desc":"10-bit 3-state noninverting buffer/line driver.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 24| VCC\n  A0 |2       23| Y0\n  A1 |3       22| Y1\n  A2 |4       21| Y2\n  A3 |5       20| Y3\n  A4 |6 7429  19| Y4\n  A5 |7  827  18| Y5\n  A6 |8       17| Y6\n  A7 |9       16| Y7\n  A8 |10      15| Y8\n  A9 |11      14| Y9\n GND |12      13| /OE2\n     +----------+\n"},{"pn":"7429828","desc":"10-bit 3-state inverting buffer/line driver.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 24| VCC\n  A0 |2       23| /Y0\n  A1 |3       22| /Y1\n  A2 |4       21| /Y2\n  A3 |5       20| /Y3\n  A4 |6 7429  19| /Y4\n  A5 |7  828  18| /Y5\n  A6 |8       17| /Y6\n  A7 |9       16| /Y7\n  A8 |10      15| /Y8\n  A9 |11      14| /Y9\n GND |12      13| /OE2\n     +----------+\n"},{"pn":"7429833","desc":"8-bit 3-state noninverting bus transceiver with parity generator/checkerand parity register.","pinout":"\n       +---+--+---+\n  /OEA |1  +--+ 24| VCC\n    A0 |2       23| B0\n    A1 |3       22| B1\n    A2 |4       21| B2\n    A3 |5       20| B3\n    A4 |6 7429  19| B4\n    A5 |7  833  18| B5\n    A6 |8       17| B6\n    A7 |9       16| B7\n/ERROR |10      15| PAR\n  /CLR |11      14| /OEB\n   GND |12      13| CLK\n       +----------+\n"},{"pn":"7429834","desc":"8-bit 3-state inverting bus transceiver with parity generator/checkerand parity register.","pinout":"\n       +---+--+---+\n  /OEA |1  +--+ 24| VCC\n    A0 |2       23| B0\n    A1 |3       22| B1\n    A2 |4       21| B2\n    A3 |5       20| B3\n    A4 |6 7429  19| B4\n    A5 |7  834  18| B5\n    A6 |8       17| B6\n    A7 |9       16| B7\n/ERROR |10      15| PAR\n  /CLR |11      14| /OEB\n   GND |12      13| CLK\n       +----------+\n"},{"pn":"7429841","desc":"10-bit 3-state transparent latch/bus driver.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 24| VCC         |/OE| LE| D | Q |\n D0 |2       23| Q0          +===+===+===*===+\n D1 |3       22| Q1          | 1 | X | X | Z |\n D2 |4       21| Q2          | 0 | 0 | X | - |\n D3 |5       20| Q3          | 0 | 1 | 0 | 0 |\n D4 |6 7429  19| Q4          | 0 | 1 | 1 | 1 |\n D5 |7  841  18| Q5          +---+---+---*---+\n D6 |8       17| Q6\n D7 |9       16| Q7\n D8 |10      15| Q8\n D9 |11      14| Q9\nGND |12      13| LE\n    +----------+\n"},{"pn":"7429842","desc":"10-bit 3-state inverting transparent latch/bus driver.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 24| VCC         |/OE| LE| D |/Q |\n D0 |2       23| /Q0         +===+===+===*===+\n D1 |3       22| /Q1         | 1 | X | X | Z |\n D2 |4       21| /Q2         | 0 | 0 | X | - |\n D3 |5       20| /Q3         | 0 | 1 | 0 | 1 |\n D4 |6 7429  19| /Q4         | 0 | 1 | 1 | 0 |\n D5 |7  842  18| /Q5         +---+---+---*---+\n D6 |8       17| /Q6\n D7 |9       16| /Q7\n D8 |10      15| /Q8\n D9 |11      14| /Q9\nGND |12      13| LE\n    +----------+\n"},{"pn":"7429843","desc":"9-bit 3-state transparent latch/bus driver with set and reset.","pinout":"\n     +---+--+---+            +----+----+---+---+---*---+\n /OE |1  +--+ 24| VCC        |/RST|/SET|/OE| LE| D | Q |\n  D0 |2       23| Q0         +====+====+===+===+===*===+\n  D1 |3       22| Q1         |  0 |  1 | 0 | X | X | 0 |\n  D2 |4       21| Q2         |  1 |  0 | 0 | X | X | 0 |\n  D3 |5       20| Q3         |  X |  X | 1 | X | X | Z |\n  D4 |6 7429  19| Q4         |  1 |  1 | 0 | 0 | X | - |\n  D5 |7  843  18| Q5         |  1 |  1 | 0 | 1 | 0 | 0 |\n  D6 |8       17| Q6         |  1 |  1 | 0 | 1 | 1 | 1 |\n  D7 |9       16| Q7         +----+----+---+---+---*---+\n  D8 |10      15| Q8\n/RST |11      14| /SET\n GND |12      13| LE\n     +----------+\n"},{"pn":"7429844","desc":"9-bit 3-state inverting transparent latch/bus driver with set and reset.","pinout":"\n     +---+--+---+\n /OE |1  +--+ 24| VCC\n  D0 |2       23| /Q0\n  D1 |3       22| /Q1\n  D2 |4       21| /Q2\n  D3 |5       20| /Q3\n  D4 |6 7429  19| /Q4\n  D5 |7  844  18| /Q5\n  D6 |8       17| /Q6\n  D7 |9       16| /Q7\n  D8 |10      15| /Q8\n/RST |11      14| /SET\n GND |12      13| LE\n     +----------+\n"},{"pn":"7429846","desc":"8-bit 3-state inverting transparent latch/bus driver with three outputenables, set and reset.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 24| VCC\n/OE2 |2       23| /OE3\n  D1 |3       22| /Q1\n  D2 |4       21| /Q2\n  D3 |5       20| /Q3\n  D4 |6 7429  19| /Q4\n  D5 |7  846  18| /Q5\n  D6 |8       17| /Q6\n  D7 |9       16| /Q7\n  D8 |10      15| /Q8\n/RST |11      14| /SET\n GND |12      13| LE\n     +----------+\n"},{"pn":"7429853","desc":"8-bit 3-state noninverting bus transceiver with parity generator/checkerand parity latch.","pinout":"\n       +---+--+---+\n  /OEA |1  +--+ 24| VCC\n    A0 |2       23| B0\n    A1 |3       22| B1\n    A2 |4       21| B2\n    A3 |5       20| B3\n    A4 |6 7429  19| B4\n    A5 |7  853  18| B5\n    A6 |8       17| B6\n    A7 |9       16| B7\n/ERROR |10      15| PAR\n  /CLR |11      14| /OEB\n   GND |12      13| /LE\n       +----------+\n"},{"pn":"7429854","desc":"8-bit 3-state inverting bus transceiver with parity generator/checkerand parity latch.","pinout":"\n       +---+--+---+\n  /OEA |1  +--+ 24| VCC\n    A0 |2       23| B0\n    A1 |3       22| B1\n    A2 |4       21| B2\n    A3 |5       20| B3\n    A4 |6 7429  19| B4\n    A5 |7  853  18| B5\n    A6 |8       17| B6\n    A7 |9       16| B7\n/ERROR |10      15| PAR\n  /CLR |11      14| /OEB\n   GND |12      13| /LE\n       +----------+\n"},{"pn":"7429861","desc":"10-bit 3-state noninverting bus transceiver.","pinout":"\n     +---+--+---+\n/GBA |1  +--+ 24| VCC\n  A1 |2       23| B1\n  A2 |3       22| B2\n  A3 |4       21| B3\n  A4 |5       20| B4\n  A5 |6 7429  19| B5\n  A6 |7  861  18| B6\n  A7 |8       17| B7\n  A8 |9       16| B8\n  A9 |10      15| B9\n A10 |11      14| B10\n GND |12      13| /GAB\n     +----------+\n"},{"pn":"7429862","desc":"10-bit 3-state inverting bus transceiver.","pinout":"\n     +---+--+---+\n/GBA |1  +--+ 24| VCC\n  A1 |2       23| B1\n  A2 |3       22| B2\n  A3 |4       21| B3\n  A4 |5       20| B4\n  A5 |6 7429  19| B5\n  A6 |7  862  18| B6\n  A7 |8       17| B7\n  A8 |9       16| B8\n  A9 |10      15| B9\n A10 |11      14| B10\n GND |12      13| /GAB\n     +----------+\n"},{"pn":"7429863","desc":"9-bit 3-state noninverting bus transceiver.","pinout":"\n      +---+--+---+\n/GBA1 |1  +--+ 24| VCC\n   A1 |2       23| B1\n   A2 |3       22| B2\n   A3 |4       21| B3\n   A4 |5       20| B4\n   A5 |6 7429  19| B5\n   A6 |7  863  18| B6\n   A7 |8       17| B7\n   A8 |9       16| B8\n   A9 |10      15| B9\n/GBA2 |11      14| /GAB2\n  GND |12      13| /GAB1\n      +----------+\n"},{"pn":"7429864","desc":"9-bit 3-state inverting bus transceiver.","pinout":"\n      +---+--+---+\n/GBA1 |1  +--+ 24| VCC\n   A1 |2       23| B1\n   A2 |3       22| B2\n   A3 |4       21| B3\n   A4 |5       20| B4\n   A5 |6 7429  19| B5\n   A6 |7  864  18| B6\n   A7 |8       17| B7\n   A8 |9       16| B8\n   A9 |10      15| B9\n/GBA2 |11      14| /GAB2\n  GND |12      13| /GAB1\n      +----------+\n"},{"pn":"74203","desc":"6-line inverting clock driver.","pinout":"\n    +---+--+---+\n 1Y |1  +--+ 20| 1A\n 2Y |2       19| 2A\n 3Y |3       18| 3A\nGND |4       17|\nGND |5   74  16| VCC\nGND |6  203  15| VCC\nGND |7       14|\n 4Y |8       13| 4A\n 5Y |9       12| 5A\n 6Y |10      11| 6A\n    +----------+\n"},{"pn":"74204","desc":"6-line inverting clock driver.","pinout":"\n    +---+--+---+\n 1Y |1  +--+ 20| 1A\n 2Y |2       19| 2A\n 3Y |3       18| 3A\nGND |4       17|\nGND |5   74  16| VCC\nGND |6  204  15| VCC\nGND |7       14|\n 4Y |8       13| 4A\n 5Y |9       12| 5A\n 6Y |10      11| 6A\n    +----------+\n"},{"pn":"74208","desc":"Dual 3-state 1-line to 4-line noninverting clock driver.","pinout":"\n    +---+--+---+\n1Y2 |1  +--+ 20| 1Y1\n1Y3 |2       19| 1A\n1Y4 |3       18| /1OE1\nGND |4       17| /1OE2\nGND |5   74  16| VCC\nGND |6  208  15| VCC\nGND |7       14| 2A\n2Y1 |8       13| /2OE1\n2Y2 |9       12| /2OE2\n2Y3 |10      11| 2Y4\n    +----------+\n"},{"pn":"74209","desc":"Dual 3-state 1-line to 4-line noninverting clock driver.","pinout":"\n    +---+--+---+\n1Y2 |1  +--+ 20| 1Y1\n1Y3 |2       19| 1A\n1Y4 |3       18| /1OE1\nGND |4       17| /1OE2\nGND |5   74  16| VCC\nGND |6  209  15| VCC\nGND |7       14| 2A\n2Y1 |8       13| /2OE1\n2Y2 |9       12| /2OE2\n2Y3 |10      11| 2Y4\n    +----------+\n"},{"pn":"74221","desc":"Dual monostable multivibrators with Schmitt-trigger inputs.","pinout":"\n       +---+--+---+\n  /1TR |1  +--+ 16| VCC\n   1TR |2       15| 1RCext\n /1RST |3       14| 1Cext\n   /1Q |4   74  13| 1Q\n    2Q |5  221  12| /2Q\n 2Cext |6       11| /2RST\n2RCext |7       10| 2TR\n   GND |8        9| /2TR\n       +----------+\n"},{"pn":"74237","desc":"1-of-8 noninverting decoder/demultiplexer with address latches.","pinout":"\n     +---+--+---+\n  S0 |1  +--+ 16| VCC\n  S1 |2       15| Y0\n  S2 |3       14| Y1\n /LE |4   74  13| Y2\n/EN2 |5  237  12| Y3\n EN1 |6       11| Y4\n  Y7 |7       10| Y5\n GND |8        9| Y6\n     +----------+\n"},{"pn":"74238","desc":"1-of-8 noninverting decoder/demultiplexer.","pinout":"\n     +---+--+---+            +---+----+----+---+---+---*---+---+---+---+\n  S0 |1  +--+ 16| VCC        |EN1|/EN2|/EN3| S2| S1| S0|/Y0|/Y1|...|/Y7|\n  S1 |2       15| Y0         +===+====+====+===+===+===*===+===+===+===+\n  S2 |3       14| Y1         | 0 | X  |  X | X | X | X | 0 | 0 | 0 | 0 |\n/EN3 |4   74  13| Y2         | 1 | 1  |  X | X | X | X | 0 | 0 | 0 | 0 |\n/EN2 |5  238  12| Y3         | 1 | 0  |  1 | X | X | X | 0 | 0 | 0 | 0 |\n EN1 |6       11| Y4         | 1 | 0  |  0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |\n  Y7 |7       10| Y5         | 1 | 0  |  0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |\n GND |8        9| Y6         | 1 | 0  |  0 | . | . | . | 0 | 0 | . | 0 |\n     +----------+            | 1 | 0  |  0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |\n                             +---+----+----+---+---+---*---+---+---+---+\n"},{"pn":"74239","desc":"Dual 1-of-4 noninverting decoder/demultiplexer.","pinout":"\n     +---+--+---+            +---+---+---*---+---+---+---+\n/1EN |1  +--+ 16| VCC        |/EN| S1| S0| Y0| Y1| Y2| Y3|\n 1S0 |2       15| /2EN       +===+===+===*===+===+===+===+\n 1S1 |3       14| 2S0        | 1 | X | X | 0 | 0 | 0 | 0 |\n 1Y0 |4   74  13| 2S1        | 0 | 0 | 0 | 1 | 0 | 0 | 0 |\n 1Y1 |5  239  12| 2Y0        | 0 | 0 | 1 | 0 | 1 | 0 | 0 |\n 1Y2 |6       11| 2Y1        | 0 | 1 | 0 | 0 | 0 | 1 | 0 |\n 1Y3 |7       10| 2Y2        | 0 | 1 | 1 | 0 | 0 | 0 | 1 |\n GND |8        9| 2Y3        +---+---+---*---+---+---+---+\n     +----------+\n"},{"pn":"74240","desc":"Dual 4-bit 3-state inverting buffer/line driver.","pinout":"\n     +---+--+---+\n/1OE |1  +--+ 20| VCC\n 1A1 |2       19| /2OE\n/2Y4 |3       18| /1Y1\n 1A2 |4       17| 2A4\n/2Y3 |5  74   16| /1Y2\n 1A3 |6  240  15| 2A3\n/2Y2 |7       14| /1Y3\n 1A4 |8       13| 2A2\n/2Y1 |9       12| /1Y4\n GND |10      11| 2A1\n     +----------+\n"},{"pn":"74241","desc":"Dual 4-bit 3-state noninverting buffer/line driver.","pinout":"\n     +---+--+---+\n/1OE |1  +--+ 20| VCC\n 1A4 |2       19| 2OE\n 2Y1 |3       18| 1Y1\n 1A3 |4       17| 2A4\n 2Y2 |5  74   16| 1Y2\n 1A2 |6  241  15| 2A3\n 2Y3 |7       14| 1Y3\n 1A1 |8       13| 2A2\n 2Y4 |9       12| 1Y4\n GND |10      11| 2A1\n     +----------+\n"},{"pn":"74242","desc":"4-bit 3-state inverting bus transceiver.","pinout":"\n     +---+--+---+\n/GAB |1  +--+ 14| VCC\n     |2       13| GBA\n  A1 |3  74   12|\n  A2 |4  242  11| B1\n  A3 |5       10| B2\n  A4 |6        9| B3\n GND |7        8| B4\n     +----------+\n"},{"pn":"74243","desc":"4-bit 3-state noninverting bus transceiver.","pinout":"\n     +---+--+---+\n/GAB |1  +--+ 14| VCC\n     |2       13| GBA\n  A1 |3  74   12|\n  A2 |4  243  11| B1\n  A3 |5       10| B2\n  A4 |6        9| B3\n GND |7        8| B4\n     +----------+\n"},{"pn":"74244","desc":"Dual 4-bit 3-state noninverting buffer/line driver.","pinout":"\n     +---+--+---+\n/1OE |1  +--+ 20| VCC\n 1A1 |2       19| /2OE\n 2Y4 |3       18| 1Y1\n 1A2 |4       17| 2A4\n 2Y3 |5  74   16| 1Y2\n 1A3 |6  244  15| 2A3\n 2Y2 |7       14| 1Y3\n 1A4 |8       13| 2A2\n 2Y1 |9       12| 1Y4\n GND |10      11| 2A1\n     +----------+\n"},{"pn":"74245","desc":"8-bit 3-state noninverting bus transceiver.","pinout":"\n    +---+--+---+             +---+---*---+---+\nDIR |1  +--+ 20| VCC         |/EN|DIR| A | B |\n A1 |2       19| /EN         +===+===*===+===+\n A2 |3       18| B1          | 1 | X | Z | Z |\n A3 |4       17| B2          | 0 | 0 | B | Z |\n A4 |5  74   16| B3          | 0 | 1 | Z | A |\n A5 |6  245  15| B4          +---+---*---+---+\n A6 |7       14| B5\n A7 |8       13| B6\n A8 |9       12| B7\nGND |10      11| B8\n    +----------+\n"},{"pn":"74247","desc":"Open-collector BCD to 7-segment decoder/common-anode LED driver with rippleblank input and output.","pinout":"\n     +---+--+---+\n  A1 |1  +--+ 16| VCC\n  A2 |2       15| /YF\n /LT |3       14| /YG\n/RBO |4  74   13| /YA\n/RBI |5  247  12| /YB\n  A3 |6       11| /YC\n  A0 |7       10| /YD\n GND |8        9| /YE\n     +----------+\n"},{"pn":"74248","desc":"BCD to 7-segment decoder/common-cathode LED driver with ripple blank input andoutput.","pinout":"\n     +---+--+---+\n  A1 |1  +--+ 16| VCC\n  A2 |2       15| YF\n /LT |3       14| YG\n/RBO |4  74   13| YA\n/RBI |5  248  12| YB\n  A3 |6       11| YC\n  A0 |7       10| YD\n GND |8        9| YE\n     +----------+\n"},{"pn":"74251","desc":"8-to-1 line 3-state data selector/multiplexer with complementary outputs.","pinout":"\n    +---+--+---+\n A3 |1  +--+ 16| VCC\n A2 |2       15| A4\n A1 |3       14| A5\n A0 |4   74  13| A6\n  Y |5  251  12| A7\n /Y |6       11| S0\n/EN |7       10| S1\nGND |8        9| S2\n    +----------+\n"},{"pn":"74253","desc":"8-to-2 line 3-state noninverting data selector/multiplexer.","pinout":"\n     +---+--+---+\n/1EN |1  +--+ 16| VCC\n  S1 |2       15| /2EN\n 1A3 |3       14| S0\n 1A2 |4   74  13| 2A3\n 1A1 |5  253  12| 2A2\n 1A0 |6       11| 2A1\n  1Y |7       10| 2A0\n GND |8        9| 2Y\n     +----------+\n"},{"pn":"74256","desc":"2-of-8 addressable latch with reset and enable.","pinout":"\n     +---+--+---+            +---+----*--------------------+\n  S0 |1  +--+ 16| VCC        |/EN|/RST| Function           |\n  S1 |2       15| /RST       +===+====*====================+\n  1D |3       14| /EN        | 0 |  0 | 2-of-8 demultiplex |\n 1Q0 |4  74   13| 2D         | 0 |  1 | addressable latch  |\n 1Q1 |5  256  12| 2Q3        | 1 |  0 | reset              |\n 1Q2 |6       11| 2Q2        | 1 |  1 | hold               |\n 1Q3 |7       10| 2Q1        +---+----*--------------------+\n GND |8        9| 2Q0\n     +----------+\n"},{"pn":"74257","desc":"8-to-4 line 3-state noninverting data selector/multiplexer.","pinout":"\n    +---+--+---+\n  S |1  +--+ 16| VCC\n1A0 |2       15| /EN\n1A1 |3       14| 4A0\n 1Y |4   74  13| 4A1\n2A0 |5  257  12| 4Y\n2A1 |6       11| 3A0\n 2Y |7       10| 3A1\nGND |8        9| 3Y\n    +----------+\n"},{"pn":"74258","desc":"8-to-4 line 3-state inverting data selector/multiplexer.","pinout":"\n    +---+--+---+\n  S |1  +--+ 16| VCC\n1A0 |2       15| /EN\n1A1 |3       14| 4A0\n/1Y |4   74  13| 4A1\n2A0 |5  258  12| /4Y\n2A1 |6       11| 3A0\n/2Y |7       10| 3A1\nGND |8        9| /3Y\n    +----------+\n"},{"pn":"74259","desc":"1-of-8 addressable latch with reset.","pinout":"\n    +---+--+---+             +---+----*--------------------+\n S0 |1  +--+ 16| VCC         |/EN|/RST| Function           |\n S1 |2       15| /RST        +===+====*====================+\n S2 |3       14| /EN         | 0 |  0 | 1-of-8 demultiplex |\n Q0 |4   74  13| D           | 0 |  1 | addressable latch  |\n Q1 |5  259  12| Q7          | 1 |  0 | reset              |\n Q2 |6       11| Q6          | 1 |  1 | hold               |\n Q3 |7       10| Q5          +---+----*--------------------+\nGND |8        9| Q4\n    +----------+\n"},{"pn":"74260","desc":"Dual 5-input NOR gates.","pinout":"\n    +---+--+---+                 ___________\n 1A |1  +--+ 14| VCC         Y = (A+B+C+D+E)\n 1B |2       13| 2D\n 1E |3   74  12| 2C\n 1C |4  260  11| 2E\n 1D |5       10| 2B\n/1Y |6        9| 2A\nGND |7        8| /2Y\n    +----------+\n"},{"pn":"74265","desc":"Dual buffer/inverter plus dual AND/NAND gates.","pinout":"\n    +---+--+---+\n 1A |1  +--+ 16| VCC         1Y=1A\n 1Y |2       15| 4A\n/1Y |3       14| 4Y          2Y=2A.2B\n 2A |4   74  13| /4Y\n 2B |5  265  12| 3B          3Y=3A.3B\n 2Y |6       11| 3A\n/2Y |7       10| 3Y          4Y=4A\nGND |8        9| /3Y\n    +----------+\n"},{"pn":"74266","desc":"Quad 2-input open-collector XNOR gates.","pinout":"\n    +---+--+---+             +---+---*---+          _     _ _\n 1A |1  +--+ 14| VCC         | A | B |/Y |     Y = A$B = (A.B)+(A.B)\n 1B |2       13| 4B          +===+===*===+\n/1Y |3  74   12| 4A          | 0 | 0 | Z |\n 2A |4  266  11| /4Y         | 0 | 1 | 0 |\n 2B |5       10| 3B          | 1 | 0 | 0 |\n/2Y |6        9| 3A          | 1 | 1 | Z |\nGND |7        8| /3Y         +---+---*---+\n    +----------+\n"},{"pn":"74273","desc":"8-bit 3-state D flip-flop with reset.","pinout":"\n     +---+--+---+            +----+---+---*---+\n/RST |1  +--+ 20| VCC        |/RST|CLK| D | Q |\n  1Q |2       19| 8Q         +====+===+===*===+\n  1D |3       18| 8D         |  0 | X | X | 0 |\n  2D |4       17| 7D         |  1 | / | 0 | 0 |\n  2Q |5   74  16| 7Q         |  1 | / | 1 | 1 |\n  3Q |6  273  15| 6Q         +----+---+---*---+\n  3D |7       14| 6D\n  4D |8       13| 5D\n  4Q |9       12| 5Q\n GND |10      11| CLK\n     +----------+\n"},{"pn":"74276","desc":"Quad J-K and J-/K flip-flops with common set and reset.","pinout":"\n      +---+--+---+\n /RST |1  +--+ 20| VCC\n   1J |2       19| 4J\n/1CLK |3       18| /4CLK\n  /1K |4       17| 4K\n   1Q |5   74  16| 4Q\n   2Q |6  276  15| 3Q\n  /2K |7       14| /3K\n/2CLK |8       13| /3CLK\n   2J |9       12| 3J\n  GND |10      11| /SET\n      +----------+\n"},{"pn":"74279","desc":"Quad /S-/R latches.","pinout":"\n     +---+--+---+\n /1R |1  +--+ 16| VCC\n/1S1 |2       15| /4S\n/1S2 |3       14| /4R\n  1Q |4   74  13| 4Q\n /2R |5  279  12| /3S2\n /2S |6       11| /3S1\n  2Q |7       10| /3R\n GND |8        9| 3Q\n     +----------+\n"},{"pn":"74280","desc":"9-bit odd/even parity generator/checker.","pinout":"\n      +---+--+---+\n   A0 |1  +--+ 14| VCC\n   A1 |2       13| A8\n      |3   74  12| A7\n   A2 |4  280  11| A6\n EVEN |5       10| A5\n  ODD |6        9| A4\n  GND |7        8| A3\n      +----------+\n"},{"pn":"74283","desc":"4-bit binary full adder with fast carry.","pinout":"\n    +---+--+---+\n S2 |1  +--+ 16| VCC         S=A+B+CIN\n B2 |2       15| B3\n A2 |3       14| A3\n S1 |4   74  13| S3\n A1 |5  283  12| A4\n B1 |6       11| B4\nCIN |7       10| S4\nGND |8        9| COUT\n    +----------+\n"},{"pn":"74285","desc":"4-bit binary multiplier with open-collector outputs.","pinout":"\n    +---+--+---+\n 2C |1  +--+ 16| VCC\n 2B |2       15| 2D\n 2A |3       14| /GA\n 1D |4   74  13| /GB\n 1A |5  285  12| Y0\n 1B |6       11| Y1\n 1C |7       10| Y2\nGND |8        9| Y3\n    +----------+\n"},{"pn":"74286","desc":"9-bit odd/even parity generator/checker with bus driver parity I/O port.","pinout":"\n      +---+--+---+\n   A0 |1  +--+ 14| VCC\n   A1 |2       13| A8\n/XMIT |3   74  12| A7\n   A2 |4  286  11| A6\nERROR |5       10| A5\n PI/O |6        9| A4\n  GND |7        8| A3\n      +----------+\n"},{"pn":"74290","desc":"4-bit asynchronous decade counter with /2 and /5 sections, set(9) and reset.","pinout":"\n     +---+--+---+\nSET1 |1  +--+ 14| VCC\n     |2       13| RST2\nSET2 |3   74  12| RST1\n  Q2 |4  290  11| /CLK1\n  Q1 |5       10| /CLK0\n     |6        9| Q0\n GND |7        8| Q3\n     +----------+\n"},{"pn":"74292","desc":"15-bit programmable frequency divider/digital timer.","pinout":"\n     +---+--+---+\n  S1 |1  +--+ 16| VCC\n  S4 |2       15| S2\n TP1 |3       14| S3\nCLK1 |4  74   13| TP3\nCLK2 |5  292  12|\n TP2 |6       11| /RST\n   Q |7       10| S0\n GND |8        9|\n     +----------+\n"},{"pn":"74293","desc":"4-bit asynchronous binary counter with /2 and /8 sections and reset.","pinout":"\n     +---+--+---+\n     |1  +--+ 14| VCC\n     |2       13| RST2\n     |3       12| RST1\n  Q2 |4  74   11| /CLK1\n  Q1 |5  293  10| /CLK0\n     |6        9| Q0\n GND |7        8| Q3\n     +----------+\n"},{"pn":"74294","desc":"15-bit programmable frequency divider/digital timer.","pinout":"\n     +---+--+---+\n  S1 |1  +--+ 16| VCC\n  S0 |2       15| S2\n  TP |3       14| S3\nCLK1 |4  74   13|\nCLK2 |5  294  12|\n     |6       11| /RST\n   Q |7       10|\n GND |8        9|\n     +----------+\n"},{"pn":"74295","desc":"4-bit 3-state negative-edge-triggered universal shift register.","pinout":"\n       +---+--+---+\n     D |1  +--+ 14| VCC\n    P0 |2       13| Y0\n    P1 |3       12| Y1\n    P2 |4  74   11| Y2\n    P3 |5  295  10| Y3\nLD//SH |6        9| /CLK\n   GND |7        8| OE\n       +----------+\n"},{"pn":"74297","desc":"Digital phase-locked loop with 4-bit counter.","pinout":"\n      +---+--+---+\n   D1 |1  +--+ 16| VCC\n   D0 |2       15| D2\n   EN |3       14| D3\n  KCP |4  74   13| PA2\n I//D |5  297  12| ECPD\n D//U |6       11| XORPD\nIDout |7       10| PB\n  GND |8        9| PA1\n      +----------+\n"},{"pn":"74298","desc":"8-to-4 line noninverting data selector/multiplexer with output registers.","pinout":"\n    +---+--+---+\n2A1 |1  +--+ 16| VCC\n2A0 |2       15| 1Q\n1A0 |3       14| 2Q\n1A1 |4   74  13| 3Q\n3A1 |5  298  12| 4Q\n4A1 |6       11| CLK\n4A0 |7       10| S\nGND |8        9| 3A0\n    +----------+\n"},{"pn":"74299","desc":"8-bit 3-state bidirectional universal shift register with asynchronousreset and with separate shift left and shift right serial inputs.  Multiplexedparallel I/O.","pinout":"\n     +---+--+---+\n  S0 |1  +--+ 20| VCC\n/OE1 |2       19| S1\n/OE2 |3       18| D\n  P6 |4       17| Q7\n  P4 |5   74  16| P7\n  P2 |6  299  15| P5\n  P0 |7       14| P3\n  Q0 |8       13| P1\n/RST |9       12| CLK\n GND |10      11| L\n     +----------+\n"},{"pn":"74303","desc":"8-line inverting/noninverting divide by 2 clock driver.","pinout":"\n    +---+--+---+\n Q3 |1  +--+ 16| Q2\n Q4 |2       15| Q1\nGND |3       14| /RST\nGND |4   74  13| VCC\nGND |5  303  12| VCC\n Q5 |6       11| CLK\n Q6 |7       10| /PRE\n/Q7 |8        9| /Q8\n    +----------+\n"},{"pn":"74304","desc":"8-line noninverting divide by 2 clock driver.","pinout":"\n    +---+--+---+\n Q3 |1  +--+ 16| Q2\n Q4 |2       15| Q1\nGND |3       14| /RST\nGND |4   74  13| VCC\nGND |5  304  12| VCC\n Q5 |6       11| CLK\n Q6 |7       10| /PRE\n Q7 |8        9| Q8\n    +----------+\n"},{"pn":"74305","desc":"8-line inverting/noninverting divide by 2 clock driver.","pinout":"\n    +---+--+---+\n Q3 |1  +--+ 16| Q2\n Q4 |2       15| Q1\nGND |3       14| /RST\nGND |4   74  13| VCC\nGND |5  305  12| VCC\n/Q5 |6       11| CLK\n/Q6 |7       10| /PRE\n/Q7 |8        9| /Q8\n    +----------+\n"},{"pn":"74306","desc":"2-bit 3-state noninverting buffer/line driver.","pinout":"\n     +---+--+---+            +---+---*---+\n/1OE |1  +--+  8| 1Y         | A |/OE| Y |\n  1A |2   74   7| VCC        +===+===*===+\n GND |3  306   6| 1A         | 0 | 0 | 0 |\n/2OE |4        5| 2Y         | 1 | 0 | 1 |\n     +----------+            | X | 1 | Z |\n                             +---+---*---+\n"},{"pn":"74322","desc":"8-bit 3-state shift register with with sign extension and selectable serialinputs.  Multiplexed parallel I/O.","pinout":"\n       +---+--+---+\n   /OE |1  +--+ 20| VCC\nSH//LD |2       19| E//D\n     D |3       18| /SEXT\n    P0 |4       17| E\n    P2 |5   74  16| P1\n    P4 |6  322  15| P3\n    P6 |7       14| P5\n   /OE |8       13| P7\n  /RST |9       12| Q7\n   GND |10      11| CLK\n       +----------+\n"},{"pn":"74323","desc":"8-bit 3-state bidirectional universal shift register with resetand multiplexed parallel I/O.","pinout":"\n     +---+--+---+\n  S0 |1  +--+ 20| VCC\n/OE1 |2       19| S1\n/OE2 |3       18| D\n  P6 |4       17| Q7\n  P4 |5   74  16| P7\n  P2 |6  323  15| P5\n  P0 |7       14| P3\n  Q0 |8       13| P1\n/RST |9       12| CLK\n GND |10      11| L\n     +----------+\n"},{"pn":"74328","desc":"6-line selectable phase clock driver.","pinout":"\n    +---+--+---+\nGND |1  +--+ 16| 1Y1\n1Y2 |2       15| SEL1\n2Y1 |3       14| VCC\nGND |4   74  13| SEL2\n2Y2 |5  328  12| A\n3Y1 |6       11| VCC\nGND |7       10| SEL3\n4Y1 |8        9| SEL4\n    +----------+\n"},{"pn":"74329","desc":"6-line selectable phase clock driver.","pinout":"\n    +---+--+---+\nGND |1  +--+ 16| 1Y1\n1Y2 |2       15| SEL1\n2Y1 |3       14| VCC\nGND |4   74  13| SEL2\n2Y2 |5  329  12| A\n3Y1 |6       11| VCC\nGND |7       10| SEL3\n4Y1 |8        9| SEL4\n    +----------+\n"},{"pn":"74330","desc":"Dual 1-line to 3-line noninverting clock driver and 1-line to 4-linenoninverting divide by 2 clock driver.","pinout":"\n     +---+--+---+\n GND |1  +--+ 24| OEQ\n  Q1 |2       23| Q3\n  Q2 |3       22| CLKQ\n GND |4       21| VCC\n  X1 |5       20| RST\n OEX |6   74  19| X3\nCLKX |7  330  18| GND\n  X2 |8       17| X4\n GND |9       16| VCC\n  Y1 |10      15| OEY\n  Y2 |11      14| Y3\n GND |12      13| CLKY\n     +----------+\n"},{"pn":"74337","desc":"8-line 3-state noninverting clock driver with divide by 2 output on 4 lines.","pinout":"\n     +---+--+---+\n  Y3 |1  +--+ 20| Y2\n GND |2       19| GND\n  Y4 |3       18| Y1\n VCC |4       17| VCC\n /OE |5   74  16| CLK\n/RST |6  337  15| GND\n VCC |7       14| VCC\n  Q1 |8       13| Q4\n GND |9       12| GND\n  Q2 |10      11| Q3\n     +----------+\n"},{"pn":"74338","desc":"6-line noninverting clock driver with divide by 2 and PLL.","pinout":"\n    +---+--+---+\nGND |1  +--+ 20| /OE\n Y1 |2       19| VCC\nGND |3       18| DF\n Y2 |4       17| VCC\nGND |5   74  16| CLKIN\nGND |6  338  15| GND\n Y3 |7       14| HF\nGND |8       13| VCC\n Y4 |9       12| /RST\nGND |10      11| VCC\n    +----------+\n"},{"pn":"74339","desc":"8-line 3-state noninverting clock driver with divide by 2 output on 4 lines.","pinout":"\n     +---+--+---+\n  Y3 |1  +--+ 20| Y2\n GND |2       19| GND\n  Y4 |3       18| Y1\n VCC |4       17| VCC\n /OE |5   74  16| CLK\n/RST |6  339  15| GND\n VCC |7       14| VCC\n  Q1 |8       13| Q4\n GND |9       12| GND\n  Q2 |10      11| Q3\n     +----------+\n"},{"pn":"74340","desc":"8-line inverting clock driver.","pinout":"\n    +---+--+---+\nVCC |1  +--+ 20| VCC\n E1 |2       19| Q1\n E2 |3       18| Q2\n IN |4       17| GND\n P0 |5   74  16| Q3\n P1 |6  340  15| Q4\nVCC |7       14| GND\n Q8 |8       13| Q5\n Q7 |9       12| Q6\nGND |10      11| GND\n    +----------+\n"},{"pn":"74348","desc":"8-to-3 line 3-state inverting priority encoder with cascade inputs.","pinout":"\n    +---+--+---+\n/A4 |1  +--+ 16| VCC\n/A5 |2       15| /EO\n/A6 |3       14| /GS\n/A7 |4   74  13| /A3\n/EI |5  348  12| /A2\n Y2 |6       11| /A1\n Y1 |7       10| /A0\nGND |8        9| Y0\n    +----------+\n"},{"pn":"74352","desc":"8-to-2 line inverting data selector/multiplexer with separate enables.","pinout":"\n     +---+--+---+\n/1EN |1  +--+ 16| VCC\n  S1 |2       15| /2EN\n 1A3 |3       14| S0\n 1A2 |4   74  13| 2A3\n 1A1 |5  352  12| 2A2\n 1A0 |6       11| 2A1\n  1Y |7       10| 2A0\n GND |8        9| 2Y\n     +----------+\n"},{"pn":"74353","desc":"8-to-2 line 3-state inverting data selector/multiplexer.","pinout":"\n     +---+--+---+\n/1EN |1  +--+ 16| VCC\n  S1 |2       15| /2EN\n 1A3 |3       14| S0\n 1A2 |4   74  13| 2A3\n 1A1 |5  353  12| 2A2\n 1A0 |6       11| 2A1\n /1Y |7       10| 2A0\n GND |8        9| /2Y\n     +----------+\n"},{"pn":"74354","desc":"8-to-1 line 3-state data selector/multiplexer with address and data latchesand complementary outputs.","pinout":"\n    +---+--+---+\n A7 |1  +--+ 20| VCC\n A6 |2       19| Y\n A5 |3       18| /Y\n A4 |4       17| OE3\n A3 |5  74   16| /OE2\n A2 |6  354  15| /OE1\n A1 |7       14| A0\n A0 |8       13| A1\nDLE |9       12| A2\nGND |10      11| ALE\n    +----------+\n"},{"pn":"74356","desc":"8-to-1 line 3-state data selector/multiplexer with address latch and dataregister and complementary outputs.","pinout":"\n    +---+--+---+\n A7 |1  +--+ 20| VCC\n A6 |2       19| Y\n A5 |3       18| /Y\n A4 |4       17| OE3\n A3 |5  74   16| /OE2\n A2 |6  356  15| /OE1\n A1 |7       14| A0\n A0 |8       13| A1\nDLE |9       12| A2\nGND |10      11| ALE\n    +----------+\n"},{"pn":"74365","desc":"6-bit 3-state noninverting buffer/line driver.","pinout":"\n     +---+--+---+            +---+---*---+\n/OE1 |1  +--+ 16| VCC        |/OE| A | Y |\n  A1 |2       15| /OE2       +===+===*===+\n  Y1 |3       14| A6         | 1 | X | Z |\n  A2 |4   74  13| Y6         | 0 | 0 | 0 |\n  Y2 |5  365  12| A5         | 0 | 1 | 1 |\n  A3 |6       11| Y5         +---+---*---+\n  Y3 |7       10| A4\n GND |8        9| Y4\n     +----------+\n"},{"pn":"74366","desc":"6-bit 3-state inverting buffer/line driver.","pinout":"\n     +---+--+---+            +---+---*---+\n/OE1 |1  +--+ 16| VCC        |/OE| A |/Y |\n  A1 |2       15| /OE2       +===+===*===+\n /Y1 |3       14| A6         | 1 | X | Z |\n  A2 |4   74  13| /Y6        | 0 | 0 | 1 |\n /Y2 |5  366  12| A5         | 0 | 1 | 0 |\n  A3 |6       11| /Y5        +---+---*---+\n /Y3 |7       10| A4\n GND |8        9| /Y4\n     +----------+\n"},{"pn":"74367","desc":"2/4-bit 3-state noninverting buffer/line driver.","pinout":"\n     +---+--+---+            +---+---*---+\n/1OE |1  +--+ 16| VCC        |/OE| A | Y |\n 1A1 |2       15| /2OE       +===+===*===+\n 1Y1 |3       14| 2A2        | 1 | X | Z |\n 1A2 |4   74  13| 2Y2        | 0 | 0 | 0 |\n 1Y2 |5  367  12| 2A1        | 0 | 1 | 1 |\n 1A3 |6       11| 2Y1        +---+---*---+\n 1Y3 |7       10| 1A4\n GND |8        9| 1Y4\n     +----------+\n"},{"pn":"74368","desc":"2/4-bit 3-state inverting buffer/line driver.","pinout":"\n     +---+--+---+            +---+---*---+\n/1OE |1  +--+ 16| VCC        |/OE| A |/Y |\n 1A1 |2       15| /2OE       +===+===*===+\n/1Y1 |3       14| 2A2        | 1 | X | Z |\n 1A2 |4   74  13| /2Y2       | 0 | 0 | 1 |\n/1Y2 |5  368  12| 2A1        | 0 | 1 | 0 |\n 1A3 |6       11| /2Y1       +---+---*---+\n/1Y3 |7       10| 1A4\n GND |8        9| /1Y4\n     +----------+\n"},{"pn":"74373","desc":"8-bit 3-state transparent latch.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 20| VCC         |/OE| LE| D | Q |\n Q1 |2       19| Q8          +===+===+===*===+\n D1 |3       18| D8          | 1 | X | X | Z |\n D2 |4       17| D7          | 0 | 0 | X | - |\n Q2 |5   74  16| Q7          | 0 | 1 | 0 | 0 |\n Q3 |6  373  15| Q6          | 0 | 1 | 1 | 1 |\n D3 |7       14| D6          +---+---+---*---+\n D4 |8       13| D5\n Q4 |9       12| Q5\nGND |10      11| LE\n    +----------+\n"},{"pn":"74374","desc":"8-bit 3-state D flip-flop.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 20| VCC         |/OE|CLK| D | Q |\n Q1 |2       19| Q8          +===+===+===*===+\n D1 |3       18| D8          | 1 | X | X | Z |\n D2 |4       17| D7          | 0 | / | 0 | 0 |\n Q2 |5   74  16| Q7          | 0 | / | 1 | 1 |\n Q3 |6  374  15| Q6          | 0 |!/ | X | - |\n D3 |7       14| D6          +---+---+---*---+\n D4 |8       13| D5\n Q4 |9       12| Q5\nGND |10      11| CLK\n    +----------+\n"},{"pn":"74375","desc":"Dual 2-bit transparent latches with complementary outputs.","pinout":"\n     +---+--+---+\n 1D1 |1  +--+ 16| VCC\n/1Q1 |2       15| 2D1\n 1Q1 |3       14| /2Q1\n 1LE |4   74  13| 2Q1\n 1Q2 |5  375  12| 2LE\n/1Q2 |6       11| 2Q2\n 1D2 |7       10| /2Q2\n GND |8        9| 2D2\n     +----------+\n"},{"pn":"74376","desc":"4-bit J-/K flip-flop with reset.","pinout":"\n     +---+--+---+            +---+---+---+----*---+---+\n/RST |1  +--+ 16| VCC        | J |/K |CLK|/RST| Q |/Q |\n  J1 |2       15| J4         +===+===+===+====*===+===+\n /K1 |3       14| /K4        | X | X | X |  0 | 0 | 1 |\n  Q1 |4   74  13| Q4         | 0 | 0 | / |  1 | 0 | 1 |\n  Q2 |5  376  12| Q3         | 0 | 1 | / |  1 | - | - |\n /K2 |6       11| /K3        | 1 | 0 | / |  1 |/Q | Q |\n  J2 |7       10| J3         | 1 | 1 | / |  1 | 1 | 0 |\n GND |8        9| CLK        | X | X |!/ |  1 | - | - |\n     +----------+            +---+---+---+----*---+---+\n"},{"pn":"74377","desc":"8-bit D flip-flop with clock enable.","pinout":"\n       +---+--+---+          +----+---+---*---+\n/CLKEN |1  +--+ 20| VCC      |/CEN|CLK| D | Q |\n    Q1 |2       19| Q8       +====+===+===*===+\n    D1 |3       18| D8       |  1 | X | X | - |\n    D2 |4       17| D7       |  0 | / | 0 | 0 |\n    Q2 |5   74  16| Q7       |  0 | / | 1 | 1 |\n    Q3 |6  377  15| Q6       |  0 |!/ | X | - |\n    D3 |7       14| D6       +----+---+---*---+\n    D4 |8       13| D5\n    Q4 |9       12| Q5\n   GND |10      11| CLK\n       +----------+\n"},{"pn":"74378","desc":"6-bit D flip-flop with clock enable.","pinout":"\n       +---+--+---+          +----+---+---*---+\n/CLKEN |1  +--+ 16| VCC      |/CEN|CLK| D | Q |\n    Q1 |2       15| Q6       +====+===+===*===+\n    D1 |3       14| D6       |  1 | X | X | - |\n    D2 |4   74  13| D5       |  0 | / | 0 | 0 |\n    Q2 |5  378  12| Q5       |  0 | / | 1 | 1 |\n    D3 |6       11| D4       |  0 |!/ | X | - |\n    Q3 |7       10| Q4       +----+---+---*---+\n   GND |8        9| CLK\n       +----------+\n"},{"pn":"74379","desc":"6-bit D flip-flop with clock enable and complementary outputs.","pinout":"\n       +---+--+---+          +----+---+---*---+---+\n/CLKEN |1  +--+ 16| VCC      |/CEN|CLK| D | Q |/Q |\n    Q1 |2       15| Q4       +====+===+===*===+===+\n   /Q1 |3       14| /Q4      |  1 | X | X | - | - |\n    D1 |4   74  13| D4       |  0 | / | 0 | 0 | 1 |\n    D2 |5  379  12| D3       |  0 | / | 1 | 1 | 0 |\n   /Q2 |6       11| /Q3      |  0 |!/ | X | - | - |\n    Q2 |7       10| Q3       +----+---+---*---+---+\n   GND |8        9| CLK\n       +----------+\n"},{"pn":"74381","desc":"4-bit 8-function arithmetic logic unit (ALU)","pinout":"\n    +---+--+---+\n A1 |1  +--+ 20| VCC\n B1 |2       19| A2\n A0 |3       18| B2\n B0 |4       17| A3\n S0 |5   74  16| B3\n S1 |6  381  15| CIN\n S2 |7       14| /P\n F0 |8       13| /G\n F1 |9       12| F3\nGND |10      11| F2\n    +----------+\n"},{"pn":"74382","desc":"4-bit 8-function arithmetic logic unit (ALU) with ripple carry and overflowoutputs.","pinout":"\n    +---+--+---+\n A1 |1  +--+ 20| VCC\n B1 |2       19| A2\n A0 |3       18| B2\n B0 |4       17| A3\n S0 |5   74  16| B3\n S1 |6  382  15| CIN\n S2 |7       14| COUT\n F0 |8       13| OVR\n F1 |9       12| F3\nGND |10      11| F2\n    +----------+\n"},{"pn":"74385","desc":"Quad serial adder/subtractor.","pinout":"\n      +---+--+---+\n  CLK |1  +--+ 20| VCC\n   1S |2       19| 4S\n1S//A |3       18| 4S//A\n   1B |4       17| 4B\n   1A |5   74  16| 4A\n   2A |6  385  15| 3A\n   2B |7       14| 3B\n2S//A |8       13| 3S//A\n   2S |9       12| 3S\n  GND |10      11| RST\n      +----------+\n"},{"pn":"74386","desc":"Quad 2-input XOR gates.","pinout":"\n    +---+--+---+             +---+---*---+                    _   _\n 1A |1  +--+ 14| VCC         | A | B | Y |       Y = A$B = (A.B)+(A.B)\n 1B |2       13| 4B          +===+===*===+\n 1Y |3  74   12| 4A          | 0 | 0 | 0 |\n 2Y |4  386  11| 4Y          | 0 | 1 | 1 |\n 2A |5       10| 3Y          | 1 | 0 | 1 |\n 2B |6        9| 3B          | 1 | 1 | 0 |\nGND |7        8| 3A          +---+---*---+\n    +----------+\n"},{"pn":"74390","desc":"Dual 4-bit asynchronous decade counters with separate /2 and /5 sectionsand reset.","pinout":"\n       +---+--+---+\n/1CLK0 |1  +--+ 16| VCC\n  1RST |2       15| /2CLK0\n   1Q0 |3       14| 2RST\n/1CLK1 |4   74  13| 2Q0\n   1Q1 |5  390  12| /2CLK1\n   1Q2 |6       11| 2Q1\n   1Q3 |7       10| 2Q2\n   GND |8        9| 2Q3\n       +----------+\n"},{"pn":"74393","desc":"Dual 4-bit asynchronous binary counters with reset.","pinout":"\n      +---+--+---+\n/1CLK |1  +--+ 14| VCC\n 1RST |2       13| /2CLK\n  1Q0 |3   74  12| 2RST\n  1Q1 |4  393  11| 2Q0\n  1Q2 |5       10| 2Q1\n  1Q3 |6        9| 2Q2\n  GND |7        8| 2Q3\n      +----------+\n"},{"pn":"74395","desc":"4-bit 3-state universal shift register with load and asynchronous reset.","pinout":"\n       +---+--+---+\n  /RST |1  +--+ 16| VCC\n     D |2       15| Y0\n    P0 |3       14| Y1\n    P1 |4   74  13| Y2\n    P2 |5  395  12| Y3\n    P3 |6       11| Q3\nLD//SH |7       10| CLK\n   GND |8        9| /OE\n       +----------+\n"},{"pn":"74398","desc":"8-to-4 line data selector/multiplexer with output registers and complementaryoutputs.","pinout":"\n    +---+--+---+\n  S |1  +--+ 20| VCC\n 1Y |2       19| 4Y\n/1Y |3       18| /4Y\n1A0 |4       17| 4A0\n1A1 |5   74  16| 4A1\n2A1 |6  398  15| 3A1\n2A0 |7       14| 3A0\n/2Y |8       13| /3Y\n 2Y |9       12| 3Y\nGND |10      11| CLK\n    +----------+\n"},{"pn":"74399","desc":"8-to-4 line inverting data selector/multiplexer with output registers.","pinout":"\n    +---+--+---+\n  S |1  +--+ 16| VCC\n 1Y |2       15| 4Y\n1A0 |3       14| 4A0\n1A1 |4   74  13| 4A1\n2A1 |5  399  12| 3A1\n2A0 |6       11| 3A0\n 2Y |7       10| 3Y\nGND |8        9| CLK\n    +----------+\n"},{"pn":"DS2009, DS2010, DS2011, DS2012, DS2013","desc":"512x9 (2009), 1024x9 (2010), 2048x9 (2011), 4096x9 (2012), 8192x9 (2013) FIFO.","pinout":"\n      +-----+--+-----+\n  /WR |1    +--+   28| VCC\n   D8 |2           27| D4\n   D3 |3           26| D5\n   D2 |4           25| D6\n   D1 |5           24| D7\n   D0 |6           23| /FL /RT\n  /XI |7           22| /RST\n/FULL |8   DS20xx  21| /EMPTY\n   Q0 |9           20| /XO /HF\n   Q1 |10          19| Q7\n   Q2 |11          18| Q6\n   Q3 |12          17| Q5\n   Q8 |13          16| Q4\n  GND |14          15| /RD\n      +--------------+\n"},{"pn":"40105","desc":"16x4 3-state asynchronous FIFO with reset.","pinout":"\n      +---+--+---+\n   OE |1  +--+ 16| VCC\n/FULL |2       15| RD\n   WR |3       14| /EMPTY\n   D0 |4       13| Q0\n   D1 |5 40105 12| Q1\n   D2 |6       11| Q2\n   D3 |7       10| Q3\n  GND |8        9| RST\n      +----------+\n"},{"pn":"4316","desc":"Quad analog switches with enable input and dual power supply.","pinout":"\n    +---+--+---+\n 1X |1  +--+ 16| VCC\n 1Y |2       15| 1EN\n 2Y |3       14| 4EN\n 2X |4       13| 4X2\n EN |5  4316 12| 4Y3\n EN |6       11| 3Y\n EN |7       10| 3X\nGND |8        9| VEE\n    +----------+\n"},{"pn":"4351","desc":"8-to-1 line analog multiplexer/demultiplexer with address latch and dualpower supply.","pinout":"\n    +---+--+---+\n1X0 |1  +--+ 18| VCC\n1X1 |2       17| X2\n2X1 |3       16| X1\n 2Y |4       15| X0\n2X0 |5  4351 14| X3\n/EN |6       13| S0\n EN |7       12| S1\nVEE |8       11| S2\nGND |9       10| LE\n    +----------+\n"},{"pn":"4352","desc":"8-to-2 line analog multiplexer/demultiplexer with address latch and dualpower supply.","pinout":"\n    +---+  +---+\n1X0 |1  +--+ 18| VCC\n1X2 |2       17| 2X2\n 1Y |3       16| 2X1\n1X3 |4       15| 2Y\n1X1 |5  4352 14| 2X0\n/EN |6       13| 2X3\n EN |7       12| S0\nVEE |8       11| S1\nGND |9       10| LE\n    +----------+\n"},{"pn":"4353","desc":"Triple 2-to-1 line analog multiplexer/demultiplexer with address latch anddual power supply.","pinout":"\n    +---+  +---+\n1X0 |1  +--+ 18| VCC\n1X1 |2       17| 1Y\n2X1 |3       16| 3Y\n 2Y |4       15| 3X1\n2X0 |5  4353 14| 3X0\n/EN |6       13| 3S\n EN |7       12| 1S\nVEE |8       11| 2S\nGND |9       10| LE\n    +----------+\n"},{"pn":"4500","desc":"Industrial Control Unit.","pinout":"\n    +---+  +---+\nRST |1  +--+ 16| VCC\n WR |2       15| RR\n  D |3       14| X0\n I3 |4       13| X1\n I2 |5  4500 12| JMP\n I1 |6       11| RTN\n I0 |7       10| FLG0\nGND |8        9| FLGF\n    +----------+\n"},{"pn":"4502","desc":"6-bit 3-state inverting buffer/line driver with NOR inputs.","pinout":"\n    +---+  +---+             +---+---+---+---+\n A0 |1  +--+ 16| VCC         |/OE| A | B I/Y |\n/Y0 |2       15| A5          +===+===+===+===+\n A1 |3       14| /Y5         | 1 | X | X I Z |\n/OE |4       13| A4          | 0 | 0 | 0 I 1 |\n/Y1 |5  4502 12| B           | 0 | 1 | 0 I 0 |\n A2 |6       11| /Y4         | 0 | X | 1 I 0 |\n/Y2 |7       10| A3          +---+---+---+---+\nGND |8        9| /Y3\n    +----------+\n"},{"pn":"4503","desc":"2/4-bit 3-state noninverting buffer/line driver.","pinout":"\n     +---+  +---+            +---+---+---+\n/1OE |1  +--+ 16| VCC        |/OE| A I Y |\n 1A1 |2       15| /2OE       +===+===+===+\n 1Y1 |3       14| 2A2        | 1 | X I Z |\n 1A2 |4       13| 2Y2        | 0 | 0 I 0 |\n 1Y2 |5  4503 12| 2A1        | 0 | 1 I 1 |\n 1A3 |6       11| 2Y1        +---+---+---+\n 1Y3 |7       10| 1A4\n GND |8        9| 1Y4\n     +----------+\n"},{"pn":"4508","desc":"Dual 4-bit 3-state transparent latch with reset.","pinout":"\n     +-----+  +-----+        +---+---+---+---+\n1RST |1    +--+   24| VCC    |/OE| LE| D I Q |\n 1LE |2           23| 2Q3    +===+===+===+===+\n/1OE |3           22| 2D3    | 1 | X | X I Z |\n 1D0 |4           21| 2Q2    | 0 | 0 | X I - |\n 1Q0 |5           20| 2D2    | 0 | 1 | 0 I 0 |\n 1D1 |6           19| 2Q1    | 0 | 1 | 1 I 1 |\n 1Q1 |7    4508   18| 2D1    +---+---+---+---+\n 1D2 |8           17| 2Q0\n 1Q2 |9           16| 2D0\n 1D3 |10          15| /2OE\n 1Q3 |11          14| 2LE\n GND |12          13| 2RST\n     +--------------+\n"},{"pn":"4510","desc":"4-bit synchronous decade up/down counter with asynchronous load, reset andripple carry output.","pinout":"\n     +---+  +---+\n  LD |1  +--+ 16| VCC\n  Q3 |2       15| CLK\n  P3 |3       14| Q2\n  P0 |4       13| P2\n/RCI |5  4510 12| P1\n  Q0 |6       11| Q1\n/RCO |7       10| UP//DN\n GND |8        9| RST\n     +----------+\n"},{"pn":"4512","desc":"8-to-1 line 3-state data selector/multiplexer with AND inputs.","pinout":"\n    +---+  +---+\n A0 |1  +--+ 16| VCC         Y = An./B\n A1 |2       15| /OE\n A2 |3       14| Y\n A3 |4       13| S2\n A4 |5  4512 12| S1\n A5 |6       11| S0\n A6 |7       10| /B\nGND |8        9| A7\n    +----------+\n"},{"pn":"4514","desc":"1-of-16 noninverting decoder/demultiplexer with address latches.","pinout":"\n    +---+  +---+\n LE |1  +--+ 24| VCC\n S0 |2       23| /EN\n S1 |3       22| S3\n Y7 |4       21| S2\n Y6 |5       20| Y10\n Y5 |6       19| Y11\n Y4 |7  4514 18| Y8\n Y3 |8       17| Y9\n Y2 |9       16| Y15\n Y1 |10      15| Y14\n Y0 |11      14| Y13\nGND |12      13| Y12\n    +----------+\n"},{"pn":"4516","desc":"4-bit synchronous binary up/down counter with asynchronous load, reset andripple carry output.","pinout":"\n     +---+  +---+\n  LD |1  +--+ 16| VCC\n  Q3 |2       15| CLK\n  P3 |3       14| Q2\n  P0 |4       13| P2\n/RCI |5  4516 12| P1\n  Q0 |6       11| Q1\n/RCO |7       10| UP//DN\n GND |8        9| RST\n     +----------+\n"},{"pn":"4518","desc":"Dual 4-bit asynchronous decade counters with reset and both active high andactive low clocks.","pinout":"\n      +---+  +---+\n 1CLK |1  +--+ 16| VCC\n/1CLK |2       15| 2RST\n  1Q0 |3       14| 2Q3\n  1Q1 |4       13| 2Q2\n  1Q2 |5  4518 12| 2Q1\n  1Q3 |6       11| 2Q0\n 1RST |7       10| /2CLK\n  GND |8        9| 2CLK\n      +----------+\n"},{"pn":"4521","desc":"24-bit asynchronous binary counter with oscillator and res For the buffer to be used, GND' et input,and one CMOS buffer with separate power supply.","pinout":"\n     +---+  +---+            +---+---+\n Q24 |1  +--+ 16| VCC        | A I Y |\n RST |2       15| Q23        +===+===+\nGND' |3       14| Q22        | 0 I 0 |\n   Y |4       13| Q21        | 1 I 1 |\nVCC' |5  4521 12| Q20        +---+---+\n   A |6       11| Q19\n  X0 |7       10| Q18\n GND |8        9| X1\n     +----------+\n"},{"pn":"4527","desc":"4-bit synchronous decade rate multiplier.","pinout":"\n     +---+  +---+\n  Q9 |1  +--+ 16| VCC\n  D2 |2       15| D1\n  D3 |3       14| D0\nSET9 |4       13| RST\n  /Q |5  4527 12| CASC\n   Q |6       11| CIN\nCOUT |7       10| STB\n GND |8        9| CLK\n     +----------+\n"},{"pn":"4532","desc":"8-to-3 line noninverting priority encoder with cascade inputs.","pinout":"\n    +---+  +---+\n A4 |1  +--+ 16| VCC\n A5 |2       15| EO\n A6 |3       14| GS\n A7 |4       13| A3\n EI |5  4532 12| A2\n Y2 |6       11| A1\n Y1 |7       10| A0\nGND |8        9| Y0\n    +----------+\n"},{"pn":"4536","desc":"24-bit programmable frequency divider/digital timer with oscillator,set and reset inputs.  Digitally programmable from 2^1 to 2^24.","pinout":"\n        +---+  +---+\n    SET |1  +--+ 16| VCC\n    RST |2       15| MONO\n     X1 |3       14| /XEN\n     X0 |4       13| Q\n     X2 |5  4536 12| S3\n/DIV256 |6       11| S2\n  CLKEN |7       10| S1\n    GND |8        9| S0\n        +----------+\n"},{"pn":"4538","desc":"Dual precision monostable multivibrator with Schmitt-trigger inputs.","pinout":"\n       +---+  +---+\n 1Cext |1  +--+ 16| VCC\n1RCext |2       15| 2Cext\n  1RST |3       14| 2RCext\n   1TR |4       13| 2RST\n  /1TR |5  4538 12| 2TR\n    1Q |6       11| /2TR\n   /1Q |7       10| 2Q\n   GND |8        9| /2Q\n       +----------+\n"},{"pn":"4543","desc":"BCD to 7-segment decoder/LCD driver with input latch.","pinout":"\n    +---+  +---+\n LE |1  +--+ 16| VCC\n A2 |2       15| YF\n A1 |3       14| YG\n A3 |4       13| YE\n A0 |5  4543 12| YD\n  @ |6       11| YC\n BI |7       10| YB\nGND |8        9| YA\n    +----------+\n"},{"pn":"4555","desc":"Dual 1-of-4 noninverting decoder/demultiplexer.","pinout":"\n     +---+  +---+            +---+---+---+---+---+---+---+\n/1EN |1  +--+ 16| VCC        |/EN| S1| S0I Y0| Y1| Y2| Y3|\n 1S0 |2       15| /2EN       +===+===+===+===+===+===+===+\n 1S1 |3       14| 2S0        | 1 | X | X I 0 | 0 | 0 | 0 |\n 1Y0 |4       13| 2S1        | 0 | 0 | 0 I 1 | 0 | 0 | 0 |\n 1Y1 |5  4555 12| 2Y0        | 0 | 0 | 1 I 0 | 1 | 0 | 0 |\n 1Y2 |6       11| 2Y1        | 0 | 1 | 0 I 0 | 0 | 1 | 0 |\n 1Y3 |7       10| 2Y2        | 0 | 1 | 1 I 0 | 0 | 0 | 1 |\n GND |8        9| 2Y3        +---+---+---+---+---+---+---+\n     +----------+\n"},{"pn":"4556","desc":"Dual 1-of-4 inverting decoder/demultiplexer.","pinout":"\n     +---+  +---+            +---+---+---+---+---+---+---+\n/1EN |1  +--+ 16| VCC        |/EN| S1| S0I/Y0|/Y1|/Y2|/Y3|\n 1S0 |2       15| /2EN       +===+===+===+===+===+===+===+\n 1S1 |3       14| 2S0        | 1 | X | X I 1 | 1 | 1 | 1 |\n/1Y0 |4       13| 2S1        | 0 | 0 | 0 I 0 | 1 | 1 | 1 |\n/1Y1 |5  4556 12| /2Y0       | 0 | 0 | 1 I 1 | 0 | 1 | 1 |\n/1Y2 |6       11| /2Y1       | 0 | 1 | 0 I 1 | 1 | 0 | 1 |\n/1Y3 |7       10| /2Y2       | 0 | 1 | 1 I 1 | 1 | 1 | 0 |\n GND |8        9| /2Y3       +---+---+---+---+---+---+---+\n     +----------+\n"},{"pn":"4580","desc":"4x4-bit 3-state synchronous triple-port register file.","pinout":"\n     +-----+--+-----+\n 1Q3 |1    +--+   24| VCC\n 1Q2 |2           23| 1Q1\n 1RD |3           22| 1Q0\n 2Q0 |4           21| 2RD\n 2Q1 |5           20| D0\n 2Q2 |6           19| D1\n 2Q3 |7   40108   18| D2\n WA0 |8           17| D3\n WA1 |9           16| WCLK\n2RA1 |10          15| WR\n2RA0 |11          14| 1RA1\n GND |12          13| 1RA0\n     +--------------+\n"},{"pn":"4585","desc":"4-bit noninverting magnitude comparator with cascade inputs.","pinout":"\n     +---+  +---+\n  B2 |1  +--+ 16| VCC\n  A2 |2       15| A3\nOA=B |3       14| B3\nIA>B |4       13| OA>B\nIA<B |5  4585 12| OA<B\nIA=B |6       11| B0\n  A1 |7       10| A0\n GND |8        9| B1\n     +----------+\n"},{"pn":"4599","desc":"1-of-8 addressable latch with readback and reset.","pinout":"\n    +---+  +---+\n Q7 |1  +--+ 18| VCC\nRST |2       17| Q6\n  D |3       16| Q5\n/WR |4       15| Q4\n A0 |5  4599 14| Q3\n A1 |6       13| Q2\n A2 |7       12| Q1\n CE |8       11| Q0\nGND |9       10| /RD\n    +----------+\n"},{"pn":"14500","desc":"Industrial Control Unit.","pinout":"\n    +---+--+---+\nRST |1  +--+ 16| VCC\n WR |2       15| RR\n  D |3       14| X0\n I3 |4       13| X1\n I2 |5  4500 12| JMP\n I1 |6       11| RTN\n I0 |7       10| FLG0\nGND |8        9| FLGF\n        +----------+\n"},{"pn":"40108","desc":"4x4-bit 3-state synchronous triple-port register file.","pinout":"\n     +-----+--+-----+\n 1Q3 |1    +--+   24| VCC\n 1Q2 |2           23| 1Q1\n 1RD |3           22| 1Q0\n 2Q0 |4           21| 2RD\n 2Q1 |5           20| D0\n 2Q2 |6           19| D1\n 2Q3 |7   40108   18| D2\n WA0 |8           17| D3\n WA1 |9           16| WCLK\n2RA1 |10          15| WR\n2RA0 |11          14| 1RA1\n GND |12          13| 1RA0\n     +--------------+\n"},{"pn":"40208","desc":"4x4-bit 3-state synchronous triple-port register file.","pinout":"\n     +-----+--+-----+\n 1Q3 |1    +--+   24| VCC\n 1Q2 |2           23| 1Q1\n 1RD |3           22| 1Q0\n 2Q0 |4           21| 2RD\n 2Q1 |5           20| D0\n 2Q2 |6           19| D1\n 2Q3 |7   40108   18| D2\n WA0 |8           17| D3\n WA1 |9           16| WCLK\n2RA1 |10          15| WR\n2RA0 |11          14| 1RA1\n GND |12          13| 1RA0\n     +--------------+\n"},{"pn":"78Hxx, 78H05, 78H12, 78H15, 78H24","desc":"Fixed voltage 5A positive power supply regulatorVin must exceed Vout by at least 3V, but may not exceed 40V.","pinout":"\nTO 220\n+---+2\n+===+\n| ##|\n+++++    1: Vin\n |||     2: GND\n |||     3: Vout\n1 2 3\n"},{"pn":"78Lxx, 78L05, 78L06, 78L07, 78L08, 78L09, 78L10, 78L12, 78L15, 78L24","desc":"Fixed voltage 100mA positive power supply regulator.","pinout":"\nTO 92\n+---+\n| ##|\n+++++    1: Vout\n |||     2: GND\n |||     3: Vin\n1 2 3\n"},{"pn":"78Txx, 78T05, 78T12, 78T15, 78T24","desc":"Fixed voltage 3A positive power supply regulatorVin must exceed Vout by at least 3V, but may not exceed 40V.","pinout":"\nTO 220\n+---+2\n+===+\n| ##|\n+++++    1: Vin\n |||     2: GND\n |||     3: Vout\n1 2 3\n"},{"pn":"78xx, 7805, 7806, 7807, 7808, 7809, 7810, 7812, 7815, 7824","desc":"Fixed voltage 1A positive power supply regulator.","pinout":"\nTO 220\n+---+2\n+===+\n| ##|\n+++++    1: Vin\n |||     2: GND\n |||     3: Vout\n1 2 3\n"},{"pn":"79Lxx, 79L05, 79L06, 79L07, 79L08, 79L09, 79L10, 79L12, 79L15, 79L24","desc":"Fixed voltage 100mA negative power supply regulator.","pinout":"\nTO 92\n+---+\n| ##|\n+++++    1: GND\n |||     2: Vin\n |||     3: Vout\n1 2 3\n"},{"pn":"79xx, 7905, 7906, 7907, 7908, 7909, 7910, 7912, 7915, 7924","desc":"Fixed voltage 1A negative power supply regulatorVin must exceed Vout by at least -3V, but may not exceed -40V.","pinout":"\nTO 220\n+---+2\n+===+\n| ##|\n+++++    1: GND\n |||     2: Vin\n |||     3: Vout\n1 2 3\n"},{"pn":"LM317T","desc":"1.2 to 57V 1,5A positive power supply regulator.","pinout":"\nTO 220\n+---+2\n+===+\n| ##|\n+++++    1: Adj\n |||     2: Vout\n |||     3: Vin\n1 2 3\n"},{"pn":"LM337T","desc":"-1.2 to -57V 1,5A negative power supply regulator.","pinout":"\nTO 220\n+---+2\n+===+\n| ##|\n+++++    1: Adj\n |||     2: Vin\n |||     3: Vout\n1 2 3\n"},{"pn":"LM338","desc":"1.2 to 32V 5A positive power supply regulator.","pinout":"\nTO 220\n+---+2\n+===+\n| ##|\n+++++    1: Adj\n |||     2: Vout\n |||     3: Vin\n1 2 3\n"},{"pn":"LM350","desc":"1.2 to 32V 3A positive power supply regulator.","pinout":"\nTO 220\n+---+2\n+===+\n| ##|\n+++++    1: Adj\n |||     2: Vout\n |||     3: Vin\n1 2 3\n"},{"pn":"TL783C","desc":"1.3 to 125V 700mA high voltage positive power supply regulator.","pinout":"\nTO 220\n+---+2\n+===+\n| ##|\n+++++    1: Adj\n |||     2: Vout\n |||     3: Vin\n1 2 3\n"},{"pn":"4016","desc":"Quad analog switches.","pinout":"\n     +---+--+---+\n  1X |1  +--+ 14| VCC\n  1Y |2       13| 1EN\n  2Y |3       12| 4EN\n  2X |4  4016 11| 4X\n 2EN |5  4066 10| 4Y\n 3EN |6        9| 3Y\n GND |7        8| 3X\n     +----------+\n"},{"pn":"4050","desc":"Hex buffers with high-to-low level shifter inputs.","pinout":"\n    +---+--+---+             +---*---+\nVCC |1  +--+ 16|             | A | Y |           Y = A\n Y1 |2       15| Y6          +===*===+\n A1 |3       14| A6          | 0 | 0 |\n Y2 |4       13|             | 1 | 1 |\n A2 |5  4050 12| Y5          +---*---+\n Y3 |6       11| A5\n A3 |7       10| Y4\nGND |8        9| A4\n    +----------+\n"},{"pn":"4051","desc":"8-to-1 line analog multiplexer/demultiplexer with dual power supply.","pinout":"\n    +---+--+---+\n X4 |1  +--+ 16| VCC\n X6 |2       15| X2\n  Y |3       14| X1\n X7 |4       13| X0\n X5 |5  4051 12| X3\n/EN |6       11| S0\nVEE |7       10| S1\nGND |8        9| S2\n    +----------+\n"},{"pn":"4052","desc":"8-to-2 line analog multiplexer/demultiplexer with dual power supply.","pinout":"\n    +---+--+---+\n1X0 |1  +--+ 16| VCC\n1X2 |2       15| 2X2\n 1Y |3       14| 2X1\n1X3 |4       13| 2Y\n1X1 |5  4052 12| 2X0\n/EN |6       11| 2X3\nVEE |7       10| S0\nGND |8        9| S1\n    +----------+\n"},{"pn":"4053","desc":"Triple 2-to-1 line analog multiplexer/demultiplexer with dual power supply.","pinout":"\n    +---+--+---+\n1X0 |1  +--+ 16| VCC\n1X1 |2       15| 1Y\n2X1 |3       14| 3Y\n 2Y |4       13| 3X1\n2X0 |5  4053 12| 3X0\n/EN |6       11| 3S\nVEE |7       10| 1S\nGND |8        9| 2S\n    +----------+\n"},{"pn":"4054","desc":"Quad level shifters/LCD drivers with input latches.","pinout":"\n    +---+--+---+             +---+---*---+            _\n1LE |1  +--+ 16| VCC         | LE| A | R |       Y = R$P\n  P |2       15| 1A          +===+===*===+\n 1Y |3       14| 2LE         | 0 | X | - |\n 2Y |4       13| 2A          | 1 | 0 | 0 |\n 3Y |5  4054 12| 3LE         | 1 | 1 | 1 |\n 4Y |6       11| 3A          +---+---*---+\nVEE |7       10| 4LE\nGND |8        9| 4A\n    +----------+\n"},{"pn":"4055","desc":"BCD to 7-segment decoder/LCD driver.","pinout":"\n    +---+--+---+\n Po |1  +--+ 16| VCC\n A2 |2       15| YF\n A1 |3       14| YG\n A3 |4       13| YE\n A0 |5  4055 12| YD\n Pi |6       11| YC\nVEE |7       10| YB\nGND |8        9| YA\n    +----------+\n"},{"pn":"4056","desc":"BCD to 7-segment decoder/LCD driver with input latches.","pinout":"\n    +---+--+---+\n LE |1  +--+ 16| VCC\n A2 |2       15| YF\n A1 |3       14| YG\n A3 |4       13| YE\n A0 |5  4056 12| YD\n  P |6       11| YC\nVEE |7       10| YB\nGND |8        9| YA\n    +----------+\n"},{"pn":"4059","desc":"Divide by N counter.","pinout":"\n    +-----+--+-----+\nCLK |1    +--+   24| VCC\n LD |2           23| Q\n J1 |3           22| J5\n J2 |4           21| J6\n J3 |5           20| J7\n J4 |6           19| J8\nJ16 |7    4059   18| J9\nJ15 |8           17| J10\nJ14 |9           16| J11\nJ13 |10          15| J12\n Kc |11          14| Ka\nGND |12          13| Kb\n    +--------------+\n"},{"pn":"4060","desc":"14-bit asynchronous binary counter with oscillator and reset input.","pinout":"\n    +---+--+---+\nQ11 |1  +--+ 16| VCC\nQ12 |2       15| Q9\nQ13 |3       14| Q7\n Q5 |4       13| Q8\n Q4 |5  4060 12| RST\n Q6 |6       11| X1\n Q3 |7       10| X0\nGND |8        9| X2\n    +----------+\n"},{"pn":"4063","desc":"4-bit noninverting magnitude comparator with cascade inputs.","pinout":"\n     +---+--+---+\n  B3 |1  +--+ 16| VCC\nIA<B |2       15| A3\nIA=B |3       14| B2\nIA>B |4       13| A2\nOA>B |5  4063 12| A1\nOA=B |6       11| B1\nOA<B |7       10| A0\n GND |8        9| B0\n     +----------+\n"},{"pn":"4066","desc":"Quad analog switches.","pinout":"\n     +---+--+---+\n  1X |1  +--+ 14| VCC\n  1Y |2       13| 1EN\n  2Y |3       12| 4EN\n  2X |4  4016 11| 4X\n 2EN |5  4066 10| 4Y\n 3EN |6        9| 3Y\n GND |7        8| 3X\n     +----------+\n"},{"pn":"4067","desc":"16-to-1 line analog multiplexer/demultiplexer.","pinout":"\n    +-----+--+-----+\n  Y |1    +--+   24| VCC\n X7 |2           23| X8\n X6 |3           22| X9\n X5 |4           21| X10\n X4 |5           20| X11\n X3 |6           19| X12\n X2 |7    4067   18| X13\n X1 |8           17| X14\n X0 |9           16| X15\n S0 |10          15| /EN\n S1 |11          14| S2\nGND |12          13| S3\n    +--------------+\n"},{"pn":"4068","desc":"8-input AND/NAND gate with complementary outputs.","pinout":"\n    +---+--+---+\n  Y |1  +--+ 14| VCC         Y = ABCDEFGH\n  A |2       13| /Y\n  B |3       12| H\n  C |4  4068 11| G\n  D |5       10| F\n    |6        9| E\nGND |7        8|\n    +----------+\n"},{"pn":"4069","desc":"Hex inverters.","pinout":"\n    +---+--+---+             +---*---+               _\n 1A |1  +--+ 14| VCC         | A |/Y |          /Y = A\n/1Y |2       13| 6A          +===*===+\n 2A |3       12| /6Y         | 0 | 1 |\n/2Y |4  4069 11| 5A          | 1 | 0 |\n 3A |5       10| /5Y         +---*---+\n/3Y |6        9| 4A\nGND |7        8| /4Y\n    +----------+\n"},{"pn":"4070","desc":"Quad 2-input XOR gates.","pinout":"\n    +---+--+---+             +---+---*---+                    _   _\n 1A |1  +--+ 14| VCC         | A | B | Y |       Y = A$B = (A.B)+(A.B)\n 1B |2       13| 4B          +===+===*===+\n 1Y |3       12| 4A          | 0 | 0 | 0 |\n 2Y |4  4070 11| 4Y          | 0 | 1 | 1 |\n 2A |5       10| 3Y          | 1 | 0 | 1 |\n 2B |6        9| 3B          | 1 | 1 | 0 |\nGND |7        8| 3A          +---+---*---+\n    +----------+\n"},{"pn":"4071","desc":"Quad 2-input OR gates.","pinout":"\n    +---+--+---+             +---+---*---+\n 1A |1  +--+ 14| VCC         | A | B | Y |       Y = A+B\n 1B |2       13| 4B          +===+===*===+\n/1Y |3       12| 4A          | 0 | 0 | 0 |\n/2Y |4  4071 11| /4Y         | 0 | 1 | 1 |\n 2A |5       10| /3Y         | 1 | 0 | 1 |\n 2B |6        9| 3B          | 1 | 1 | 1 |\nGND |7        8| 3A          +---+---*---+\n    +----------+\n"},{"pn":"4072","desc":"Dual 4-input OR gates.","pinout":"\n    +---+--+---+             +---+---+---+---*---+\n 1Y |1  +--+ 14| VCC         | A | B | C | D |/Y |   Y = A+B+C+D\n 1A |2       13| 2Y          +===+===+===+===*===+\n 1B |3       12| 2D          | 0 | 0 | 0 | 0 | 0 |\n 1C |4  4072 11| 2C          | 0 | 0 | 0 | 1 | 1 |\n 1D |5       10| 2B          | 0 | 0 | 1 | X | 1 |\n    |6        9| 2A          | 0 | 1 | X | X | 1 |\nGND |7        8|             | 1 | X | X | X | 1 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"4073","desc":"Triple 3-input AND gates.","pinout":"\n    +---+--+---+             +---+---+---*---+\n 1A |1  +--+ 14| VCC         | A | B | C | Y |   Y = ABC\n 1B |2       13| 3A          +===+===+===*===+\n 2A |3       12| 3B          | 0 | X | X | 0 |\n 2B |4  4073 11| 3C          | 1 | 0 | X | 0 |\n 2C |5       10| 3Y          | 1 | 1 | 0 | 0 |\n 2Y |6        9| 1Y          | 1 | 1 | 1 | 1 |\nGND |7        8| 1C          +---+---+---*---+\n    +----------+\n"},{"pn":"4075","desc":"Triple 3-input OR gates.","pinout":"\n    +---+--+---+             +---+---+---*---+\n 1A |1  +--+ 14| VCC         | A | B | C | Y |   Y = A+B+C\n 1B |2       13| 3A          +===+===+===*===+\n 2A |3       12| 3B          | 0 | 0 | 0 | 0 |\n 2B |4  4075 11| 3C          | 0 | 0 | 1 | 1 |\n 2C |5       10| 3Y          | 0 | 1 | X | 1 |\n 2Y |6        9| 1Y          | 1 | X | X | 1 |\nGND |7        8| 1C          +---+---+---*---+\n    +----------+\n"},{"pn":"4076","desc":"4-bit 3-state D flip-flop with reset, dual clock enables and dualoutput enables.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 16| VCC\n/OE2 |2       15| RST\n  Q0 |3       14| D0\n  Q1 |4       13| D1\n  Q2 |5  4076 12| D2\n  Q3 |6       11| D3\n CLK |7       10| /CLKEN1\n GND |8        9| /CLKEN2\n     +----------+\n"},{"pn":"4077","desc":"Quad 2-input XNOR gates.","pinout":"\n    +---+--+---+             +---+---*---+            _     _ _\n 1A |1  +--+ 14| VCC         | A | B |/Y |       Y = A$B = (A.B)+(A.B)\n 1B |2       13| 4B          +===+===*===+\n/1Y |3       12| 4A          | 0 | 0 | 1 |\n/2Y |4  4077 11| /4Y         | 0 | 1 | 0 |\n 2A |5       10| /3Y         | 1 | 0 | 0 |\n 2B |6        9| 3B          | 1 | 1 | 1 |\nGND |7        8| 3A          +---+---*---+\n    +----------+\n"},{"pn":"4078","desc":"8-input OR/NOR gate with complementary outputs.","pinout":"\n    +---+--+---+\n  Y |1  +--+ 14| VCC         Y=A+B+C+D+E+F+G+H\n  A |2       13| /Y\n  B |3       12| H\n  C |4  4078 11| G\n  D |5       10| F\n    |6        9| E\nGND |7        8|\n    +----------+\n"},{"pn":"4081","desc":"Quad 2-input AND gates.","pinout":"\n    +---+--+---+             +---+---*---+\n 1A |1  +--+ 14| VCC         | A | B | Y |       Y = AB\n 1B |2       13| 4B          +===+===*===+\n 1Y |3       12| 4A          | 0 | 0 | 0 |\n 2Y |4  4081 11| 4Y          | 0 | 1 | 0 |\n 2A |5       10| 3Y          | 1 | 0 | 0 |\n 2B |6        9| 3B          | 1 | 1 | 1 |\nGND |7        8| 3A          +---+---*---+\n    +----------+\n"},{"pn":"4082","desc":"Dual 4-input AND gates.","pinout":"\n    +---+--+---+             +---+---+---+---*---+\n 1Y |1  +--+ 14| VCC         | A | B | C | D | Y |    Y = ABCD\n 1A |2       13| 2Y          +===+===+===+===*===+\n 1B |3       12| 2D          | 0 | X | X | X | 0 |\n 1C |4  4082 11| 2C          | 1 | 0 | X | X | 0 |\n 1D |5       10| 2B          | 1 | 1 | 0 | X | 0 |\n    |6        9| 2A          | 1 | 1 | 1 | 0 | 0 |\nGND |7        8|             | 1 | 1 | 1 | 1 | 1 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"4085","desc":"Dual 3-wide 2/1-input AND-NOR gates.","pinout":"\n    +---+--+---+                 _______\n 1A |1  +--+ 14| VCC        /Y = AB+CD+E\n 1B |2       13| 1D\n/1Y |3       12| 1C\n/2Y |4  4085 11| 1E\n 2A |5       10| 2E\n 2B |6        9| 2D\nGND |7        8| 2C\n    +----------+\n"},{"pn":"4086","desc":"6-wide 2/1-input AND-NOR gate.","pinout":"\n    +---+--+---+                 ________________\n  A |1  +--+ 14| VCC        /Y = AB+CD+EF+GH+J+/K\n  B |2       13| H\n /Y |3       12| G\n    |4  4086 11| K\n  C |5       10| J\n  D |6        9| F\nGND |7        8| E\n    +----------+\n"},{"pn":"4089","desc":"4-bit synchronous binary rate multiplier.","pinout":"\n     +---+--+---+\n Q15 |1  +--+ 16| VCC\n  D2 |2       15| D1\n  D3 |3       14| D0\n SET |4       13| RST\n  /Q |5  4089 12| CASC\n   Q |6       11| CIN\nCOUT |7       10| STB\n GND |8        9| CLK\n     +----------+\n"},{"pn":"4093","desc":"Quad 2-input NAND gates with schmitt-trigger inputs.","pinout":"\n    +---+--+---+             +---+---*---+           __\n 1A |1  +--+ 14| VCC         | A | B |/Y |      /Y = AB\n 1B |2       13| 4B          +===+===*===+\n/1Y |3       12| 4A          | 0 | 0 | 1 |\n/2Y |4  4093 11| /4Y         | 0 | 1 | 1 |\n 2A |5       10| /3Y         | 1 | 0 | 1 |\n 2B |6        9| 3B          | 1 | 1 | 0 |\nGND |7        8| 3A          +---+---*---+\n    +----------+\n"},{"pn":"4094","desc":"8-bit 3-state serial-in parallel-out shift register with output latches.","pinout":"\n    +---+--+---+\n LE |1  +--+ 16| VCC\n  D |2       15| OE\nCLK |3       14| Y4\n Y0 |4       13| Y5\n Y1 |5  4094 12| Y6\n Y2 |6       11| Y7\n Y3 |7       10| Q7\nGND |8        9| Q7'\n    +----------+\n"},{"pn":"4095","desc":"J-K flip-flop with triple ANDed J an K inputs, set and reset.","pinout":"\n     +---+--+---+            +--------+--------+---+---+---*---+---+\n     |1  +--+ 14| VCC        |J1.J2.J3|K1.K2.K3|CLK|SET|RST| Q |/Q |\n RST |2       13| SET        +========+========+===+===+===*===+===+\n  J1 |3       12| CLK        |    X   |    X   | X | 1 | 1 | 0 | 0 |\n  J2 |4  4095 11| K3         |    X   |    X   | X | 1 | 0 | 1 | 0 |\n  J3 |5       10| K2         |    X   |    X   | X | 0 | 1 | 0 | 1 |\n  /Q |6        9| K1         |    0   |    0   | / | 0 | 0 | - | - |\n GND |7        8| Q          |    0   |    1   | / | 0 | 0 | 0 | 1 |\n     +----------+            |    1   |    0   | / | 0 | 0 | 1 | 0 |\n                             |    1   |    1   | / | 0 | 0 |/Q | Q |\n                             |    X   |    X   |!/ | 0 | 0 | - | - |\n                             +--------+--------+---+---+---*---+---+\n"},{"pn":"4096","desc":"J-K flip-flop with triple ANDed J an K inputs (one inverted), set and reset.","pinout":"\n     +---+--+---+            +---------+---------+---+---+---*---+---+\n     |1  +--+ 14| VCC        |J1.J2./J3|K1.K2./K3|CLK|SET|RST| Q |/Q |\n RST |2       13| SET        +=========+=========+===+===+===*===+===+\n  J1 |3       12| CLK        |    X    |    X    | X | 1 | 1 | 0 | 0 |\n  J2 |4  4096 11| K1         |    X    |    X    | X | 1 | 0 | 1 | 0 |\n /J3 |5       10| K2         |    X    |    X    | X | 0 | 1 | 0 | 1 |\n  /Q |6        9| /K3        |    0    |    0    | / | 0 | 0 | - | - |\n GND |7        8| Q          |    0    |    1    | / | 0 | 0 | 0 | 1 |\n     +----------+            |    1    |    0    | / | 0 | 0 | 1 | 0 |\n                             |    1    |    1    | / | 0 | 0 |/Q | Q |\n                             |    X    |    X    |!/ | 0 | 0 | - | - |\n                             +---------+---------+---+---+---*---+---+\n"},{"pn":"4097","desc":"16-to-2 line analog multiplexer/demultiplexer.","pinout":"\n    +-----+--+-----+\n 1Y |1    +--+   24| VCC\n1X7 |2           23| 2X0\n1X6 |3           22| 2X1\n1X5 |4           21| 2X2\n1X4 |5           20| 2X3\n1X3 |6           19| 2X4\n1X2 |7    4097   18| 2X5\n1X1 |8           17| 2Y\n1X0 |9           16| 2X6\n S0 |10          15| 2X7\n S1 |11          14| S2\nGND |12          13| /EN\n    +--------------+\n"},{"pn":"4098","desc":"Dual monostable multivibrator, retriggerable, resettable.","pinout":"\n       +---+--+---+\n 1Cext |1  +--+ 16| VCC\n1RCext |2       15| 2Cext\n  1RST |3       14| 2RCext\n   1TR |4       13| 2RST\n  /1TR |5  4098 12| 2TR\n    1Q |6       11| /2TR\n   /1Q |7       10| 2Q\n   GND |8        9| /2Q\n       +----------+\n"},{"pn":"4099","desc":"1-of-8 addressable latch with reset.","pinout":"\n    +---+--+---+\n Q7 |1  +--+ 16| VCC\nRST |2       15| Q6\n  D |3       14| Q5\n/WR |4       13| Q4\n A0 |5  4099 12| Q3\n A1 |6       11| Q2\n A2 |7       10| Q1\nGND |8        9| Q0\n    +----------+\n"},{"pn":"74956","desc":"8-bit 3-state noninverting latched transceiver.","pinout":"\n     +---+--+---+\nLEAB |1  +--+ 24| VCC\n SAB |2       23| LEBA\n DIR |3       22| SBA\n  A1 |4       21| /OE\n  A2 |5       20| B1\n  A3 |6   74  19| B2\n  A4 |7  956  18| B3\n  A5 |8       17| B4\n  A6 |9       16| B5\n  A7 |10      15| B6\n  A8 |11      14| B7\n GND |12      13| B8\n     +----------+\n"},{"pn":"74990","desc":"8-bit transparent latch with readback.","pinout":"\n      +---+--+---+\n/OERB |1  +--+ 20| VCC\n   D1 |2       19| Q1\n   D2 |3       18| Q2\n   D3 |4       17| Q3\n   D4 |5   74  16| Q4\n   D5 |6  990  15| Q5\n   D6 |7       14| Q6\n   D7 |8       13| Q7\n   D8 |9       12| Q8\n  GND |10      11| LE\n      +----------+\n"},{"pn":"74992","desc":"9-bit 3-state transparent latch with readback and reset.","pinout":"\n      +---+--+---+\n/OERB |1  +--+ 24| VCC\n   D1 |2       23| Q1\n   D2 |3       22| Q2\n   D3 |4       21| Q3\n   D4 |5       20| Q4\n   D5 |6   74  19| Q5\n   D6 |7  992  18| Q6\n   D7 |8       17| Q7\n   D8 |9       16| Q8\n   D9 |10      15| Q9\n /RST |11      14| /OE\n  GND |12      13| LE\n      +----------+\n"},{"pn":"74994","desc":"10-bit transparent latch with readback.","pinout":"\n      +---+--+---+\n/OERB |1  +--+ 24| VCC\n   D1 |2       23| Q1\n   D2 |3       22| Q2\n   D3 |4       21| Q3\n   D4 |5       20| Q4\n   D5 |6   74  19| Q5\n   D6 |7  994  18| Q6\n   D7 |8       17| Q7\n   D8 |9       16| Q8\n   D9 |10      15| Q9\n  D10 |11      14| Q10\n  GND |12      13| LE\n      +----------+\n"},{"pn":"74150","desc":"16-to-1 line inverting data selector/multiplexer.","pinout":"\n    +---+--+---+\n D7 |1  +--+ 24| VCC\n D6 |2       23| D8\n D5 |3       22| D9\n D4 |4       21| D10\n D3 |5       20| D11\n D2 |6   74  19| D12\n D1 |7  150  18| D13\n D0 |8       17| D14\n/EN |9       16| D15\n /Y |10      15| S0\n S3 |11      14| S1\nGND |12      13| S2\n    +----------+\n"},{"pn":"74151","desc":"8-to-1 line data selector/multiplexer with complementary outputs.","pinout":"\n    +---+--+---+\n D3 |1  +--+ 16| VCC\n D2 |2       15| D4\n D1 |3       14| D5\n D0 |4   74  13| D6\n  Y |5  151  12| D7\n /Y |6       11| S0\n/EN |7       10| S1\nGND |8        9| S2\n    +----------+\n"},{"pn":"74152","desc":"8-to-1 line inverting data selector/multiplexer.","pinout":"\n    +---+--+---+\n A4 |1  +--+ 14| VCC\n A3 |2       13| A5\n A2 |3   74  12| A6\n A1 |4  152  11| A7\n A0 |5       10| S0\n /Y |6        9| S1\nGND |7        8| S1\n    +----------+\n"},{"pn":"74153","desc":"8-to-2 line noninverting data selector/multiplexer with separate enables.","pinout":"\n     +---+--+---+\n/1EN |1  +--+ 16| VCC\n  S1 |2       15| /2EN\n 1A3 |3       14| S0\n 1A2 |4   74  13| 2A3\n 1A1 |5  153  12| 2A2\n 1A0 |6       11| 2A1\n  1Y |7       10| 2A0\n GND |8        9| 2Y\n     +----------+\n"},{"pn":"74154","desc":"1-of-16 inverting decoder/demultiplexer.","pinout":"\n     +---+--+---+\n /Y0 |1  +--+ 24| VCC\n /Y1 |2       23| S0\n /Y2 |3       22| S1\n /Y3 |4       21| S2\n /Y4 |5       20| S3\n /Y5 |6   74  19| /EN2\n /Y6 |7  154  18| /EN1\n /Y7 |8       17| /Y15\n /Y8 |9       16| /Y14\n /Y9 |10      15| /Y13\n/Y10 |11      14| /Y12\n GND |12      13| /Y11\n     +----------+\n"},{"pn":"74155","desc":"2-of-8 inverting decoder/demultiplexer with separate enables.","pinout":"\n      +---+--+---+\n 1EN1 |1  +--+ 16| VCC\n/1EN2 |2       15| /2EN1\n   S1 |3       14| /2EN2\n /1Y3 |4   74  13| S0\n /1Y2 |5  155  12| /2Y3\n /1Y1 |6       11| /2Y2\n /1Y0 |7       10| /2Y1\n  GND |8        9| /2Y0\n      +----------+\n"},{"pn":"74156","desc":"2-of-8 open-collector inverting decoder/demultiplexer with separate enables.","pinout":"\n      +---+--+---+\n 1EN1 |1  +--+ 16| VCC\n/1EN2 |2       15| /2EN1\n   S1 |3       14| /2EN2\n /1Y3 |4   74  13| S0\n /1Y2 |5  156  12| /2Y3\n /1Y1 |6       11| /2Y2\n /1Y0 |7       10| /2Y1\n  GND |8        9| /2Y0\n      +----------+\n"},{"pn":"74157","desc":"8-to-4 line noninverting data selector/multiplexer.","pinout":"\n    +---+--+---+\n  S |1  +--+ 16| VCC\n1A0 |2       15| /EN\n1A1 |3       14| 4A0\n 1Y |4   74  13| 4A1\n2A0 |5  157  12| 4Y\n2A1 |6       11| 3A0\n 2Y |7       10| 3A1\nGND |8        9| 3Y\n    +----------+\n"},{"pn":"74158","desc":"4-of-8 inverting decoder/demultiplexer.","pinout":"\n    +---+--+---+\n  S |1  +--+ 16| VCC\n1A0 |2       15| /EN\n1A1 |3       14| 4A0\n/1Y |4   74  13| 4A1\n2A0 |5  158  12| /4Y\n2A1 |6       11| 3A0\n/2Y |7       10| 3A1\nGND |8        9| /3Y\n    +----------+\n"},{"pn":"74159","desc":"1-of-16 open-collector inverting decoder/demultiplexer.","pinout":"\n     +---+--+---+\n /Y0 |1  +--+ 24| VCC\n /Y1 |2       23| S0\n /Y2 |3       22| S1\n /Y3 |4       21| S2\n /Y4 |5       20| S3\n /Y5 |6   74  19| /EN2\n /Y6 |7  159  18| /EN1\n /Y7 |8       17| /Y15\n /Y8 |9       16| /Y14\n /Y9 |10      15| /Y13\n/Y10 |11      14| /Y12\n GND |12      13| /Y11\n     +----------+\n"},{"pn":"74160","desc":"4-bit synchronous decade counter with load, asynchronous reset, and ripplecarry output.","pinout":"\n     +---+--+---+\n/RST |1  +--+ 16| VCC\n CLK |2       15| RCO\n  P0 |3       14| Q0\n  P1 |4   74  13| Q1\n  P2 |5  160  12| Q2\n  P3 |6       11| Q3\n ENP |7       10| ENT\n GND |8        9| /LOAD\n     +----------+\n"},{"pn":"74161","desc":"4-bit synchronous binary counter with load, asynchronous reset, and ripplecarry output.","pinout":"\n     +---+--+---+\n/RST |1  +--+ 16| VCC\n CLK |2       15| RCO\n  P0 |3       14| Q0\n  P1 |4   74  13| Q1\n  P2 |5  161  12| Q2\n  P3 |6       11| Q3\n ENP |7       10| ENT\n GND |8        9| /LOAD\n     +----------+\n"},{"pn":"74162","desc":"4-bit synchronous decade counter with load, reset, and ripple carry output.","pinout":"\n     +---+--+---+\n/RST |1  +--+ 16| VCC\n CLK |2       15| RCO\n  P0 |3       14| Q0\n  P1 |4   74  13| Q1\n  P2 |5  162  12| Q2\n  P3 |6       11| Q3\n ENP |7       10| ENT\n GND |8        9| /LOAD\n     +----------+\n"},{"pn":"74163","desc":"4-bit synchronous binary counter with load, reset, and ripple carry output.","pinout":"\n     +---+--+---+\n/RST |1  +--+ 16| VCC\n CLK |2       15| RCO\n  P0 |3       14| Q0\n  P1 |4   74  13| Q1\n  P2 |5  163  12| Q2\n  P3 |6       11| Q3\n ENP |7       10| ENT\n GND |8        9| /LOAD\n     +----------+\n"},{"pn":"74164","desc":"8-bit serial-in parallel-out shift register with asynchronous resetand two AND gated serial inputs.","pinout":"\n    +---+--+---+\n  D |1  +--+ 14| VCC\n  E |2       13| Q7\n Q0 |3   74  12| Q6\n Q1 |4  164  11| Q5\n Q2 |5       10| Q4\n Q3 |6        9| /RST\nGND |7        8| CLK\n    +----------+\n"},{"pn":"74165","desc":"8-bit parallel-in serial-out shift register with asynchronous parallelload and two OR gated clock inputs.","pinout":"\n       +---+--+---+\nSH//LD |1  +--+ 16| VCC\n  CLK1 |2       15| CLK2\n    P4 |3       14| P3\n    P5 |4   74  13| P2\n    P6 |5  165  12| P1\n    P7 |6       11| P0\n   /Q7 |7       10| D\n   GND |8        9| Q7\n       +----------+\n"},{"pn":"74166","desc":"8-bit parallel-in serial-out shift register with asynchronous resetand two OR gated clock inputs.","pinout":"\n     +---+--+---+\n   D |1  +--+ 16| VCC\n  P0 |2       15| SH//LD\n  P1 |3       14| P7\n  P2 |4   74  13| Q7\n  P3 |5  166  12| P6\nCLK1 |6       11| P5\nCLK2 |7       10| P4\n GND |8        9| /RST\n     +----------+\n"},{"pn":"74167","desc":"4-bit synchronous decade rate multiplier.","pinout":"\n      +---+--+---+\n      |1  +--+ 16| VCC\n   B2 |2       15| B1\n   B3 |3       14| B0\nSET-9 |4   74  13| RST\n    Z |5  167  12| U/CAS\n    Y |6       11| ENin\nENout |7       10| STRB\n  GND |8        9| CLK\n      +----------+\n"},{"pn":"74168","desc":"4-bit synchronous decade up/down counter with load and ripple carry output.","pinout":"\n     +---+--+---+\nU//D |1  +--+ 16| VCC\n CLK |2       15| /RCO\n  P0 |3       14| Q0\n  P1 |4   74  13| Q1\n  P2 |5  168  12| Q2\n  P3 |6       11| Q3\n/ENP |7       10| /ENT\n GND |8        9| /LOAD\n     +----------+\n"},{"pn":"74169","desc":"4-bit synchronous binary up/down counter with load and ripple carry output.","pinout":"\n     +---+--+---+\nU//D |1  +--+ 16| VCC\n CLK |2       15| /RCO\n  P0 |3       14| Q0\n  P1 |4   74  13| Q1\n  P2 |5  169  12| Q2\n  P3 |6       11| Q3\n/ENP |7       10| /ENT\n GND |8        9| /LOAD\n     +----------+\n"},{"pn":"74170","desc":"4x4-bit open-collector dual-port register file.","pinout":"\n    +---+--+---+\n D2 |1  +--+ 16| VCC\n D3 |2       15| D1\n D4 |3       14| WA0\nRA1 |4   74  13| WA1\nRA0 |5  170  12| /WR\n Q4 |6       11| /RD\n Q3 |7       10| Q1\nGND |8        9| Q2\n    +----------+\n"},{"pn":"74173","desc":"4-bit 3-state D flip-flop with reset, dual clock enables and dualoutput enables.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 16| VCC\n/OE2 |2       15| RST\n  Q0 |3       14| D0\n  Q1 |4   74  13| D1\n  Q2 |5  173  12| D2\n  Q3 |6       11| D3\n CLK |7       10| /CLKEN1\n GND |8        9| /CLKEN2\n     +----------+\n"},{"pn":"74174","desc":"6-bit D flip-flop with reset.","pinout":"\n     +---+--+---+            +----+---+---*---+\n/RST |1  +--+ 16| VCC        |/RST|CLK| D | Q |\n  Q0 |2       15| Q6         +====+===+===*===+\n  D0 |3       14| D5         |  0 | X | X | 0 |\n  D1 |4   74  13| D4         |  1 | / | 0 | 0 |\n  Q1 |5  174  12| Q4         |  1 | / | 1 | 1 |\n  D2 |6       11| D3         |  1 |!/ | X | - |\n  Q2 |7       10| Q3         +----+---+---*---+\n GND |8        9| CLK\n     +----------+\n"},{"pn":"74175","desc":"4-bit D flip-flop with complementary outputs and reset.","pinout":"\n     +---+--+---+            +----+---+---*---+---+\n/RST |1  +--+ 16| VCC        |/RST|CLK| D | Q |/Q |\n  Q1 |2       15| Q4         +====+===+===*===+===+\n /Q1 |3       14| /Q4        |  0 | X | X | 0 | 1 |\n  D1 |4   74  13| D4         |  1 | / | 0 | 0 | 1 |\n  D2 |5  175  12| D3         |  1 | / | 1 | 1 | 0 |\n /Q2 |6       11| /Q3        |  1 |!/ | X | - | - |\n  Q2 |7       10| Q3         +----+---+---*---+---+\n GND |8        9| CLK\n     +----------+\n"},{"pn":"74180","desc":"8-bit odd/even parity generator/checker with cascade inputs.","pinout":"\n      +---+--+---+\n   A0 |1  +--+ 14| VCC\n   A1 |2       13| A7\n CASE |3   74  12| A6\n CASO |4  180  11| A5\n EVEN |5       10| A4\n  ODD |6        9| A3\n  GND |7        8| A2\n      +----------+\n"},{"pn":"74181","desc":"4-bit 16-function arithmetic logic unit (ALU)","pinout":"\n    +---+--+---+\n/B0 |1  +--+ 24| VCC\n/A0 |2       23| /A1\n S3 |3       22| /B1\n S2 |4       21| /A2\n S1 |5       20| /B2\n S0 |6   74  19| /A3\nCIN |7  181  18| /B3\n  M |8       17| /G\n/F0 |9       16| COUT\n/F1 |10      15| /P\n/F2 |11      14| A=B\nGND |12      13| /F3\n    +----------+\n"},{"pn":"74182","desc":"Look-ahead carry generatorCapable of anticipating a carry across four binary adders or group of adders.","pinout":"\n    +---+--+---+\n/G1 |1  +--+ 16| VCC\n/P1 |2       15| /P2\n/G0 |3       14| /G2\n/P0 |4   74  13| Cn\n/G3 |5  182  12| Cn+X\n/P3 |6       11| Cn+Y\n /P |7       10| /G\nGND |8        9| Cn+Z\n    +----------+\n"},{"pn":"74183","desc":"Dual full adder.","pinout":"\n    +---+--+---+           +---+---+---*---+---+\n 1A |1  +--+ 14| VCC       | CI| A | B | S | CO|\n    |2       13| 2A        +===+===+===*===+===+\n 1B |3  74   12| 2B        | 0 | 0 | 0 | 0 | 0 |\n1CI |4  183  11| 2CI       | 0 | 0 | 1 | 1 | 0 |\n1CO |5       10| 2CO       | 0 | 1 | 0 | 1 | 0 |\n 1S |6        9|           | 0 | 1 | 1 | 0 | 1 |\nGND |7        8| 2S        | 1 | 0 | 0 | 1 | 0 |\n    +----------+           | 1 | 0 | 1 | 0 | 1 |\n                           | 1 | 1 | 0 | 0 | 1 |\n                           | 1 | 1 | 1 | 1 | 1 |\n                           +---+---+---*---+---+\n"},{"pn":"74190","desc":"4-bit synchronous decade up/down counter with load and both carry out andripple clock outputs.","pinout":"\n       +---+--+---+\n    P1 |1  +--+ 16| VCC\n    Q1 |2       15| P0\n    Q0 |3       14| CLK\n/CLKEN |4   74  13| /RCLK\n  D//U |5  190  12| /RCO\n    Q2 |6       11| /LOAD\n    Q3 |7       10| P2\n   GND |8        9| P3\n       +----------+\n"},{"pn":"74191","desc":"4-bit synchronous binary up/down counter with load and both carry out andripple clock outputs.","pinout":"\n       +---+--+---+\n    P1 |1  +--+ 16| VCC\n    Q1 |2       15| P0\n    Q0 |3       14| CLK\n/CLKEN |4   74  13| /RCLK\n  D//U |5  191  12| /RCO\n    Q2 |6       11| /LOAD\n    Q3 |7       10| P2\n   GND |8        9| P3\n       +----------+\n"},{"pn":"74192","desc":"4-bit synchronous decade up/down counter with asynchronous load and reset,and separate up and down clocks, carry and borrow outputs.","pinout":"\n     +---+--+---+\n  P1 |1  +--+ 16| VCC\n  Q1 |2       15| P0\n  Q0 |3       14| RST\nDOWN |4   74  13| /BORROW\n  UP |5  192  12| /CARRY\n  Q2 |6       11| /LOAD\n  Q3 |7       10| P2\n GND |8        9| P3\n     +----------+\n"},{"pn":"74193","desc":"4-bit synchronous binary up/down counter with asynchronous load and reset,and separate up and down clocks.  Carry and borrow outputs.","pinout":"\n     +---+--+---+\n  P1 |1  +--+ 16| VCC\n  Q1 |2       15| P0\n  Q0 |3       14| RST\nDOWN |4   74  13| /BORROW\n  UP |5  193  12| /CARRY\n  Q2 |6       11| /LOAD\n  Q3 |7       10| P2\n GND |8        9| P3\n     +----------+\n"},{"pn":"74194","desc":"4-bit bidirectional universal shift register with asynchronous reset.","pinout":"\n     +---+--+---+            +---+---*---------------+\n/RST |1  +--+ 16| VCC        | S1| S0| Function      |\n   D |2       15| Q0         +===+===*===============+\n  P0 |3       14| Q1         | 0 | 0 | Hold          |\n  P1 |4 40194 13| Q2         | 0 | 1 | Shift right   |\n  P2 |5 74194 12| Q3         | 1 | 0 | Shift left    |\n  P3 |6       11| CLK        | 1 | 1 | Parallel load |\n   L |7       10| S1         +---+---*---------------+\n GND |8        9| S0\n     +----------+\n"},{"pn":"74195","desc":"4-bit universal shift register with J-/K inputs and asynchronous reset.","pinout":"\n     +---+--+---+\n/RST |1  +--+ 16| VCC\n   J |2       15| Q0\n  /K |3       14| Q1\n  P0 |4   74  13| Q2\n  P1 |5  195  12| Q3\n  P2 |6       11| /Q3\n  P3 |7       10| CLK\n GND |8        9| SH//LD\n     +----------+\n"},{"pn":"74196","desc":"4-bit asynchronous decade counter with /2 and /5 sections, load and reset.","pinout":"\n      +---+--+---+\n/LOAD |1  +--+ 14| VCC\n   Q2 |2       13| /RST\n   P2 |3   74  12| Q3\n   P0 |4  196  11| P3\n   Q0 |5       10| P1\n/CLK1 |6        9| Q1\n  GND |7        8| /CLK0\n      +----------+\n"},{"pn":"74197","desc":"4-bit asynchronous binary counter with /2 and /8 sections, load and reset.","pinout":"\n      +---+--+---+\n/LOAD |1  +--+ 14| VCC\n   Q2 |2       13| /RST\n   P2 |3   74  12| Q3\n   P0 |4  197  11| P3\n   Q0 |5       10| P1\n/CLK1 |6        9| Q1\n  GND |7        8| /CLK0\n      +----------+\n"},{"pn":"74198","desc":"8-bit bidirectional universal shift register with asynchronous reset.","pinout":"\n    +---+--+---+\n S0 |1  +--+ 24| VCC\n  D |2       23| S1\n P0 |3       22| Q7\n Y0 |4       21| P7\n P1 |5       20| Y7\n Y1 |6   74  19| P6\n P2 |7  198  18| Y6\n Y2 |8       17| P5\n P3 |9       16| Y5\n Y3 |10      15| P4\nCLK |11      14| Y4\nGND |12      13| /RST\n    +----------+\n"},{"pn":"OP01","desc":"High-speed operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2        7| VCC\n +In |3  OP01  6| OUT\n VEE |4        5| NULL\n     +----------+\n"},{"pn":"OP02","desc":"General-purpose operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2        7| VCC\n +In |3  741   6| OUT\n VEE |4        5| NULL\n     +----------+\n"},{"pn":"OP04","desc":"Dual general-purpose operational amplifiers.","pinout":"\n      +---+--+---+\n -1In |1  +--+ 14| 1OUT\n +1In |2       13|\n1NULL |3       12|\n  VEE |4  OP04 11| VCC\n2NULL |5 uA747 10|\n +2In |6        9|\n -1In |7        8| 2OUT\n      +----------+\n"},{"pn":"OP05, OP06","desc":"Instrumentation operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2 LM725  7| VCC\n +In |3  OP05  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"OP07","desc":"Ultra-low offset voltage precision operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2  OP07  7| VCC\n +In |3 LM607  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"OP08","desc":"Precision low-input-current operational amplifier.","pinout":"\n     +---+--+---+\nCOMP |1  +--+  8| COMP\n -In |2        7| VCC\n +In |3 LM108  6| OUT\n VEE |4  OP08  5|\n     +----------+\n"},{"pn":"OP09","desc":"Quad general-purpose operational amplifiers.","pinout":"\n     +---+--+---+\n-1In |1  +--+ 14| -4In\n+1In |2       13| +4In\n1OUT |3       12| 4OUT\n2OUT |4  OP09 11| VCC\n+2In |5       10| 3OUT\n-2In |6        9| +3In\n VEE |7        8| -3In\n     +----------+\n"},{"pn":"OP10","desc":"Dual instrumentation operational amplifiers.","pinout":"\n      +---+--+---+\n1NULL |1  +--+ 14| 1VCC\n1NULL |2       13| 1OUT\n -1In |3       12| 1VEE\n +1In |4  OP10 11| +2In\n 2VEE |5       10| -2In\n 2OUT |6        9| 2NULL\n 2VCC |7        8| 2NULL\n      +----------+\n"},{"pn":"OP11","desc":"Quad general-purpose operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 LM148 11| VEE\n+2In |5  OP11 10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"OP12","desc":"Precision low-input-current operational amplifier.","pinout":"\n    +---+--+---+\n    |1  +--+  8|\n-In |2        7| VCC\n+In |3  OP12  6| OUT\nVEE |4        5|\n    +----------+\n"},{"pn":"OP14","desc":"Dual general-purpose operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+  8| VCC\n-1In |2  1458  7| 2OUT\n+1In |3  1558  6| -2In\n VEE |4  4558  5| +2In\n     +----------+\n"},{"pn":"OP15, OP16, OP17","desc":"Precision JFET-input operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2        7| VCC\n +In |3 LF155  6| OUT\n VEE |4  OP15  5| NULL\n     +----------+\n"},{"pn":"OP20, OP21","desc":"Single/dual-supply low power operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2        7| VCC\n +In |3  OP20  6| OUT\n VEE |4        5| NULL\n     +----------+\n"},{"pn":"OP22","desc":"Single/dual-supply low power operational amplifier with programmableslew rate and gain-bandwidth product.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| Iset\n -In |2        7| VCC\n +In |3  OP22  6| OUT\n VEE |4        5| NULL\n     +----------+\n"},{"pn":"OP27","desc":"Low-noise precision operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2        7| VCC\n +In |3  OP27  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"OP32","desc":"Single/dual-supply high-speed low power operational amplifier withprogrammable slew rate and gain-bandwidth product.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| Iset\n -In |2        7| VCC\n +In |3  OP32  6| OUT\n VEE |4        5| NULL\n     +----------+\n"},{"pn":"OP37","desc":"High-speed low-noise precision operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2        7| VCC\n +In |3  OP37  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"OP41","desc":"Precision JFET-input operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2        7| VCC\n +In |3 LF155  6| OUT\n VEE |4  OP15  5| NULL\n     +----------+\n"},{"pn":"OP42, OP44","desc":"High-speed precision JFET-input operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2 AD544  7| VCC\n +In |3 LT1023 6| OUT\n VEE |4  OP42  5| NULL\n     +----------+\n"},{"pn":"OP43","desc":"High-speed JFET-input operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2        7| VCC\n +In |3  OP43  6| OUT\n VEE |4        5| NULL\n     +----------+\n"},{"pn":"OP50","desc":"High output current operational amplifier.","pinout":"\n      +---+--+---+\n  +In |1  +--+ 14| NULL\n  -In |2       13| NULL\n      |3       12| COMP\n      |4  OP50 11| COMP\n  VEE |5       10| VCCo\n  OUT |6        9| VCC\n VEEo |7        8|\n      +----------+\n"},{"pn":"OP61","desc":"Wide-bandwidth precision operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2        7| VCC\n +In |3  OP61  6| OUT\n VEE |4        5| NULL\n     +----------+\n"},{"pn":"OP64","desc":"High-speed wide-bandwidth precision operational amplifier withshutdown.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| /SHDN\n -In |2        7| VCC\n +In |3  OP64  6| OUT\n VEE |4        5| NULL\n     +----------+\n"},{"pn":"TL074, TL084","desc":"Quad JFET-input operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 TL074 11| VEE\n+2In |5       10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"OP80","desc":"Single/dual-supply low bias current CMOS operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2        7| VCC\n +In |3 AD549  6| OUT\n VEE |4  OP80  5| NULL\n     +----------+\n"},{"pn":"OP90","desc":"Single/dual-supply low voltage operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2        7| VCC\n +In |3  OP90  6| OUT\n VEE |4        5| NULL\n     +----------+\n"},{"pn":"OP97","desc":"Low power instrumentation operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2        7| VCC\n +In |3  OP97  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"LM108","desc":"Precision low-input-current operational amplifier.","pinout":"\n     +---+--+---+\nCOMP |1  +--+  8| COMP\n -In |2        7| VCC\n +In |3 LM108  6| OUT\n VEE |4  OP08  5|\n     +----------+\n"},{"pn":"LM148","desc":"Quad general-purpose operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 LM148 11| VEE\n+2In |5  OP11 10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"LF155, LF156, LF157","desc":"Precision JFET-input operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2        7| VCC\n +In |3 LF155  6| OUT\n VEE |4  OP15  5| NULL\n     +----------+\n"},{"pn":"OP177","desc":"Instrumentation operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2 LM725  7| VCC\n +In |3  OP05  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"OP200","desc":"Dual low-power operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+  8| VCC\n-1In |2        7| 2OUT\n+1In |3 OP200  6| -2In\n VEE |4        5| +2In\n     +----------+\n"},{"pn":"OP207","desc":"Dual ultra-low offset operational amplifiers.","pinout":"\n      +---+--+---+\n1NULL |1  +--+ 14| 1VCC\n1NULL |2       13| 1OUT\n -1In |3       12| 1VEE\n +1In |4 OP207 11| +2In\n 2VEE |5       10| -2In\n 2OUT |6        9| 2NULL\n 2VCC |7        8| 2NULL\n      +----------+\n"},{"pn":"OP215","desc":"Dual JFET-input operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+  8| VCC\n-1In |2        7| 2OUT\n+1In |3 LF353  6| -2In\n VEE |4        5| +2In\n     +----------+\n"},{"pn":"OP220, OP221","desc":"Dual single/dual-supply low power operational amplifier.","pinout":"\n     +---+--+---+\n1OUT |1  +--+  8| VCC\n-1In |2        7| 2OUT\n+1In |3 OP220  6| -2In\n VEE |4        5| +2In\n     +----------+\n"},{"pn":"OP227","desc":"Dual low-noise precision operational amplifier.","pinout":"\n      +---+--+---+\n1NULL |1  +--+ 14| 1VCC\n1NULL |2       13| 1OUT\n -1In |3       12| 1VEE\n +1In |4 OP227 11| +2In\n 2VEE |5       10| -2In\n 2OUT |6        9| 2NULL\n 2VCC |7        8| 2NULL\n      +----------+\n"},{"pn":"LM248","desc":"Quad general-purpose operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 LM148 11| VEE\n+2In |5  OP11 10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"OP249","desc":"Dual high-speed precision JFET-input operational amplifier.","pinout":"\n     +---+--+---+\n1OUT |1  +--+  8| VCC\n-1In |2        7| 2OUT\n+1In |3 OP227  6| -2In\n VEE |4        5| +2In\n     +----------+\n"},{"pn":"OP260","desc":"Dual high-speed current-feedback operational amplifier.","pinout":"\n     +---+--+---+\n1OUT |1  +--+  8| VCC\n-1In |2        7| 2OUT\n+1In |3 OP260  6| -2In\n VEE |4        5| +2In\n     +----------+\n"},{"pn":"OP270","desc":"Dual low-noise precision operational amplifier.","pinout":"\n     +---+--+---+\n1OUT |1  +--+  8| VCC\n-1In |2        7| 2OUT\n+1In |3 OP270  6| -2In\n VEE |4        5| +2In\n     +----------+\n"},{"pn":"OP271","desc":"Dual high-speed operational amplifier.","pinout":"\n     +---+--+---+\n1OUT |1  +--+  8| VCC\n-1In |2        7| 2OUT\n+1In |3 OP271  6| -2In\n VEE |4        5| +2In\n     +----------+\n"},{"pn":"OP290","desc":"Dual low-power operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+  8| VCC\n-1In |2        7| 2OUT\n+1In |3 OP200  6| -2In\n VEE |4        5| +2In\n     +----------+\n"},{"pn":"LM324","desc":"Quad dual/single-supply low-power operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 LM324 11| VEE\n+2In |5 OP421 10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"LF347","desc":"Quad JFET operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 LF347 11| VEE\n+2In |5       10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"LM348","desc":"Quad general-purpose operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 LM148 11| VEE\n+2In |5  OP11 10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"LF353","desc":"Dual JFET-input operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+  8| VCC\n-1In |2        7| 2OUT\n+1In |3 LF353  6| -2In\n VEE |4        5| +2In\n     +----------+\n"},{"pn":"LM387","desc":"Single supply stereo preamplifier.","pinout":"\n     +---+--+---+\n+1In |1  +--+  8| +2In\n-1In |2        7| -2In\n GND |3 LM387  6| VCC\n1OUT |4 NE542  5| 2OUT\n     +----------+\n"},{"pn":"LF400","desc":"High-speed precision JFET-input operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2 AD544  7| VCC\n +In |3 LT1023 6| OUT\n VEE |4  OP42  5| NULL\n     +----------+\n"},{"pn":"MAX400","desc":"Instrumentation operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2 LM725  7| VCC\n +In |3  OP05  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"OP400, OP420","desc":"Quad low-power operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 OP400 11| VEE\n+2In |5       10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"OP421","desc":"Quad dual/single-supply low-power operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 LM324 11| VEE\n+2In |5 OP421 10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"LF441","desc":"High-speed JFET-input operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2        7| VCC\n +In |3  OP43  6| OUT\n VEE |4        5| NULL\n     +----------+\n"},{"pn":"OP470","desc":"Quad low-noise operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 OP470 11| VEE\n+2In |5       10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"OP471","desc":"Quad high-speed operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 OP471 11| VEE\n+2In |5       10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"OP490","desc":"Quad low-power operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 OP400 11| VEE\n+2In |5       10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"NE542","desc":"Single supply stereo preamplifier.","pinout":"\n     +---+--+---+\n+1In |1  +--+  8| +2In\n-1In |2        7| -2In\n GND |3 LM387  6| VCC\n1OUT |4 NE542  5| 2OUT\n     +----------+\n"},{"pn":"AD544","desc":"High-speed precision JFET-input operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2 AD544  7| VCC\n +In |3 LT1023 6| OUT\n VEE |4  OP42  5| NULL\n     +----------+\n"},{"pn":"AD549","desc":"Single/dual-supply low bias current CMOS operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2        7| VCC\n +In |3 AD549  6| OUT\n VEE |4  OP80  5| NULL\n     +----------+\n"},{"pn":"LM607","desc":"Ultra-low offset voltage precision operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2  OP07  7| VCC\n +In |3 LM607  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"AD611, AD711","desc":"High-speed precision JFET-input operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2 AD544  7| VCC\n +In |3 LT1023 6| OUT\n VEE |4  OP42  5| NULL\n     +----------+\n"},{"pn":"LM627","desc":"Low-noise precision operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2        7| VCC\n +In |3  OP27  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"LM637","desc":"High-speed low-noise precision operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2        7| VCC\n +In |3  OP37  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"LM725","desc":"Instrumentation operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2 LM725  7| VCC\n +In |3  OP05  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"LM747, uA747","desc":"Dual general-purpose operational amplifiers.","pinout":"\n      +---+--+---+\n -1In |1  +--+ 14| 1OUT\n +1In |2       13|\n1NULL |3       12|\n  VEE |4  OP04 11| VCC\n2NULL |5 uA747 10|\n +2In |6        9|\n -1In |7        8| 2OUT\n      +----------+\n"},{"pn":"uA776","desc":"Single/dual-supply low power operational amplifier with programmableslew rate and gain-bandwidth product.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| Iset\n -In |2        7| VCC\n +In |3  OP22  6| OUT\n VEE |4        5| NULL\n     +----------+\n"},{"pn":"LM833","desc":"Dual low-noise audio amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+  8| VCC\n-1In |2  5532  7| 2OUT\n+1In |3 LM833  6| -2In\n VEE |4        5| +2In\n     +----------+\n"},{"pn":"LM837","desc":"Quad low-noise audio amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 LM837 11| VEE\n+2In |5       10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"LT1001","desc":"Instrumentation operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2 LM725  7| VCC\n +In |3  OP05  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"LT1007","desc":"Low-noise precision operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2        7| VCC\n +In |3  OP27  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"LT1014","desc":"Quad low-power operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 OP400 11| VEE\n+2In |5       10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"LT1023","desc":"High-speed precision JFET-input operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8|\n -In |2 AD544  7| VCC\n +In |3 LT1023 6| OUT\n VEE |4  OP42  5| NULL\n     +----------+\n"},{"pn":"LT1037","desc":"High-speed low-noise precision operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2        7| VCC\n +In |3  OP37  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"MC1458, MC1558","desc":"Dual general-purpose operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+  8| VCC\n-1In |2  1458  7| 2OUT\n+1In |3  1558  6| -2In\n VEE |4  4558  5| +2In\n     +----------+\n"},{"pn":"MC1709, MC1741","desc":"Instrumentation operational amplifier.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| NULL\n -In |2 LM725  7| VCC\n +In |3  OP05  6| OUT\n VEE |4        5|\n     +----------+\n"},{"pn":"MC3403","desc":"Quad dual/single-supply low-power operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 LM324 11| VEE\n+2In |5 OP421 10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"RM4136","desc":"Quad general-purpose operational amplifiers.","pinout":"\n     +---+--+---+\n-1In |1  +--+ 14| -4In\n+1In |2       13| +4In\n1OUT |3       12| 4OUT\n2OUT |4  OP09 11| VCC\n+2In |5       10| 3OUT\n-2In |6        9| +3In\n VEE |7        8| -3In\n     +----------+\n"},{"pn":"LM4250","desc":"Single/dual-supply low power operational amplifier with programmableslew rate and gain-bandwidth product.","pinout":"\n     +---+--+---+\nNULL |1  +--+  8| Iset\n -In |2        7| VCC\n +In |3  OP22  6| OUT\n VEE |4        5| NULL\n     +----------+\n"},{"pn":"4558","desc":"Dual general-purpose operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+  8| VCC\n-1In |2  1458  7| 2OUT\n+1In |3  1558  6| -2In\n VEE |4  4558  5| +2In\n     +----------+\n"},{"pn":"HA5104","desc":"Quad low-noise operational amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+ 14| 4OUT\n-1In |2       13| -4In\n+1In |3       12| +4In\n VCC |4 OP470 11| VEE\n+2In |5       10| +3In\n-2In |6        9| -3In\n2OUT |7        8| 3OUT\n     +----------+\n"},{"pn":"NE5532, SN5532","desc":"Dual low-noise audio amplifiers.","pinout":"\n     +---+--+---+\n1OUT |1  +--+  8| VCC\n-1In |2  5532  7| 2OUT\n+1In |3 LM833  6| -2In\n VEE |4        5| +2In\n     +----------+\n"},{"pn":"74756","desc":"Dual 4-bit open-collector inverting buffer/line driver.","pinout":"\n     +---+--+---+\n/1OE |1  +--+ 20| VCC\n 1A1 |2       19| /2OE\n/2Y4 |3       18| /1Y1\n 1A2 |4       17| 2A4\n/2Y3 |5  74   16| /1Y2\n 1A3 |6  756  15| 2A3\n/2Y2 |7       14| /1Y3\n 1A4 |8       13| 2A2\n/2Y1 |9       12| /1Y4\n GND |10      11| 2A1\n     +----------+\n"},{"pn":"74757","desc":"Dual 4-bit open-collector noninverting buffer/line driver.","pinout":"\n     +---+--+---+\n/1OE |1  +--+ 20| VCC\n 1A4 |2       19| 2OE\n 2Y1 |3       18| 1Y1\n 1A3 |4       17| 2A4\n 2Y2 |5  74   16| 1Y2\n 1A2 |6  757  15| 2A3\n 2Y3 |7       14| 1Y3\n 1A1 |8       13| 2A2\n 2Y4 |9       12| 1Y4\n GND |10      11| 2A1\n     +----------+\n"},{"pn":"74758","desc":"4-bit open-collector inverting bus transceiver.","pinout":"\n     +---+--+---+\n/GAB |1  +--+ 14| VCC\n     |2       13| GBA\n  A1 |3  74   12|\n  A2 |4  758  11| B1\n  A3 |5       10| B2\n  A4 |6        9| B3\n GND |7        8| B4\n     +----------+\n"},{"pn":"74760","desc":"Dual 4-bit open-collector noninverting buffer/line driver.","pinout":"\n     +---+--+---+\n/1OE |1  +--+ 20| VCC\n 1A1 |2       19| /2OE\n 2Y4 |3       18| 1Y1\n 1A2 |4       17| 2A4\n 2Y3 |5  74   16| 1Y2\n 1A3 |6  760  15| 2A3\n 2Y2 |7       14| 1Y3\n 1A4 |8       13| 2A2\n 2Y1 |9       12| 1Y4\n GND |10      11| 2A1\n     +----------+\n"},{"pn":"7451","desc":"2-wide 2-input and 2-wide 3-input AND-NOR gates.","pinout":"\n    +---+--+---+                  _____________________\n 1A |1  +--+ 14| VCC        /1Y = (1A.1B.1C)+(1D.1E.1F)\n 2A |2       13| 1B\n 2B |3       12| 1C               _______________\n 2C |4  7451 11| 1D         /2Y = (2A.2B)+(2C.2D)\n 2D |5       10| 1E\n/2Y |6        9| 1F\nGND |7        8| /1Y\n    +----------+\n"},{"pn":"7454","desc":"4-wide 2/3-input AND-NOR gate.","pinout":"\n    +---+--+---+                 ___________________________\n  A |1  +--+ 14| VCC        /Y = (A.B)+(C.D.E)+(F.G.H)+(J.K)\n  B |2       13| K\n  C |3       12| J\n  D |4  7454 11| H\n  E |5       10| G\n /Y |6        9| F\nGND |7        8|\n    +----------+\n"},{"pn":"7455","desc":"2-wide 4-input AND-NOR gate.","pinout":"\n    +---+--+---+                 ___________________\n  A |1  +--+ 14| VCC        /Y = (A.B.C.D)+(E.F.G.H)\n  B |2       13| H\n  C |3       12| G\n  D |4  7455 11| F\n    |5       10| E\n    |6        9|\nGND |7        8| /Y\n    +----------+\n"},{"pn":"7457","desc":"Frequency divider.","pinout":"\n     +---+--+---+\nCLKB |1  +--+  8| QC\n VCC |2        7| QB\n  QA |3  7457  6| RST\n GND |4        5| CLKA\n     +----------+\n"},{"pn":"7458","desc":"2-wide 2-input and 2-wide 3-input AND-OR gates.","pinout":"\n    +---+--+---+\n 1A |1  +--+ 14| VCC         1Y = (1A.1B.1C)+(1D.1E.1F)\n 2A |2       13| 1B\n 2B |3       12| 1C\n 2C |4  7458 11| 1D          2Y = (2A.2B)+(2C.2D)\n 2D |5       10| 1E\n 2Y |6        9| 1F\nGND |7        8| 1Y\n    +----------+\n"},{"pn":"7472","desc":"J-K flip-flop with triple ANDed J an K inputs, set and reset.","pinout":"\n     +---+--+---+            +--------+--------+---+----+----*---+---+\n     |1  +--+ 14| VCC        |J1.J2.J3|K1.K2.K3|CLK|/SET|/RST| Q |/Q |\n/RST |2       13| /SET       +========+========+===+====+====*===+===+\n  J1 |3       12| CLK        |    X   |    X   | X |  0 |  0 | ? | ? |\n  J2 |4  7472 11| K3         |    X   |    X   | X |  0 |  1 | 1 | 0 |\n  J3 |5       10| K2         |    X   |    X   | X |  1 |  0 | 0 | 1 |\n  /Q |6        9| K1         |    0   |    0   | / |  1 |  1 | - | - |\n GND |7        8| Q          |    0   |    1   | / |  1 |  1 | 0 | 1 |\n     +----------+            |    1   |    0   | / |  1 |  1 | 1 | 0 |\n                             |    1   |    1   | / |  1 |  1 |/Q | Q |\n                             |    X   |    X   |!/ |  1 |  1 | - | - |\n                             +--------+--------+---+----+----*---+---+\n"},{"pn":"7473","desc":"Dual positive-edge-triggered J-K flip-flop with reset.","pinout":"\n      +---+--+---+           +---+---+----+----*---+---+\n/1CLK |1  +--+ 14| 1J        | J | K |/CLK|/RST| Q |/Q |\n/1RST |2       13| /1Q       +===+===+====+====*===+===+\n   1K |3       12| 1Q        | X | X |  X |  0 | 0 | 1 |\n  VCC |4  7473 11| GND       | 0 | 0 |  \\ |  1 | - | - |\n/2CLK |5       10| 2K        | 0 | 1 |  \\ |  1 | 0 | 1 |\n/2RST |6        9| 2Q        | 1 | 0 |  \\ |  1 | 1 | 0 |\n   2J |7        8| /2Q       | 1 | 1 |  \\ |  1 |/Q | Q |\n      +----------+           | X | X | !\\ |  1 | - | - |\n                             +---+---+----+----*---+---+\n"},{"pn":"7474","desc":"Dual D flip-flop with set and reset.","pinout":"\n      +---+--+---+           +---+---+----+----*---+---+\n/1RST |1  +--+ 14| VCC       | D |CLK|/SET|/RST| Q |/Q |\n   1D |2       13| /2RST     +===+===+====+====*===+===+\n 1CLK |3       12| 2D        | X | X |  0 |  0 | 1 | 1 |\n/1SET |4  7474 11| 2CLK      | X | X |  0 |  1 | 1 | 0 |\n   1Q |5       10| /2SET     | X | X |  1 |  0 | 0 | 1 |\n  /1Q |6        9| 2Q        | 0 | / |  1 |  1 | 0 | 1 |\n  GND |7        8| /2Q       | 1 | / |  1 |  1 | 1 | 0 |\n      +----------+           | X |!/ |  1 |  1 | - | - |\n                             +---+---+----+----*---+---+\n"},{"pn":"7475","desc":"Dual 2-bit transparent latches with complementary outputs.","pinout":"\n     +---+--+---+\n/1Q1 |1  +--+ 16| 1Q1\n 1D1 |2       15| 1Q2\n 1D2 |3       14| /1Q2\n 2LE |4       13| 1LE\n VCC |5  7475 12| GND\n 2D1 |6       11| /2Q1\n 2D2 |7       10| 2Q1\n/2Q2 |8        9| 2Q2\n     +----------+\n"},{"pn":"7476","desc":"Dual J-K flip-flops with set and reset.","pinout":"\n      +---+--+---+           +---+---+---+----+----*---+---+\n 1CLK |1  +--+ 16| 1K        | J | K |CLK|/SET|/RST| Q |/Q |\n/1SET |2       15| 1Q        +===+===+===+====+====*===+===+\n/1RST |3       14| /1Q       | X | X | X |  0 |  0 | 0 | 0 |\n   1J |4       13| GND       | X | X | X |  0 |  1 | 1 | 0 |\n  VCC |5  7476 12| 2K        | X | X | X |  1 |  0 | 0 | 1 |\n 2CLK |6       11| 2Q        | 0 | 0 | / |  1 |  1 | - | - |\n/2SET |7       10| /2Q       | 0 | 1 | / |  1 |  1 | 0 | 1 |\n/2RST |8        9| 2J        | 1 | 0 | / |  1 |  1 | 1 | 0 |\n      +----------+           | 1 | 1 | / |  1 |  1 |/Q | Q |\n                             | X | X |!/ |  1 |  1 | - | - |\n                             +---+---+---+----+----*---+---+\n"},{"pn":"7478","desc":"Dual negative-edge-triggered J-K flip-flops with common clock, set andcommon reset.","pinout":"\n      +---+--+---+           +---+---+----+----+----*---+---+\n /CLK |1  +--+ 14| 1K        | J | K |/CLK|/SET|/RST| Q |/Q |\n/1SET |2       13| 1Q        +===+===+====+====+====*===+===+\n   1J |3       12| /1Q       | X | X |  X |  0 |  0 | ? | ? |\n  VCC |4  7478 11| GND       | X | X |  X |  0 |  1 | 1 | 0 |\n /RST |5       10| 2J        | X | X |  X |  1 |  0 | 0 | 1 |\n/2SET |6        9| /2Q       | 0 | 0 |  \\ |  1 |  1 | - | - |\n   2K |7        8| 2Q        | 0 | 1 |  \\ |  1 |  1 | 0 | 1 |\n      +----------+           | 1 | 0 |  \\ |  1 |  1 | 1 | 0 |\n                             | 1 | 1 |  \\ |  1 |  1 |/Q | Q |\n                             | X | X | !\\ |  1 |  1 | - | - |\n                             +---+---+----+----+----*---+---+\n"},{"pn":"7483","desc":"4-bit binary full adder with fast carry.","pinout":"\n    +---+--+---+\n A4 |1  +--+ 16| B4          S=A+B+CIN\n S3 |2       15| S4\n A3 |3       14| COUT\n B3 |4       13| CIN\nVCC |5  7483 12| GND\n S2 |6       11| B1\n B2 |7       10| A1\n A2 |8        9| S1\n    +----------+\n"},{"pn":"7485","desc":"4-bit noninverting magnitude comparator with cascade inputs.","pinout":"\n     +---+--+---+\n  B3 |1  +--+ 16| VCC\nIA<B |2       15| A3\nIA=B |3       14| B2\nIA>B |4       13| A2\nOA>B |5  7485 12| A1\nOA=B |6       11| B1\nOA<B |7       10| A0\n GND |8        9| B0\n     +----------+\n"},{"pn":"7486","desc":"Quad 2-input XOR gates.","pinout":"\n    +---+--+---+             +---+---*---+                    _   _\n 1A |1  +--+ 14| VCC         | A | B | Y |       Y = A$B = (A.B)+(A.B)\n 1B |2       13| 4B          +===+===*===+\n 1Y |3       12| 4A          | 0 | 0 | 0 |\n 2A |4  7486 11| 4Y          | 0 | 1 | 1 |\n 2B |5       10| 3B          | 1 | 0 | 1 |\n 2Y |6        9| 3A          | 1 | 1 | 0 |\nGND |7        8| 3Y          +---+---*---+\n    +----------+\n"},{"pn":"7490","desc":"4-bit asynchronous decade counter with /2 and /5 sections, set(9) and reset.","pinout":"\n      +---+--+---+\n/CLK1 |1  +--+ 14| /CLK0\n RST1 |2       13|\n RST2 |3       12| Q0\n      |4  7490 11| Q3\n  VCC |5       10| GND\n SET1 |6        9| Q1\n SET2 |7        8| Q2\n      +----------+\n"},{"pn":"7491","desc":"8-bit serial-in serial-out shift register with two AND gated serialinputs and complementary outputs.","pinout":"\n    +---+--+---+\n    |1  +--+ 14| /Q7\n    |2       13| Q7\n    |3       12| D\n    |4  7491 11| E\nVCC |5       10| GND\n    |6        9| CLK\n    |7        8|\n    +----------+\n"},{"pn":"7492","desc":"4-bit asynchronous divide-by-twelve counter with /2 and /6 sections and reset.","pinout":"\n      +---+--+---+\n/CLK1 |1  +--+ 14| /CLK0\n      |2       13|\n      |3       12| Q0\n      |4  7492 11| Q3\n  VCC |5       10| GND\n RST1 |6        9| Q1\n RST2 |7        8| Q2\n      +----------+\n"},{"pn":"7493","desc":"4-bit asynchronous binary counter with /2 and /8 sections and reset.","pinout":"\n      +---+--+---+\n/CLK1 |1  +--+ 14| /CLK0\n RST1 |2       13|\n RST2 |3       12| Q0\n      |4  7493 11| Q3\n  VCC |5       10| GND\n      |6        9| Q1\n      |7        8| Q2\n      +----------+\n"},{"pn":"7495","desc":"4-bit universal shift register with separate shift and parallel-loadclocks.","pinout":"\n       +---+--+---+\n     D |1  +--+ 14| VCC\n    P0 |2       13| Q0\n    P1 |3       12| Q1\n    P2 |4  7495 11| Q2\n    P3 |5       10| Q3\nLD//SH |6        9| SHCLK\n   GND |7        8| LDCLK\n       +----------+\n"},{"pn":"7496","desc":"5-bit shift register with asynchronous reset and asynchronous presetinputs.","pinout":"\n    +---+--+---+\nCLK |1  +--+ 16| /RST\n P0 |2       15| Q0\n P1 |3       14| Q1\n P2 |4       13| Q2\nVCC |5  7496 12| GND\n P3 |6       11| Q3\n P4 |7       10| Q4\n PE |8        9| D\n    +----------+\n"},{"pn":"7497","desc":"6-bit synchronous binary rate multiplier.","pinout":"\n      +---+--+---+\n   B1 |1  +--+ 16| VCC\n   B4 |2       15| B3\n   B5 |3       14| B2\n   B0 |4       13| RST\n    Z |5  7497 12| U/CAS\n    Y |6       11| ENin\nENout |7       10| STRB\n  GND |8        9| CLK\n      +----------+\n"},{"pn":"74107","desc":"Dual negative-edge-triggered J-K flip-flops with reset.","pinout":"\n    +---+--+---+             +---+---+----+----*---+---+\n 1J |1  +--+ 14| VCC         | J | K |/CLK|/RST| Q |/Q |\n/1Q |2       13| /1RST       +===+===+====+====*===+===+\n 1Q |3   74  12| /1CLK       | X | X |  X |  0 | 0 | 1 |\n 1K |4  107  11| 2K          | 0 | 0 |  \\ |  1 | - | - |\n 2Q |5       10| /2RST       | 0 | 1 |  \\ |  1 | 0 | 1 |\n/2Q |6        9| /2CLK       | 1 | 0 |  \\ |  1 | 1 | 0 |\nGND |7        8| 2J          | 1 | 1 |  \\ |  1 |/Q | Q |\n    +----------+             | X | X | !\\ |  1 | - | - |\n                             +---+---+----+----*---+---+\n"},{"pn":"74109","desc":"Dual J-/K flip-flops with set and reset.","pinout":"\n      +---+--+---+           +---+---+---+----+----*---+---+\n/1RST |1  +--+ 16| VCC       | J |/K |CLK|/SET|/RST| Q |/Q |\n   1J |2       15| /2RST     +===+===+===+====+====*===+===+\n  /1K |3       14| 2J        | X | X | X |  0 |  0 | 1 | 1 |\n 1CLK |4   74  13| /2K       | X | X | X |  0 |  1 | 1 | 0 |\n/1SET |5  109  12| 2CLK      | X | X | X |  1 |  0 | 0 | 1 |\n   1Q |6       11| /2SET     | 0 | 0 | / |  1 |  1 | 0 | 1 |\n  /1Q |7       10| 2Q        | 0 | 1 | / |  1 |  1 | - | - |\n  GND |8        9| /2Q       | 1 | 0 | / |  1 |  1 |/Q | Q |\n      +----------+           | 1 | 1 | / |  1 |  1 | 1 | 0 |\n                             | X | X |!/ |  1 |  1 | - | - |\n                             +---+---+---+----+----*---+---+\n"},{"pn":"74112","desc":"Dual negative-edge-triggered J-K flip-flops with set and reset.","pinout":"\n      +---+--+---+           +---+---+----+----+----*---+---+\n/1CLK |1  +--+ 16| VCC       | J | K |/CLK|/SET|/RST| Q |/Q |\n   1K |2       15| /1RST     +===+===+====+====+====*===+===+\n   1J |3       14| /2RST     | X | X |  X |  0 |  0 | 0 | 0 |\n/1SET |4   74  13| /2CLK     | X | X |  X |  0 |  1 | 1 | 0 |\n   1Q |5  112  12| 2K        | X | X |  X |  1 |  0 | 0 | 1 |\n  /1Q |6       11| 2J        | 0 | 0 |  \\ |  1 |  1 | - | - |\n  /2Q |7       10| /2SET     | 0 | 1 |  \\ |  1 |  1 | 0 | 1 |\n  GND |8        9| 2Q        | 1 | 0 |  \\ |  1 |  1 | 1 | 0 |\n      +----------+           | 1 | 1 |  \\ |  1 |  1 |/Q | Q |\n                             | X | X | !\\ |  1 |  1 | - | - |\n                             +---+---+----+----+----*---+---+\n"},{"pn":"74113","desc":"Dual negative-edge-triggered J-K flip-flop with set.","pinout":"\n      +---+--+---+           +---+---+----+----*---+---+\n/1CLK |1  +--+ 14| VCC       | J | K |/CLK|/SET| Q |/Q |\n   1K |2       13| /2CLK     +===+===+====+====*===+===+\n   1J |3  74   12| 2K        | X | X |  X |  0 | 1 | 0 |\n/1SET |4  113  11| 2J        | X | X |  X |  1 | 0 | 1 |\n   1Q |5       10| /2SET     | 0 | 0 |  \\ |  1 | - | - |\n  /1Q |6        9| 2Q        | 0 | 1 |  \\ |  1 | 0 | 1 |\n  GND |7        8| /2Q       | 1 | 0 |  \\ |  1 | 1 | 0 |\n      +----------+           | 1 | 1 |  \\ |  1 |/Q | Q |\n                             | X | X | !\\ |  1 | - | - |\n                             +---+---+----+----*---+---+\n"},{"pn":"74114","desc":"Dual negative-edge-triggered J-K flip-flop with set, common clock andcommon reset.","pinout":"\n      +---+--+---+           +---+---+----+----+----*---+---+\n /RST |1  +--+ 14| VCC       | J | K |/CLK|/SET|/RST| Q |/Q |\n   1K |2       13| /CLK      +===+===+====+====+====*===+===+\n   1J |3  74   12| 2K        | X | X |  X |  0 |  0 | ? | ? |\n/1SET |4  114  11| 2J        | X | X |  X |  0 |  1 | 1 | 0 |\n   1Q |5       10| /2SET     | X | X |  X |  1 |  0 | 0 | 1 |\n  /1Q |6        9| 2Q        | 0 | 0 |  \\ |  1 |  1 | - | - |\n  GND |7        8| /2Q       | 0 | 1 |  \\ |  1 |  1 | 0 | 1 |\n      +----------+           | 1 | 0 |  \\ |  1 |  1 | 1 | 0 |\n                             | 1 | 1 |  \\ |  1 |  1 |/Q | Q |\n                             | X | X | !\\ |  1 |  1 | - | - |\n                             +---+---+----+----+----*---+---+\n"},{"pn":"74121","desc":"Monostable multivibrator with Schmitt-trigger inputs.","pinout":"\n     +---+--+---+\n  /Q |1  +--+ 14| VCC\n     |2       13|\n/TR1 |3   74  12|\n/TR2 |4  121  11| RCext\n  TR |5       10| Cext\n   Q |6        9| Rint\n GND |7        8|\n     +----------+\n"},{"pn":"74122","desc":"Retriggerable monostable multivibrator with overriding reset and integrated10k timing resistor.","pinout":"\n     +---+--+---+\n/TR1 |1  +--+ 14| VCC\n/TR2 |2       13| RCext\n TR1 |3   74  12|\n TR2 |4  122  11| Cext\n/RST |5       10|\n  /Q |6        9| Rint\n GND |7        8| Q\n     +----------+\n"},{"pn":"74123","desc":"Dual retriggerable monostable multivibrators with overriding reset.","pinout":"\n       +---+--+---+\n  /1TR |1  +--+ 16| VCC\n   1TR |2       15| 1RCext\n /1RST |3       14| 1Cext\n   /1Q |4   74  13| 1Q\n    2Q |5  123  12| /2Q\n 2Cext |6       11| /2RST\n2RCext |7       10| 2TR\n   GND |8        9| /2TR\n       +----------+\n"},{"pn":"74125","desc":"Quad 3-state noninverting buffer with active low enables.","pinout":"\n     +---+--+---+            +---+---*---+\n/1OE |1  +--+ 14| VCC        | A |/OE| Y |\n  1A |2       13| /4OE       +===+===*===+\n  1Y |3   74  12| 4A         | 0 | 0 | 0 |\n/2OE |4  125  11| 4Y         | 1 | 0 | 1 |\n  2A |5       10| /3OE       | X | 1 | Z |\n  2Y |6        9| 3A         +---+---*---+\n GND |7        8| 3Y\n     +----------+\n"},{"pn":"74126","desc":"Quad 3-state noninverting buffer with active high enables.","pinout":"\n    +---+--+---+             +---+---*---+\n1OE |1  +--+ 14| VCC         | A | OE| Y |\n 1A |2       13| 4OE         +===+===*===+\n 1Y |3   74  12| 4A          | X | 0 | Z |\n2OE |4  126  11| 4Y          | 0 | 1 | 0 |\n 2A |5       10| 3OE         | 1 | 1 | 1 |\n 2Y |6        9| 3A          +---+---*---+\nGND |7        8| 3Y\n    +----------+\n"},{"pn":"74128","desc":"Quad 2-input NOR gates/line drivers.","pinout":"\n    +---+--+---+             +---+---*---+           ___\n/1Y |1  +--+ 14| VCC         | A | B |/Y |      /Y = A+B\n 1A |2       13| /4Y         +===+===*===+\n 1B |3       12| 4B          | 0 | 0 | 1 |\n/2Y |4  7402 11| 4A          | 0 | 1 | 0 |\n 2A |5       10| /3Y         | 1 | 0 | 0 |\n 2B |6        9| 3B          | 1 | 1 | 0 |\nGND |7        8| 3A          +---+---*---+\n    +----------+\n"},{"pn":"74131","desc":"1-of-8 inverting decoder/demultiplexer with address register.","pinout":"\n     +---+--+---+\n  S0 |1  +--+ 16| VCC\n  S1 |2       15| /Y0\n  S2 |3       14| /Y1\n CLK |4   74  13| /Y2\n/EN2 |5  131  12| /Y3\n EN1 |6       11| /Y4\n /Y7 |7       10| /Y5\n GND |8        9| /Y6\n     +----------+\n"},{"pn":"74132","desc":"Quad 2-input NAND gates with schmitt-trigger inputs.","pinout":"\n    +---+--+---+             +---+---*---+           __\n 1A |1  +--+ 14| VCC         | A | B |/Y |      /Y = AB\n 1B |2       13| 4B          +===+===*===+\n/1Y |3       12| 4A          | 0 | 0 | 1 |\n 2A |4 74132 11| /4Y         | 0 | 1 | 1 |\n 2B |5       10| 3B          | 1 | 0 | 1 |\n/2Y |6        9| 3A          | 1 | 1 | 0 |\nGND |7        8| /3Y         +---+---*---+\n    +----------+\n"},{"pn":"74133","desc":"13-input NAND gate.","pinout":"\n    +---+--+---+                 _____________\n  A |1  +--+ 16| VCC        /Y = ABCDEFGHIJKLM\n  B |2       15| M\n  C |3       14| L\n  D |4   74  13| K\n  E |5  133  12| J\n  F |6       11| I\n  G |7       10| H\nGND |8        9| /Y\n    +----------+\n"},{"pn":"74136","desc":"Quad 2-input open-collector XOR gates.","pinout":"\n    +---+--+---+             +---+---*---+                    _   _\n 1A |1  +--+ 14| VCC         | A | B | Y |       Y = A$B = (A.B)+(A.B)\n 1B |2       13| 4B          +===+===*===+\n 1Y |3       12| 4A          | 0 | 0 | 0 |\n 2A |4 74136 11| 4Y          | 0 | 1 | Z |\n 2B |5       10| 3B          | 1 | 0 | Z |\n 2Y |6        9| 3A          | 1 | 1 | 0 |\nGND |7        8| 3Y          +---+---*---+\n    +----------+\n"},{"pn":"74137","desc":"1-of-8 inverting decoder/demultiplexer with address latches.","pinout":"\n     +---+--+---+\n  S0 |1  +--+ 16| VCC\n  S1 |2       15| /Y0\n  S2 |3       14| /Y1\n /LE |4   74  13| /Y2\n/EN2 |5  137  12| /Y3\n EN1 |6       11| /Y4\n /Y7 |7       10| /Y5\n GND |8        9| /Y6\n     +----------+\n"},{"pn":"74138","desc":"1-of-8 inverting decoder/demultiplexer.","pinout":"\n     +---+--+---+            +---+----+----+---+---+---*---+---+---+---+\n  S0 |1  +--+ 16| VCC        |EN1|/EN2|/EN3| S2| S1| S0|/Y0|/Y1|...|/Y7|\n  S1 |2       15| /Y0        +===+====+====+===+===+===*===+===+===+===+\n  S2 |3       14| /Y1        | 0 | X  |  X | X | X | X | 1 | 1 | 1 | 1 |\n/EN3 |4   74  13| /Y2        | 1 | 1  |  X | X | X | X | 1 | 1 | 1 | 1 |\n/EN2 |5  138  12| /Y3        | 1 | 0  |  1 | X | X | X | 1 | 1 | 1 | 1 |\n EN1 |6       11| /Y4        | 1 | 0  |  0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |\n /Y7 |7       10| /Y5        | 1 | 0  |  0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |\n GND |8        9| /Y6        | 1 | 0  |  0 | . | . | . | 1 | 1 | . | 1 |\n     +----------+            | 1 | 0  |  0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |\n                             +---+----+----+---+---+---*---+---+---+---+\n"},{"pn":"74139","desc":"Dual 1-of-4 inverting decoder/demultiplexer.","pinout":"\n     +---+--+---+            +---+---+---*---+---+---+---+\n/1EN |1  +--+ 16| VCC        |/EN| S1| S0|/Y0|/Y1|/Y2|/Y3|\n 1S0 |2       15| /2EN       +===+===+===*===+===+===+===+\n 1S1 |3       14| 2S0        | 1 | X | X | 1 | 1 | 1 | 1 |\n/1Y0 |4   74  13| 2S1        | 0 | 0 | 0 | 0 | 1 | 1 | 1 |\n/1Y1 |5  139  12| /2Y0       | 0 | 0 | 1 | 1 | 0 | 1 | 1 |\n/1Y2 |6       11| /2Y1       | 0 | 1 | 0 | 1 | 1 | 0 | 1 |\n/1Y3 |7       10| /2Y2       | 0 | 1 | 1 | 1 | 1 | 1 | 0 |\n GND |8        9| /2Y3       +---+---+---*---+---+---+---+\n     +----------+\n"},{"pn":"74140","desc":"Dual 4-input NAND gates/50R line drivers.","pinout":"\n    +---+--+---+             +---+---+---+---*---+        ____\n 1A |1  +--+ 14| VCC         | A | B | C | D |/Y |   /Y = ABCD\n 1B |2       13| 2D          +===+===+===+===*===+\n    |3   74  12| 2C          | 0 | X | X | X | 1 |\n 1C |4  140  11|             | 1 | 0 | X | X | 1 |\n 1D |5       10| 2B          | 1 | 1 | 0 | X | 1 |\n/1Y |6        9| 2A          | 1 | 1 | 1 | 0 | 1 |\nGND |7        8| /2Y         | 1 | 1 | 1 | 1 | 0 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"74141","desc":"1-of-10 inverting decoder/demultiplexer.","pinout":"\n    +---+--+---+             +---+---+---+---*---+---+---+---+\n/Y8 |1  +--+ 16| /Y0         | S3| S2| S1| S0|/Y0|/Y1|...|/Y9|\n/Y9 |2       15| /Y1         +===+===+===+===*===+===+===+===+\n S0 |3       14| /Y5         | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |\n S3 |4   74  13| /Y4         | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |\nVCC |5  141  12| GND         | . | . | . | . | 1 | 1 | . | 1 |\n S1 |6       11| /Y6         | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |\n S2 |7       10| /Y7         | 1 | 0 | 1 | X | 1 | 1 | 1 | 1 |\n/Y2 |8        9| /Y3         | 1 | 1 | X | X | 1 | 1 | 1 | 1 |\n    +----------+             +---+---+---+---*---+---+---+---+\n"},{"pn":"74145","desc":"1-of-10 open-collector inverting decoder/demultiplexer.","pinout":"\n    +---+--+---+             +---+---+---+---*---+---+---+---+\n/Y0 |1  +--+ 16| VCC         | S3| S2| S1| S0|/Y0|/Y1|...|/Y9|\n/Y1 |2       15| S0          +===+===+===+===*===+===+===+===+\n/Y2 |3       14| S1          | 0 | 0 | 0 | 0 | 0 | Z | Z | Z |\n/Y3 |4   74  13| S2          | 0 | 0 | 0 | 1 | Z | 0 | Z | Z |\n/Y4 |5  145  12| S3          | . | . | . | . | Z | Z | . | Z |\n/Y5 |6       11| /Y9         | 1 | 0 | 0 | 1 | Z | Z | Z | 0 |\n/Y6 |7       10| /Y8         | 1 | 0 | 1 | X | Z | Z | Z | Z |\nGND |8        9| /Y7         | 1 | 1 | X | X | Z | Z | Z | Z |\n    +----------+             +---+---+---+---*---+---+---+---+\n"},{"pn":"74147","desc":"10-to-4 line inverting priority encoder.","pinout":"\n    +---+--+---+\n/A4 |1  +--+ 16| VCC\n/A5 |2       15|\n/A6 |3       14| Y3\n/A7 |4   74  13| /A3\n/A8 |5  147  12| /A2\n Y2 |6       11| /A1\n Y1 |7       10| /A9\nGND |8        9| Y0\n    +----------+\n"},{"pn":"74148","desc":"8-to-3 line inverting priority encoder with cascade inputs.","pinout":"\n    +---+--+---+\n/A4 |1  +--+ 16| VCC\n/A5 |2       15| /EO\n/A6 |3       14| /GS\n/A7 |4   74  13| /A3\n/EI |5  148  12| /A2\n Y2 |6       11| /A1\n Y1 |7       10| /A0\nGND |8        9| Y0\n    +----------+\n"},{"pn":"4580","desc":"4x4-bit 3-state synchronous triple-port register file.","pinout":"\n      +-----+--+-----+\n  1Q3 |1    +--+   24| VCC\n  1Q2 |2           23| 1Q1\n  1RD |3           22| 1Q0\n  2Q0 |4           21| 2RD\n  2Q1 |5           20| D0\n  2Q2 |6           19| D1\n  2Q3 |7   40108   18| D2\n  WA0 |8           17| D3\n  WA1 |9           16| WCLK\n 2RA1 |10          15| WR\n 2RA0 |11          14| 1RA1\n  GND |12          13| 1RA0\n      +--------------+\n"},{"pn":"40100","desc":"32-bit bidirectional serial-in serial-out shift register with two ANDgated clocks.","pinout":"\n      +---+--+---+\n      |1  +--+ 16| VCC\n/CLK2 |2       15|\n CLK1 |3       14|\n   Q0 |4       13| L//R\n      |5 40100 12| Q31\n    L |6       11| D\n      |7       10|\n  GND |8        9| /LOOP\n      +----------+\n"},{"pn":"40101","desc":"9-bit odd/even parity generator/checker.","pinout":"\n    +---+--+---+\n A0 |1  +--+ 14| VCC\n A1 |2       13| A8\n A2 |3       12| A7\n A3 |4 40101 11| A6\n A4 |5       10| A5\nODD |6        9| EVEN\nGND |7        8| /EN\n    +----------+\n"},{"pn":"40102","desc":"8-bit (2-digit) synchronous decade down counter with synchronous andasynchronous load and reset.  Counter outputs only internally connected butripple carry and zero detect outputs available.","pinout":"\n       +---+--+---+\n   CLK |1  +--+ 16| VCC\n  /RST |2       15| /SLD\n/CLKEN |3       14| /RCO\n    P0 |4       13| P7\n    P1 |5 40102 12| P6\n    P2 |6       11| P5\n    P3 |7       10| P4\n   GND |8        9| /ALD\n       +----------+\n"},{"pn":"40103","desc":"8-bit synchronous binary down counter with synchronous and asynchronous loadand reset.  Counter outputs only internally connected but ripple carry andzero detect outputs available.","pinout":"\n       +---+--+---+\n   CLK |1  +--+ 16| VCC\n  /RST |2       15| /SLD\n/CLKEN |3       14| /RCO\n    P0 |4       13| P7\n    P1 |5 40103 12| P6\n    P2 |6       11| P5\n    P3 |7       10| P4\n   GND |8        9| /ALD\n       +----------+\n"},{"pn":"40104","desc":"4-bit 3-state bidirectional universal shift register.","pinout":"\n    +---+--+---+             +---+---*---------------+\n OE |1  +--+ 16| VCC         | S1| S0| Function      |\n  D |2       15| Y0          +===+===*===============+\n P0 |3       14| Y1          | 0 | 0 | Reset         |\n P1 |4       13| Y2          | 0 | 1 | Shift right   |\n P2 |5 40104 12| Y3          | 1 | 0 | Shift left    |\n P3 |6       11| CLK         | 1 | 1 | Parallel load |\n  L |7       10| S1          +---+---*---------------+\nGND |8        9| S0\n    +----------+\n"},{"pn":"40105","desc":"16x4 3-state asynchronous FIFO with reset.","pinout":"\n      +---+--+---+\n   OE |1  +--+ 16| VCC\n/FULL |2       15| RD\n   WR |3       14| /EMPTY\n   D0 |4       13| Q0\n   D1 |5 40105 12| Q1\n   D2 |6       11| Q2\n   D3 |7       10| Q3\n  GND |8        9| RST\n      +----------+\n"},{"pn":"40106","desc":"Hex inverters with schmitt-trigger inputs.","pinout":"\n    +---+--+---+             +---*---+               _\n 1A |1  +--+ 14| VCC         | A |/Y |          /Y = A\n/1Y |2       13| 6A          +===*===+\n 2A |3       12| /6Y         | 0 | 1 |\n/2Y |4 40106 11| 5A          | 1 | 0 |\n 3A |5       10| /5Y         +---*---+\n/3Y |6        9| 4A\nGND |7        8| /4Y\n    +----------+\n"},{"pn":"40107","desc":"Dual 2-input open-collector NAND gates with buffered output.","pinout":"\n    +---+--+---+             +---+---*---+           __\n 1A |1  +--+  8| VCC         | A | B |/Y |      /Y = AB\n 1B |2        7| 2B          +===+===*===+\n/1Y |3 40107  6| 2A          | 0 | 0 | Z |\nGND |4        5| /2Y         | 0 | 1 | Z |\n    +----------+             | 1 | 0 | Z |\n                             | 1 | 1 | 0 |\n                             +---+---*---+\n"},{"pn":"40108","desc":"4x4-bit 3-state synchronous triple-port register file.","pinout":"\n      +-----+--+-----+\n  1Q3 |1    +--+   24| VCC\n  1Q2 |2           23| 1Q1\n  1RD |3           22| 1Q0\n  2Q0 |4           21| 2RD\n  2Q1 |5           20| D0\n  2Q2 |6           19| D1\n  2Q3 |7   40108   18| D2\n  WA0 |8           17| D3\n  WA1 |9           16| WCLK\n 2RA1 |10          15| WR\n 2RA0 |11          14| 1RA1\n  GND |12          13| 1RA0\n      +--------------+\n"},{"pn":"40109","desc":"Quad 3-state noninverting buffer/level shifter.","pinout":"\n    +---+--+---+             +---+---*-----+\nVCC |1  +--+ 16| VDD         | A | OE|  Y  |\n1OE |2       15| 4OE         +===+===*=====+\n 1A |3       14| 4A          | X | 0 |  Z  |\n 1Y |4       13| 4Y          | 0 | 1 | GND |\n 2Y |5 40109 12|             | 1 | 1 | VDD |\n 2A |6       11| 3Y          +---+---*-----+\n2OE |7       10| 3A\nGND |8        9| 3OE\n    +----------+\n"},{"pn":"40110","desc":"4-bit asynchronous decade up/down counter with 7-segment decoder/common-cathode LED driver, ripple carry and borrow, separate up and down clocks,clock enable and output latch.","pinout":"\n       +---+--+---+\n    YA |1  +--+ 16| VCC\n    YG |2       15| YB\n    YF |3       14| YC\n/CLKEN |4       13| YD\n   RST |5 40110 12| YE\n    LE |6       11| BORROW\n CLKDN |7       10| CARRY\n   GND |8        9| CLKUP\n       +----------+\n"},{"pn":"40147","desc":"10-to-4 line noninverting priority encoder.","pinout":"\n    +---+--+---+\n A4 |1  +--+ 16| VCC\n A5 |2       15| A0\n A6 |3       14| Y3\n A7 |4       13| A3\n A8 |5 40147 12| A2\n Y2 |6       11| A1\n Y1 |7       10| A9\nGND |8        9| Y0\n    +----------+\n"},{"pn":"40160","desc":"4-bit synchronous decade counter with load, asynchronous reset, and ripplecarry output.","pinout":"\n     +---+--+---+\n/RST |1  +--+ 16| VCC\n CLK |2       15| RCO\n  P0 |3       14| Q0\n  P1 |4   74  13| Q1\n  P2 |5  160  12| Q2\n  P3 |6       11| Q3\n ENP |7       10| ENT\n GND |8        9| /LOAD\n     +----------+\n"},{"pn":"40161","desc":"4-bit synchronous binary counter with load, asynchronous reset, and ripplecarry output.","pinout":"\n     +---+--+---+\n/RST |1  +--+ 16| VCC\n CLK |2       15| RCO\n  P0 |3       14| Q0\n  P1 |4   74  13| Q1\n  P2 |5  161  12| Q2\n  P3 |6       11| Q3\n ENP |7       10| ENT\n GND |8        9| /LOAD\n     +----------+\n"},{"pn":"40162","desc":"4-bit synchronous decade counter with load, reset, and ripple carry output.","pinout":"\n     +---+--+---+\n/RST |1  +--+ 16| VCC\n CLK |2       15| RCO\n  P0 |3       14| Q0\n  P1 |4   74  13| Q1\n  P2 |5  162  12| Q2\n  P3 |6       11| Q3\n ENP |7       10| ENT\n GND |8        9| /LOAD\n     +----------+\n"},{"pn":"40163","desc":"4-bit synchronous binary counter with load, reset, and ripple carry output.","pinout":"\n     +---+--+---+\n/RST |1  +--+ 16| VCC\n CLK |2       15| RCO\n  P0 |3       14| Q0\n  P1 |4   74  13| Q1\n  P2 |5  163  12| Q2\n  P3 |6       11| Q3\n ENP |7       10| ENT\n GND |8        9| /LOAD\n     +----------+\n"},{"pn":"40174","desc":"6-bit D flip-flop with reset.","pinout":"\n     +---+--+---+            +----+---+---*---+\n/RST |1  +--+ 16| VCC        |/RST|CLK| D | Q |\n  Q0 |2       15| Q6         +====+===+===*===+\n  D0 |3       14| D5         |  0 | X | X | 0 |\n  D1 |4   74  13| D4         |  1 | / | 0 | 0 |\n  Q1 |5  174  12| Q4         |  1 | / | 1 | 1 |\n  D2 |6       11| D3         |  1 |!/ | X | - |\n  Q2 |7       10| Q3         +----+---+---*---+\n GND |8        9| CLK\n     +----------+\n"},{"pn":"40181","desc":"4-bit 16-function arithmetic logic unit (ALU)","pinout":"\n    +---+--+---+\n/B0 |1  +--+ 24| VCC\n/A0 |2       23| /A1\n S3 |3       22| /B1\n S2 |4       21| /A2\n S1 |5       20| /B2\n S0 |6   74  19| /A3\nCIN |7  181  18| /B3\n  M |8       17| /G\n/F0 |9       16| COUT\n/F1 |10      15| /P\n/F2 |11      14| A=B\nGND |12      13| /F3\n    +----------+\n"},{"pn":"40182","desc":"Look-ahead carry generatorCapable of anticipating a carry across four binary adders or group of adders.","pinout":"\n    +---+--+---+\n/G1 |1  +--+ 16| VCC\n/P1 |2       15| /P2\n/G0 |3       14| /G2\n/P0 |4   74  13| Cn\n/G3 |5  182  12| Cn+X\n/P3 |6       11| Cn+Y\n /P |7       10| /G\nGND |8        9| Cn+Z\n    +----------+\n"},{"pn":"40192","desc":"4-bit synchronous decade up/down counter with asynchronous load and reset,and separate up and down clocks, carry and borrow outputs.","pinout":"\n     +---+--+---+\n  P1 |1  +--+ 16| VCC\n  Q1 |2       15| P0\n  Q0 |3       14| RST\nDOWN |4   74  13| /BORROW\n  UP |5  192  12| /CARRY\n  Q2 |6       11| /LOAD\n  Q3 |7       10| P2\n GND |8        9| P3\n     +----------+\n"},{"pn":"40193","desc":"4-bit synchronous binary up/down counter with asynchronous load and reset,and separate up and down clocks.  Carry and borrow outputs.","pinout":"\n     +---+--+---+\n  P1 |1  +--+ 16| VCC\n  Q1 |2       15| P0\n  Q0 |3       14| RST\nDOWN |4   74  13| /BORROW\n  UP |5  193  12| /CARRY\n  Q2 |6       11| /LOAD\n  Q3 |7       10| P2\n GND |8        9| P3\n     +----------+\n"},{"pn":"40194","desc":"4-bit bidirectional universal shift register with asynchronous reset.","pinout":"\n     +---+--+---+            +---+---*---------------+\n/RST |1  +--+ 16| VCC        | S1| S0| Function      |\n   D |2       15| Q0         +===+===*===============+\n  P0 |3       14| Q1         | 0 | 0 | Hold          |\n  P1 |4 40194 13| Q2         | 0 | 1 | Shift right   |\n  P2 |5 74194 12| Q3         | 1 | 0 | Shift left    |\n  P3 |6       11| CLK        | 1 | 1 | Parallel load |\n   L |7       10| S1         +---+---*---------------+\n GND |8        9| S0\n     +----------+\n"},{"pn":"40208","desc":"4x4-bit 3-state synchronous triple-port register file.","pinout":"\n      +-----+--+-----+\n  1Q3 |1    +--+   24| VCC\n  1Q2 |2           23| 1Q1\n  1RD |3           22| 1Q0\n  2Q0 |4           21| 2RD\n  2Q1 |5           20| D0\n  2Q2 |6           19| D1\n  2Q3 |7   40108   18| D2\n  WA0 |8           17| D3\n  WA1 |9           16| WCLK\n 2RA1 |10          15| WR\n 2RA0 |11          14| 1RA1\n  GND |12          13| 1RA0\n      +--------------+\n"},{"pn":"40257","desc":"8-to-4 line 3-state noninverting data selector/multiplexer.","pinout":"\n    +---+--+---+\n  S |1  +--+ 16| VCC\n1A0 |2       15| /EN\n1A1 |3       14| 4A0\n 1Y |4   74  13| 4A1\n2A0 |5  257  12| 4Y\n2A1 |6       11| 3A0\n 2Y |7       10| 3A1\nGND |8        9| 3Y\n    +----------+\n"},{"pn":"7400","desc":"Quad 2-input NAND gates.","pinout":"\n    +---+--+---+             +---+---*---+           __\n 1A |1  +--+ 14| VCC         | A | B |/Y |      /Y = AB\n 1B |2       13| 4B          +===+===*===+\n/1Y |3       12| 4A          | 0 | 0 | 1 |\n 2A |4  7400 11| /4Y         | 0 | 1 | 1 |\n 2B |5       10| 3B          | 1 | 0 | 1 |\n/2Y |6        9| 3A          | 1 | 1 | 0 |\nGND |7        8| /3Y         +---+---*---+\n    +----------+\n"},{"pn":"7401","desc":"Quad 2-input open-collector NAND gates.","pinout":"\n    +---+--+---+             +---+---*---+           __\n/1Y |1  +--+ 14| VCC         | A | B |/Y |      /Y = AB\n 1A |2       13| /4Y         +===+===*===+\n 1B |3       12| 4B          | 0 | 0 | Z |\n/2Y |4  7401 11| 4A          | 0 | 1 | Z |\n 2A |5       10| /3Y         | 1 | 0 | Z |\n 2B |6        9| 3B          | 1 | 1 | 0 |\nGND |7        8| 3A          +---+---*---+\n    +----------+\n"},{"pn":"7402","desc":"Quad 2-input NOR gates.","pinout":"\n    +---+--+---+             +---+---*---+           ___\n/1Y |1  +--+ 14| VCC         | A | B |/Y |      /Y = A+B\n 1A |2       13| /4Y         +===+===*===+\n 1B |3       12| 4B          | 0 | 0 | 1 |\n/2Y |4  7402 11| 4A          | 0 | 1 | 0 |\n 2A |5       10| /3Y         | 1 | 0 | 0 |\n 2B |6        9| 3B          | 1 | 1 | 0 |\nGND |7        8| 3A          +---+---*---+\n    +----------+\n"},{"pn":"7403","desc":"Quad 2-input open-collector NAND gates.","pinout":"\n    +---+--+---+             +---+---*---+           __\n 1A |1  +--+ 14| VCC         | A | B |/Y |      /Y = AB\n 1B |2       13| 4B          +===+===*===+\n/1Y |3       12| 4A          | 0 | 0 | Z |\n 2A |4  7403 11| /4Y         | 0 | 1 | Z |\n 2B |5       10| 3B          | 1 | 0 | Z |\n/2Y |6        9| 3A          | 1 | 1 | 0 |\nGND |7        8| /3Y         +---+---*---+\n    +----------+\n"},{"pn":"7404","desc":"Hex inverters.","pinout":"\n    +---+--+---+             +---*---+               _\n 1A |1  +--+ 14| VCC         | A |/Y |          /Y = A\n/1Y |2       13| 6A          +===*===+\n 2A |3       12| /6Y         | 0 | 1 |\n/2Y |4  7404 11| 5A          | 1 | 0 |\n 3A |5       10| /5Y         +---*---+\n/3Y |6        9| 4A\nGND |7        8| /4Y\n    +----------+\n"},{"pn":"7405","desc":"Hex open-collector inverters.","pinout":"\n    +---+--+---+             +---*---+               _\n 1A |1  +--+ 14| VCC         | A |/Y |          /Y = A\n/1Y |2       13| 6A          +===*===+\n 2A |3       12| /6Y         | 0 | Z |\n/2Y |4  7405 11| 5A          | 1 | 0 |\n 3A |5       10| /5Y         +---*---+\n/3Y |6        9| 4A\nGND |7        8| /4Y\n    +----------+\n"},{"pn":"7406","desc":"Hex open-collector high-voltage inverters.","pinout":"\n    +---+--+---+             +---*---+               _\n 1A |1  +--+ 14| VCC         | A |/Y |          /Y = A\n/1Y |2       13| 6A          +===*===+\n 2A |3       12| /6Y         | 0 | Z |\n/2Y |4  7406 11| 5A          | 1 | 0 |\n 3A |5       10| /5Y         +---*---+\n/3Y |6        9| 4A\nGND |7        8| /4Y\n    +----------+\n"},{"pn":"7407","desc":"Hex open-collector high-voltage buffers.","pinout":"\n    +---+--+---+             +---*---+\n 1A |1  +--+ 14| VCC         | A | Y |           Y = A\n 1Y |2       13| 6A          +===*===+\n 2A |3       12| 6Y          | 0 | 0 |\n 2Y |4  7407 11| 5A          | 1 | Z |\n 3A |5       10| 5Y          +---*---+\n 3Y |6        9| 4A\nGND |7        8| 4Y\n    +----------+\n"},{"pn":"7408","desc":"Quad 2-input AND gates.","pinout":"\n    +---+--+---+             +---+---*---+\n 1A |1  +--+ 14| VCC         | A | B | Y |       Y = AB\n 1B |2       13| 4B          +===+===*===+\n 1Y |3       12| 4A          | 0 | 0 | 0 |\n 2A |4  7408 11| 4Y          | 0 | 1 | 0 |\n 2B |5       10| 3B          | 1 | 0 | 0 |\n 2Y |6        9| 3A          | 1 | 1 | 1 |\nGND |7        8| 3Y          +---+---*---+\n    +----------+\n"},{"pn":"7409","desc":"Quad 2-input open-collector AND gates.","pinout":"\n    +---+--+---+             +---+---*---+\n 1A |1  +--+ 14| VCC         | A | B | Y |       Y = AB\n 1B |2       13| 4B          +===+===*===+\n 1Y |3       12| 4A          | 0 | 0 | 0 |\n 2A |4  7409 11| 4Y          | 0 | 1 | 0 |\n 2B |5       10| 3B          | 1 | 0 | 0 |\n 2Y |6        9| 3A          | 1 | 1 | Z |\nGND |7        8| 3Y          +---+---*---+\n    +----------+\n"},{"pn":"7410","desc":"Triple 3-input NAND gates.","pinout":"\n    +---+--+---+             +---+---+---*---+       ___\n 1A |1  +--+ 14| VCC         | A | B | C |/Y |  /Y = ABC\n 1B |2       13| 1C          +===+===+===*===+\n 2A |3       12| /1Y         | 0 | X | X | 1 |\n 2B |4  7410 11| 3C          | 1 | 0 | X | 1 |\n 2C |5       10| 3B          | 1 | 1 | 0 | 1 |\n/2Y |6        9| 3A          | 1 | 1 | 1 | 0 |\nGND |7        8| /3Y         +---+---+---*---+\n    +----------+\n"},{"pn":"7411","desc":"Triple 3-input AND gates.","pinout":"\n    +---+--+---+             +---+---+---*---+\n 1A |1  +--+ 14| VCC         | A | B | C | Y |   Y = ABC\n 1B |2       13| 1C          +===+===+===*===+\n 2A |3       12| 1Y          | 0 | X | X | 0 |\n 2B |4  7411 11| 3C          | 1 | 0 | X | 0 |\n 2C |5       10| 3B          | 1 | 1 | 0 | 0 |\n 2Y |6        9| 3A          | 1 | 1 | 1 | 1 |\nGND |7        8| 3Y          +---+---+---*---+\n    +----------+\n"},{"pn":"7412","desc":"Triple 3-input open-collector NAND gates.","pinout":"\n    +---+--+---+             +---+---+---*---+       ___\n 1A |1  +--+ 14| VCC         | A | B | C |/Y |  /Y = ABC\n 1B |2       13| 1C          +===+===+===*===+\n 2A |3       12| /1Y         | 0 | X | X | Z |\n 2B |4  7410 11| 3C          | 1 | 0 | X | Z |\n 2C |5       10| 3B          | 1 | 1 | 0 | Z |\n/2Y |6        9| 3A          | 1 | 1 | 1 | 0 |\nGND |7        8| /3Y         +---+---+---*---+\n    +----------+\n"},{"pn":"7413","desc":"Dual 4-input NAND gates with schmitt-trigger inputs.","pinout":"\n    +---+--+---+             +---+---+---+---*---+        ____\n 1A |1  +--+ 14| VCC         | A | B | C | D |/Y |   /Y = ABCD\n 1B |2       13| 2D          +===+===+===+===*===+\n    |3       12| 2C          | 0 | X | X | X | 1 |\n 1C |4  7413 11|             | 1 | 0 | X | X | 1 |\n 1D |5       10| 2B          | 1 | 1 | 0 | X | 1 |\n/1Y |6        9| 2A          | 1 | 1 | 1 | 0 | 1 |\nGND |7        8| /2Y         | 1 | 1 | 1 | 1 | 0 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"7414","desc":"Hex inverters with schmitt-trigger inputs.","pinout":"\n    +---+--+---+             +---*---+               _\n 1A |1  +--+ 14| VCC         | A |/Y |          /Y = A\n/1Y |2       13| 6A          +===*===+\n 2A |3       12| /6Y         | 0 | 1 |\n/2Y |4  7414 11| 5A          | 1 | 0 |\n 3A |5       10| /5Y         +---*---+\n/3Y |6        9| 4A\nGND |7        8| /4Y\n    +----------+\n"},{"pn":"7415","desc":"Triple 3-input open-collector AND gates.","pinout":"\n    +---+--+---+             +---+---+---*---+\n 1A |1  +--+ 14| VCC         | A | B | C | Y |   Y = ABC\n 1B |2       13| 1C          +===+===+===*===+\n 2A |3       12| 1Y          | 0 | X | X | 0 |\n 2B |4  7415 11| 3C          | 1 | 0 | X | 0 |\n 2C |5       10| 3B          | 1 | 1 | 0 | 0 |\n 2Y |6        9| 3A          | 1 | 1 | 1 | Z |\nGND |7        8| 3Y          +---+---+---*---+\n    +----------+\n"},{"pn":"7416","desc":"Hex open-collector high-voltage inverters.","pinout":"\n    +---+--+---+             +---*---+               _\n 1A |1  +--+ 14| VCC         | A |/Y |          /Y = A\n/1Y |2       13| 6A          +===*===+\n 2A |3       12| /6Y         | 0 | Z |\n/2Y |4  7416 11| 5A          | 1 | 0 |\n 3A |5       10| /5Y         +---*---+\n/3Y |6        9| 4A\nGND |7        8| /4Y\n    +----------+\n"},{"pn":"7417","desc":"Hex open-collector high-voltage buffers.","pinout":"\n    +---+--+---+             +---*---+\n 1A |1  +--+ 14| VCC         | A | Y |          Y = A\n 1Y |2       13| 6A          +===*===+\n 2A |3       12| 6Y          | 0 | 0 |\n 2Y |4  7417 11| 5A          | 1 | Z |\n 3A |5       10| 5Y          +---*---+\n 3Y |6        9| 4A\nGND |7        8| 4Y\n    +----------+\n"},{"pn":"7418","desc":"Dual 4-input NAND gates with schmitt-trigger inputs.","pinout":"\n    +---+--+---+             +---+---+---+---*---+        ____\n 1A |1  +--+ 14| VCC         | A | B | C | D |/Y |   /Y = ABCD\n 1B |2       13| 2D          +===+===+===+===*===+\n    |3       12| 2C          | 0 | X | X | X | 1 |\n 1C |4  7418 11|             | 1 | 0 | X | X | 1 |\n 1D |5       10| 2B          | 1 | 1 | 0 | X | 1 |\n/1Y |6        9| 2A          | 1 | 1 | 1 | 0 | 1 |\nGND |7        8| /2Y         | 1 | 1 | 1 | 1 | 0 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"7419","desc":"Hex inverters with schmitt-trigger line-receiver inputs.","pinout":"\n    +---+--+---+             +---*---+               _\n 1A |1  +--+ 14| VCC         | A |/Y |          /Y = A\n/1Y |2       13| 6A          +===*===+\n 2A |3       12| /6Y         | 0 | 1 |\n/2Y |4  7414 11| 5A          | 1 | 0 |\n 3A |5       10| /5Y         +---*---+\n/3Y |6        9| 4A\nGND |7        8| /4Y\n    +----------+\n"},{"pn":"7420","desc":"Dual 4-input NAND gates.","pinout":"\n    +---+--+---+             +---+---+---+---*---+        ____\n 1A |1  +--+ 14| VCC         | A | B | C | D |/Y |   /Y = ABCD\n 1B |2       13| 2D          +===+===+===+===*===+\n    |3       12| 2C          | 0 | X | X | X | 1 |\n 1C |4  7420 11|             | 1 | 0 | X | X | 1 |\n 1D |5       10| 2B          | 1 | 1 | 0 | X | 1 |\n/1Y |6        9| 2A          | 1 | 1 | 1 | 0 | 1 |\nGND |7        8| /2Y         | 1 | 1 | 1 | 1 | 0 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"7421","desc":"Dual 4-input AND gates.","pinout":"\n    +---+--+---+             +---+---+---+---*---+\n 1A |1  +--+ 14| VCC         | A | B | C | D | Y |    Y = ABCD\n 1B |2       13| 2D          +===+===+===+===*===+\n    |3       12| 2C          | 0 | X | X | X | 0 |\n 1C |4  7421 11|             | 1 | 0 | X | X | 0 |\n 1D |5       10| 2B          | 1 | 1 | 0 | X | 0 |\n 1Y |6        9| 2A          | 1 | 1 | 1 | 0 | 0 |\nGND |7        8| 2Y          | 1 | 1 | 1 | 1 | 1 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"7422","desc":"Dual 4-input open-collector NAND gates.","pinout":"\n    +---+--+---+             +---+---+---+---*---+        ____\n 1A |1  +--+ 14| VCC         | A | B | C | D |/Y |   /Y = ABCD\n 1B |2       13| 2D          +===+===+===+===*===+\n    |3       12| 2C          | 0 | X | X | X | Z |\n 1C |4  7422 11|             | 1 | 0 | X | X | Z |\n 1D |5       10| 2B          | 1 | 1 | 0 | X | Z |\n/1Y |6        9| 2A          | 1 | 1 | 1 | 0 | Z |\nGND |7        8| /2Y         | 1 | 1 | 1 | 1 | 0 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"7424","desc":"Quad 2-input NAND gates with schmitt-trigger line-receiver inputs.","pinout":"\n    +---+--+---+             +---+---*---+           __\n 1A |1  +--+ 14| VCC         | A | B |/Y |      /Y = AB\n 1B |2       13| 4B          +===+===*===+\n/1Y |3       12| 4A          | 0 | 0 | 1 |\n 2A |4  7424 11| /4Y         | 0 | 1 | 1 |\n 2B |5       10| 3B          | 1 | 0 | 1 |\n/2Y |6        9| 3A          | 1 | 1 | 0 |\nGND |7        8| /3Y         +---+---*---+\n    +----------+\n"},{"pn":"7425","desc":"Dual 4-input NOR gates with enable input.","pinout":"\n    +---+--+---+                 __________\n 1A |1  +--+ 14| VCC         Y = G(A+B+C+D)\n 1B |2       13| 2D\n 1G |3       12| 2C\n 1C |4  7425 11| 2G\n 1D |5       10| 2B\n/1Y |6        9| 2A\nGND |7        8| /2Y\n    +----------+\n"},{"pn":"7426","desc":"Quad 2-input open-collector high-voltage NAND gates.","pinout":"\n    +---+--+---+             +---+---*---+           __\n 1A |1  +--+ 14| VCC         | A | B |/Y |      /Y = AB\n 1B |2       13| 4B          +===+===*===+\n/1Y |3       12| 4A          | 0 | 0 | Z |\n 2A |4  7426 11| /4Y         | 0 | 1 | Z |\n 2B |5       10| 3B          | 1 | 0 | Z |\n/2Y |6        9| 3A          | 1 | 1 | 0 |\nGND |7        8| /3Y         +---+---*---+\n    +----------+\n"},{"pn":"7427","desc":"Triple 3-input NOR gates.","pinout":"\n    +---+--+---+             +---+---+---*---+       _____\n 1A |1  +--+ 14| VCC         | A | B | C |/Y |  /Y = A+B+C\n 1B |2       13| 1C          +===+===+===*===+\n 2A |3       12| /1Y         | 0 | 0 | 0 | 1 |\n 2B |4  7427 11| 3C          | 0 | 0 | 1 | 0 |\n 2C |5       10| 3B          | 0 | 1 | X | 0 |\n/2Y |6        9| 3A          | 1 | X | X | 0 |\nGND |7        8| /3Y         +---+---+---*---+\n    +----------+\n"},{"pn":"7428","desc":"Quad 2-input NOR gates with buffered outputs.","pinout":"\n    +---+--+---+             +---+---*---+           ___\n/1Y |1  +--+ 14| VCC         | A | B |/Y |      /Y = A+B\n 1A |2       13| /4Y         +===+===*===+\n 1B |3       12| 4B          | 0 | 0 | 1 |\n/2Y |4  7428 11| 4A          | 0 | 1 | 0 |\n 2A |5       10| /3Y         | 1 | 0 | 0 |\n 2B |6        9| 3B          | 1 | 1 | 0 |\nGND |7        8| 3A          +---+---*---+\n    +----------+\n"},{"pn":"7430","desc":"8-input NAND gate.","pinout":"\n    +---+--+---+                 ________\n  A |1  +--+ 14| VCC        /Y = ABCDEFGH\n  B |2       13|\n  C |3       12| H\n  D |4  7430 11| G\n  E |5       10|\n  F |6        9|\nGND |7        8| /Y\n    +----------+\n"},{"pn":"7431","desc":"Hex delay elements.","pinout":"\n    +---+--+---+                 _            _____\n 1A |1  +--+ 16| VCC        /1Y=1A        /4Y=4A.4B\n/1Y |2       15| 6A\n 2A |3       14| /6Y         2Y=2A         5Y=5A\n 2Y |4       13| 5A             _____          _\n 3A |5  7431 12| 5Y         /3Y=3A.3B     /6Y=6A\n 3B |6       11| 4B\n/3Y |7       10| 4A\nGND |8        9| /4Y\n    +----------+\n"},{"pn":"7432","desc":"Quad 2-input OR gates.","pinout":"\n    +---+--+---+             +---+---*---+\n 1A |1  +--+ 14| VCC         | A | B | Y |       Y = A+B\n 1B |2       13| 4B          +===+===*===+\n 1Y |3       12| 4A          | 0 | 0 | 0 |\n 2A |4  7432 11| 4Y          | 0 | 1 | 1 |\n 2B |5       10| 3B          | 1 | 0 | 1 |\n 2Y |6        9| 3A          | 1 | 1 | 1 |\nGND |7        8| 3Y          +---+---*---+\n    +----------+\n"},{"pn":"7433","desc":"Quad 2-input open-collector NOR gates.","pinout":"\n    +---+--+---+             +---+---*---+           ___\n/1Y |1  +--+ 14| VCC         | A | B |/Y |      /Y = A+B\n 1A |2       13| /4Y         +===+===*===+\n 1B |3       12| 4B          | 0 | 0 | Z |\n/2Y |4  7433 11| 4A          | 0 | 1 | 0 |\n 2A |5       10| /3Y         | 1 | 0 | 0 |\n 2B |6        9| 3B          | 1 | 1 | 0 |\nGND |7        8| 3A          +---+---*---+\n    +----------+\n"},{"pn":"7437","desc":"Quad 2-input NAND gates with buffered output.","pinout":"\n    +---+--+---+             +---+---*---+           __\n 1A |1  +--+ 14| VCC         | A | B |/Y |      /Y = AB\n 1B |2       13| 4B          +===+===*===+\n/1Y |3       12| 4A          | 0 | 0 | 1 |\n 2A |4  7437 11| /4Y         | 0 | 1 | 1 |\n 2B |5       10| 3B          | 1 | 0 | 1 |\n/2Y |6        9| 3A          | 1 | 1 | 0 |\nGND |7        8| /3Y         +---+---*---+\n    +----------+\n"},{"pn":"7438","desc":"Quad 2-input open-collector NAND gates with buffered output.","pinout":"\n    +---+--+---+             +---+---*---+           __\n 1A |1  +--+ 14| VCC         | A | B |/Y |      /Y = AB\n 1B |2       13| 4B          +===+===*===+\n/1Y |3       12| 4A          | 0 | 0 | Z |\n 2A |4  7438 11| /4Y         | 0 | 1 | Z |\n 2B |5       10| 3B          | 1 | 0 | Z |\n/2Y |6        9| 3A          | 1 | 1 | 0 |\nGND |7        8| /3Y         +---+---*---+\n    +----------+\n"},{"pn":"7440","desc":"Dual 4-input NAND gates with buffered output.","pinout":"\n    +---+--+---+             +---+---+---+---*---+        ____\n 1A |1  +--+ 14| VCC         | A | B | C | D |/Y |   /Y = ABCD\n 1B |2       13| 2D          +===+===+===+===*===+\n    |3       12| 2C          | 0 | X | X | X | 1 |\n 1C |4  7440 11|             | 1 | 0 | X | X | 1 |\n 1D |5       10| 2B          | 1 | 1 | 0 | X | 1 |\n/1Y |6        9| 2A          | 1 | 1 | 1 | 0 | 1 |\nGND |7        8| /2Y         | 1 | 1 | 1 | 1 | 0 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"7442","desc":"1-of-10 inverting decoder/demultiplexer.","pinout":"\n    +---+--+---+             +---+---+---+---*---+---+---+---+\n/Y0 |1  +--+ 16| VCC         | S3| S2| S1| S0|/Y0|/Y1|...|/Y9|\n/Y1 |2       15| S0          +===+===+===+===*===+===+===+===+\n/Y2 |3       14| S1          | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |\n/Y3 |4       13| S2          | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |\n/Y4 |5  7442 12| S3          | . | . | . | . | 1 | 1 | . | 1 |\n/Y5 |6       11| /Y9         | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |\n/Y6 |7       10| /Y8         | 1 | 0 | 1 | X | 1 | 1 | 1 | 1 |\nGND |8        9| /Y7         | 1 | 1 | X | X | 1 | 1 | 1 | 1 |\n    +----------+             +---+---+---+---*---+---+---+---+\n"},{"pn":"7446, 7447","desc":"Open-collector BCD to 7-segment decoder/common-anode LED driver withripple blank input and output.","pinout":"\n     +---+--+---+\n  A1 |1  +--+ 16| VCC\n  A2 |2       15| /YF\n /LT |3       14| /YG\n/RBO |4       13| /YA\n/RBI |5  7447 12| /YB\n  A3 |6       11| /YC\n  A0 |7       10| /YD\n GND |8        9| /YE\n     +----------+\n"},{"pn":"7448","desc":"BCD to 7-segment decoder/common-cathode LED driver with ripple blank inputand output.","pinout":"\n     +---+--+---+\n  A1 |1  +--+ 16| VCC\n  A2 |2       15| YF\n /LT |3       14| YG\n/RBO |4       13| YA\n/RBI |5  7448 12| YB\n  A3 |6       11| YC\n  A0 |7       10| YD\n GND |8        9| YE\n     +----------+\n"},{"pn":"7411000","desc":"Quad 2-input NAND gates with buffered output.","pinout":"\n    +---+--+---+             +---+---*---+           __\n 1A |1  +--+ 16| 1B          | A | B |/Y |      /Y = AB\n/1Y |2       15| 2A          +===+===*===+\n/2Y |3       14| 2B          | 0 | 0 | 1 |\nGND |4  7411 13| VCC         | 0 | 1 | 1 |\nGND |5   000 12| VCC         | 1 | 0 | 1 |\n/3Y |6       11| 3A          | 1 | 1 | 0 |\n/4Y |7       10| 3B          +---+---*---+\n 4B |8        9| 4A\n    +----------+\n"},{"pn":"7411002","desc":"Quad 2-input NOR gates with buffered output.","pinout":"\n    +---+--+---+             +---+---*---+           ___\n 1A |1  +--+ 16| 1B          | A | B |/Y |      /Y = A+B\n/1Y |2       15| 2A          +===+===*===+\n/2Y |3       14| 2B          | 0 | 0 | 1 |\nGND |4  7411 13| VCC         | 0 | 1 | 0 |\nGND |5   002 12| VCC         | 1 | 0 | 0 |\n/3Y |6       11| 3A          | 1 | 1 | 0 |\n/4Y |7       10| 3B          +---+---*---+\n 4B |8        9| 4A\n    +----------+\n"},{"pn":"7411004","desc":"Hex inverters with buffered output.","pinout":"\n    +---+--+---+             +---*---+               _\n/1Y |1  +--+ 20| 1A          | A |/Y |          /Y = A\n/2Y |2       19| 2A          +===*===+\n/3Y |3       18| 3A          | 0 | 1 |\nGND |4       17|             | 1 | 0 |\nGND |5  7411 16| VCC         +---*---+\nGND |6   004 15| VCC\nGND |7       14|\n/4Y |8       13| 4A\n/5Y |9       12| 5A\n/6Y |10      11| 6A\n    +----------+\n"},{"pn":"7411008","desc":"Quad 2-input AND gates with buffered output.","pinout":"\n    +---+--+---+             +---+---*---+\n 1A |1  +--+ 16| 1B          | A | B | Y |       Y = AB\n 1Y |2       15| 2A          +===+===*===+\n 2Y |3       14| 2B          | 0 | 0 | 0 |\nGND |4  7411 13| VCC         | 0 | 1 | 0 |\nGND |5   008 12| VCC         | 1 | 0 | 0 |\n 3Y |6       11| 3A          | 1 | 1 | 1 |\n 4Y |7       10| 3B          +---+---*---+\n 4B |8        9| 4A\n    +----------+\n"},{"pn":"7411010","desc":"Triple 3-input NAND gates with buffered output.","pinout":"\n    +---+--+---+             +---+---+---*---+       ___\n 1A |1  +--+ 16| 1B          | A | B | C |/Y |  /Y = ABC\n/1Y |2       15| 1C          +===+===+===*===+\n/2Y |3       14| 2A          | 0 | X | X | 1 |\nGND |4  7411 13| VCC         | 1 | 0 | X | 1 |\nGND |5   010 12| VCC         | 1 | 1 | 0 | 1 |\n/3Y |6       11| 2B          | 1 | 1 | 1 | 0 |\n 3C |7       10| 2C          +---+---+---*---+\n 3B |8        9| 3A\n    +----------+\n"},{"pn":"7411011","desc":"Triple 3-input AND gates with buffered output.","pinout":"\n    +---+--+---+             +---+---+---*---+\n 1A |1  +--+ 16| 1B          | A | B | C | Y |   Y = ABC\n 1Y |2       15| 1C          +===+===+===*===+\n 2Y |3       14| 2A          | 0 | X | X | 0 |\nGND |4  7411 13| VCC         | 1 | 0 | X | 0 |\nGND |5   011 12| VCC         | 1 | 1 | 0 | 0 |\n 3Y |6       11| 2B          | 1 | 1 | 1 | 1 |\n 3C |7       10| 2C          +---+---+---*---+\n 3B |8        9| 3A\n    +----------+\n"},{"pn":"7411013","desc":"Dual 4-input NAND gates with schmitt-trigger inputs and buffered output.","pinout":"\n    +---+--+---+             +---+---+---+---*---+        ____\n 1B |1  +--+ 14|             | A | B | C | D |/Y |   /Y = ABCD\n 1A |2       13| 1C          +===+===+===+===*===+\n/1Y |3  7411 12| 1D          | 0 | X | X | X | 1 |\nGND |4   013 11| VCC         | 1 | 0 | X | X | 1 |\n/2Y |5       10| 2A          | 1 | 1 | 0 | X | 1 |\n 2D |6        9| 2B          | 1 | 1 | 1 | 0 | 1 |\n 2C |7        8|             | 1 | 1 | 1 | 1 | 0 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"7411014","desc":"Hex inverters with schmitt-trigger inputs and buffered output.","pinout":"\n    +---+--+---+             +---*---+               _\n/1Y |1  +--+ 20| 1A          | A |/Y |          /Y = A\n/2Y |2       19| 2A          +===*===+\n/3Y |3       18| 3A          | 0 | 1 |\nGND |4       17|             | 1 | 0 |\nGND |5  7411 16| VCC         +---*---+\nGND |6   014 15| VCC\nGND |7       14|\n/4Y |8       13| 4A\n/5Y |9       12| 5A\n/6Y |10      11| 6A\n    +----------+\n"},{"pn":"7411020","desc":"Dual 4-input NAND gates with buffered output.","pinout":"\n    +---+--+---+             +---+---+---+---*---+        ____\n 1B |1  +--+ 14|             | A | B | C | D |/Y |   /Y = ABCD\n 1A |2       13| 1C          +===+===+===+===*===+\n/1Y |3       12| 1D          | 0 | X | X | X | 1 |\nGND |4  7411 11| VCC         | 1 | 0 | X | X | 1 |\n/2Y |5   020 10| 2A          | 1 | 1 | 0 | X | 1 |\n 2D |6        9| 2B          | 1 | 1 | 1 | 0 | 1 |\n 2C |7        8|             | 1 | 1 | 1 | 1 | 0 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"7411021","desc":"Dual 4-input AND gates with buffered output.","pinout":"\n    +---+--+---+             +---+---+---+---*---+\n 1B |1  +--+ 14|             | A | B | C | D | Y |    Y = ABCD\n 1A |2       13| 1C          +===+===+===+===*===+\n 1Y |3       12| 1D          | 0 | X | X | X | 0 |\nGND |4  7411 11| VCC         | 1 | 0 | X | X | 0 |\n 2Y |5   021 10| 2A          | 1 | 1 | 0 | X | 0 |\n 2D |6        9| 2B          | 1 | 1 | 1 | 0 | 0 |\n 2C |7        8|             | 1 | 1 | 1 | 1 | 1 |\n    +----------+             +---+---+---+---*---+\n"},{"pn":"7411027","desc":"Triple 3-input NOR gates with buffered output.","pinout":"\n    +---+--+---+             +---+---+---*---+       _____\n 1A |1  +--+ 16| 1B          | A | B | C |/Y |  /Y = A+B+C\n/1Y |2       15| 1C          +===+===+===*===+\n/2Y |3       14| 2A          | 0 | 0 | 0 | 1 |\nGND |4 7411  13| VCC         | 0 | 0 | 1 | 0 |\nGND |5  027  12| VCC         | 0 | 1 | X | 0 |\n/3Y |6       11| 2B          | 1 | X | X | 0 |\n 3C |7       10| 2C          +---+---+---*---+\n 3B |8        9| 3A\n    +----------+\n"},{"pn":"7411030","desc":"8-input NAND gate with buffered output.","pinout":"\n    +---+--+---+                 ________\n  C |1  +--+ 14| D          /Y = ABCDEFGH\n  B |2       13| E\n  A |3 7411  12| F\nGND |4  030  11| VCC\n /Y |5       10|\n    |6        9| G\n    |7        8| H\n    +----------+\n"},{"pn":"7411032","desc":"Quad 2-input OR gates with buffered output.","pinout":"\n    +---+--+---+             +---+---*---+\n 1A |1  +--+ 16| 1B          | A | B | Y |       Y = A+B\n 1Y |2       15| 2A          +===+===*===+\n 2Y |3       14| 2B          | 0 | 0 | 0 |\nGND |4 7411  13| VCC         | 0 | 1 | 1 |\nGND |5  032  12| VCC         | 1 | 0 | 1 |\n 3Y |6       11| 3A          | 1 | 1 | 1 |\n 4Y |7       10| 3B          +---+---*---+\n 4B |8        9| 4A\n    +----------+\n"},{"pn":"7411034","desc":"Hex buffers.","pinout":"\n    +---+--+---+             +---*---+\n 1Y |1  +--+ 20| 1A          | A | Y |           Y = A\n 2Y |2       19| 2A          +===*===+\n 3Y |3       18| 3A          | 0 | 0 |\nGND |4       17|             | 1 | 1 |\nGND |5 7411  16| VCC         +---*---+\nGND |6  034  15| VCC\nGND |7       14|\n 4Y |8       13| 4A\n 5Y |9       12| 5A\n 6Y |10      11| 6A\n    +----------+\n"},{"pn":"7411074","desc":"Dual D flip-flops with set and reset.","pinout":"\n      +---+--+---+           +---+---+----+----*---+---+\n/1SET |1  +--+ 14| 1CLK      | D |CLK|/SET|/RST| Q |/Q |\n   1Q |2       13| 1D        +===+===+====+====*===+===+\n  /1Q |3 7411  12| /1RST     | X | X |  0 |  0 | 1 | 1 |\n  GND |4  074  11| VCC       | X | X |  0 |  1 | 1 | 0 |\n  /2Q |5       10| /2RST     | X | X |  1 |  0 | 0 | 1 |\n   2Q |6        9| 2D        | 0 | / |  1 |  1 | 0 | 1 |\n/2SET |7        8| 2CLK      | 1 | / |  1 |  1 | 1 | 1 |\n      +----------+           | X |!/ |  1 |  1 | - | - |\n                             +---+---+----+----*---+---+\n"},{"pn":"7411086","desc":"Quad 2-input XOR gates with buffered output.","pinout":"\n    +---+--+---+             +---+---*---+                    _   _\n 1A |1  +--+ 16| 1B          | A | B | Y |       Y = A$B = (A.B)+(A.B)\n 1Y |2       15| 2B          +===+===*===+\n 2Y |3       14| 2A          | 0 | 0 | 0 |\nGND |4 7411  13| VCC         | 0 | 1 | 1 |\nGND |5  086  12| VCC         | 1 | 0 | 1 |\n 3Y |6       11| 3B          | 1 | 1 | 0 |\n 4Y |7       10| 3A          +---+---*---+\n 4A |8        9| 4B\n    +----------+\n"},{"pn":"7411109","desc":"Dual J-/K flip-flops with set and reset.","pinout":"\n      +---+--+---+           +---+---+---+----+----*---+---+\n/1SET |1  +--+ 16| 1CLK      | J |/K |CLK|/SET|/RST| Q |/Q |\n   1Q |2       15| /1K       +===+===+===+====+====*===+===+\n  /1Q |3       14| 1J        | X | X | X |  0 |  0 | 1 | 1 |\n  GND |4 7411  13| /1RST     | X | X | X |  0 |  1 | 1 | 0 |\n  /2Q |5  109  12| VCC       | X | X | X |  1 |  0 | 0 | 1 |\n   2Q |6       11| /2RST     | 0 | 0 | / |  1 |  1 | 0 | 1 |\n/2SET |7       10| 2J        | 0 | 1 | / |  1 |  1 | - | - |\n 2CLK |8        9| /2K       | 1 | 0 | / |  1 |  1 |/Q | Q |\n      +----------+           | 1 | 1 | / |  1 |  1 | 1 | 0 |\n                             | X | X |!/ |  1 |  1 | - | - |\n                             +---+---+---+----+----*---+---+\n"},{"pn":"7411112","desc":"Dual negative-edge-triggered J-K flip-flops with set and reset.","pinout":"\n      +---+--+---+           +---+---+----+----+----*---+---+\n/1SET |1  +--+ 16| 1J        | J | K |/CLK|/SET|/RST| Q |/Q |\n   1Q |2       15| 1K        +===+===+====+====+====*===+===+\n  /1Q |3       14| /1CLK     | X | X |  X |  0 |  0 | 0 | 0 |\n  GND |4 7411  13| /1RST     | X | X |  X |  0 |  1 | 1 | 0 |\n  /2Q |5  112  12| VCC       | X | X |  X |  1 |  0 | 0 | 1 |\n   2Q |6       11| /2RST     | 0 | 0 |  \\ |  1 |  1 | - | - |\n/2SET |7       10| /2CLK     | 0 | 1 |  \\ |  1 |  1 | 0 | 1 |\n   2J |8        9| 2K        | 1 | 0 |  \\ |  1 |  1 | 1 | 0 |\n      +----------+           | 1 | 1 |  \\ |  1 |  1 |/Q | Q |\n                             | X | X | !\\ |  1 |  1 | - | - |\n                             +---+---+----+----+----*---+---+\n"},{"pn":"7411132","desc":"Quad 2-input NAND gates with schmitt-trigger inputs and buffered output.","pinout":"\n    +---+--+---+             +---+---*---+           __\n 1A |1  +--+ 16| 1B          | A | B |/Y |      /Y = AB\n/1Y |2       15| 2A          +===+===*===+\n/2Y |3       14| 2B          | 0 | 0 | 1 |\nGND |4  7411 13| VCC         | 0 | 1 | 1 |\nGND |5   132 12| VCC         | 1 | 0 | 1 |\n/3Y |6       11| 3A          | 1 | 1 | 0 |\n/4Y |7       10| 3B          +---+---*---+\n 4B |8        9| 4A\n    +----------+\n"},{"pn":"7411138","desc":"1-of-8 inverting decoder/demultiplexer.","pinout":"\n    +---+--+---+             +---+----+----+---+---+---*---+---+---+---+\n/Y1 |1  +--+ 16| /Y0         |EN1|/EN2|/EN3| S2| S1| S0|/Y0|/Y1|...|/Y7|\n/Y2 |2       15| S0          +===+====+====+===+===+===*===+===+===+===+\n/Y3 |3       14| S1          | 0 | X  |  X | X | X | X | 1 | 1 | 1 | 1 |\nGND |4 7411  13| S2          | 1 | 1  |  X | X | X | X | 1 | 1 | 1 | 1 |\n/Y4 |5  138  12| VCC         | 1 | 0  |  1 | X | X | X | 1 | 1 | 1 | 1 |\n/Y5 |6       11| EN1         | 1 | 0  |  0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |\n/Y6 |7       10| /EN2        | 1 | 0  |  0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |\n/Y7 |8        9| /EN3        | 1 | 0  |  0 | . | . | . | 1 | 1 | . | 1 |\n    +----------+             | 1 | 0  |  0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |\n                             +---+----+----+---+---+---*---+---+---+---+\n"},{"pn":"7411139","desc":"Dual 1-of-4 inverting decoder/demultiplexer.","pinout":"\n     +---+--+---+            +---+---+---*---+---+---+---+\n/1Y1 |1  +--+ 16| /1Y0       |/EN| S1| S0|/Y0|/Y1|/Y2|/Y3|\n/1Y2 |2       15| 1S0        +===+===+===*===+===+===+===+\n/1Y3 |3       14| 1S1        | 1 | X | X | 1 | 1 | 1 | 1 |\n GND |4 7411  13| /1EN       | 0 | 0 | 0 | 0 | 1 | 1 | 1 |\n/2Y0 |5  139  12| VCC        | 0 | 0 | 1 | 1 | 0 | 1 | 1 |\n/2Y1 |6       11| /2EN       | 0 | 1 | 0 | 1 | 1 | 0 | 1 |\n/2Y2 |7       10| 2S0        | 0 | 1 | 1 | 1 | 1 | 1 | 0 |\n/2Y3 |8        9| 2S1        +---+---+---*---+---+---+---+\n     +----------+\n"},{"pn":"7411151","desc":"8-to-1 line data selector/multiplexer with complementary outputs.","pinout":"\n    +---+--+---+\n A0 |1  +--+ 16| A1\n/EN |2       15| A2\n  Y |3       14| A3\nGND |4 7411  13| A4\n /Y |5  151  12| VCC\n S0 |6       11| A5\n S1 |7       10| A6\n S2 |8        9| A7\n    +----------+\n"},{"pn":"7411153","desc":"8-to-2 line noninverting data selector/multiplexer with separate enables.","pinout":"\n     +---+--+---+\n  S0 |1  +--+ 16| 1A0\n  S1 |2       15| 1A1\n  1Y |3       14| 1A2\n GND |4 7411  13| 1A3\n  2Y |5  153  12| VCC\n/1EN |6       11| 2A0\n/2EN |7       10| 2A1\n 2A3 |8        9| 2A2\n     +----------+\n"},{"pn":"7411157","desc":"8-to-4 line noninverting data selector/multiplexer.","pinout":"\n    +---+--+---+\n  S |1  +--+ 20| 1A0\n 1Y |2       19| 1A1\n 2Y |3       18| 2A0\nGND |4       17| 2A1\nGND |5 7411  16| VCC\nGND |6  157  15| VCC\nGND |7       14| 3A0\n 3Y |8       13| 3A1\n 4Y |9       12| 4A0\n/EN |10      11| 4A1\n    +----------+\n"},{"pn":"7411158","desc":"8-to-4 line inverting data selector/multiplexer.","pinout":"\n    +---+--+---+\n  S |1  +--+ 20| 1A0\n/1Y |2       19| 1A1\n/2Y |3       18| 2A0\nGND |4       17| 2A1\nGND |5 7411  16| VCC\nGND |6  158  15| VCC\nGND |7       14| 3A0\n/3Y |8       13| 3A1\n/4Y |9       12| 4A0\n/EN |10      11| 4A1\n    +----------+\n"},{"pn":"7411160","desc":"4-bit synchronous decade counter with load, asynchronous reset, and ripplecarry output.","pinout":"\n      +---+--+---+\n  RCO |1  +--+ 20| /RST\n   Q0 |2       19| CLK\n   Q1 |3       18| P0\n  GND |4       17| P1\n  GND |5 7411  16| VCC\n  GND |6  160  15| VCC\n  GND |7       14| P2\n   Q2 |8       13| P3\n   Q3 |9       12| ENP\n/LOAD |10      11| ENT\n      +----------+\n"},{"pn":"7411161","desc":"4-bit synchronous binary counter with load, asynchronous reset, and ripplecarry output.","pinout":"\n      +---+--+---+\n  RCO |1  +--+ 20| /RST\n   Q0 |2       19| CLK\n   Q1 |3       18| P0\n  GND |4       17| P1\n  GND |5 7411  16| VCC\n  GND |6  161  15| VCC\n  GND |7       14| P2\n   Q2 |8       13| P3\n   Q3 |9       12| ENP\n/LOAD |10      11| ENT\n      +----------+\n"},{"pn":"7411162","desc":"4-bit synchronous decade counter with load, reset, and ripple carry output.","pinout":"\n      +---+--+---+\n  RCO |1  +--+ 20| /RST\n   Q0 |2       19| CLK\n   Q1 |3       18| P0\n  GND |4       17| P1\n  GND |5 7411  16| VCC\n  GND |6  162  15| VCC\n  GND |7       14| P2\n   Q2 |8       13| P3\n   Q3 |9       12| ENP\n/LOAD |10      11| ENT\n      +----------+\n"},{"pn":"7411163","desc":"4-bit synchronous binary counter with load, reset, and ripple carry output.","pinout":"\n      +---+--+---+\n  RCO |1  +--+ 20| /RST\n   Q0 |2       19| CLK\n   Q1 |3       18| P0\n  GND |4       17| P1\n  GND |5 7411  16| VCC\n  GND |6  163  15| VCC\n  GND |7       14| P2\n   Q2 |8       13| P3\n   Q3 |9       12| ENP\n/LOAD |10      11| ENT\n      +----------+\n"},{"pn":"7411169","desc":"4-bit synchronous binary up/down counter with load and ripple carry output.","pinout":"\n      +---+--+---+\n /RCO |1  +--+ 20| U//D\n   Q0 |2       19| CLK\n   Q1 |3       18| P0\n  GND |4       17| P1\n  GND |5 7411  16| VCC\n  GND |6  169  15| VCC\n  GND |7       14| P2\n   Q2 |8       13| P3\n   Q3 |9       12| /ENP\n/LOAD |10      11| /ENT\n      +----------+\n"},{"pn":"7411174","desc":"6-bit D flip-flop with reset.","pinout":"\n    +---+--+---+             +----+---+---*---+\n Q1 |1  +--+ 20| /RST        |/RST|CLK| D | Q |\n Q2 |2       19| D1          +====+===+===*===+\n Q3 |3       18| D2          |  0 | X | X | 0 |\nGND |4       17| D3          |  1 | / | 0 | 0 |\nGND |5 7411  16| VCC         |  1 | / | 1 | 1 |\nGND |6  174  15| VCC         |  1 |!/ | X | - |\nGND |7       14| D4          +----+---+---*---+\n Q4 |8       13| D5\n Q5 |9       12| D6\n Q6 |10      11| CLK\n    +----------+\n"},{"pn":"7411175","desc":"4-bit D flip-flop with complementary outputs and reset.","pinout":"\n    +---+--+---+             +----+---+---*---+---+\n/Q1 |1  +--+ 20| Q1          |/RST|CLK| D | Q |/Q |\n Q2 |2       19| /RST        +====+===+===*===+===+\n/Q2 |3       18| D1          |  0 | X | X | 0 | 1 |\nGND |4       17| D2          |  1 | / | 0 | 0 | 1 |\nGND |5 7411  16| VCC         |  1 | / | 1 | 1 | 0 |\nGND |6  175  15| VCC         |  1 |!/ | X | - | - |\nGND |7       14| D3          +----+---+---*---+---+\n Q3 |8       13| D4\n/Q3 |9       12| CLK\n Q4 |10      11| /Q4\n    +----------+\n"},{"pn":"7411181","desc":"4-bit 16-function arithmetic logic unit (ALU)","pinout":"\n     +---+--+---+\n CIN |1  +--+ 28| /A0\n   M |2       27| /A1\n A=B |3       26| /A2\n /F0 |4       25| /A3\n /F1 |5       24| /B0\n GND |6       23| /B1\n GND |7  7411 22| VCC\n GND |8   181 21| VCC\n GND |9       20| /B2\n /F2 |10      19| /B3\n /F3 |11      18| S0\n  /P |12      17| S1\n  /G |13      16| S2\nCOUT |14      15| S3\n     +----------+\n"},{"pn":"7411190","desc":"4-bit synchronous decade up/down counter with load and both carry out andripple clock outputs.","pinout":"\n      +---+--+---+\n/RCLK |1  +--+ 20| U//D\n   Q0 |2       19| CLK\n   Q1 |3       18| P0\n  GND |4       17| P1\n  GND |5 7411  16| VCC\n  GND |6  190  15| VCC\n  GND |7       14| P2\n   Q2 |8       13| P3\n   Q3 |9       12| /CLKEN\n /RCO |10      11| /LOAD\n      +----------+\n"},{"pn":"7411191","desc":"4-bit synchronous binary up/down counter with load and both carry out andripple clock outputs.","pinout":"\n      +---+--+---+\n/RCLK |1  +--+ 20| U//D\n   Q0 |2       19| CLK\n   Q1 |3       18| P0\n  GND |4       17| P1\n  GND |5 7411  16| VCC\n  GND |6  191  15| VCC\n  GND |7       14| P2\n   Q2 |8       13| P3\n   Q3 |9       12| /CLKEN\n /RCO |10      11| /LOAD\n      +----------+\n"},{"pn":"7411194","desc":"4-bit bidirectional universal shift register with asynchronous reset.","pinout":"\n    +---+--+---+             +---+---*---------------+\n  D |1  +--+ 20| S0          | S1| S0| Function      |\n Q0 |2       19| S1          +===+===*===============+\n Q1 |3       18| P0          | 0 | 0 | Hold          |\nGND |4       17| P1          | 0 | 1 | Shift right   |\nGND |5 7411  16| VCC         | 1 | 0 | Shift left    |\nGND |6  194  15| VCC         | 1 | 1 | Parallel load |\nGND |7       14| P2          +---+---*---------------+\n Q2 |8       13| P3\n Q3 |9       12| /RST\n  L |10      11| CLK\n    +----------+\n"},{"pn":"7411238","desc":"1-of-8 noninverting decoder/demultiplexer.","pinout":"\n    +---+--+---+             +---+----+----+---+---+---*---+---+---+---+\n Y1 |1  +--+ 16| Y0          |EN1|/EN2|/EN3| S2| S1| S0|/Y0|/Y1|...|/Y7|\n Y2 |2       15| S0          +===+====+====+===+===+===*===+===+===+===+\n Y3 |3       14| S1          | 0 | X  |  X | X | X | X | 0 | 0 | 0 | 0 |\nGND |4 7411  13| S2          | 1 | 1  |  X | X | X | X | 0 | 0 | 0 | 0 |\n Y4 |5  238  12| VCC         | 1 | 0  |  1 | X | X | X | 0 | 0 | 0 | 0 |\n Y5 |6       11| EN1         | 1 | 0  |  0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |\n Y6 |7       10| /EN2        | 1 | 0  |  0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |\n Y7 |8        9| /EN3        | 1 | 0  |  0 | . | . | . | 0 | 0 | . | 0 |\n    +----------+             | 1 | 0  |  0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |\n                             +---+----+----+---+---+---*---+---+---+---+\n"},{"pn":"7411239","desc":"Dual 1-of-4 noninverting decoder/demultiplexer.","pinout":"\n    +---+--+---+             +---+---+---*---+---+---+---+\n1Y1 |1  +--+ 16| 1Y0         |/EN| S1| S0| Y0| Y1| Y2| Y3|\n1Y2 |2       15| 1S0         +===+===+===*===+===+===+===+\n1Y3 |3       14| 1S1         | 1 | X | X | 0 | 0 | 0 | 0 |\nGND |4 7411  13| /1EN        | 0 | 0 | 0 | 1 | 0 | 0 | 0 |\n2Y0 |5  239  12| VCC         | 0 | 0 | 1 | 0 | 1 | 0 | 0 |\n2Y1 |6       11| /2EN        | 0 | 1 | 0 | 0 | 0 | 1 | 0 |\n2Y2 |7       10| 2S0         | 0 | 1 | 1 | 0 | 0 | 0 | 1 |\n2Y3 |8        9| 2S1         +---+---+---*---+---+---+---+\n    +----------+\n"},{"pn":"7411240","desc":"Dual 4-bit 3-state inverting buffer/line driver.","pinout":"\n     +---+--+---+\n/1Y1 |1  +--+ 24| /1OE\n/1Y2 |2       23| 1A1\n/1Y3 |3       22| 1A2\n/1Y4 |4       21| 1A3\n GND |5       20| 1A4\n GND |6  7411 19| VCC\n GND |7  240  18| VCC\n GND |8       17| 2A1\n/2Y1 |9       16| 2A2\n/2Y2 |10      15| 2A3\n/2Y3 |11      14| 2A4\n/2Y4 |12      13| /2OE\n     +----------+\n"},{"pn":"7411241","desc":"Dual 4-bit 3-state noninverting buffer/line driver.","pinout":"\n    +---+--+---+\n1Y1 |1  +--+ 24| /1OE\n1Y2 |2       23| 1A1\n1Y3 |3       22| 1A2\n1Y4 |4       21| 1A3\nGND |5       20| 1A4\nGND |6  7411 19| VCC\nGND |7  241  18| VCC\nGND |8       17| 2A1\n2Y1 |9       16| 2A2\n2Y2 |10      15| 2A3\n2Y3 |11      14| 2A4\n2Y4 |12      13| 2OE\n    +----------+\n"},{"pn":"7411244","desc":"Dual 4-bit 3-state noninverting buffer/line driver.","pinout":"\n    +---+--+---+\n1Y1 |1  +--+ 24| /1OE\n1Y2 |2       23| 1A1\n1Y3 |3       22| 1A2\n1Y4 |4       21| 1A3\nGND |5       20| 1A4\nGND |6  7411 19| VCC\nGND |7  244  18| VCC\nGND |8       17| 2A1\n2Y1 |9       16| 2A2\n2Y2 |10      15| 2A3\n2Y3 |11      14| 2A4\n2Y4 |12      13| /2OE\n    +----------+\n"},{"pn":"7411245","desc":"8-bit 3-state noninverting bus transceiver.","pinout":"\n    +---+--+---+             +---+---*---+---+\n A1 |1  +--+ 24| DIR         |/EN|DIR| A | B |\n A2 |2       23| B1          +===+===*===+===+\n A3 |3       22| B2          | 1 | X | Z | Z |\n A4 |4       21| B3          | 0 | 0 | B | Z |\nGND |5       20| B4          | 0 | 1 | Z | A |\nGND |6  7411 19| VCC         +---+---*---+---+\nGND |7  245  18| VCC\nGND |8       17| B5\n A5 |9       16| B6\n A6 |10      15| B7\n A7 |11      14| B8\n A8 |12      13| /EN\n    +----------+\n"},{"pn":"7411251","desc":"8-to-1 line 3-state data selector/multiplexer with complementary outputs.","pinout":"\n    +---+--+---+\n A0 |1  +--+ 16| A1\n/OE |2       15| A2\n  Y |3       14| A3\nGND |4 7411  13| A4\n /Y |5  251  12| VCC\n S0 |6       11| A5\n S1 |7       10| A6\n S2 |8        9| A7\n    +----------+\n"},{"pn":"7411253","desc":"8-to-2 line 3-state noninverting data selector/multiplexer.","pinout":"\n     +---+--+---+\n  S0 |1  +--+ 16| 1A0\n  S1 |2       15| 1A1\n  1Y |3       14| 1A2\n GND |4 7411  13| 1A3\n  2Y |5  253  12| VCC\n/1EN |6       11| 2A0\n/2EN |7       10| 2A1\n 2A3 |8        9| 2A2\n     +----------+\n"},{"pn":"7411257","desc":"8-to-4 line 3-state noninverting data selector/multiplexer.","pinout":"\n    +---+--+---+\n  S |1  +--+ 20| 1A0\n 1Y |2       19| 1A1\n 2Y |3       18| 2A0\nGND |4       17| 2A1\nGND |5 7411  16| VCC\nGND |6  257  15| VCC\nGND |7       14| 3A0\n 3Y |8       13| 3A1\n 4Y |9       12| 4A0\n/EN |10      11| 4A1\n    +----------+\n"},{"pn":"7411258","desc":"8-to-4 line 3-state inverting data selector/multiplexer.","pinout":"\n    +---+--+---+\n  S |1  +--+ 20| 1A0\n/1Y |2       19| 1A1\n/2Y |3       18| 2A0\nGND |4       17| 2A1\nGND |5 7411  16| VCC\nGND |6  258  15| VCC\nGND |7       14| 3A0\n/3Y |8       13| 3A1\n/4Y |9       12| 4A0\n/EN |10      11| 4A1\n    +----------+\n"},{"pn":"7411273","desc":"8-bit D flip-flop with reset.","pinout":"\n    +---+--+---+             +----+---+---*---+\n Q1 |1  +--+ 24| /RST        |/RST|CLK| D | Q |\n Q2 |2       23| D1          +====+===+===*===+\n Q3 |3       22| D2          |  0 | X | X | 0 |\n Q4 |4       21| D3          |  1 | / | 0 | 0 |\nGND |5       20| D4          |  1 | / | 1 | 1 |\nGND |6 7411  19| VCC         |  1 |!/ | X | - |\nGND |7  273  18| VCC         +----+---+---*---+\nGND |8       17| D5\n Q5 |9       16| D6\n Q6 |10      15| D7\n Q7 |11      14| D8\n Q8 |12      13| CLK\n    +----------+\n"},{"pn":"7411280","desc":"9-bit odd/even parity generator/checker.","pinout":"\n     +---+--+---+\n  A0 |1  +--+ 14| A8\n  A1 |2       13| A7\n ODD |3 7411  12| A6\n GND |4  280  11| VCC\nEVEN |5       10| A5\n     |6        9| A4\n  A2 |7        8| A3\n     +----------+\n"},{"pn":"7411286","desc":"9-bit odd/even parity generator/checker with bus driver parity I/O port.","pinout":"\n      +---+--+---+\n   A0 |1  +--+ 14| A8\n   A1 |2       13| A7\n PI/O |3 7411  12| A6\n  GND |4  286  11| VCC\nERROR |5       10| A5\n/XMIT |6        9| A4\n   A2 |7        8| A3\n      +----------+\n"},{"pn":"7411299","desc":"8-bit 3-state bidirectional universal shift register with asynchronousreset and with separate shift left and shift right serial inputs.  Multiplexedparallel I/O.","pinout":"\n    +---+--+---+\n P0 |1  +--+ 24| Q7\n P1 |2       23| S0\n P2 |3       22| S1\n P3 |4       21| /OE1\nGND |5       20| /OE2\nGND |6 7411  19| VCC\nGND |7  299  18| VCC\nGND |8       17| L\n P4 |9       16| D\n P5 |10      15| CLK\n P6 |11      14| /RST\n P7 |12      13| Q7\n    +----------+\n"},{"pn":"7411323","desc":"8-bit 3-state bidirectional universal shift register with reset andwith separate shift left and shift right serial inputs.  Multiplexedparallel I/O.","pinout":"\n    +---+--+---+\n P0 |1  +--+ 24| Q7\n P1 |2       23| S0\n P2 |3       22| S1\n P3 |4       21| /OE1\nGND |5       20| /OE2\nGND |6 7411  19| VCC\nGND |7  323  18| VCC\nGND |8       17| L\n P4 |9       16| D\n P5 |10      15| CLK\n P6 |11      14| /RST\n P7 |12      13| Q7\n    +----------+\n"},{"pn":"7411352","desc":"8-to-2 line inverting data selector/multiplexer with separate enables.","pinout":"\n     +---+--+---+\n  S0 |1  +--+ 16| 1A0\n  S1 |2       15| 1A1\n /1Y |3       14| 1A2\n GND |4 7411  13| 1A3\n /2Y |5  352  12| VCC\n/1EN |6       11| 2A0\n/2EN |7       10| 2A1\n 2A3 |8        9| 2A2\n     +----------+\n"},{"pn":"7411353","desc":"8-to-2 line 3-state inverting data selector/multiplexer with separate enables.","pinout":"\n     +---+--+---+\n  S0 |1  +--+ 16| 1A0\n  S1 |2       15| 1A1\n /1Y |3       14| 1A2\n GND |4 7411  13| 1A3\n /2Y |5  353  12| VCC\n/1EN |6       11| 2A0\n/2EN |7       10| 2A1\n 2A3 |8        9| 2A2\n     +----------+\n"},{"pn":"7411373","desc":"8-bit 3-state transparent latch.","pinout":"\n    +---+--+---+             +---+---+---*---+\n Q1 |1  +--+ 24| /OE         |/OE| LE| D | Q |\n Q2 |2       23| D1          +===+===+===*===+\n Q3 |3       22| D2          | 1 | X | X | Z |\n Q4 |4       21| D3          | 0 | 0 | X | - |\nGND |5       20| D4          | 0 | 1 | 0 | 0 |\nGND |6 7411  19| VCC         | 0 | 1 | 1 | 1 |\nGND |7  373  18| VCC         +---+---+---*---+\nGND |8       17| D5\n Q5 |9       16| D6\n Q6 |10      15| D7\n Q7 |11      14| D8\n Q8 |12      13| LE\n    +----------+\n"},{"pn":"7411374","desc":"8-bit 3-state D flip-flop.","pinout":"\n    +---+--+---+             +---+---+---*---+\n Q1 |1  +--+ 24| /OE         |/OE|CLK| D | Q |\n Q2 |2       23| D1          +===+===+===*===+\n Q3 |3       22| D2          | 1 | X | X | Z |\n Q4 |4       21| D3          | 0 | / | 0 | 0 |\nGND |5       20| D4          | 0 | / | 1 | 1 |\nGND |6 7411  19| VCC         | 0 |!/ | X | - |\nGND |7  374  18| VCC         +---+---+---*---+\nGND |8       17| D5\n Q5 |9       16| D6\n Q6 |10      15| D7\n Q7 |11      14| D8\n Q8 |12      13| CLK\n    +----------+\n"},{"pn":"7411377","desc":"8-bit D flip-flop with clock enable.","pinout":"\n    +---+--+---+             +----+---+---*---+\n Q1 |1  +--+ 24| /CLKEN      |/CEN|CLK| D | Q |\n Q2 |2       23| D1          +====+===+===*===+\n Q3 |3       22| D2          |  1 | X | X | - |\n Q4 |4       21| D3          |  0 | / | 0 | 0 |\nGND |5       20| D4          |  0 | / | 1 | 1 |\nGND |6 7411  19| VCC         |  0 |!/ | X | - |\nGND |7  377  18| VCC         +----+---+---*---+\nGND |8       17| D5\n Q5 |9       16| D6\n Q6 |10      15| D7\n Q7 |11      14| D8\n Q8 |12      13| CLK\n    +----------+\n"},{"pn":"7411378","desc":"6-bit D flip-flop with clock enable.","pinout":"\n    +---+--+---+             +----+---+---*---+\n Q1 |1  +--+ 20| /CLKEN      |/CEN|CLK| D | Q |\n Q2 |2       19| D1          +====+===+===*===+\n Q3 |3       18| D2          |  1 | X | X | - |\nGND |4       17| D3          |  0 | / | 0 | 0 |\nGND |5 7411  16| VCC         |  0 | / | 1 | 1 |\nGND |6  378  15| VCC         |  0 |!/ | X | - |\nGND |7       14| D4          +----+---+---*---+\n Q4 |8       13| D5\n Q5 |9       12| D6\n Q6 |10      11| CLK\n    +----------+\n"},{"pn":"7411379","desc":"4-bit D flip-flop with complementary outputs and clock enable.","pinout":"\n    +---+--+---+             +----+---+---*---+---+\n/Q1 |1  +--+ 20| Q1          |/CEN|CLK| D | Q |/Q |\n Q2 |2       19| /CLKEN      +====+===+===*===+===+\n/Q2 |3       18| D1          |  1 | X | X | - | - |\nGND |4       17| D2          |  0 | / | 0 | 0 | 1 |\nGND |5 7411  16| VCC         |  0 | / | 1 | 1 | 0 |\nGND |6  379  15| VCC         |  0 |!/ | X | - | - |\nGND |7       14| D3          +----+---+---*---+---+\n Q3 |8       13| D4\n/Q3 |9       12| CLK\n Q4 |10      11| /Q4\n    +----------+\n"},{"pn":"7411478","desc":"8-bit 3-state dual-ranking D flip-flop.","pinout":"\n    +---+--+---+\n Q1 |1  +--+ 24| /OE\n Q2 |2       23| D1\n Q3 |3       22| D2\n Q4 |4       21| D3\nGND |5       20| D4\nGND |6 7411  19| VCC\nGND |7  478  18| VCC\nGND |8       17| D5\n Q5 |9       16| D6\n Q6 |10      15| D7\n Q7 |11      14| D8\n Q8 |12      13| CLK\n    +----------+\n"},{"pn":"7411520","desc":"8-bit inverting identity comparator with integrated 20k pull-up resistorsand enable.","pinout":"\n     +---+--+---+\n  B1 |1  +--+ 20| /EN\n  A1 |2       19| A2\n  B0 |3       18| B2\n  A0 |4       17| A3\n GND |5  7411 16| B3\n/A=B |6  520  15| VCC\n  B7 |7       14| A4\n  A7 |8       13| B4\n  B6 |9       12| A5\n  A6 |10      11| B5\n     +----------+\n"},{"pn":"7411521","desc":"8-bit inverting identity comparator with enable.","pinout":"\n     +---+--+---+\n  B1 |1  +--+ 20| EN\n  A1 |2       19| A2\n  B0 |3       18| B2\n  A0 |4       17| A3\n GND |5  7411 16| B3\n/A=B |6  521  15| VCC\n  B7 |7       14| A4\n  A7 |8       13| B4\n  B6 |9       12| A5\n  A6 |10      11| B5\n     +----------+\n"},{"pn":"7411533","desc":"8-bit 3-state inverting transparent latch.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/Q1 |1  +--+ 24| /OE         |/OE| LE| D |/Q |\n/Q2 |2       23| D1          +===+===+===*===+\n/Q3 |3       22| D2          | 1 | X | X | Z |\n/Q4 |4       21| D3          | 0 | 0 | X | - |\nGND |5       20| D4          | 0 | 1 | 0 | 1 |\nGND |6 7411  19| VCC         | 0 | 1 | 1 | 0 |\nGND |7  533  18| VCC         +---+---+---*---+\nGND |8       17| D5\n/Q5 |9       16| D6\n/Q6 |10      15| D7\n/Q7 |11      14| D8\n/Q8 |12      13| CLK\n    +----------+\n"},{"pn":"7411534","desc":"8-bit 3-state inverting D flip-flop.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/Q1 |1  +--+ 24| /OE         |/OE|CLK| D |/Q |\n/Q2 |2       23| D1          +===+===+===*===+\n/Q3 |3       22| D2          | 1 | X | X | Z |\n/Q4 |4       21| D3          | 0 | / | 0 | 1 |\nGND |5       20| D4          | 0 | / | 1 | 0 |\nGND |6 7411  19| VCC         | 0 |!/ | X | - |\nGND |7  534  18| VCC         +---+---+---*---+\nGND |8       17| D5\n/Q5 |9       16| D6\n/Q6 |10      15| D7\n/Q7 |11      14| D8\n/Q8 |12      13| CLK\n    +----------+\n"},{"pn":"7411543","desc":"8-bit 3-state noninverting registered transceiver.","pinout":"\n      +---+--+---+\n/CEBA |1  +--+ 28| /GBA\n   A1 |2       27| /LEBA\n   A2 |3       26| B1\n   A3 |4       25| B2\n   A4 |5       24| B3\n  GND |6       23| B4\n  GND |7  7411 22| VCC\n  GND |8  543  21| VCC\n  GND |9       20| B5\n   A5 |10      19| B6\n   A6 |11      18| B7\n   A7 |12      17| B8\n   A8 |13      16| /LEAB\n/CEAB |14      15| /GAB\n      +----------+\n"},{"pn":"7411544","desc":"8-bit 3-state inverting registered transceiver.","pinout":"\n      +---+--+---+\n/CEBA |1  +--+ 28| /GBA\n   A1 |2       27| /LEBA\n   A2 |3       26| B1\n   A3 |4       25| B2\n   A4 |5       24| B3\n  GND |6       23| B4\n  GND |7  7411 22| VCC\n  GND |8  544  21| VCC\n  GND |9       20| B5\n   A5 |10      19| B6\n   A6 |11      18| B7\n   A7 |12      17| B8\n   A8 |13      16| /LEAB\n/CEAB |14      15| /GAB\n      +----------+\n"},{"pn":"7411590","desc":"8-bit 3-state synchronous binary counter with reset and output registers.","pinout":"\n    +---+--+---+\n Q1 |1  +--+ 20| Q0\n Q2 |2       19| CCLK\n Q3 |3       18| /CLKEN\nGND |4       17| /RST\nGND |5 7411  16| VCC\nGND |6  590  15| VCC\nGND |7       14| /OE\n Q4 |8       13| RCLK\n Q5 |9       12| /RCO\n Q6 |10      11| Q7\n    +----------+\n"},{"pn":"7411620","desc":"8-bit 3-state inverting bus transceiver.","pinout":"\n    +---+--+---+\n A1 |1  +--+ 24| GAB\n A2 |2       23| B1\n A3 |3       22| B2\n A4 |4       21| B3\nGND |5       20| B4\nGND |6  7411 19| VCC\nGND |7  620  18| VCC\nGND |8       17| B5\n A5 |9       16| B6\n A6 |10      15| B7\n A7 |11      14| B8\n A8 |12      13| /GBA\n    +----------+\n"},{"pn":"7411623","desc":"8-bit 3-state noninverting bus transceiver.","pinout":"\n    +---+--+---+\n A1 |1  +--+ 24| GAB\n A2 |2       23| B1\n A3 |3       22| B2\n A4 |4       21| B3\nGND |5       20| B4\nGND |6  7411 19| VCC\nGND |7  623  18| VCC\nGND |8       17| B5\n A5 |9       16| B6\n A6 |10      15| B7\n A7 |11      14| B8\n A8 |12      13| /GBA\n    +----------+\n"},{"pn":"7411640","desc":"8-bit 3-state inverting bus transceiver.","pinout":"\n    +---+--+---+             +---+---*---+---+\n A1 |1  +--+ 24| DIR         |/EN|DIR| A | B |\n A2 |2       23| B1          +===+===*===+===+\n A3 |3       22| B2          | 1 | X | Z | Z |\n A4 |4       21| B3          | 0 | 0 |/B | Z |\nGND |5       20| B4          | 0 | 1 | Z |/A |\nGND |6  7411 19| VCC         +---+---*---+---+\nGND |7  640  18| VCC\nGND |8       17| B5\n A5 |9       16| B6\n A6 |10      15| B7\n A7 |11      14| B8\n A8 |12      13| /EN\n    +----------+\n"},{"pn":"7411643","desc":"8-bit 3-state inverting/noninverting bus transceiver.","pinout":"\n    +---+--+---+\n A1 |1  +--+ 24| DIR\n A2 |2       23| B1\n A3 |3       22| B2\n A4 |4       21| B3\nGND |5       20| B4\nGND |6  7411 19| VCC\nGND |7  643  18| VCC\nGND |8       17| B5\n A5 |9       16| B6\n A6 |10      15| B7\n A7 |11      14| B8\n A8 |12      13| /OE\n    +----------+\n"},{"pn":"7411646","desc":"8-bit 3-state noninverting registered transceiver.","pinout":"\n    +---+--+---+\n/OE |1  +--+ 28| CAB\n A1 |2       27| SAB\n A2 |3       26| B1\n A3 |4       25| B2\n A4 |5       24| B3\nGND |6       23| B4\nGND |7  7411 22| VCC\nGND |8  646  21| VCC\nGND |9       20| B5\n A5 |10      19| B6\n A6 |11      18| B7\n A7 |12      17| B8\n A8 |13      16| CBA\nDIR |14      15| SBA\n    +----------+\n"},{"pn":"7411648","desc":"8-bit 3-state inverting registered transceiver.","pinout":"\n    +---+--+---+\n/OE |1  +--+ 28| CAB\n A1 |2       27| SAB\n A2 |3       26| B1\n A3 |4       25| B2\n A4 |5       24| B3\nGND |6       23| B4\nGND |7  7411 22| VCC\nGND |8  648  21| VCC\nGND |9       20| B5\n A5 |10      19| B6\n A6 |11      18| B7\n A7 |12      17| B8\n A8 |13      16| CBA\nDIR |14      15| SBA\n    +----------+\n"},{"pn":"7411651","desc":"8-bit 3-state inverting registered transceiver.","pinout":"\n     +---+--+---+\n GAB |1  +--+ 28| CAB\n  A1 |2       27| SAB\n  A2 |3       26| B1\n  A3 |4       25| B2\n  A4 |5       24| B3\n GND |6       23| B4\n GND |7  7411 22| VCC\n GND |8  651  21| VCC\n GND |9       20| B5\n  A5 |10      19| B6\n  A6 |11      18| B7\n  A7 |12      17| B8\n  A8 |13      16| CBA\n/GBA |14      15| SBA\n     +----------+\n"},{"pn":"7411652","desc":"8-bit 3-state noninverting registered transceiver.","pinout":"\n     +---+--+---+\n GAB |1  +--+ 28| CAB\n  A1 |2       27| SAB\n  A2 |3       26| B1\n  A3 |4       25| B2\n  A4 |5       24| B3\n GND |6       23| B4\n GND |7  7411 22| VCC\n GND |8  652  21| VCC\n GND |9       20| B5\n  A5 |10      19| B6\n  A6 |11      18| B7\n  A7 |12      17| B8\n  A8 |13      16| CBA\n/GBA |14      15| SBA\n     +----------+\n"},{"pn":"7411657","desc":"8-bit 3-state noninverting bus transceiver with parity generator/checker.","pinout":"\n       +---+--+---+\n  P/B8 |1  +--+ 28| /OE\n    A0 |2       27|\n    A1 |3       26| B0\n    A2 |4       25| B1\n    A3 |5       24| B2\n   GND |6       23| B3\n   GND |7 7411  22| VCC\n   GND |8  657  21| VCC\n   GND |9       20| B4\n    A4 |10      19| B5\n    A5 |11      18| B6\n    A6 |12      17| B7\n    A7 |13      16| E//O\n/ERROR |14      15| DIR\n       +----------+\n"},{"pn":"7411802","desc":"Triple 4-input OR/NOR gates with buffered complementary outputs.","pinout":"\n    +---+--+---+             +---+---+---+---*---+---+\n 1A |1  +--+ 24| 1B          | A | B | C | D | Y |/Y |     Y = A+B+C+D\n 1Y |2       23| 1C          +===+===+===+===*===+===+\n/1Y |3       22| 1D          | 0 | 0 | 0 | 0 | 0 | 1 |\n 2Y |4       21| 2A          | 0 | 0 | 0 | 1 | 1 | 0 |\nGND |5       20| 2B          | 0 | 0 | 1 | X | 1 | 0 |\nGND |6 7411  19| VCC         | 0 | 1 | X | X | 1 | 0 |\nGND |7  802  18| VCC         | 1 | X | X | X | 1 | 0 |\nGND |8       17| 2C          +---+---+---+---*---+---+\n/2Y |9       16| 2D\n 3Y |10      15| 3A\n/3Y |11      14| 3B\n 3D |12      13| 3C\n    +----------+\n"},{"pn":"7411810","desc":"Quad 2-input XNOR gates with buffered output.","pinout":"\n    +---+--+---+             +---+---*---+           _     _ _\n 1A |1  +--+ 16| 1B          | A | B |/Y |      Y = A$B = (A.B)+(A.B)\n/1Y |2       15| 2A          +===+===*===+\n/2Y |3       14| 2B          | 0 | 0 | 1 |\nGND |4  7411 13| VCC         | 0 | 1 | 0 |\nGND |5   810 12| VCC         | 1 | 0 | 0 |\n/3Y |6       11| 3A          | 1 | 1 | 1 |\n/4Y |7       10| 3B          +---+---*---+\n 4B |8        9| 4A\n    +----------+\n"},{"pn":"7411821","desc":"10-bit 3-state D flip-flop.","pinout":"\n    +---+--+---+             +---+---+---*---+\n Q1 |1  +--+ 28| /OE         |/OE|CLK| D | Q |\n Q2 |2       27| D1          +===+===+===*===+\n Q3 |3       26| D2          | 1 | X | X | Z |\n Q4 |4       25| D3          | 0 | / | 0 | 0 |\n Q5 |5       24| D4          | 0 | / | 1 | 1 |\nGND |6       23| D5          | 0 |!/ | X | - |\nGND |7 7411  22| VCC         +---+---+---*---+\nGND |8  821  21| VCC\nGND |9       20| D6\n Q6 |10      19| D7\n Q7 |11      18| D8\n Q8 |12      17| D9\n Q9 |13      16| D10\nQ10 |14      15| CLK\n    +----------+\n"},{"pn":"7411825","desc":"8-bit 3-state D flip-flop with three output enables, clock enable and reset.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 28| /OE2\n  Q1 |2       27| /OE3\n  Q2 |3       26| D1\n  Q3 |4       25| D2\n  Q4 |5       24| D3\n GND |6       23| D4\n GND |7 7411  22| VCC\n GND |8  825  21| VCC\n GND |9       20| D5\n  Q5 |10      19| D6\n  Q6 |11      18| D7\n  Q7 |12      17| D8\n  Q8 |13      16| /CLKEN\n/RST |14      15| CLK\n     +----------+\n"},{"pn":"7411827","desc":"10-bit 3-state noninverting buffer/line driver.","pinout":"\n    +---+--+---+\n Y1 |1  +--+ 28| /OE1\n Y2 |2       27| A1\n Y3 |3       26| A2\n Y4 |4       25| A3\n Y5 |5       24| A4\nGND |6       23| A5\nGND |7  7411 22| VCC\nGND |8  827  21| VCC\nGND |9       20| A6\n Y6 |10      19| A7\n Y7 |11      18| A8\n Y8 |12      17| A9\n Y9 |13      16| A10\nY10 |14      15| /OE2\n    +----------+\n"},{"pn":"7411828","desc":"10-bit 3-state inverting buffer/line driver.","pinout":"\n     +---+--+---+\n /Y1 |1  +--+ 28| /OE1\n /Y2 |2       27| A1\n /Y3 |3       26| A2\n /Y4 |4       25| A3\n /Y5 |5       24| A4\n GND |6       23| A5\n GND |7  7411 22| VCC\n GND |8  828  21| VCC\n GND |9       20| A6\n /Y6 |10      19| A7\n /Y7 |11      18| A8\n /Y8 |12      17| A9\n /Y9 |13      16| A10\n/Y10 |14      15| /OE2\n     +----------+\n"},{"pn":"7411862","desc":"8-bit 3-state inverting bus transceiver.","pinout":"\n    +---+--+---+\n A1 |1  +--+ 28| /GAB\n A2 |2       27| B1\n A3 |3       26| B2\n A4 |4       25| B3\n A5 |5       24| B4\nGND |6       23| B5\nGND |7  7411 22| VCC\nGND |8  862  21| VCC\nGND |9       20| B6\n A6 |10      19| B7\n A7 |11      18| B8\n A8 |12      17| B9\n A9 |13      16| B10\nA10 |14      15| /GBA\n    +----------+\n"},{"pn":"7411873","desc":"Dual 4-bit 3-state transparent latch with reset.","pinout":"\n    +---+--+---+             +----+---+---+---*---+\n1LE |1  +--+ 28| /1OE        |/RST|/OE| LE| D | Q |\n1Q1 |2       27| /1RST       +====+===+===+===*===+\n1Q2 |3       26| 1D1         |  0 | 0 | X | X | 0 |\n1Q3 |4       25| 1D2         |  X | 1 | X | X | Z |\n1Q4 |5       24| 1D3         |  1 | 0 | 0 | X | - |\nGND |6       23| 1D4         |  1 | 0 | 1 | 0 | 0 |\nGND |7 7411  22| VCC         |  1 | 0 | 1 | 1 | 1 |\nGND |8  873  21| VCC         +----+---+---+---*---+\nGND |9       20| 2D1\n2Q1 |10      19| 2D2\n2Q2 |11      18| 2D3\n2Q3 |12      17| 2D4\n2Q4 |13      16| /2RST\n2LE |14      15| /2OE\n    +----------+\n"},{"pn":"7411874","desc":"Dual 4-bit 3-state D flip-flop with reset.","pinout":"\n     +---+--+---+            +----+---+---+---*---+\n1CLK |1  +--+ 28| /1OE       |/RST|/OE|CLK| D | Q |\n 1Q1 |2       27| /1RST      +====+===+===+===*===+\n 1Q2 |3       26| 1D1        |  0 | 1 | X | X | Z |\n 1Q3 |4       25| 1D2        |  X | 0 | X | X | 0 |\n 1Q4 |5       24| 1D3        |  1 | 0 | / | 0 | 0 |\n GND |6       23| 1D4        |  1 | 0 | / | 1 | 1 |\n GND |7 7411  22| VCC        |  1 | 0 |!/ | X | - |\n GND |8  873  21| VCC        +----+---+---+---*---+\n GND |9       20| 2D1\n 2Q1 |10      19| 2D2\n 2Q2 |11      18| 2D3\n 2Q3 |12      17| 2D4\n 2Q4 |13      16| /2RST\n2CLK |14      15| /2OE\n     +----------+\n"},{"pn":"7411898","desc":"10-bit serial-in parallel-out shift register with asynchronous resetand two AND gated serial inputs.","pinout":"\n    +---+--+---+\n Q2 |1  +--+ 20| Q1\n Q3 |2       19| Q0\n Q4 |3       18| /RST\nGND |4       17| D\nGND |5 7411  16| VCC\nGND |6  898  15| VCC\nGND |7       14| E\n Q5 |8       13| CLK\n Q6 |9       12| Q9\n Q7 |10      11| Q8\n    +----------+\n"},{"pn":"74804","desc":"Hex 2-input NAND gates/line drivers.","pinout":"\n    +---+--+---+             +---+---*---+           __\n 1A |1  +--+ 20| VCC         | A | B |/Y |      /Y = AB\n 1B |2       19| 6B          +===+===*===+\n/1Y |3       18| 6A          | 0 | 0 | 1 |\n 2A |4       17| /6Y         | 0 | 1 | 1 |\n 2B |5   74  16| 5B          | 1 | 0 | 1 |\n/2Y |6  804  15| 5A          | 1 | 1 | 0 |\n 3A |7       14| /5Y         +---+---*---+\n 3B |8       13| 4B\n/3Y |9       12| 4A\nGND |10      11| /4Y\n    +----------+\n"},{"pn":"74805","desc":"Hex 2-input NOR gates/line drivers.","pinout":"\n    +---+--+---+             +---+---*---+           ___\n 1A |1  +--+ 20| VCC         | A | B |/Y |      /Y = A+B\n 1B |2       19| 6B          +===+===*===+\n/1Y |3       18| 6A          | 0 | 0 | 1 |\n 2A |4       17| /6Y         | 0 | 1 | 0 |\n 2B |5   74  16| 5B          | 1 | 0 | 0 |\n/2Y |6  805  15| 5A          | 1 | 1 | 0 |\n 3A |7       14| /5Y         +---+---*---+\n 3B |8       13| 4B\n/3Y |9       12| 4A\nGND |10      11| /4Y\n    +----------+\n"},{"pn":"74808","desc":"Hex 2-input AND gates/line drivers.","pinout":"\n    +---+--+---+             +---+---*---+\n 1A |1  +--+ 20| VCC         | A | B | Y |       Y = AB\n 1B |2       19| 6B          +===+===*===+\n 1Y |3       18| 6A          | 0 | 0 | 0 |\n 2A |4       17| 6Y          | 0 | 1 | 0 |\n 2B |5   74  16| 5B          | 1 | 0 | 0 |\n 2Y |6  808  15| 5A          | 1 | 1 | 1 |\n 3A |7       14| 5Y          +---+---*---+\n 3B |8       13| 4B\n 3Y |9       12| 4A\nGND |10      11| 4Y\n    +----------+\n"},{"pn":"74821","desc":"10-bit 3-state D flip-flop/bus driver.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 24| VCC         |/OE|CLK| D | Q |\n D1 |2       23| Q1          +===+===+===*===+\n D2 |3       22| Q2          | 1 | X | X | Z |\n D3 |4       21| Q3          | 0 | / | 0 | 0 |\n D4 |5       20| Q4          | 0 | / | 1 | 1 |\n D5 |6   74  19| Q5          | 0 |!/ | X | - |\n D6 |7  821  18| Q6          +---+---+---*---+\n D7 |8       17| Q7\n D8 |9       16| Q8\n D9 |10      15| Q9\nD10 |11      14| Q10\nGND |12      13| CLK\n    +----------+\n"},{"pn":"74822","desc":"10-bit 3-state inverting D flip-flop/bus driver.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 24| VCC         |/OE|CLK| D |/Q |\n D1 |2       23| /Q1         +===+===+===*===+\n D2 |3       22| /Q2         | 1 | X | X | Z |\n D3 |4       21| /Q3         | 0 | / | 0 | 1 |\n D4 |5       20| /Q4         | 0 | / | 1 | 0 |\n D5 |6   74  19| /Q5         | 0 |!/ | X | - |\n D6 |7  822  18| /Q6         +---+---+---*---+\n D7 |8       17| /Q7\n D8 |9       16| /Q8\n D9 |10      15| /Q9\nD10 |11      14| /Q10\nGND |12      13| CLK\n    +----------+\n"},{"pn":"74823","desc":"9-bit 3-state D flip-flop/bus driver with clock enable and reset.","pinout":"\n     +---+--+---+\n /OE |1  +--+ 24| VCC\n  D1 |2       23| Q1\n  D2 |3       22| Q2\n  D3 |4       21| Q3\n  D4 |5       20| Q4\n  D5 |6   74  19| Q5\n  D6 |7  823  18| Q6\n  D7 |8       17| Q7\n  D8 |9       16| Q8\n  D9 |10      15| Q9\n/RST |11      14| /CLKEN\n GND |12      13| CLK\n     +----------+\n"},{"pn":"74825","desc":"8-bit 3-state D flip-flop/bus driver with three output enables, clock enableand reset.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 24| VCC\n/OE2 |2       23| /OE3\n  D1 |3       22| Q1\n  D2 |4       21| Q2\n  D3 |5       20| Q3\n  D4 |6   74  19| Q4\n  D5 |7  825  18| Q5\n  D6 |8       17| Q6\n  D7 |9       16| Q7\n  D8 |10      15| Q8\n/RST |11      14| /CLKEN\n GND |12      13| CLK\n     +----------+\n"},{"pn":"74827","desc":"10-bit 3-state noninverting buffer/line driver.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 24| VCC\n  A1 |2       23| Y1\n  A2 |3       22| Y2\n  A3 |4       21| Y3\n  A4 |5       20| Y4\n  A5 |6  742  19| Y5\n  A6 |7  827  18| Y6\n  A7 |8       17| Y7\n  A8 |9       16| Y8\n  A9 |10      15| Y9\n A10 |11      14| Y10\n GND |12      13| /OE2\n     +----------+\n"},{"pn":"74832","desc":"Hex 2-input OR gates/line drivers.","pinout":"\n    +---+--+---+             +---+---*---+\n 1A |1  +--+ 20| VCC         | A | B | Y |       Y = A+B\n 1B |2       19| 6B          +===+===*===+\n 1Y |3       18| 6A          | 0 | 0 | 0 |\n 2A |4       17| 6Y          | 0 | 1 | 1 |\n 2B |5   74  16| 5B          | 1 | 0 | 1 |\n 2Y |6  832  15| 5A          | 1 | 1 | 1 |\n 3A |7       14| 5Y          +---+---*---+\n 3B |8       13| 4B\n 3Y |9       12| 4A\nGND |10      11| 4Y\n    +----------+\n"},{"pn":"74833","desc":"8-bit 3-state noninverting bus transceiver with parity generator/checkerand parity register.","pinout":"\n       +---+--+---+\n  /OEA |1  +--+ 24| VCC\n    A1 |2       23| B1\n    A2 |3       22| B2\n    A3 |4       21| B3\n    A4 |5       20| B4\n    A5 |6   74  19| B5\n    A6 |7  833  18| B6\n    A7 |8       17| B7\n    A8 |9       16| B8\n/ERROR |10      15| PAR\n  /CLR |11      14| /OEB\n   GND |12      13| CLK\n       +----------+\n"},{"pn":"74841","desc":"10-bit 3-state transparent latch/bus driver.","pinout":"\n    +---+--+---+             +---+---+---*---+\n/OE |1  +--+ 24| VCC         |/OE| LE| D | Q |\n D1 |2       23| Q1          +===+===+===*===+\n D2 |3       22| Q2          | 1 | X | X | Z |\n D3 |4       21| Q3          | 0 | 0 | X | - |\n D4 |5       20| Q4          | 0 | 1 | 0 | 0 |\n D5 |6   74  19| Q5          | 0 | 1 | 1 | 1 |\n D6 |7  841  18| Q6          +---+---+---*---+\n D7 |8       17| Q7\n D8 |9       16| Q8\n D9 |10      15| Q9\nD10 |11      14| Q10\nGND |12      13| LE\n    +----------+\n"},{"pn":"74843","desc":"9-bit 3-state transparent latch/bus driver with set and reset.","pinout":"\n     +---+--+---+            +----+----+---+---+---*---+\n /OE |1  +--+ 24| VCC        |/RST|/SET|/OE| LE| D | Q |\n  D1 |2       23| Q1         +====+====+===+===+===*===+\n  D2 |3       22| Q2         |  0 |  1 | 0 | X | X | 0 |\n  D3 |4       21| Q3         |  1 |  0 | 0 | X | X | 0 |\n  D4 |5       20| Q4         |  X |  X | 1 | X | X | Z |\n  D5 |6   74  19| Q5         |  1 |  1 | 0 | 0 | X | - |\n  D6 |7  843  18| Q6         |  1 |  1 | 0 | 1 | 0 | 0 |\n  D7 |8       17| Q7         |  1 |  1 | 0 | 1 | 1 | 1 |\n  D8 |9       16| Q8         +----+----+---+---+---*---+\n  D9 |10      15| Q9\n/RST |11      14| /SET\n GND |12      13| LE\n     +----------+\n"},{"pn":"74845","desc":"8-bit 3-state transparent latch/bus driver with three output enables,set and reset.","pinout":"\n     +---+--+---+\n/OE1 |1  +--+ 24| VCC\n/OE2 |2       23| /OE3\n  D1 |3       22| Q1\n  D2 |4       21| Q2\n  D3 |5       20| Q3\n  D4 |6   74  19| Q4\n  D5 |7  845  18| Q5\n  D6 |8       17| Q6\n  D7 |9       16| Q7\n  D8 |10      15| Q8\n/RST |11      14| /SET\n GND |12      13| LE\n     +----------+\n"},{"pn":"74857","desc":"12-to-6 line inverting/noninverting data selector/multiplexer with maskingand zero detect.","pinout":"\n      +---+--+---+\n   S0 |1  +--+ 24| VCC\n  1A0 |2       23| S1\n  1A1 |3       22| 6A0\n   1Y |4       21| 6A1\n  2A0 |5       20| 6Y\n  2A1 |6   74  19| 5A0\n   2Y |7  857  18| 5A1\n  3A0 |8       17| 5Y\n  3A1 |9       16| 4A0\n   3Y |10      15| 4A1\n   ZD |11      14| 4Y\n  GND |12      13| COMP\n      +----------+\n"},{"pn":"74861","desc":"10-bit 3-state noninverting bus transceiver.","pinout":"\n     +---+--+---+\n/GBA |1  +--+ 24| VCC\n  A1 |2       23| B1\n  A2 |3       22| B2\n  A3 |4       21| B3\n  A4 |5       20| B4\n  A5 |6   74  19| B5\n  A6 |7  861  18| B6\n  A7 |8       17| B7\n  A8 |9       16| B8\n  A9 |10      15| B9\n A10 |11      14| B10\n GND |12      13| /GAB\n     +----------+\n"},{"pn":"74863","desc":"9-bit 3-state noninverting bus transceiver.","pinout":"\n      +---+--+---+\n/GBA1 |1  +--+ 24| VCC\n   A1 |2       23| B1\n   A2 |3       22| B2\n   A3 |4       21| B3\n   A4 |5       20| B4\n   A5 |6   74  19| B5\n   A6 |7  863  18| B6\n   A7 |8       17| B7\n   A8 |9       16| B8\n   A9 |10      15| B9\n/GBA2 |11      14| /GAB2\n  GND |12      13| /GAB1\n      +----------+\n"},{"pn":"74867","desc":"8-bit synchronous binary up/down counter with load, asynchronous reset andripple carry output.","pinout":"\n     +---+--+---+\n  S0 |1  +--+ 24| VCC\n  S1 |2       23| /ENP\n  P0 |3       22| Q0\n  P1 |4       21| Q1\n  P2 |5       20| Q2\n  P3 |6   74  19| Q3\n  P4 |7  867  18| Q4\n  P5 |8       17| Q5\n  P6 |9       16| Q6\n  P7 |10      15| Q7\n/ENT |11      14| CLK\n GND |12      13| /RCO\n     +----------+\n"},{"pn":"74869","desc":"8-bit synchronous binary up/down counter with load, reset and ripple carryoutput.","pinout":"\n     +---+--+---+\n  S0 |1  +--+ 24| VCC\n  S1 |2       23| /ENP\n  P0 |3       22| Q0\n  P1 |4       21| Q1\n  P2 |5       20| Q2\n  P3 |6   74  19| Q3\n  P4 |7  869  18| Q4\n  P5 |8       17| Q5\n  P6 |9       16| Q6\n  P7 |10      15| Q7\n/ENT |11      14| CLK\n GND |12      13| /RCO\n     +----------+\n"},{"pn":"74873","desc":"Dual 4-bit 3-state transparent latch with reset.","pinout":"\n      +---+--+---+\n/1RST |1  +--+ 24| VCC\n /1OE |2       23| 1LE\n  1D1 |3       22| 1Q1\n  1D2 |4       21| 1Q2\n  1D3 |5       20| 1Q3\n  1D4 |6   74  19| 1Q4\n  2D1 |7  873  18| 2Q1\n  2D2 |8       17| 2Q2\n  2D3 |9       16| 2Q3\n  2D4 |10      15| 2Q4\n /2OE |11      14| 2LE\n  GND |12      13| /2RST\n      +----------+\n"},{"pn":"74874","desc":"Dual 4-bit 3-state D flip-flops with reset.","pinout":"\n      +---+--+---+           +----+---+---+---*---+\n/1RST |1  +--+ 24| VCC       |/RST|/OE|CLK| D | Q |\n /1OE |2       23| 1CLK      +====+===+===+===*===+\n  1D1 |3       22| 1Q1       |  0 | 1 | X | X | Z |\n  1D2 |4       21| 1Q2       |  X | 0 | X | X | 0 |\n  1D3 |5       20| 1Q3       |  1 | 0 | / | 0 | 0 |\n  1D4 |6   74  19| 1Q4       |  1 | 0 | / | 1 | 1 |\n  2D1 |7  874  18| 2Q1       |  1 | 0 |!/ | X | - |\n  2D2 |8       17| 2Q2       +----+---+---+---*---+\n  2D3 |9       16| 2Q3\n  2D4 |10      15| 2Q4\n /2OE |11      14| 2CLK\n  GND |12      13| /2RST\n      +----------+\n"},{"pn":"74878","desc":"Dual 4-bit 3-state D flip-flops with reset.","pinout":"\n      +---+--+---+           +----+---+---+---*---+\n/1RST |1  +--+ 24| VCC       |/RST|/OE|CLK| D | Q |\n /1OE |2       23| 1CLK      +====+===+===+===*===+\n  1D1 |3       22| 1Q1       |  0 | 1 | X | X | Z |\n  1D2 |4       21| 1Q2       |  X | 0 | X | X | 0 |\n  1D3 |5       20| 1Q3       |  1 | 0 | / | 0 | 0 |\n  1D4 |6   74  19| 1Q4       |  1 | 0 | / | 1 | 1 |\n  2D1 |7  878  18| 2Q1       |  1 | 0 |!/ | X | - |\n  2D2 |8       17| 2Q2       +----+---+---+---*---+\n  2D3 |9       16| 2Q3\n  2D4 |10      15| 2Q4\n /2OE |11      14| 2CLK\n  GND |12      13| /2RST\n      +----------+\n"},{"pn":"74881","desc":"4-bit 16-function arithmetic logic unit (ALU)","pinout":"\n    +---+--+---+\n/B0 |1  +--+ 24| VCC\n/A0 |2       23| /A1\n S3 |3       22| /B1\n S2 |4       21| /A2\n S1 |5       20| /B2\n S0 |6   74  19| /A3\nCIN |7  881  18| /B3\n  M |8       17| /G\n/F0 |9       16| COUT\n/F1 |10      15| /P\n/F2 |11      14| A=B\nGND |12      13| /F3\n    +----------+\n"},{"pn":"74885","desc":"8-bit noninverting magnitude comparator with cascade inputs and latchableA inputs.","pinout":"\n     +---+--+---+\nL+/A |1  +--+ 24| VCC\nIA<B |2       23| ALE\nIA>B |3       22| A7\n  B7 |4       21| A6\n  B6 |5       20| A5\n  B5 |6   74  19| A4\n  B4 |7  885  18| A3\n  B3 |8       17| A2\n  B2 |9       16| A1\n  B1 |10      15| A0\n  B0 |11      14| OA<B\n GND |12      13| OA>B\n     +----------+\n"},{"pn":"74899","desc":"8-bit 3-state noninverting latchable bus transceiver with paritygenerator/checker and independent latch-enable inputs.","pinout":"\n      +---+--+---+\n O//E |1  +--+ 28| VCC\n/ERRA |2       27| /OEAB\n LEAB |3       26| B1\n   A1 |4       25| B2\n   A2 |5       24| B3\n   A3 |6       23| B4\n   A4 |7   74  22| B5\n   A5 |8  899  21| B6\n   A6 |9       20| B7\n   A7 |10      19| B8\n   A8 |11      18| BPAR\n APAR |12      17| LEBA\n/OEBA |13      16| /SEL\n  GND |14      15| /ERRB\n      +----------+\n"}]
