

library ieee;
use ieee.std_logic_1164.all;


entity mux_2bit_4to1 is
    port(
        a_i           : in  std_logic_vector(2 - 1 downto 0);
        b_i           : in  std_logic_vector(2 - 1 downto 0);
        c_i           : in  std_logic_vector(2 - 1 downto 0);
        d_i           : in  std_logic_vector(2 - 1 downto 0);
        sel_i         : in  std_logic_vector(2 - 1 downto 0);
        
        

        
    
        f_o      : out std_logic_vector(2 - 1 downto 0)
    );
end entity mux_2bit_4to1;


architecture Behavioral of mux_2bit_4to1 is
begin
    f_O <= a_i when (sel_i="00")else
            b_i when (sel_i="01")else
            c_i when (sel_i="10")else
            d_i;


  


end architecture Behavioral;
