 Timing Path to mult/out_reg[61]/D 
  
 Path Start Point : mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                     Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                    | 
|    mult/out_reg[32]/CK DFF_X1   Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
|    mult/out_reg[32]/Q  DFF_X1   Fall  0.2020 0.1140 0.0130 1.37019  7.88735  9.25753           4       61.635                 | 
|    mult/i_0/a[0]                Fall  0.2020 0.0000                                                                           | 
|    mult/i_0/i_0/B      HA_X1    Fall  0.2020 0.0000 0.0130          3.34175                                                   | 
|    mult/i_0/i_0/CO     HA_X1    Fall  0.2380 0.0360 0.0080 0.693576 2.76208  3.45565           1       64.9581                | 
|    mult/i_0/i_1/CI     FA_X1    Fall  0.2380 0.0000 0.0080          2.66475                                                   | 
|    mult/i_0/i_1/CO     FA_X1    Fall  0.3080 0.0700 0.0150 0.495635 2.76208  3.25771           1       64.9581                | 
|    mult/i_0/i_2/CI     FA_X1    Fall  0.3080 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_2/CO     FA_X1    Fall  0.3830 0.0750 0.0170 1.30093  2.76208  4.06301           1       64.9581                | 
|    mult/i_0/i_3/CI     FA_X1    Fall  0.3830 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_3/CO     FA_X1    Fall  0.4570 0.0740 0.0150 0.495635 2.76208  3.25771           1       64.9581                | 
|    mult/i_0/i_4/CI     FA_X1    Fall  0.4570 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_4/CO     FA_X1    Fall  0.5310 0.0740 0.0160 0.801567 2.76208  3.56365           1       64.9581                | 
|    mult/i_0/i_5/CI     FA_X1    Fall  0.5310 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_5/CO     FA_X1    Fall  0.6040 0.0730 0.0150 0.499295 2.76208  3.26137           1       64.9581                | 
|    mult/i_0/i_6/CI     FA_X1    Fall  0.6040 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_6/CO     FA_X1    Fall  0.6770 0.0730 0.0160 0.681542 2.76208  3.44362           1       64.9581                | 
|    mult/i_0/i_7/CI     FA_X1    Fall  0.6770 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_7/CO     FA_X1    Fall  0.7500 0.0730 0.0150 0.462384 2.76208  3.22446           1       64.9916                | 
|    mult/i_0/i_8/CI     FA_X1    Fall  0.7500 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_8/CO     FA_X1    Fall  0.8240 0.0740 0.0160 1.05101  2.76208  3.81309           1       64.9916                | 
|    mult/i_0/i_9/CI     FA_X1    Fall  0.8240 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_9/CO     FA_X1    Fall  0.8970 0.0730 0.0150 0.498379 2.76208  3.26046           1       64.9916                | 
|    mult/i_0/i_10/CI    FA_X1    Fall  0.8970 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_10/CO    FA_X1    Fall  0.9720 0.0750 0.0160 1.18849  2.76208  3.95057           1       64.9916                | 
|    mult/i_0/i_11/CI    FA_X1    Fall  0.9720 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_11/CO    FA_X1    Fall  1.0450 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_12/CI    FA_X1    Fall  1.0450 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_12/CO    FA_X1    Fall  1.1200 0.0750 0.0160 1.18849  2.76208  3.95057           1       64.9916                | 
|    mult/i_0/i_13/CI    FA_X1    Fall  1.1200 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_13/CO    FA_X1    Fall  1.1950 0.0750 0.0160 1.15467  2.76208  3.91675           1       64.9916                | 
|    mult/i_0/i_14/CI    FA_X1    Fall  1.1950 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_14/CO    FA_X1    Fall  1.2680 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_15/CI    FA_X1    Fall  1.2680 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_15/CO    FA_X1    Fall  1.3410 0.0730 0.0150 0.500209 2.76208  3.26229           1       64.9916                | 
|    mult/i_0/i_16/CI    FA_X1    Fall  1.3410 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_16/CO    FA_X1    Fall  1.4140 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_17/CI    FA_X1    Fall  1.4140 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_17/CO    FA_X1    Fall  1.4870 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_18/CI    FA_X1    Fall  1.4870 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_18/CO    FA_X1    Fall  1.5620 0.0750 0.0170 1.34525  2.76208  4.10733           1       66.9475                | 
|    mult/i_0/i_19/CI    FA_X1    Fall  1.5620 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_19/CO    FA_X1    Fall  1.6370 0.0750 0.0160 1.17033  2.76208  3.93241           1       66.9475                | 
|    mult/i_0/i_20/CI    FA_X1    Fall  1.6370 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_20/CO    FA_X1    Fall  1.7100 0.0730 0.0150 0.500209 2.76208  3.26229           1       66.9475                | 
|    mult/i_0/i_21/CI    FA_X1    Fall  1.7100 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_21/CO    FA_X1    Fall  1.7830 0.0730 0.0150 0.42588  2.76208  3.18796           1       66.9475                | 
|    mult/i_0/i_22/CI    FA_X1    Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_22/CO    FA_X1    Fall  1.8560 0.0730 0.0150 0.509204 2.76208  3.27128           1       66.9475                | 
|    mult/i_0/i_23/CI    FA_X1    Fall  1.8560 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_23/CO    FA_X1    Fall  1.9310 0.0750 0.0160 1.13868  2.76208  3.90076           1       66.9475                | 
|    mult/i_0/i_24/CI    FA_X1    Fall  1.9310 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_24/CO    FA_X1    Fall  2.0050 0.0740 0.0160 0.71723  2.76208  3.47931           1       66.9475                | 
|    mult/i_0/i_25/CI    FA_X1    Fall  2.0050 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_25/CO    FA_X1    Fall  2.0790 0.0740 0.0160 0.739999 2.76208  3.50208           1       66.9475                | 
|    mult/i_0/i_26/CI    FA_X1    Fall  2.0790 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_26/CO    FA_X1    Fall  2.1520 0.0730 0.0150 0.462384 2.76208  3.22446           1       66.9475                | 
|    mult/i_0/i_27/CI    FA_X1    Fall  2.1520 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_27/CO    FA_X1    Fall  2.2250 0.0730 0.0150 0.501123 2.76208  3.2632            1       61.635                 | 
|    mult/i_0/i_28/CI    FA_X1    Fall  2.2250 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_28/CO    FA_X1    Fall  2.2980 0.0730 0.0150 0.42588  2.76208  3.18796           1       61.635                 | 
|    mult/i_0/i_29/CI    FA_X1    Fall  2.2980 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_29/CO    FA_X1    Fall  2.3710 0.0730 0.0150 0.497465 2.76208  3.25954           1       61.635                 | 
|    mult/i_0/i_30/CI    FA_X1    Fall  2.3710 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_30/S     FA_X1    Rise  2.4850 0.1140 0.0130 0.751374 1.62303  2.3744            1       66.9475                | 
|    mult/i_0/p_0[30]             Rise  2.4850 0.0000                                                                           | 
|    mult/i_2_93/B2      AOI22_X1 Rise  2.4850 0.0000 0.0130          1.62303                                                   | 
|    mult/i_2_93/ZN      AOI22_X1 Fall  2.5070 0.0220 0.0280 0.42588  1.6642   2.09008           1       61.635                 | 
|    mult/i_2_92/A2      NAND2_X1 Fall  2.5070 0.0000 0.0280          1.50228                                                   | 
|    mult/i_2_92/ZN      NAND2_X1 Rise  2.5320 0.0250 0.0130 0.42588  1.14029  1.56617           1       61.635                 | 
|    mult/out_reg[61]/D  DFF_X1   Rise  2.5320 0.0000 0.0130          1.14029                                                   | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[61]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.2310 37.2842  73.58    110.864           68      75       c    K        | 
|    mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[61]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock ideal network latency        |  0.0880 3.0880 | 
| library setup check                       | -0.0430 3.0450 | 
| data required time                        |  3.0450        | 
|                                           |                | 
| data required time                        |  3.0450        | 
| data arrival time                         | -2.5320        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5130        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[63]/D 
  
 Path Start Point : mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                     Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                    | 
|    mult/out_reg[32]/CK DFF_X1   Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
|    mult/out_reg[32]/Q  DFF_X1   Fall  0.2020 0.1140 0.0130 1.37019  7.88735  9.25753           4       61.635                 | 
|    mult/i_0/a[0]                Fall  0.2020 0.0000                                                                           | 
|    mult/i_0/i_0/B      HA_X1    Fall  0.2020 0.0000 0.0130          3.34175                                                   | 
|    mult/i_0/i_0/CO     HA_X1    Fall  0.2380 0.0360 0.0080 0.693576 2.76208  3.45565           1       64.9581                | 
|    mult/i_0/i_1/CI     FA_X1    Fall  0.2380 0.0000 0.0080          2.66475                                                   | 
|    mult/i_0/i_1/CO     FA_X1    Fall  0.3080 0.0700 0.0150 0.495635 2.76208  3.25771           1       64.9581                | 
|    mult/i_0/i_2/CI     FA_X1    Fall  0.3080 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_2/CO     FA_X1    Fall  0.3830 0.0750 0.0170 1.30093  2.76208  4.06301           1       64.9581                | 
|    mult/i_0/i_3/CI     FA_X1    Fall  0.3830 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_3/CO     FA_X1    Fall  0.4570 0.0740 0.0150 0.495635 2.76208  3.25771           1       64.9581                | 
|    mult/i_0/i_4/CI     FA_X1    Fall  0.4570 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_4/CO     FA_X1    Fall  0.5310 0.0740 0.0160 0.801567 2.76208  3.56365           1       64.9581                | 
|    mult/i_0/i_5/CI     FA_X1    Fall  0.5310 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_5/CO     FA_X1    Fall  0.6040 0.0730 0.0150 0.499295 2.76208  3.26137           1       64.9581                | 
|    mult/i_0/i_6/CI     FA_X1    Fall  0.6040 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_6/CO     FA_X1    Fall  0.6770 0.0730 0.0160 0.681542 2.76208  3.44362           1       64.9581                | 
|    mult/i_0/i_7/CI     FA_X1    Fall  0.6770 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_7/CO     FA_X1    Fall  0.7500 0.0730 0.0150 0.462384 2.76208  3.22446           1       64.9916                | 
|    mult/i_0/i_8/CI     FA_X1    Fall  0.7500 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_8/CO     FA_X1    Fall  0.8240 0.0740 0.0160 1.05101  2.76208  3.81309           1       64.9916                | 
|    mult/i_0/i_9/CI     FA_X1    Fall  0.8240 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_9/CO     FA_X1    Fall  0.8970 0.0730 0.0150 0.498379 2.76208  3.26046           1       64.9916                | 
|    mult/i_0/i_10/CI    FA_X1    Fall  0.8970 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_10/CO    FA_X1    Fall  0.9720 0.0750 0.0160 1.18849  2.76208  3.95057           1       64.9916                | 
|    mult/i_0/i_11/CI    FA_X1    Fall  0.9720 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_11/CO    FA_X1    Fall  1.0450 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_12/CI    FA_X1    Fall  1.0450 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_12/CO    FA_X1    Fall  1.1200 0.0750 0.0160 1.18849  2.76208  3.95057           1       64.9916                | 
|    mult/i_0/i_13/CI    FA_X1    Fall  1.1200 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_13/CO    FA_X1    Fall  1.1950 0.0750 0.0160 1.15467  2.76208  3.91675           1       64.9916                | 
|    mult/i_0/i_14/CI    FA_X1    Fall  1.1950 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_14/CO    FA_X1    Fall  1.2680 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_15/CI    FA_X1    Fall  1.2680 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_15/CO    FA_X1    Fall  1.3410 0.0730 0.0150 0.500209 2.76208  3.26229           1       64.9916                | 
|    mult/i_0/i_16/CI    FA_X1    Fall  1.3410 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_16/CO    FA_X1    Fall  1.4140 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_17/CI    FA_X1    Fall  1.4140 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_17/CO    FA_X1    Fall  1.4870 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_18/CI    FA_X1    Fall  1.4870 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_18/CO    FA_X1    Fall  1.5620 0.0750 0.0170 1.34525  2.76208  4.10733           1       66.9475                | 
|    mult/i_0/i_19/CI    FA_X1    Fall  1.5620 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_19/CO    FA_X1    Fall  1.6370 0.0750 0.0160 1.17033  2.76208  3.93241           1       66.9475                | 
|    mult/i_0/i_20/CI    FA_X1    Fall  1.6370 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_20/CO    FA_X1    Fall  1.7100 0.0730 0.0150 0.500209 2.76208  3.26229           1       66.9475                | 
|    mult/i_0/i_21/CI    FA_X1    Fall  1.7100 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_21/CO    FA_X1    Fall  1.7830 0.0730 0.0150 0.42588  2.76208  3.18796           1       66.9475                | 
|    mult/i_0/i_22/CI    FA_X1    Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_22/CO    FA_X1    Fall  1.8560 0.0730 0.0150 0.509204 2.76208  3.27128           1       66.9475                | 
|    mult/i_0/i_23/CI    FA_X1    Fall  1.8560 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_23/CO    FA_X1    Fall  1.9310 0.0750 0.0160 1.13868  2.76208  3.90076           1       66.9475                | 
|    mult/i_0/i_24/CI    FA_X1    Fall  1.9310 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_24/CO    FA_X1    Fall  2.0050 0.0740 0.0160 0.71723  2.76208  3.47931           1       66.9475                | 
|    mult/i_0/i_25/CI    FA_X1    Fall  2.0050 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_25/CO    FA_X1    Fall  2.0790 0.0740 0.0160 0.739999 2.76208  3.50208           1       66.9475                | 
|    mult/i_0/i_26/CI    FA_X1    Fall  2.0790 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_26/CO    FA_X1    Fall  2.1520 0.0730 0.0150 0.462384 2.76208  3.22446           1       66.9475                | 
|    mult/i_0/i_27/CI    FA_X1    Fall  2.1520 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_27/CO    FA_X1    Fall  2.2250 0.0730 0.0150 0.501123 2.76208  3.2632            1       61.635                 | 
|    mult/i_0/i_28/CI    FA_X1    Fall  2.2250 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_28/CO    FA_X1    Fall  2.2980 0.0730 0.0150 0.42588  2.76208  3.18796           1       61.635                 | 
|    mult/i_0/i_29/CI    FA_X1    Fall  2.2980 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_29/CO    FA_X1    Fall  2.3710 0.0730 0.0150 0.497465 2.76208  3.25954           1       61.635                 | 
|    mult/i_0/i_30/CI    FA_X1    Fall  2.3710 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_30/CO    FA_X1    Fall  2.4430 0.0720 0.0150 0.494721 2.57361  3.06833           1       66.9475                | 
|    mult/i_0/i_32/B     XNOR2_X1 Fall  2.4430 0.0000 0.0150          2.36817                                                   | 
|    mult/i_0/i_32/ZN    XNOR2_X1 Rise  2.4790 0.0360 0.0210 0.42588  1.62303  2.04891           1       66.9475                | 
|    mult/i_0/p_0[31]             Rise  2.4790 0.0000                                                                           | 
|    mult/i_2_95/B2      AOI22_X1 Rise  2.4790 0.0000 0.0210          1.62303                                                   | 
|    mult/i_2_95/ZN      AOI22_X1 Fall  2.5030 0.0240 0.0280 0.42588  1.6642   2.09008           1       66.9475                | 
|    mult/i_2_94/A2      NAND2_X1 Fall  2.5030 0.0000 0.0280          1.50228                                                   | 
|    mult/i_2_94/ZN      NAND2_X1 Rise  2.5280 0.0250 0.0130 0.42588  1.14029  1.56617           1       66.9475                | 
|    mult/out_reg[63]/D  DFF_X1   Rise  2.5280 0.0000 0.0130          1.14029                                                   | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[63]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.2310 37.2842  73.58    110.864           68      75       c    K        | 
|    mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[63]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock ideal network latency        |  0.0880 3.0880 | 
| library setup check                       | -0.0430 3.0450 | 
| data required time                        |  3.0450        | 
|                                           |                | 
| data required time                        |  3.0450        | 
| data arrival time                         | -2.5280        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5170        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[60]/D 
  
 Path Start Point : mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                      Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                     | 
|    mult/out_reg[32]/CK DFF_X1    Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
|    mult/out_reg[32]/Q  DFF_X1    Fall  0.2020 0.1140 0.0130 1.37019  7.88735  9.25753           4       61.635                 | 
|    mult/i_0/a[0]                 Fall  0.2020 0.0000                                                                           | 
|    mult/i_0/i_0/B      HA_X1     Fall  0.2020 0.0000 0.0130          3.34175                                                   | 
|    mult/i_0/i_0/CO     HA_X1     Fall  0.2380 0.0360 0.0080 0.693576 2.76208  3.45565           1       64.9581                | 
|    mult/i_0/i_1/CI     FA_X1     Fall  0.2380 0.0000 0.0080          2.66475                                                   | 
|    mult/i_0/i_1/CO     FA_X1     Fall  0.3080 0.0700 0.0150 0.495635 2.76208  3.25771           1       64.9581                | 
|    mult/i_0/i_2/CI     FA_X1     Fall  0.3080 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_2/CO     FA_X1     Fall  0.3830 0.0750 0.0170 1.30093  2.76208  4.06301           1       64.9581                | 
|    mult/i_0/i_3/CI     FA_X1     Fall  0.3830 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_3/CO     FA_X1     Fall  0.4570 0.0740 0.0150 0.495635 2.76208  3.25771           1       64.9581                | 
|    mult/i_0/i_4/CI     FA_X1     Fall  0.4570 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_4/CO     FA_X1     Fall  0.5310 0.0740 0.0160 0.801567 2.76208  3.56365           1       64.9581                | 
|    mult/i_0/i_5/CI     FA_X1     Fall  0.5310 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_5/CO     FA_X1     Fall  0.6040 0.0730 0.0150 0.499295 2.76208  3.26137           1       64.9581                | 
|    mult/i_0/i_6/CI     FA_X1     Fall  0.6040 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_6/CO     FA_X1     Fall  0.6770 0.0730 0.0160 0.681542 2.76208  3.44362           1       64.9581                | 
|    mult/i_0/i_7/CI     FA_X1     Fall  0.6770 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_7/CO     FA_X1     Fall  0.7500 0.0730 0.0150 0.462384 2.76208  3.22446           1       64.9916                | 
|    mult/i_0/i_8/CI     FA_X1     Fall  0.7500 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_8/CO     FA_X1     Fall  0.8240 0.0740 0.0160 1.05101  2.76208  3.81309           1       64.9916                | 
|    mult/i_0/i_9/CI     FA_X1     Fall  0.8240 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_9/CO     FA_X1     Fall  0.8970 0.0730 0.0150 0.498379 2.76208  3.26046           1       64.9916                | 
|    mult/i_0/i_10/CI    FA_X1     Fall  0.8970 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_10/CO    FA_X1     Fall  0.9720 0.0750 0.0160 1.18849  2.76208  3.95057           1       64.9916                | 
|    mult/i_0/i_11/CI    FA_X1     Fall  0.9720 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_11/CO    FA_X1     Fall  1.0450 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_12/CI    FA_X1     Fall  1.0450 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_12/CO    FA_X1     Fall  1.1200 0.0750 0.0160 1.18849  2.76208  3.95057           1       64.9916                | 
|    mult/i_0/i_13/CI    FA_X1     Fall  1.1200 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_13/CO    FA_X1     Fall  1.1950 0.0750 0.0160 1.15467  2.76208  3.91675           1       64.9916                | 
|    mult/i_0/i_14/CI    FA_X1     Fall  1.1950 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_14/CO    FA_X1     Fall  1.2680 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_15/CI    FA_X1     Fall  1.2680 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_15/CO    FA_X1     Fall  1.3410 0.0730 0.0150 0.500209 2.76208  3.26229           1       64.9916                | 
|    mult/i_0/i_16/CI    FA_X1     Fall  1.3410 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_16/CO    FA_X1     Fall  1.4140 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_17/CI    FA_X1     Fall  1.4140 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_17/CO    FA_X1     Fall  1.4870 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_18/CI    FA_X1     Fall  1.4870 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_18/CO    FA_X1     Fall  1.5620 0.0750 0.0170 1.34525  2.76208  4.10733           1       66.9475                | 
|    mult/i_0/i_19/CI    FA_X1     Fall  1.5620 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_19/CO    FA_X1     Fall  1.6370 0.0750 0.0160 1.17033  2.76208  3.93241           1       66.9475                | 
|    mult/i_0/i_20/CI    FA_X1     Fall  1.6370 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_20/CO    FA_X1     Fall  1.7100 0.0730 0.0150 0.500209 2.76208  3.26229           1       66.9475                | 
|    mult/i_0/i_21/CI    FA_X1     Fall  1.7100 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_21/CO    FA_X1     Fall  1.7830 0.0730 0.0150 0.42588  2.76208  3.18796           1       66.9475                | 
|    mult/i_0/i_22/CI    FA_X1     Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_22/CO    FA_X1     Fall  1.8560 0.0730 0.0150 0.509204 2.76208  3.27128           1       66.9475                | 
|    mult/i_0/i_23/CI    FA_X1     Fall  1.8560 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_23/CO    FA_X1     Fall  1.9310 0.0750 0.0160 1.13868  2.76208  3.90076           1       66.9475                | 
|    mult/i_0/i_24/CI    FA_X1     Fall  1.9310 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_24/CO    FA_X1     Fall  2.0050 0.0740 0.0160 0.71723  2.76208  3.47931           1       66.9475                | 
|    mult/i_0/i_25/CI    FA_X1     Fall  2.0050 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_25/CO    FA_X1     Fall  2.0790 0.0740 0.0160 0.739999 2.76208  3.50208           1       66.9475                | 
|    mult/i_0/i_26/CI    FA_X1     Fall  2.0790 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_26/CO    FA_X1     Fall  2.1520 0.0730 0.0150 0.462384 2.76208  3.22446           1       66.9475                | 
|    mult/i_0/i_27/CI    FA_X1     Fall  2.1520 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_27/CO    FA_X1     Fall  2.2250 0.0730 0.0150 0.501123 2.76208  3.2632            1       61.635                 | 
|    mult/i_0/i_28/CI    FA_X1     Fall  2.2250 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_28/CO    FA_X1     Fall  2.2980 0.0730 0.0150 0.42588  2.76208  3.18796           1       61.635                 | 
|    mult/i_0/i_29/CI    FA_X1     Fall  2.2980 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_29/S     FA_X1     Fall  2.3880 0.0900 0.0160 1.02211  1.58671  2.60883           1       61.635                 | 
|    mult/i_0/p_0[29]              Fall  2.3880 0.0000                                                                           | 
|    mult/i_2_91/C2      AOI222_X1 Fall  2.3880 0.0000 0.0160          1.50088                                                   | 
|    mult/i_2_91/ZN      AOI222_X1 Rise  2.4860 0.0980 0.0500 0.42588  1.70023  2.12611           1       61.635                 | 
|    mult/i_2_90/A       INV_X1    Rise  2.4860 0.0000 0.0500          1.70023                                                   | 
|    mult/i_2_90/ZN      INV_X1    Fall  2.4960 0.0100 0.0120 0.617526 1.14029  1.75782           1       61.635                 | 
|    mult/out_reg[60]/D  DFF_X1    Fall  2.4960 0.0000 0.0120          1.06234                                                   | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[60]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.2310 37.2842  73.58    110.864           68      75       c    K        | 
|    mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[60]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock ideal network latency        |  0.0880 3.0880 | 
| library setup check                       | -0.0190 3.0690 | 
| data required time                        |  3.0690        | 
|                                           |                | 
| data required time                        |  3.0690        | 
| data arrival time                         | -2.4960        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5730        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[59]/D 
  
 Path Start Point : mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                      Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                     | 
|    mult/out_reg[32]/CK DFF_X1    Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
|    mult/out_reg[32]/Q  DFF_X1    Fall  0.2020 0.1140 0.0130 1.37019  7.88735  9.25753           4       61.635                 | 
|    mult/i_0/a[0]                 Fall  0.2020 0.0000                                                                           | 
|    mult/i_0/i_0/B      HA_X1     Fall  0.2020 0.0000 0.0130          3.34175                                                   | 
|    mult/i_0/i_0/CO     HA_X1     Fall  0.2380 0.0360 0.0080 0.693576 2.76208  3.45565           1       64.9581                | 
|    mult/i_0/i_1/CI     FA_X1     Fall  0.2380 0.0000 0.0080          2.66475                                                   | 
|    mult/i_0/i_1/CO     FA_X1     Fall  0.3080 0.0700 0.0150 0.495635 2.76208  3.25771           1       64.9581                | 
|    mult/i_0/i_2/CI     FA_X1     Fall  0.3080 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_2/CO     FA_X1     Fall  0.3830 0.0750 0.0170 1.30093  2.76208  4.06301           1       64.9581                | 
|    mult/i_0/i_3/CI     FA_X1     Fall  0.3830 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_3/CO     FA_X1     Fall  0.4570 0.0740 0.0150 0.495635 2.76208  3.25771           1       64.9581                | 
|    mult/i_0/i_4/CI     FA_X1     Fall  0.4570 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_4/CO     FA_X1     Fall  0.5310 0.0740 0.0160 0.801567 2.76208  3.56365           1       64.9581                | 
|    mult/i_0/i_5/CI     FA_X1     Fall  0.5310 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_5/CO     FA_X1     Fall  0.6040 0.0730 0.0150 0.499295 2.76208  3.26137           1       64.9581                | 
|    mult/i_0/i_6/CI     FA_X1     Fall  0.6040 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_6/CO     FA_X1     Fall  0.6770 0.0730 0.0160 0.681542 2.76208  3.44362           1       64.9581                | 
|    mult/i_0/i_7/CI     FA_X1     Fall  0.6770 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_7/CO     FA_X1     Fall  0.7500 0.0730 0.0150 0.462384 2.76208  3.22446           1       64.9916                | 
|    mult/i_0/i_8/CI     FA_X1     Fall  0.7500 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_8/CO     FA_X1     Fall  0.8240 0.0740 0.0160 1.05101  2.76208  3.81309           1       64.9916                | 
|    mult/i_0/i_9/CI     FA_X1     Fall  0.8240 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_9/CO     FA_X1     Fall  0.8970 0.0730 0.0150 0.498379 2.76208  3.26046           1       64.9916                | 
|    mult/i_0/i_10/CI    FA_X1     Fall  0.8970 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_10/CO    FA_X1     Fall  0.9720 0.0750 0.0160 1.18849  2.76208  3.95057           1       64.9916                | 
|    mult/i_0/i_11/CI    FA_X1     Fall  0.9720 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_11/CO    FA_X1     Fall  1.0450 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_12/CI    FA_X1     Fall  1.0450 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_12/CO    FA_X1     Fall  1.1200 0.0750 0.0160 1.18849  2.76208  3.95057           1       64.9916                | 
|    mult/i_0/i_13/CI    FA_X1     Fall  1.1200 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_13/CO    FA_X1     Fall  1.1950 0.0750 0.0160 1.15467  2.76208  3.91675           1       64.9916                | 
|    mult/i_0/i_14/CI    FA_X1     Fall  1.1950 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_14/CO    FA_X1     Fall  1.2680 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_15/CI    FA_X1     Fall  1.2680 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_15/CO    FA_X1     Fall  1.3410 0.0730 0.0150 0.500209 2.76208  3.26229           1       64.9916                | 
|    mult/i_0/i_16/CI    FA_X1     Fall  1.3410 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_16/CO    FA_X1     Fall  1.4140 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_17/CI    FA_X1     Fall  1.4140 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_17/CO    FA_X1     Fall  1.4870 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_18/CI    FA_X1     Fall  1.4870 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_18/CO    FA_X1     Fall  1.5620 0.0750 0.0170 1.34525  2.76208  4.10733           1       66.9475                | 
|    mult/i_0/i_19/CI    FA_X1     Fall  1.5620 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_19/CO    FA_X1     Fall  1.6370 0.0750 0.0160 1.17033  2.76208  3.93241           1       66.9475                | 
|    mult/i_0/i_20/CI    FA_X1     Fall  1.6370 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_20/CO    FA_X1     Fall  1.7100 0.0730 0.0150 0.500209 2.76208  3.26229           1       66.9475                | 
|    mult/i_0/i_21/CI    FA_X1     Fall  1.7100 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_21/CO    FA_X1     Fall  1.7830 0.0730 0.0150 0.42588  2.76208  3.18796           1       66.9475                | 
|    mult/i_0/i_22/CI    FA_X1     Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_22/CO    FA_X1     Fall  1.8560 0.0730 0.0150 0.509204 2.76208  3.27128           1       66.9475                | 
|    mult/i_0/i_23/CI    FA_X1     Fall  1.8560 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_23/CO    FA_X1     Fall  1.9310 0.0750 0.0160 1.13868  2.76208  3.90076           1       66.9475                | 
|    mult/i_0/i_24/CI    FA_X1     Fall  1.9310 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_24/CO    FA_X1     Fall  2.0050 0.0740 0.0160 0.71723  2.76208  3.47931           1       66.9475                | 
|    mult/i_0/i_25/CI    FA_X1     Fall  2.0050 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_25/CO    FA_X1     Fall  2.0790 0.0740 0.0160 0.739999 2.76208  3.50208           1       66.9475                | 
|    mult/i_0/i_26/CI    FA_X1     Fall  2.0790 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_26/CO    FA_X1     Fall  2.1520 0.0730 0.0150 0.462384 2.76208  3.22446           1       66.9475                | 
|    mult/i_0/i_27/CI    FA_X1     Fall  2.1520 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_27/CO    FA_X1     Fall  2.2250 0.0730 0.0150 0.501123 2.76208  3.2632            1       61.635                 | 
|    mult/i_0/i_28/CI    FA_X1     Fall  2.2250 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_28/S     FA_X1     Fall  2.3150 0.0900 0.0160 1.13771  1.58671  2.72442           1       61.635                 | 
|    mult/i_0/p_0[28]              Fall  2.3150 0.0000                                                                           | 
|    mult/i_2_89/C2      AOI222_X1 Fall  2.3150 0.0000 0.0160          1.50088                                                   | 
|    mult/i_2_89/ZN      AOI222_X1 Rise  2.4150 0.1000 0.0520 0.681542 1.70023  2.38177           1       61.635                 | 
|    mult/i_2_88/A       INV_X1    Rise  2.4150 0.0000 0.0520          1.70023                                                   | 
|    mult/i_2_88/ZN      INV_X1    Fall  2.4240 0.0090 0.0120 0.42588  1.14029  1.56617           1       61.635                 | 
|    mult/out_reg[59]/D  DFF_X1    Fall  2.4240 0.0000 0.0120          1.06234                                                   | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[59]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.2310 37.2842  73.58    110.864           68      75       c    K        | 
|    mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[59]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock ideal network latency        |  0.0880 3.0880 | 
| library setup check                       | -0.0190 3.0690 | 
| data required time                        |  3.0690        | 
|                                           |                | 
| data required time                        |  3.0690        | 
| data arrival time                         | -2.4240        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.6450        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[58]/D 
  
 Path Start Point : mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                      Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                     | 
|    mult/out_reg[32]/CK DFF_X1    Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
|    mult/out_reg[32]/Q  DFF_X1    Fall  0.2020 0.1140 0.0130 1.37019  7.88735  9.25753           4       61.635                 | 
|    mult/i_0/a[0]                 Fall  0.2020 0.0000                                                                           | 
|    mult/i_0/i_0/B      HA_X1     Fall  0.2020 0.0000 0.0130          3.34175                                                   | 
|    mult/i_0/i_0/CO     HA_X1     Fall  0.2380 0.0360 0.0080 0.693576 2.76208  3.45565           1       64.9581                | 
|    mult/i_0/i_1/CI     FA_X1     Fall  0.2380 0.0000 0.0080          2.66475                                                   | 
|    mult/i_0/i_1/CO     FA_X1     Fall  0.3080 0.0700 0.0150 0.495635 2.76208  3.25771           1       64.9581                | 
|    mult/i_0/i_2/CI     FA_X1     Fall  0.3080 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_2/CO     FA_X1     Fall  0.3830 0.0750 0.0170 1.30093  2.76208  4.06301           1       64.9581                | 
|    mult/i_0/i_3/CI     FA_X1     Fall  0.3830 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_3/CO     FA_X1     Fall  0.4570 0.0740 0.0150 0.495635 2.76208  3.25771           1       64.9581                | 
|    mult/i_0/i_4/CI     FA_X1     Fall  0.4570 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_4/CO     FA_X1     Fall  0.5310 0.0740 0.0160 0.801567 2.76208  3.56365           1       64.9581                | 
|    mult/i_0/i_5/CI     FA_X1     Fall  0.5310 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_5/CO     FA_X1     Fall  0.6040 0.0730 0.0150 0.499295 2.76208  3.26137           1       64.9581                | 
|    mult/i_0/i_6/CI     FA_X1     Fall  0.6040 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_6/CO     FA_X1     Fall  0.6770 0.0730 0.0160 0.681542 2.76208  3.44362           1       64.9581                | 
|    mult/i_0/i_7/CI     FA_X1     Fall  0.6770 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_7/CO     FA_X1     Fall  0.7500 0.0730 0.0150 0.462384 2.76208  3.22446           1       64.9916                | 
|    mult/i_0/i_8/CI     FA_X1     Fall  0.7500 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_8/CO     FA_X1     Fall  0.8240 0.0740 0.0160 1.05101  2.76208  3.81309           1       64.9916                | 
|    mult/i_0/i_9/CI     FA_X1     Fall  0.8240 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_9/CO     FA_X1     Fall  0.8970 0.0730 0.0150 0.498379 2.76208  3.26046           1       64.9916                | 
|    mult/i_0/i_10/CI    FA_X1     Fall  0.8970 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_10/CO    FA_X1     Fall  0.9720 0.0750 0.0160 1.18849  2.76208  3.95057           1       64.9916                | 
|    mult/i_0/i_11/CI    FA_X1     Fall  0.9720 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_11/CO    FA_X1     Fall  1.0450 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_12/CI    FA_X1     Fall  1.0450 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_12/CO    FA_X1     Fall  1.1200 0.0750 0.0160 1.18849  2.76208  3.95057           1       64.9916                | 
|    mult/i_0/i_13/CI    FA_X1     Fall  1.1200 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_13/CO    FA_X1     Fall  1.1950 0.0750 0.0160 1.15467  2.76208  3.91675           1       64.9916                | 
|    mult/i_0/i_14/CI    FA_X1     Fall  1.1950 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_14/CO    FA_X1     Fall  1.2680 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_15/CI    FA_X1     Fall  1.2680 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_15/CO    FA_X1     Fall  1.3410 0.0730 0.0150 0.500209 2.76208  3.26229           1       64.9916                | 
|    mult/i_0/i_16/CI    FA_X1     Fall  1.3410 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_16/CO    FA_X1     Fall  1.4140 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_17/CI    FA_X1     Fall  1.4140 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_17/CO    FA_X1     Fall  1.4870 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_18/CI    FA_X1     Fall  1.4870 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_18/CO    FA_X1     Fall  1.5620 0.0750 0.0170 1.34525  2.76208  4.10733           1       66.9475                | 
|    mult/i_0/i_19/CI    FA_X1     Fall  1.5620 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_19/CO    FA_X1     Fall  1.6370 0.0750 0.0160 1.17033  2.76208  3.93241           1       66.9475                | 
|    mult/i_0/i_20/CI    FA_X1     Fall  1.6370 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_20/CO    FA_X1     Fall  1.7100 0.0730 0.0150 0.500209 2.76208  3.26229           1       66.9475                | 
|    mult/i_0/i_21/CI    FA_X1     Fall  1.7100 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_21/CO    FA_X1     Fall  1.7830 0.0730 0.0150 0.42588  2.76208  3.18796           1       66.9475                | 
|    mult/i_0/i_22/CI    FA_X1     Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_22/CO    FA_X1     Fall  1.8560 0.0730 0.0150 0.509204 2.76208  3.27128           1       66.9475                | 
|    mult/i_0/i_23/CI    FA_X1     Fall  1.8560 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_23/CO    FA_X1     Fall  1.9310 0.0750 0.0160 1.13868  2.76208  3.90076           1       66.9475                | 
|    mult/i_0/i_24/CI    FA_X1     Fall  1.9310 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_24/CO    FA_X1     Fall  2.0050 0.0740 0.0160 0.71723  2.76208  3.47931           1       66.9475                | 
|    mult/i_0/i_25/CI    FA_X1     Fall  2.0050 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_25/CO    FA_X1     Fall  2.0790 0.0740 0.0160 0.739999 2.76208  3.50208           1       66.9475                | 
|    mult/i_0/i_26/CI    FA_X1     Fall  2.0790 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_26/CO    FA_X1     Fall  2.1520 0.0730 0.0150 0.462384 2.76208  3.22446           1       66.9475                | 
|    mult/i_0/i_27/CI    FA_X1     Fall  2.1520 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_27/S     FA_X1     Fall  2.2410 0.0890 0.0160 0.704223 1.58671  2.29094           1       61.635                 | 
|    mult/i_0/p_0[27]              Fall  2.2410 0.0000                                                                           | 
|    mult/i_2_87/C2      AOI222_X1 Fall  2.2410 0.0000 0.0160          1.50088                                                   | 
|    mult/i_2_87/ZN      AOI222_X1 Rise  2.3390 0.0980 0.0500 0.42588  1.70023  2.12611           1       61.635                 | 
|    mult/i_2_86/A       INV_X1    Rise  2.3390 0.0000 0.0500          1.70023                                                   | 
|    mult/i_2_86/ZN      INV_X1    Fall  2.3480 0.0090 0.0110 0.42588  1.14029  1.56617           1       61.635                 | 
|    mult/out_reg[58]/D  DFF_X1    Fall  2.3480 0.0000 0.0110          1.06234                                                   | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[58]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.2310 37.2842  73.58    110.864           68      75       c    K        | 
|    mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[58]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock ideal network latency        |  0.0880 3.0880 | 
| library setup check                       | -0.0190 3.0690 | 
| data required time                        |  3.0690        | 
|                                           |                | 
| data required time                        |  3.0690        | 
| data arrival time                         | -2.3480        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7210        | 
--------------------------------------------------------------


 Timing Path to result[63] 
  
 Path Start Point : outB/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[63] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Fall  1.5000 1.5000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    outB/clk                   Fall  1.5000 0.0000                                                                           | 
|    outB/i_0_0/A        INV_X4 Fall  1.5310 0.0310 0.2320          5.70005                                     L             | 
|    outB/i_0_0/ZN       INV_X4 Rise  1.5480 0.0170 0.0970 38.1682  59.8282  97.9964           63      64.9916  L    K        | 
| Data Path:                                                                                                                  | 
|    outB/out_reg[63]/CK DFF_X1 Rise  1.5880 0.0400 0.2310          0.949653                                    L             | 
|    outB/out_reg[63]/Q  DFF_X1 Fall  1.7170 0.1290 0.0250 0.838053 20       20.8381           2       61.635                 | 
|    outB/out[63]               Fall  1.7170 0.0000                                                                           | 
|    result[63]                 Fall  1.7180 0.0010 0.0250          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.2310 37.2842  73.58   110.864           68      75       c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7180        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7820        | 
--------------------------------------------------------------


 Timing Path to result[62] 
  
 Path Start Point : outB/out_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[62] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Fall  1.5000 1.5000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    outB/clk                   Fall  1.5000 0.0000                                                                           | 
|    outB/i_0_0/A        INV_X4 Fall  1.5310 0.0310 0.2320          5.70005                                     L             | 
|    outB/i_0_0/ZN       INV_X4 Rise  1.5480 0.0170 0.0970 38.1682  59.8282  97.9964           63      64.9916  L    K        | 
| Data Path:                                                                                                                  | 
|    outB/out_reg[63]/CK DFF_X1 Rise  1.5880 0.0400 0.2310          0.949653                                    L             | 
|    outB/out_reg[63]/Q  DFF_X1 Fall  1.7170 0.1290 0.0250 0.838053 20       20.8381           2       61.635                 | 
|    outB/out[63]               Fall  1.7170 0.0000                                                                           | 
|    result[62]                 Fall  1.7180 0.0010 0.0250          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.2310 37.2842  73.58   110.864           68      75       c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7180        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7820        | 
--------------------------------------------------------------


 Timing Path to result[46] 
  
 Path Start Point : outB/out_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[46] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Fall  1.5000 1.5000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    outB/clk                   Fall  1.5000 0.0000                                                                           | 
|    outB/i_0_0/A        INV_X4 Fall  1.5310 0.0310 0.2320          5.70005                                     L             | 
|    outB/i_0_0/ZN       INV_X4 Rise  1.5480 0.0170 0.0970 38.1682  59.8282  97.9964           63      64.9916  L    K        | 
| Data Path:                                                                                                                  | 
|    outB/out_reg[46]/CK DFF_X1 Rise  1.5880 0.0400 0.2310          0.949653                                    L             | 
|    outB/out_reg[46]/Q  DFF_X1 Fall  1.7110 0.1230 0.0200 5.90928  10       15.9093           1       64.9916                | 
|    outB/out[46]               Fall  1.7110 0.0000                                                                           | 
|    result[46]                 Fall  1.7130 0.0020 0.0200          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.2310 37.2842  73.58   110.864           68      75       c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7130        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7870        | 
--------------------------------------------------------------


 Timing Path to result[52] 
  
 Path Start Point : outB/out_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode') 
 Path End Point   : result[52] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Fall  1.5000 1.5000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    outB/clk                   Fall  1.5000 0.0000                                                                           | 
|    outB/i_0_0/A        INV_X4 Fall  1.5310 0.0310 0.2320          5.70005                                     L             | 
|    outB/i_0_0/ZN       INV_X4 Rise  1.5480 0.0170 0.0970 38.1682  59.8282  97.9964           63      64.9916  L    K        | 
| Data Path:                                                                                                                  | 
|    outB/out_reg[52]/CK DFF_X1 Rise  1.5880 0.0400 0.2310          0.949653                                    L             | 
|    outB/out_reg[52]/Q  DFF_X1 Fall  1.7100 0.1220 0.0190 5.23661  10       15.2366           1       66.9475                | 
|    outB/out[52]               Fall  1.7100 0.0000                                                                           | 
|    result[52]                 Fall  1.7120 0.0020 0.0190          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.2310 37.2842  73.58   110.864           68      75       c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| output delay                              | -0.5000 2.5000 | 
| data required time                        |  2.5000        | 
|                                           |                | 
| data required time                        |  2.5000        | 
| data arrival time                         | -1.7120        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7880        | 
--------------------------------------------------------------


 Timing Path to mult/out_reg[57]/D 
  
 Path Start Point : mult/out_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mult/out_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.2310 37.2842  81.3653  118.649           68      75       c    K        | 
|    mult/clk                      Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                     | 
|    mult/out_reg[32]/CK DFF_X1    Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
|    mult/out_reg[32]/Q  DFF_X1    Fall  0.2020 0.1140 0.0130 1.37019  7.88735  9.25753           4       61.635                 | 
|    mult/i_0/a[0]                 Fall  0.2020 0.0000                                                                           | 
|    mult/i_0/i_0/B      HA_X1     Fall  0.2020 0.0000 0.0130          3.34175                                                   | 
|    mult/i_0/i_0/CO     HA_X1     Fall  0.2380 0.0360 0.0080 0.693576 2.76208  3.45565           1       64.9581                | 
|    mult/i_0/i_1/CI     FA_X1     Fall  0.2380 0.0000 0.0080          2.66475                                                   | 
|    mult/i_0/i_1/CO     FA_X1     Fall  0.3080 0.0700 0.0150 0.495635 2.76208  3.25771           1       64.9581                | 
|    mult/i_0/i_2/CI     FA_X1     Fall  0.3080 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_2/CO     FA_X1     Fall  0.3830 0.0750 0.0170 1.30093  2.76208  4.06301           1       64.9581                | 
|    mult/i_0/i_3/CI     FA_X1     Fall  0.3830 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_3/CO     FA_X1     Fall  0.4570 0.0740 0.0150 0.495635 2.76208  3.25771           1       64.9581                | 
|    mult/i_0/i_4/CI     FA_X1     Fall  0.4570 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_4/CO     FA_X1     Fall  0.5310 0.0740 0.0160 0.801567 2.76208  3.56365           1       64.9581                | 
|    mult/i_0/i_5/CI     FA_X1     Fall  0.5310 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_5/CO     FA_X1     Fall  0.6040 0.0730 0.0150 0.499295 2.76208  3.26137           1       64.9581                | 
|    mult/i_0/i_6/CI     FA_X1     Fall  0.6040 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_6/CO     FA_X1     Fall  0.6770 0.0730 0.0160 0.681542 2.76208  3.44362           1       64.9581                | 
|    mult/i_0/i_7/CI     FA_X1     Fall  0.6770 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_7/CO     FA_X1     Fall  0.7500 0.0730 0.0150 0.462384 2.76208  3.22446           1       64.9916                | 
|    mult/i_0/i_8/CI     FA_X1     Fall  0.7500 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_8/CO     FA_X1     Fall  0.8240 0.0740 0.0160 1.05101  2.76208  3.81309           1       64.9916                | 
|    mult/i_0/i_9/CI     FA_X1     Fall  0.8240 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_9/CO     FA_X1     Fall  0.8970 0.0730 0.0150 0.498379 2.76208  3.26046           1       64.9916                | 
|    mult/i_0/i_10/CI    FA_X1     Fall  0.8970 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_10/CO    FA_X1     Fall  0.9720 0.0750 0.0160 1.18849  2.76208  3.95057           1       64.9916                | 
|    mult/i_0/i_11/CI    FA_X1     Fall  0.9720 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_11/CO    FA_X1     Fall  1.0450 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_12/CI    FA_X1     Fall  1.0450 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_12/CO    FA_X1     Fall  1.1200 0.0750 0.0160 1.18849  2.76208  3.95057           1       64.9916                | 
|    mult/i_0/i_13/CI    FA_X1     Fall  1.1200 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_13/CO    FA_X1     Fall  1.1950 0.0750 0.0160 1.15467  2.76208  3.91675           1       64.9916                | 
|    mult/i_0/i_14/CI    FA_X1     Fall  1.1950 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_14/CO    FA_X1     Fall  1.2680 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_15/CI    FA_X1     Fall  1.2680 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_15/CO    FA_X1     Fall  1.3410 0.0730 0.0150 0.500209 2.76208  3.26229           1       64.9916                | 
|    mult/i_0/i_16/CI    FA_X1     Fall  1.3410 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_16/CO    FA_X1     Fall  1.4140 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_17/CI    FA_X1     Fall  1.4140 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_17/CO    FA_X1     Fall  1.4870 0.0730 0.0150 0.42588  2.76208  3.18796           1       64.9916                | 
|    mult/i_0/i_18/CI    FA_X1     Fall  1.4870 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_18/CO    FA_X1     Fall  1.5620 0.0750 0.0170 1.34525  2.76208  4.10733           1       66.9475                | 
|    mult/i_0/i_19/CI    FA_X1     Fall  1.5620 0.0000 0.0170          2.66475                                                   | 
|    mult/i_0/i_19/CO    FA_X1     Fall  1.6370 0.0750 0.0160 1.17033  2.76208  3.93241           1       66.9475                | 
|    mult/i_0/i_20/CI    FA_X1     Fall  1.6370 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_20/CO    FA_X1     Fall  1.7100 0.0730 0.0150 0.500209 2.76208  3.26229           1       66.9475                | 
|    mult/i_0/i_21/CI    FA_X1     Fall  1.7100 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_21/CO    FA_X1     Fall  1.7830 0.0730 0.0150 0.42588  2.76208  3.18796           1       66.9475                | 
|    mult/i_0/i_22/CI    FA_X1     Fall  1.7830 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_22/CO    FA_X1     Fall  1.8560 0.0730 0.0150 0.509204 2.76208  3.27128           1       66.9475                | 
|    mult/i_0/i_23/CI    FA_X1     Fall  1.8560 0.0000 0.0150          2.66475                                                   | 
|    mult/i_0/i_23/CO    FA_X1     Fall  1.9310 0.0750 0.0160 1.13868  2.76208  3.90076           1       66.9475                | 
|    mult/i_0/i_24/CI    FA_X1     Fall  1.9310 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_24/CO    FA_X1     Fall  2.0050 0.0740 0.0160 0.71723  2.76208  3.47931           1       66.9475                | 
|    mult/i_0/i_25/CI    FA_X1     Fall  2.0050 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_25/CO    FA_X1     Fall  2.0790 0.0740 0.0160 0.739999 2.76208  3.50208           1       66.9475                | 
|    mult/i_0/i_26/CI    FA_X1     Fall  2.0790 0.0000 0.0160          2.66475                                                   | 
|    mult/i_0/i_26/S     FA_X1     Fall  2.1680 0.0890 0.0150 0.617526 1.58671  2.20424           1       66.9475                | 
|    mult/i_0/p_0[26]              Fall  2.1680 0.0000                                                                           | 
|    mult/i_2_85/C2      AOI222_X1 Fall  2.1680 0.0000 0.0150          1.50088                                                   | 
|    mult/i_2_85/ZN      AOI222_X1 Rise  2.2660 0.0980 0.0500 0.42588  1.70023  2.12611           1       66.9475                | 
|    mult/i_2_84/A       INV_X1    Rise  2.2660 0.0000 0.0500          1.70023                                                   | 
|    mult/i_2_84/ZN      INV_X1    Fall  2.2750 0.0090 0.0120 0.501123 1.14029  1.64141           1       66.9475                | 
|    mult/out_reg[57]/D  DFF_X1    Fall  2.2750 0.0000 0.0120          1.06234                                                   | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mult/out_reg[57]/CK 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    clk                        Rise  0.0000 0.0000 0.2310 37.2842  73.58    110.864           68      75       c    K        | 
|    mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    mult/out_reg[57]/CK DFF_X1 Rise  0.0880 0.0880 0.2310          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  3.0000 3.0000 | 
| target clock ideal network latency        |  0.0880 3.0880 | 
| library setup check                       | -0.0190 3.0690 | 
| data required time                        |  3.0690        | 
|                                           |                | 
| data required time                        |  3.0690        | 
| data arrival time                         | -2.2750        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.7940        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1782M, PVMEM - 2263M)
