0.6
2017.4
Dec 15 2017
21:07:18
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/alu_16bit_tb.vhd,1520501762,vhdl,,,,alu_16bit_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/alu_tb.vhd,1520504790,vhdl,,,,alu_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/arithmetic_unit_tb.vhd,1520504019,vhdl,,,,arithmetic_unit_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/datapath_tb.vhd,1520501762,vhdl,,,,datapath_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/decoder_3to8_tb.vhd,1520501762,vhdl,,,,decoder_3to8_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/full_adder_tb.vhd,1520503822,vhdl,,,,full_adder_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/function_unit_tb.vhd,1520503424,vhdl,,,,function_unit_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/logic_unit_tb.vhd,1520503322,vhdl,,,,logic_unit_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/mux2_16bit_tb.vhd,1520501763,vhdl,,,,mux2_16bit_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/mux2_1bit_tb.vhd,1520501763,vhdl,,,,mux2_1bit_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/mux8_16bit_tb.vhd,1520501764,vhdl,,,,mux8_16bit_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/reg16_tb.vhd,1520501764,vhdl,,,,reg16_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/register_file_tb.vhd,1520501764,vhdl,,,,register_file_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/shifter_16bit_tb.vhd,1520501764,vhdl,,,,shifter_16bit_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/shifter_tb.vhd,1520502235,vhdl,,,,shifter_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sim_1/new/zero_detect_tb.vhd,1520501933,vhdl,,,,zero_detect_tb,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/alu.vhd,1520501765,vhdl,,,,alu,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/alu_16bit.vhd,1520501765,vhdl,,,,alu_16bit,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/arithmetic_unit.vhd,1520501765,vhdl,,,,arithmetic_unit,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/datapath.vhd,1520505439,vhdl,,,,datapath,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/decoder_3to8.vhd,1520501766,vhdl,,,,decoder_3to8,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/full_adder.vhd,1520503806,vhdl,,,,full_adder,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/function_unit.vhd,1520501766,vhdl,,,,function_unit,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/logic_unit.vhd,1520501766,vhdl,,,,logic_unit,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/mux2_16bit.vhd,1520501766,vhdl,,,,mux2_16bit,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/mux2_1bit.vhd,1520501766,vhdl,,,,mux2_1bit,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/mux8_16bit.vhd,1520501767,vhdl,,,,mux8_16bit,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/reg16.vhd,1520501767,vhdl,,,,reg16,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/register_file.vhd,1520502636,vhdl,,,,register_file,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/shifter.vhd,1520501767,vhdl,,,,shifter,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/shifter_16bit.vhd,1520501767,vhdl,,,,shifter_16bit,,,,,,,,
U:/Computer Architecture/assignment2/vivado_project/vivado_project.srcs/sources_1/new/zero_detect.vhd,1520501768,vhdl,,,,zero_detect,,,,,,,,
