{
	"author": ["Fang Liu", "Jacob J. Flomenberg", "Devaka V. Yasaratne", "Sule Ozev"],
	"booktitle": "Proceedings of the Ninth Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2005",
	"dblpkey": "conf/date/LiuFYO05",
	"doi": "10.1109/DATE.2005.175",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2005.175",
	"isbn": "0-7695-2288-2",
	"pages": "126-131",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["hierarch", "varianc", "analysi", "for", "analog", "circuit", "base", "on", "graph", "model", "and", "correl", "loop", "trace"],
	"tag": ["analysis", "correlation", "graph", "modelling"],
	"title": "Hierarchical Variance Analysis for Analog Circuits Based on Graph Modelling and Correlation Loop Tracing",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2005
}