INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:04:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 buffer6/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            buffer6/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 0.943ns (15.603%)  route 5.101ns (84.397%))
  Logic Levels:           10  (CARRY4=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=853, unset)          0.508     0.508    buffer6/control/clk
    SLICE_X63Y106        FDRE                                         r  buffer6/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer6/control/fullReg_reg/Q
                         net (fo=66, routed)          0.841     1.565    buffer6/control/fullReg_reg_0
    SLICE_X57Y106        LUT3 (Prop_lut3_I1_O)        0.043     1.608 r  buffer6/control/Memory[3][1]_i_1/O
                         net (fo=13, routed)          0.517     2.125    buffer6/control/dataReg_reg[1]
    SLICE_X61Y104        LUT6 (Prop_lut6_I3_O)        0.043     2.168 r  buffer6/control/result0_carry_i_2__0/O
                         net (fo=1, routed)           0.246     2.414    cmpi0/DI[1]
    SLICE_X61Y105        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     2.656 r  cmpi0/result0_carry/CO[3]
                         net (fo=44, routed)          0.741     3.396    fork12/control/generateBlocks[0].regblock/CO[0]
    SLICE_X70Y114        LUT6 (Prop_lut6_I1_O)        0.043     3.439 r  fork12/control/generateBlocks[0].regblock/out0_valid_INST_0_i_2/O
                         net (fo=12, routed)          0.322     3.762    buffer30/fifo/Empty_reg_4
    SLICE_X67Y116        LUT6 (Prop_lut6_I1_O)        0.043     3.805 f  buffer30/fifo/fullReg_i_4__4/O
                         net (fo=3, routed)           0.331     4.136    init0/control/fullReg_reg_4
    SLICE_X67Y115        LUT6 (Prop_lut6_I0_O)        0.043     4.179 f  init0/control/fullReg_i_4__3/O
                         net (fo=2, routed)           0.558     4.737    init2/control/fullReg_reg_7
    SLICE_X61Y111        LUT6 (Prop_lut6_I5_O)        0.043     4.780 r  init2/control/s_loadEn_INST_0_i_3/O
                         net (fo=3, routed)           0.310     5.090    init2/control/transmitValue_reg
    SLICE_X60Y109        LUT5 (Prop_lut5_I2_O)        0.043     5.133 r  init2/control/Full_i_3/O
                         net (fo=4, routed)           0.606     5.739    fork4/control/generateBlocks[4].regblock/dataReg_reg[5]_2
    SLICE_X60Y106        LUT3 (Prop_lut3_I1_O)        0.053     5.792 r  fork4/control/generateBlocks[4].regblock/fullReg_i_5__0/O
                         net (fo=7, routed)           0.326     6.118    fork4/control/generateBlocks[4].regblock/transmitValue_reg_1
    SLICE_X62Y107        LUT6 (Prop_lut6_I0_O)        0.131     6.249 r  fork4/control/generateBlocks[4].regblock/dataReg[5]_i_1__0/O
                         net (fo=6, routed)           0.303     6.552    buffer6/dataReg_reg[5]_1[0]
    SLICE_X60Y108        FDRE                                         r  buffer6/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=853, unset)          0.483    10.683    buffer6/clk
    SLICE_X60Y108        FDRE                                         r  buffer6/dataReg_reg[0]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
    SLICE_X60Y108        FDRE (Setup_fdre_C_CE)      -0.194    10.453    buffer6/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  3.902    




