<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>W00/OS00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>W00/OS00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>W03/wordram_ram_2_DO3</Dynamic>
            <Navigation>W03/wordram_ram_2_DO3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>W03/wordram_ram_0_DO3</Dynamic>
            <Navigation>W03/wordram_ram_0_DO3</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>3</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;F:\ram00\muxram00.vhdl&quot;:20:7:20:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>F:\ram00\muxram00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>7</Navigation>
            <Navigation>20</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;F:\ram00\muxram00.vhdl&quot;:26:9:26:13|Referenced variable rwmux is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>F:\ram00\muxram00.vhdl</Navigation>
            <Navigation>26</Navigation>
            <Navigation>9</Navigation>
            <Navigation>26</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Referenced variable rwmux is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;F:\ram00\muxram00.vhdl&quot;:22:7:22:11|Referenced variable enmux is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>F:\ram00\muxram00.vhdl</Navigation>
            <Navigation>22</Navigation>
            <Navigation>7</Navigation>
            <Navigation>22</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Referenced variable enmux is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;F:\ram00\coderram00.vhdl&quot;:24:10:24:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>F:\ram00\coderram00.vhdl</Navigation>
            <Navigation>24</Navigation>
            <Navigation>10</Navigation>
            <Navigation>24</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;F:\ram00\coderram00.vhdl&quot;:34:6:34:9|Referenced variable clkc is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>F:\ram00\coderram00.vhdl</Navigation>
            <Navigation>34</Navigation>
            <Navigation>6</Navigation>
            <Navigation>34</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Referenced variable clkc is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;F:\ram00\contring00.vhdl&quot;:18:4:18:5|Pruning register bits 3 to 0 of sshift(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>F:\ram00\contring00.vhdl</Navigation>
            <Navigation>18</Navigation>
            <Navigation>4</Navigation>
            <Navigation>18</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Pruning register bits 3 to 0 of sshift(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;f:\osc00vhdl\div00.vhdl&quot;:20:0:20:1|Found inferred clock osc00|osc_int_inferred_clock which controls 23 sequential elements including W00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>f:\osc00vhdl\div00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>0</Navigation>
            <Navigation>20</Navigation>
            <Navigation>1</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock which controls 23 sequential elements including W00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:W00.OS00.osc_int&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:W00.OS00.osc_int&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>