/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  reg [12:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [7:0] celloutsig_0_28z;
  wire [18:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_42z;
  reg [12:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [3:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [6:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_16z[4] | ~(celloutsig_0_4z[9]);
  assign celloutsig_1_4z = in_data[167] | ~(celloutsig_1_0z[11]);
  assign celloutsig_1_12z = celloutsig_1_1z[6] | ~(celloutsig_1_0z[18]);
  assign celloutsig_0_0z = in_data[58] | in_data[82];
  assign celloutsig_0_35z = celloutsig_0_29z[3] | celloutsig_0_9z[0];
  assign celloutsig_0_8z = celloutsig_0_5z[0] | in_data[73];
  assign celloutsig_0_2z = in_data[83:61] >= { in_data[35:14], celloutsig_0_0z };
  assign celloutsig_0_20z = { in_data[10:4], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_12z } >= { in_data[79:42], celloutsig_0_16z, celloutsig_0_7z };
  assign celloutsig_0_50z = { celloutsig_0_13z[12:10], celloutsig_0_24z } <= celloutsig_0_22z[3:0];
  assign celloutsig_1_2z = in_data[123:117] <= celloutsig_1_1z[6:0];
  assign celloutsig_1_5z = celloutsig_1_0z[17:3] <= { celloutsig_1_1z[7:3], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_6z[5:2], celloutsig_0_2z } <= in_data[34:30];
  assign celloutsig_0_24z = { celloutsig_0_4z[7:6], celloutsig_0_0z, celloutsig_0_20z } <= in_data[79:76];
  assign celloutsig_0_52z = celloutsig_0_32z[2] & ~(celloutsig_0_15z);
  assign celloutsig_0_12z = celloutsig_0_9z[0] & ~(celloutsig_0_4z[10]);
  assign celloutsig_1_1z = celloutsig_1_0z[7:0] % { 1'h1, celloutsig_1_0z[17:11] };
  assign celloutsig_1_10z = celloutsig_1_0z[12:3] % { 1'h1, celloutsig_1_6z[5:1], celloutsig_1_9z[1:0], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_6z[8:5], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z } % { 1'h1, in_data[40:33], celloutsig_0_2z, in_data[0] };
  assign celloutsig_0_29z = celloutsig_0_5z[3] ? celloutsig_0_13z : { celloutsig_0_14z[10:6], celloutsig_0_3z, 1'h0, celloutsig_0_5z[2:0], celloutsig_0_23z, celloutsig_0_28z };
  assign celloutsig_0_42z = celloutsig_0_35z ? in_data[16:5] : { celloutsig_0_17z[7], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[184] ? in_data[160:142] : in_data[121:103];
  assign celloutsig_1_9z[1:0] = celloutsig_1_1z[7] ? { celloutsig_1_8z, celloutsig_1_4z } : { celloutsig_1_6z[0], celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_0z[7] ? celloutsig_1_6z[6:2] : celloutsig_1_18z[4:0];
  assign celloutsig_0_21z = celloutsig_0_18z[3] ? celloutsig_0_13z[18:5] : { celloutsig_0_6z[7:0], celloutsig_0_9z };
  assign celloutsig_0_51z = { celloutsig_0_42z[7:4], celloutsig_0_50z } !== celloutsig_0_6z[4:0];
  assign celloutsig_1_3z = in_data[116:112] !== celloutsig_1_0z[4:0];
  assign celloutsig_1_8z = { celloutsig_1_0z[11:1], celloutsig_1_6z } !== { celloutsig_1_0z[18:2], celloutsig_1_3z };
  assign celloutsig_0_32z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_31z } >> { celloutsig_0_28z[4:3], celloutsig_0_10z };
  assign celloutsig_0_5z = { celloutsig_0_4z[8:7], celloutsig_0_2z, celloutsig_0_0z } >> celloutsig_0_4z[9:6];
  assign celloutsig_1_17z = { celloutsig_1_13z[0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z } >> celloutsig_1_6z[6:3];
  assign celloutsig_1_18z = celloutsig_1_6z[6:1] >> { celloutsig_1_6z[5:4], celloutsig_1_17z };
  assign celloutsig_0_9z = { celloutsig_0_4z[9:8], celloutsig_0_5z } >> { celloutsig_0_4z[7:4], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_16z = { in_data[15:12], celloutsig_0_0z } >> { in_data[39:37], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_18z = { in_data[62], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_3z } >> in_data[63:60];
  assign celloutsig_0_19z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z } >> celloutsig_0_4z[12:9];
  assign celloutsig_0_6z = { in_data[28:20], celloutsig_0_0z, celloutsig_0_0z } - celloutsig_0_4z[10:0];
  assign celloutsig_1_13z = celloutsig_1_6z[5:0] - { celloutsig_1_10z[5:2], celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_0_13z = { in_data[54:38], celloutsig_0_12z, celloutsig_0_12z } - { celloutsig_0_5z[0], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_17z = { celloutsig_0_14z[10:8], celloutsig_0_16z } - celloutsig_0_14z[9:2];
  always_latch
    if (clkin_data[64]) celloutsig_0_28z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_28z = { celloutsig_0_19z[2:0], celloutsig_0_24z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_4z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  always_latch
    if (clkin_data[96]) celloutsig_1_6z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_6z = { celloutsig_1_1z[6:1], celloutsig_1_4z };
  always_latch
    if (clkin_data[64]) celloutsig_0_22z = 13'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_22z = { celloutsig_0_14z[6], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_0_3z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & in_data[43]));
  assign celloutsig_0_7z = ~((celloutsig_0_6z[10] & celloutsig_0_2z) | (celloutsig_0_4z[3] & celloutsig_0_4z[4]));
  assign celloutsig_0_11z = ~((celloutsig_0_2z & in_data[39]) | (celloutsig_0_0z & celloutsig_0_8z));
  assign celloutsig_0_15z = ~((celloutsig_0_0z & celloutsig_0_2z) | (celloutsig_0_10z & celloutsig_0_0z));
  assign celloutsig_0_23z = ~((celloutsig_0_5z[1] & celloutsig_0_0z) | (celloutsig_0_21z[13] & celloutsig_0_15z));
  assign celloutsig_1_9z[7:2] = celloutsig_1_6z[6:1];
  assign { out_data[133:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
