

================================================================
== Vitis HLS Report for 'tasi_metaLoader'
================================================================
* Date:           Sat Mar 18 14:38:44 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.027 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %tasi_meta2pkgPushCmd, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %tasi_meta2pkgPushCmd, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %tasi_meta2pkgPushCmd, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txAppStream2event_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txAppStream2event_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txAppStream2event_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %tasi_meta2pkgPushCmd, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i70 %txSar2txApp_upd_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i35 %txApp2txSar_upd_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txAppStream2event_mergeEvent, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateTable2txApp_rsp, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txApp2stateTable_req, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m_axis_tx_data_rsp, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_tx_data_req_metadata, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:39]   --->   Operation 31 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tai_state_load = load i1 %tai_state"   --->   Operation 32 'load' 'tai_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%len_V = load i16 %tasi_writeMeta_length_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:89]   --->   Operation 33 'load' 'len_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tai_state_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:57]   --->   Operation 34 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %s_axis_tx_data_req_metadata, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 35 'nbreadreq' 'tmp_i' <Predicate = (!tai_state_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:60]   --->   Operation 36 'br' 'br_ln60' <Predicate = (!tai_state_load)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%s_axis_tx_data_req_metadata_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %s_axis_tx_data_req_metadata" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 37 'read' 's_axis_tx_data_req_metadata_read' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i32 %s_axis_tx_data_req_metadata_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'trunc' 'trunc_ln144' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln144_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %s_axis_tx_data_req_metadata_read, i32 16, i32 31" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 39 'partselect' 'trunc_ln144_s' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_s, i16 %tasi_writeMeta_length_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 40 'store' 'store_ln144' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %tai_state"   --->   Operation 41 'store' 'store_ln0' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln70 = br void %tasi_metaLoader.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:70]   --->   Operation 42 'br' 'br_ln70' <Predicate = (!tai_state_load)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_i_298 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i70P0A, i70 %txSar2txApp_upd_rsp, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 43 'nbreadreq' 'tmp_i_298' <Predicate = (tai_state_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 70> <Depth = 64> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_i_298, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:72]   --->   Operation 44 'br' 'br_ln72' <Predicate = (tai_state_load)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_5_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %stateTable2txApp_rsp, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 45 'nbreadreq' 'tmp_5_i' <Predicate = (tai_state_load & tmp_i_298)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_5_i, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:72]   --->   Operation 46 'br' 'br_ln72' <Predicate = (tai_state_load & tmp_i_298)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.16ns)   --->   "%state_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %stateTable2txApp_rsp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 47 'read' 'state_5' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (1.06ns)   --->   "%txSar2txApp_upd_rsp_read = read i70 @_ssdm_op_Read.ap_fifo.volatile.i70P0A, i70 %txSar2txApp_upd_rsp" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 48 'read' 'txSar2txApp_upd_rsp_read' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 70> <Depth = 64> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%writeSar_ackd_V = partselect i18 @_ssdm_op_PartSelect.i18.i70.i32.i32, i70 %txSar2txApp_upd_rsp_read, i32 16, i32 33" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'partselect' 'writeSar_ackd_V' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%writeSar_mempt_V = partselect i18 @_ssdm_op_PartSelect.i18.i70.i32.i32, i70 %txSar2txApp_upd_rsp_read, i32 34, i32 51" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 50 'partselect' 'writeSar_mempt_V' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%writeSar_min_window_V = partselect i18 @_ssdm_op_PartSelect.i18.i70.i32.i32, i70 %txSar2txApp_upd_rsp_read, i32 52, i32 69" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 51 'partselect' 'writeSar_min_window_V' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%usedLength = sub i18 %writeSar_mempt_V, i18 %writeSar_ackd_V"   --->   Operation 52 'sub' 'usedLength' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln86 = icmp_eq  i32 %state_5, i32 3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:86]   --->   Operation 53 'icmp' 'icmp_ln86' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:86]   --->   Operation 54 'br' 'br_ln86' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %tai_state"   --->   Operation 56 'store' 'store_ln0' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln123 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:123]   --->   Operation 57 'br' 'br_ln123' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln124 = br void %tasi_metaLoader.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:124]   --->   Operation 58 'br' 'br_ln124' <Predicate = (tai_state_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144, i16 %tasi_writeMeta_sessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 59 'store' 'store_ln144' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln229 = sub i18 %writeSar_ackd_V, i18 %writeSar_mempt_V"   --->   Operation 60 'sub' 'sub_ln229' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%maxWriteLength = add i18 %sub_ln229, i18 262143"   --->   Operation 61 'add' 'maxWriteLength' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.69ns)   --->   "%icmp_ln1080 = icmp_ugt  i18 %writeSar_min_window_V, i18 %usedLength"   --->   Operation 62 'icmp' 'icmp_ln1080' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.79ns)   --->   "%usableWindow_V = sub i18 %writeSar_min_window_V, i18 %usedLength"   --->   Operation 63 'sub' 'usableWindow_V' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.29ns)   --->   "%usableWindow_V_1 = select i1 %icmp_ln1080, i18 %usableWindow_V, i18 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:81]   --->   Operation 64 'select' 'usableWindow_V_1' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1080 = zext i16 %len_V"   --->   Operation 65 'zext' 'zext_ln1080' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.69ns)   --->   "%icmp_ln1080_2 = icmp_ugt  i18 %zext_ln1080, i18 %maxWriteLength"   --->   Operation 66 'icmp' 'icmp_ln1080_2' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.69ns)   --->   "%icmp_ln1072 = icmp_ult  i18 %usableWindow_V_1, i18 %zext_ln1080"   --->   Operation 67 'icmp' 'icmp_ln1072' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.12ns)   --->   "%or_ln100 = or i1 %icmp_ln1080_2, i1 %icmp_ln1072" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:100]   --->   Operation 68 'or' 'or_ln100' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %or_ln100, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:100]   --->   Operation 69 'br' 'br_ln100' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 70 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %txApp2stateTable_req, i16 %trunc_ln144" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 70 'write' 'write_ln173' <Predicate = (!tai_state_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i16 %trunc_ln144" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 71 'zext' 'zext_ln173' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.13ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i35P0A, i35 %txApp2txSar_upd_req, i35 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 72 'write' 'write_ln173' <Predicate = (!tai_state_load & tmp_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 35> <Depth = 64> <FIFO>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln69 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:69]   --->   Operation 73 'br' 'br_ln69' <Predicate = (!tai_state_load & tmp_i)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16 %tasi_writeMeta_sessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:89]   --->   Operation 74 'load' 'p_Val2_s' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i13.i18.i16.i16, i13 4096, i18 %maxWriteLength, i16 %len_V, i16 %p_Val2_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 75 'bitconcatenate' 'or_ln' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & !icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln173_6 = zext i63 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 76 'zext' 'zext_ln173_6' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & !icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %m_axis_tx_data_rsp, i64 %zext_ln173_6" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 77 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & !icmp_ln86)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i16 %p_Val2_s"   --->   Operation 78 'trunc' 'trunc_ln232' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_52_i = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i12.i18.i16.i16, i12 %trunc_ln232, i18 %writeSar_mempt_V, i16 0, i16 %len_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 79 'bitconcatenate' 'tmp_52_i' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln173 = or i62 %tmp_52_i, i62 3229614080" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 80 'or' 'or_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln173_7 = zext i62 %or_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 81 'zext' 'zext_ln173_7' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i72P0A, i72 %tasi_meta2pkgPushCmd, i72 %zext_ln173_7" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 82 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 128> <FIFO>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_53_i = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i18.i16.i16, i18 %maxWriteLength, i16 %len_V, i16 %p_Val2_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 83 'bitconcatenate' 'tmp_53_i' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln173_8 = zext i50 %tmp_53_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 84 'zext' 'zext_ln173_8' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %m_axis_tx_data_rsp, i64 %zext_ln173_8" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 85 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln173_s = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i16.i18.i16.i32, i16 %len_V, i18 %writeSar_mempt_V, i16 %p_Val2_s, i32 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 86 'bitconcatenate' 'or_ln173_s' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln173_9 = zext i82 %or_ln173_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 87 'zext' 'zext_ln173_9' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.06ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i85P0A, i85 %txAppStream2event_mergeEvent, i85 %zext_ln173_9" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 88 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_3 : Operation 89 [1/1] (0.79ns)   --->   "%add_ln223 = add i18 %writeSar_mempt_V, i18 %zext_ln1080"   --->   Operation 89 'add' 'add_ln223' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_10 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i1.i18.i16, i1 1, i18 %add_ln223, i16 %p_Val2_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 90 'bitconcatenate' 'p_10' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.13ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i35P0A, i35 %txApp2txSar_upd_req, i35 %p_10" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 91 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 35> <Depth = 64> <FIFO>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i14.i18.i16.i16, i14 8192, i18 %usableWindow_V_1, i16 %len_V, i16 %p_Val2_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 92 'bitconcatenate' 'p_s' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & or_ln100)> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %m_axis_tx_data_rsp, i64 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 93 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 94 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %m_axis_tx_data_rsp, i64 %zext_ln173_6" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 94 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & !icmp_ln86)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln91 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:91]   --->   Operation 95 'br' 'br_ln91' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & !icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %m_axis_tx_data_rsp, i64 %zext_ln173_8" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 96 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 97 'br' 'br_ln0' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & !or_ln100)> <Delay = 0.00>
ST_4 : Operation 98 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %m_axis_tx_data_rsp, i64 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 98 'write' 'write_ln173' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & or_ln100)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln106 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:106]   --->   Operation 99 'br' 'br_ln106' <Predicate = (tai_state_load & tmp_i_298 & tmp_5_i & icmp_ln86 & or_ln100)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_tx_data_req_metadata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tx_data_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tai_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tasi_writeMeta_length_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ tasi_writeMeta_sessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txApp2stateTable_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txApp2txSar_upd_req]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txSar2txApp_upd_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stateTable2txApp_rsp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tasi_meta2pkgPushCmd]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txAppStream2event_mergeEvent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specinterface_ln0                (specinterface ) [ 00000]
specpipeline_ln39                (specpipeline  ) [ 00000]
tai_state_load                   (load          ) [ 01111]
len_V                            (load          ) [ 01110]
br_ln57                          (br            ) [ 00000]
tmp_i                            (nbreadreq     ) [ 01110]
br_ln60                          (br            ) [ 00000]
s_axis_tx_data_req_metadata_read (read          ) [ 00000]
trunc_ln144                      (trunc         ) [ 01110]
trunc_ln144_s                    (partselect    ) [ 00000]
store_ln144                      (store         ) [ 00000]
store_ln0                        (store         ) [ 00000]
br_ln70                          (br            ) [ 00000]
tmp_i_298                        (nbreadreq     ) [ 01111]
br_ln72                          (br            ) [ 00000]
tmp_5_i                          (nbreadreq     ) [ 01111]
br_ln72                          (br            ) [ 00000]
state_5                          (read          ) [ 00000]
txSar2txApp_upd_rsp_read         (read          ) [ 00000]
writeSar_ackd_V                  (partselect    ) [ 01100]
writeSar_mempt_V                 (partselect    ) [ 01110]
writeSar_min_window_V            (partselect    ) [ 01100]
usedLength                       (sub           ) [ 01100]
icmp_ln86                        (icmp          ) [ 01111]
br_ln86                          (br            ) [ 00000]
br_ln0                           (br            ) [ 00000]
store_ln0                        (store         ) [ 00000]
br_ln123                         (br            ) [ 00000]
br_ln124                         (br            ) [ 00000]
store_ln144                      (store         ) [ 00000]
sub_ln229                        (sub           ) [ 00000]
maxWriteLength                   (add           ) [ 01010]
icmp_ln1080                      (icmp          ) [ 00000]
usableWindow_V                   (sub           ) [ 00000]
usableWindow_V_1                 (select        ) [ 01010]
zext_ln1080                      (zext          ) [ 01010]
icmp_ln1080_2                    (icmp          ) [ 00000]
icmp_ln1072                      (icmp          ) [ 00000]
or_ln100                         (or            ) [ 01011]
br_ln100                         (br            ) [ 00000]
write_ln173                      (write         ) [ 00000]
zext_ln173                       (zext          ) [ 00000]
write_ln173                      (write         ) [ 00000]
br_ln69                          (br            ) [ 00000]
p_Val2_s                         (load          ) [ 00000]
or_ln                            (bitconcatenate) [ 00000]
zext_ln173_6                     (zext          ) [ 01001]
trunc_ln232                      (trunc         ) [ 00000]
tmp_52_i                         (bitconcatenate) [ 00000]
or_ln173                         (or            ) [ 00000]
zext_ln173_7                     (zext          ) [ 00000]
write_ln173                      (write         ) [ 00000]
tmp_53_i                         (bitconcatenate) [ 00000]
zext_ln173_8                     (zext          ) [ 01001]
or_ln173_s                       (bitconcatenate) [ 00000]
zext_ln173_9                     (zext          ) [ 00000]
write_ln173                      (write         ) [ 00000]
add_ln223                        (add           ) [ 00000]
p_10                             (bitconcatenate) [ 00000]
write_ln173                      (write         ) [ 00000]
p_s                              (bitconcatenate) [ 01001]
write_ln173                      (write         ) [ 00000]
br_ln91                          (br            ) [ 00000]
write_ln173                      (write         ) [ 00000]
br_ln0                           (br            ) [ 00000]
write_ln173                      (write         ) [ 00000]
br_ln106                         (br            ) [ 00000]
ret_ln0                          (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_tx_data_req_metadata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_data_req_metadata"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_tx_data_rsp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_data_rsp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tai_state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tai_state"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tasi_writeMeta_length_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tasi_writeMeta_length_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tasi_writeMeta_sessionID_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tasi_writeMeta_sessionID_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="txApp2stateTable_req">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2stateTable_req"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="txApp2txSar_upd_req">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2txSar_upd_req"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="txSar2txApp_upd_rsp">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txSar2txApp_upd_rsp"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stateTable2txApp_rsp">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateTable2txApp_rsp"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tasi_meta2pkgPushCmd">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tasi_meta2pkgPushCmd"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="txAppStream2event_mergeEvent">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txAppStream2event_mergeEvent"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P128A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i70P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i70P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i70.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i35P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i13.i18.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i12.i18.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i72P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i18.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i82.i16.i18.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i1.i18.i16"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i14.i18.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_i_nbreadreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="s_axis_tx_data_req_metadata_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_tx_data_req_metadata_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_i_298_nbreadreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="70" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_298/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_5_i_nbreadreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_5_i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="state_5_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="txSar2txApp_upd_rsp_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="70" slack="0"/>
<pin id="146" dir="0" index="1" bw="70" slack="0"/>
<pin id="147" dir="1" index="2" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txSar2txApp_upd_rsp_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln173_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="16" slack="2"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="35" slack="0"/>
<pin id="160" dir="0" index="2" bw="35" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 write_ln173/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="64" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 write_ln173/3 write_ln173/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="write_ln173_write_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="72" slack="0"/>
<pin id="174" dir="0" index="2" bw="62" slack="0"/>
<pin id="175" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln173_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="85" slack="0"/>
<pin id="181" dir="0" index="2" bw="82" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tai_state_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tai_state_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="len_V_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="len_V/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln144_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln144_s_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln144_s/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln144_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln0_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="writeSar_ackd_V_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="18" slack="0"/>
<pin id="221" dir="0" index="1" bw="70" slack="0"/>
<pin id="222" dir="0" index="2" bw="6" slack="0"/>
<pin id="223" dir="0" index="3" bw="7" slack="0"/>
<pin id="224" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="writeSar_ackd_V/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="writeSar_mempt_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="18" slack="0"/>
<pin id="231" dir="0" index="1" bw="70" slack="0"/>
<pin id="232" dir="0" index="2" bw="7" slack="0"/>
<pin id="233" dir="0" index="3" bw="7" slack="0"/>
<pin id="234" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="writeSar_mempt_V/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="writeSar_min_window_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="18" slack="0"/>
<pin id="241" dir="0" index="1" bw="70" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="0" index="3" bw="8" slack="0"/>
<pin id="244" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="writeSar_min_window_V/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="usedLength_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="18" slack="0"/>
<pin id="251" dir="0" index="1" bw="18" slack="0"/>
<pin id="252" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="usedLength/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln86_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln144_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="1"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sub_ln229_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="18" slack="1"/>
<pin id="274" dir="0" index="1" bw="18" slack="1"/>
<pin id="275" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln229/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="maxWriteLength_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="18" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="maxWriteLength/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln1080_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="18" slack="1"/>
<pin id="284" dir="0" index="1" bw="18" slack="1"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1080/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="usableWindow_V_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="18" slack="1"/>
<pin id="288" dir="0" index="1" bw="18" slack="1"/>
<pin id="289" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="usableWindow_V/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="usableWindow_V_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="18" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="usableWindow_V_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln1080_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="1"/>
<pin id="300" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1080/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln1080_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="0" index="1" bw="18" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1080_2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln1072_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="18" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1072/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="or_ln100_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln173_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="2"/>
<pin id="321" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_Val2_s_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="0"/>
<pin id="325" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="or_ln_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="63" slack="0"/>
<pin id="329" dir="0" index="1" bw="13" slack="0"/>
<pin id="330" dir="0" index="2" bw="18" slack="1"/>
<pin id="331" dir="0" index="3" bw="16" slack="2"/>
<pin id="332" dir="0" index="4" bw="16" slack="0"/>
<pin id="333" dir="1" index="5" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln173_6_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="63" slack="0"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_6/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln232_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln232/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_52_i_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="62" slack="0"/>
<pin id="348" dir="0" index="1" bw="12" slack="0"/>
<pin id="349" dir="0" index="2" bw="18" slack="2"/>
<pin id="350" dir="0" index="3" bw="1" slack="0"/>
<pin id="351" dir="0" index="4" bw="16" slack="2"/>
<pin id="352" dir="1" index="5" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52_i/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="or_ln173_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="62" slack="0"/>
<pin id="358" dir="0" index="1" bw="33" slack="0"/>
<pin id="359" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln173/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln173_7_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="62" slack="0"/>
<pin id="364" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_7/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_53_i_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="50" slack="0"/>
<pin id="369" dir="0" index="1" bw="18" slack="1"/>
<pin id="370" dir="0" index="2" bw="16" slack="2"/>
<pin id="371" dir="0" index="3" bw="16" slack="0"/>
<pin id="372" dir="1" index="4" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53_i/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln173_8_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="50" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_8/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="or_ln173_s_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="82" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="2"/>
<pin id="383" dir="0" index="2" bw="18" slack="2"/>
<pin id="384" dir="0" index="3" bw="16" slack="0"/>
<pin id="385" dir="0" index="4" bw="1" slack="0"/>
<pin id="386" dir="1" index="5" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln173_s/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln173_9_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="82" slack="0"/>
<pin id="392" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_9/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln223_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="18" slack="2"/>
<pin id="397" dir="0" index="1" bw="16" slack="1"/>
<pin id="398" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_10_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="35" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="18" slack="0"/>
<pin id="403" dir="0" index="3" bw="16" slack="0"/>
<pin id="404" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_10/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_s_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="0" index="1" bw="14" slack="0"/>
<pin id="413" dir="0" index="2" bw="18" slack="1"/>
<pin id="414" dir="0" index="3" bw="16" slack="2"/>
<pin id="415" dir="0" index="4" bw="16" slack="0"/>
<pin id="416" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="421" class="1005" name="tai_state_load_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tai_state_load "/>
</bind>
</comp>

<comp id="425" class="1005" name="len_V_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="1"/>
<pin id="427" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="len_V "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_i_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="439" class="1005" name="trunc_ln144_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="1"/>
<pin id="441" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln144 "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_i_298_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_298 "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_5_i_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="454" class="1005" name="writeSar_ackd_V_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="18" slack="1"/>
<pin id="456" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="writeSar_ackd_V "/>
</bind>
</comp>

<comp id="459" class="1005" name="writeSar_mempt_V_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="18" slack="1"/>
<pin id="461" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="writeSar_mempt_V "/>
</bind>
</comp>

<comp id="467" class="1005" name="writeSar_min_window_V_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="18" slack="1"/>
<pin id="469" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="writeSar_min_window_V "/>
</bind>
</comp>

<comp id="473" class="1005" name="usedLength_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="18" slack="1"/>
<pin id="475" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="usedLength "/>
</bind>
</comp>

<comp id="479" class="1005" name="icmp_ln86_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="483" class="1005" name="maxWriteLength_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="18" slack="1"/>
<pin id="485" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="maxWriteLength "/>
</bind>
</comp>

<comp id="489" class="1005" name="usableWindow_V_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="18" slack="1"/>
<pin id="491" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="usableWindow_V_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="zext_ln1080_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="18" slack="1"/>
<pin id="496" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1080 "/>
</bind>
</comp>

<comp id="499" class="1005" name="or_ln100_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="1"/>
<pin id="501" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln100 "/>
</bind>
</comp>

<comp id="503" class="1005" name="zext_ln173_6_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="1"/>
<pin id="505" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln173_6 "/>
</bind>
</comp>

<comp id="508" class="1005" name="zext_ln173_8_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="1"/>
<pin id="510" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln173_8 "/>
</bind>
</comp>

<comp id="513" class="1005" name="p_s_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="1"/>
<pin id="515" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="56" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="78" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="80" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="86" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="94" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="100" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="116" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="116" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="211"><net_src comp="197" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="144" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="235"><net_src comp="58" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="144" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="64" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="144" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="66" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="68" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="253"><net_src comp="229" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="219" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="138" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="72" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="8" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="280"><net_src comp="272" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="74" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="295"><net_src comp="282" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="76" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="276" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="290" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="298" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="301" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="326"><net_src comp="8" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="82" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="84" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="323" pin="1"/><net_sink comp="327" pin=4"/></net>

<net id="340"><net_src comp="327" pin="5"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="345"><net_src comp="323" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="88" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="90" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="360"><net_src comp="346" pin="5"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="92" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="373"><net_src comp="96" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="323" pin="1"/><net_sink comp="367" pin=3"/></net>

<net id="378"><net_src comp="367" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="387"><net_src comp="98" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="323" pin="1"/><net_sink comp="380" pin=3"/></net>

<net id="389"><net_src comp="26" pin="0"/><net_sink comp="380" pin=4"/></net>

<net id="393"><net_src comp="380" pin="5"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="405"><net_src comp="102" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="48" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="395" pin="2"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="323" pin="1"/><net_sink comp="399" pin=3"/></net>

<net id="409"><net_src comp="399" pin="4"/><net_sink comp="157" pin=2"/></net>

<net id="417"><net_src comp="104" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="106" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="323" pin="1"/><net_sink comp="410" pin=4"/></net>

<net id="420"><net_src comp="410" pin="5"/><net_sink comp="164" pin=2"/></net>

<net id="424"><net_src comp="185" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="189" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="327" pin=3"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="432"><net_src comp="425" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="434"><net_src comp="425" pin="1"/><net_sink comp="410" pin=3"/></net>

<net id="438"><net_src comp="108" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="193" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="449"><net_src comp="122" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="130" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="219" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="462"><net_src comp="229" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="464"><net_src comp="459" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="465"><net_src comp="459" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="470"><net_src comp="239" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="476"><net_src comp="249" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="482"><net_src comp="255" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="276" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="492"><net_src comp="290" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="497"><net_src comp="298" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="502"><net_src comp="313" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="337" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="511"><net_src comp="375" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="516"><net_src comp="410" pin="5"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="164" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_tx_data_rsp | {4 }
	Port: tai_state | {1 }
	Port: tasi_writeMeta_length_V | {1 }
	Port: tasi_writeMeta_sessionID_V | {2 }
	Port: txApp2stateTable_req | {3 }
	Port: txApp2txSar_upd_req | {3 }
	Port: tasi_meta2pkgPushCmd | {3 }
	Port: txAppStream2event_mergeEvent | {3 }
 - Input state : 
	Port: tasi_metaLoader : s_axis_tx_data_req_metadata | {1 }
	Port: tasi_metaLoader : tai_state | {1 }
	Port: tasi_metaLoader : tasi_writeMeta_length_V | {1 }
	Port: tasi_metaLoader : tasi_writeMeta_sessionID_V | {3 }
	Port: tasi_metaLoader : txSar2txApp_upd_rsp | {1 }
	Port: tasi_metaLoader : stateTable2txApp_rsp | {1 }
  - Chain level:
	State 1
		br_ln57 : 1
		store_ln144 : 1
		usedLength : 1
		br_ln86 : 1
	State 2
		maxWriteLength : 1
		usableWindow_V_1 : 1
		icmp_ln1080_2 : 2
		icmp_ln1072 : 2
		or_ln100 : 3
		br_ln100 : 3
	State 3
		write_ln173 : 1
		or_ln : 1
		zext_ln173_6 : 2
		write_ln173 : 3
		trunc_ln232 : 1
		tmp_52_i : 2
		or_ln173 : 3
		zext_ln173_7 : 3
		write_ln173 : 4
		tmp_53_i : 1
		zext_ln173_8 : 2
		write_ln173 : 3
		or_ln173_s : 1
		zext_ln173_9 : 2
		write_ln173 : 3
		p_10 : 1
		write_ln173 : 2
		p_s : 1
		write_ln173 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|
| Operation|                Functional Unit               |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|
|          |               usedLength_fu_249              |    0    |    25   |
|    sub   |               sub_ln229_fu_272               |    0    |    18   |
|          |             usableWindow_V_fu_286            |    0    |    25   |
|----------|----------------------------------------------|---------|---------|
|          |               icmp_ln86_fu_255               |    0    |    20   |
|   icmp   |              icmp_ln1080_fu_282              |    0    |    13   |
|          |             icmp_ln1080_2_fu_301             |    0    |    13   |
|          |              icmp_ln1072_fu_307              |    0    |    13   |
|----------|----------------------------------------------|---------|---------|
|    add   |             maxWriteLength_fu_276            |    0    |    18   |
|          |               add_ln223_fu_395               |    0    |    25   |
|----------|----------------------------------------------|---------|---------|
|  select  |            usableWindow_V_1_fu_290           |    0    |    18   |
|----------|----------------------------------------------|---------|---------|
|    or    |                or_ln100_fu_313               |    0    |    2    |
|          |                or_ln173_fu_356               |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |            tmp_i_nbreadreq_fu_108            |    0    |    0    |
| nbreadreq|          tmp_i_298_nbreadreq_fu_122          |    0    |    0    |
|          |           tmp_5_i_nbreadreq_fu_130           |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          | s_axis_tx_data_req_metadata_read_read_fu_116 |    0    |    0    |
|   read   |              state_5_read_fu_138             |    0    |    0    |
|          |     txSar2txApp_upd_rsp_read_read_fu_144     |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |           write_ln173_write_fu_150           |    0    |    0    |
|          |               grp_write_fu_157               |    0    |    0    |
|   write  |               grp_write_fu_164               |    0    |    0    |
|          |           write_ln173_write_fu_171           |    0    |    0    |
|          |           write_ln173_write_fu_178           |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   trunc  |              trunc_ln144_fu_193              |    0    |    0    |
|          |              trunc_ln232_fu_342              |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |             trunc_ln144_s_fu_197             |    0    |    0    |
|partselect|            writeSar_ackd_V_fu_219            |    0    |    0    |
|          |            writeSar_mempt_V_fu_229           |    0    |    0    |
|          |         writeSar_min_window_V_fu_239         |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |              zext_ln1080_fu_298              |    0    |    0    |
|          |               zext_ln173_fu_319              |    0    |    0    |
|   zext   |              zext_ln173_6_fu_337             |    0    |    0    |
|          |              zext_ln173_7_fu_362             |    0    |    0    |
|          |              zext_ln173_8_fu_375             |    0    |    0    |
|          |              zext_ln173_9_fu_390             |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |                 or_ln_fu_327                 |    0    |    0    |
|          |                tmp_52_i_fu_346               |    0    |    0    |
|bitconcatenate|                tmp_53_i_fu_367               |    0    |    0    |
|          |               or_ln173_s_fu_380              |    0    |    0    |
|          |                  p_10_fu_399                 |    0    |    0    |
|          |                  p_s_fu_410                  |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   Total  |                                              |    0    |   190   |
|----------|----------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      icmp_ln86_reg_479      |    1   |
|        len_V_reg_425        |   16   |
|    maxWriteLength_reg_483   |   18   |
|       or_ln100_reg_499      |    1   |
|         p_s_reg_513         |   64   |
|    tai_state_load_reg_421   |    1   |
|       tmp_5_i_reg_450       |    1   |
|      tmp_i_298_reg_446      |    1   |
|        tmp_i_reg_435        |    1   |
|     trunc_ln144_reg_439     |   16   |
|   usableWindow_V_1_reg_489  |   18   |
|      usedLength_reg_473     |   18   |
|   writeSar_ackd_V_reg_454   |   18   |
|   writeSar_mempt_V_reg_459  |   18   |
|writeSar_min_window_V_reg_467|   18   |
|     zext_ln1080_reg_494     |   18   |
|     zext_ln173_6_reg_503    |   64   |
|     zext_ln173_8_reg_508    |   64   |
+-----------------------------+--------+
|            Total            |   356  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_157 |  p2  |   2  |  35  |   70   ||    9    |
| grp_write_fu_164 |  p2  |   6  |  64  |   384  ||    31   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   454  || 0.905429||    40   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   190  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   40   |
|  Register |    -   |   356  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   356  |   230  |
+-----------+--------+--------+--------+
