// Seed: 2666367202
module module_0 #(
    parameter id_2 = 32'd89
) ();
  wire id_1;
  ;
  wor _id_2, id_3;
  wire [1 : id_2] id_4;
  assign #1 id_3 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd6,
    parameter id_5 = 32'd34
) (
    id_1,
    _id_2["" : id_5],
    id_3[id_5 : id_2],
    id_4,
    _id_5
);
  input wire _id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  output wire id_4;
  output logic [7:0] id_3;
  input logic [7:0] _id_2;
  output wire id_1;
endmodule
