// Seed: 3045693974
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3
);
  type_5(
      id_1[1], id_1, id_2[1'h0==1]
  );
  assign id_3[1] = id_0;
  logic id_4;
endmodule
