
---------- Begin Simulation Statistics ----------
final_tick                                36110920000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 114750                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739072                       # Number of bytes of host memory used
host_op_rate                                   115226                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   551.70                       # Real time elapsed on the host
host_tick_rate                               65454420                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63306940                       # Number of instructions simulated
sim_ops                                      63569898                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036111                       # Number of seconds simulated
sim_ticks                                 36110920000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.348394                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10623089                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            12594299                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2805786                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11768923                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            896121                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         901846                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5725                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14636249                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3836                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65819                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1505309                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8106356                       # Number of branches committed
system.cpu0.commit.bw_lim_events               297863                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197973                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       16882912                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52852151                       # Number of instructions committed
system.cpu0.commit.committedOps              52917958                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     68253615                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.775314                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.161461                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     38410710     56.28%     56.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15731529     23.05%     79.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8853047     12.97%     92.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3699522      5.42%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       615875      0.90%     98.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       439070      0.64%     99.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       101978      0.15%     99.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       104021      0.15%     99.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       297863      0.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     68253615                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1603963                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50305472                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5138456                       # Number of loads committed
system.cpu0.commit.membars                     131674                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131683      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39929593     75.46%     75.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5138717      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2067412      3.91%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52917958                       # Class of committed instruction
system.cpu0.commit.refs                       7271716                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52852151                       # Number of Instructions Simulated
system.cpu0.committedOps                     52917958                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.347061                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.347061                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             10068812                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1300743                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             9503991                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              75809169                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15161983                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 43368294                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1505598                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2509418                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               762826                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14636249                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10527495                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     55616512                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               101878                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           72                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      84693926                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 102                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          101                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5612182                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.205580                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          12444635                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11519210                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.189604                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          70867513                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.196034                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.327913                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                23501216     33.16%     33.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                28024020     39.54%     72.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                10400726     14.68%     87.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4419548      6.24%     93.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1572380      2.22%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1317894      1.86%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1628048      2.30%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     897      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2784      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            70867513                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 10637514                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 3283140                       # number of floating regfile writes
system.cpu0.idleCycles                         327553                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1621639                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                10592094                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.927075                       # Inst execution rate
system.cpu0.iew.exec_refs                    10016248                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2650362                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                8740067                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7502261                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66465                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           447306                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3119162                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           69800502                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              7365886                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1505424                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             66003167                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 44840                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                43487                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1505598                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               196054                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         4520                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          148164                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1523                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           97                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2363805                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       985902                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           299                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        72971                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1548668                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 50417308                       # num instructions consuming a value
system.cpu0.iew.wb_count                     65414922                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824980                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 41593250                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.918813                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      65460835                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                76289395                       # number of integer regfile reads
system.cpu0.int_regfile_writes               49811458                       # number of integer regfile writes
system.cpu0.ipc                              0.742357                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.742357                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131842      0.20%      0.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             50918725     75.43%     75.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6160      0.01%     75.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8243      0.01%     75.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1578378      2.34%     77.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            2958264      4.38%     82.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             944184      1.40%     83.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            786823      1.17%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     84.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             7454493     11.04%     95.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2655862      3.93%     99.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          65581      0.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              67508592                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                6333279                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           12666546                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      6241438                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           7067539                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     224010                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003318                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 167102     74.60%     74.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 26978     12.04%     86.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                   7493      3.34%     89.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     89.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     89.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    6      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     89.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 20703      9.24%     99.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1722      0.77%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              61267481                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         193515010                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     59173484                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         79615684                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  69602264                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 67508592                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198238                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       16882540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            72850                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           265                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4445708                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     70867513                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.952603                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.159028                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           30972822     43.71%     43.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           22683192     32.01%     75.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11907149     16.80%     92.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2301261      3.25%     95.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1439149      2.03%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1243775      1.76%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             158026      0.22%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             113420      0.16%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              48719      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       70867513                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.948220                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           487190                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          148796                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7502261                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3119162                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9328030                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                        71195066                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1026776                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                9441191                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43414742                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                509386                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                17812139                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                 16948                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                  429                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             96452424                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              73407369                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           59234723                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 41340400                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 85342                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1505598                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles               747466                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                15819976                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         11216916                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        85235508                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         20719                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               570                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1170773                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           570                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   137754854                       # The number of ROB reads
system.cpu0.rob.rob_writes                  142215821                       # The number of ROB writes
system.cpu0.timesIdled                           9081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  142                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.766272                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 951460                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1004007                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           179882                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1256132                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             10753                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          13652                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2899                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1546552                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1820                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65651                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           173129                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    929399                       # Number of branches committed
system.cpu1.commit.bw_lim_events                20677                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197196                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1307709                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3806403                       # Number of instructions committed
system.cpu1.commit.committedOps               3872112                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     13233497                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.292599                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.839804                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     11198532     84.62%     84.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1075327      8.13%     92.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       393785      2.98%     95.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       385897      2.92%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       122128      0.92%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        28428      0.21%     99.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         5605      0.04%     99.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3118      0.02%     99.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        20677      0.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     13233497                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17193                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3589908                       # Number of committed integer instructions.
system.cpu1.commit.loads                       986141                       # Number of loads committed
system.cpu1.commit.membars                     131319                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131319      3.39%      3.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2335073     60.30%     63.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.71% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1051786     27.16%     90.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        353242      9.12%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3872112                       # Class of committed instruction
system.cpu1.commit.refs                       1405052                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3806403                       # Number of Instructions Simulated
system.cpu1.committedOps                      3872112                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.554025                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.554025                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles              8983559                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 6887                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              886737                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               5850606                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                  999940                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3140351                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                173318                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                12704                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               190937                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1546552                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   759156                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     12445707                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                55210                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6082696                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 360142                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.114322                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            862323                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            962213                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.449636                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          13488105                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.455860                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.830141                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 9256624     68.63%     68.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2997581     22.22%     90.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  806089      5.98%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  266434      1.98%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   86419      0.64%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   59527      0.44%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13385      0.10%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     365      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1681      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            13488105                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu1.idleCycles                          39948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              179012                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1083219                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.348259                       # Inst execution rate
system.cpu1.iew.exec_refs                     1677118                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    522915                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                7685274                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1255566                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66018                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           165185                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              597383                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5179456                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1154203                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           217211                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4711269                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 44834                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                41717                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                173318                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               194215                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3122                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           37260                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1770                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          281                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       269425                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       178472                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           281                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        86455                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         92557                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2139524                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4609977                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.792258                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1695055                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.340772                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4614188                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 5944329                       # number of integer regfile reads
system.cpu1.int_regfile_writes                2952950                       # number of integer regfile writes
system.cpu1.ipc                              0.281371                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.281371                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131404      2.67%      2.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3041151     61.71%     64.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 651      0.01%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1275088     25.87%     90.26% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             480122      9.74%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               4928480                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     41                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 79                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                42                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      31703                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006433                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  10268     32.39%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     32.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 20322     64.10%     96.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1106      3.49%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                3      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4828738                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          23387011                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4609950                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          6486889                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   4982075                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  4928480                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197381                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1307343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            10322                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           185                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       625595                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     13488105                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.365395                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.766755                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           10149992     75.25%     75.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2299074     17.05%     92.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             663437      4.92%     97.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             252697      1.87%     99.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              93348      0.69%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              12153      0.09%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              13277      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2394      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1733      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       13488105                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.364316                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           518927                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          161691                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1255566                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             597383                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     85                       # number of misc regfile reads
system.cpu1.numCycles                        13528053                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    58688264                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                8388063                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2466744                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                502061                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1172428                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 20294                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  360                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7171450                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5604658                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3503057                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3102119                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 68066                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                173318                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               644817                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1036313                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7171432                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          7360                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               298                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   950175                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           293                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    18392121                       # The number of ROB reads
system.cpu1.rob.rob_writes                   10614448                       # The number of ROB writes
system.cpu1.timesIdled                           2159                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.774343                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 822262                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              858541                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           155651                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1094244                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10401                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13895                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3494                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1325386                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1784                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65674                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           147562                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    798355                       # Number of branches committed
system.cpu2.commit.bw_lim_events                19389                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1132442                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3404076                       # Number of instructions committed
system.cpu2.commit.committedOps               3469809                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     12575488                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.275918                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.821667                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     10758340     85.55%     85.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       960283      7.64%     93.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       351518      2.80%     95.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       336489      2.68%     98.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       114940      0.91%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27561      0.22%     99.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4430      0.04%     99.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2538      0.02%     99.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        19389      0.15%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     12575488                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16291                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3221330                       # Number of committed integer instructions.
system.cpu2.commit.loads                       890938                       # Number of loads committed
system.cpu2.commit.membars                     131349                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131349      3.79%      3.79% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2068511     59.61%     63.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         956606     27.57%     90.99% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        312651      9.01%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3469809                       # Class of committed instruction
system.cpu2.commit.refs                       1269281                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3404076                       # Number of Instructions Simulated
system.cpu2.committedOps                      3469809                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.769176                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.769176                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles              8962788                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8276                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              767227                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5184275                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  848807                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2650700                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                147741                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14314                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               185370                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1325386                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   632939                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     11906235                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                42713                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       5388560                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 311660                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.103299                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            733336                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            832663                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.419979                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          12795406                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.426300                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.821436                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 9101820     71.13%     71.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2566036     20.05%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  735884      5.75%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  240010      1.88%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   81287      0.64%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   54443      0.43%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13724      0.11%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     481      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1721      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            12795406                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      10                       # number of floating regfile writes
system.cpu2.idleCycles                          35154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              152890                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  928997                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.327105                       # Inst execution rate
system.cpu2.iew.exec_refs                     1503671                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    464618                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                7690668                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1125039                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66045                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           139999                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              526828                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4601807                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1039053                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           181768                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4196938                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 44777                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                42823                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                147741                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               195300                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         3055                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           33062                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1716                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          243                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           92                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       234101                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       148485                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           243                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        71455                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         81435                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  1988459                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4108929                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.794370                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1579573                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.320245                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4111883                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5301945                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2662638                       # number of integer regfile writes
system.cpu2.ipc                              0.265310                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.265310                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131431      3.00%      3.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2678327     61.17%     64.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 654      0.01%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.18% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1151149     26.29%     90.47% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             417080      9.53%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4378706                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     41                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      31224                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007131                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  10121     32.41%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     32.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 19956     63.91%     96.33% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1141      3.65%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4278458                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          21594038                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4108902                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          5733889                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4404367                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4378706                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197440                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1131997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            10072                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           209                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       544622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     12795406                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.342209                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.755651                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            9863353     77.09%     77.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1998531     15.62%     92.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             591339      4.62%     97.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             222473      1.74%     99.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              91546      0.72%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              11188      0.09%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              12745      0.10%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2364      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1867      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       12795406                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.341272                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           490737                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          146067                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1125039                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             526828                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     82                       # number of misc regfile reads
system.cpu2.numCycles                        12830560                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    59385244                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                8388926                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2235582                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                500246                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  999071                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 15233                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  354                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6366540                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               4968622                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3146281                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2626420                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 53097                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                147741                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               624952                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  910699                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6366522                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          8296                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               287                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   942407                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           282                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    17157973                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9424632                       # The number of ROB writes
system.cpu2.timesIdled                           2287                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.731928                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 757877                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              808558                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           139562                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1017084                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10085                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12907                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2822                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1227547                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1787                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65651                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           132801                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    751582                       # Number of branches committed
system.cpu3.commit.bw_lim_events                18076                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197192                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1028559                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3244310                       # Number of instructions committed
system.cpu3.commit.committedOps               3310019                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     12254799                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.270100                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.812912                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     10519106     85.84%     85.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       918578      7.50%     93.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       336451      2.75%     96.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       318144      2.60%     98.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       111074      0.91%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27251      0.22%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         3885      0.03%     99.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2234      0.02%     99.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        18076      0.15%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     12254799                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15630                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3069345                       # Number of committed integer instructions.
system.cpu3.commit.loads                       854142                       # Number of loads committed
system.cpu3.commit.membars                     131322                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131322      3.97%      3.97% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1965348     59.38%     63.34% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         919787     27.79%     91.15% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        292870      8.85%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3310019                       # Class of committed instruction
system.cpu3.commit.refs                       1212681                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3244310                       # Number of Instructions Simulated
system.cpu3.committedOps                      3310019                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.852920                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.852920                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles              8926844                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 6892                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              708838                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4864727                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  778704                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2432457                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                132980                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                12399                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               183314                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1227547                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   584471                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     11636089                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                37268                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5046473                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 279482                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.098203                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            678465                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            767962                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.403716                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          12454299                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.410496                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.810961                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 8996651     72.24%     72.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2393954     19.22%     91.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  705149      5.66%     97.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  212728      1.71%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   77546      0.62%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   53106      0.43%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13317      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     391      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1457      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            12454299                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       7                       # number of floating regfile writes
system.cpu3.idleCycles                          45767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              137687                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  870710                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.318566                       # Inst execution rate
system.cpu3.iew.exec_refs                     1432622                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    437114                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                7559690                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1063349                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             65999                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           123279                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              490923                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4338241                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               995508                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           160169                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              3982095                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 26026                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                38258                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                132980                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               157618                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         3011                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           31743                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1490                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          250                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       209207                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       132384                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           250                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        65411                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         72276                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1930313                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3897426                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.789360                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1523712                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.311792                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3899962                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5019600                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2536200                       # number of integer regfile writes
system.cpu3.ipc                              0.259543                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.259543                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131402      3.17%      3.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2522609     60.90%     64.07% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 642      0.02%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.09% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1099996     26.56%     90.64% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             387546      9.36%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             21      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4142264                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     46                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 85                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           25                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                30                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      30515                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007367                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   9796     32.10%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     32.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 19698     64.55%     96.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1014      3.32%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                3      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4041331                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          20779230                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3897401                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5366553                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4140872                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4142264                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197369                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1028221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued             9973                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           177                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       485839                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     12454299                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.332597                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.748229                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            9682099     77.74%     77.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1892776     15.20%     92.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             554766      4.45%     97.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             207551      1.67%     99.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              89767      0.72%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              11103      0.09%     99.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              12512      0.10%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2152      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1573      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       12454299                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.331379                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           469712                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          136354                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1063349                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             490923                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     80                       # number of misc regfile reads
system.cpu3.numCycles                        12500066                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    59716059                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                8308211                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2142058                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                532117                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  913459                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 16866                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  398                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              5967719                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4669586                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            2974210                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2420187                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 64161                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                132980                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               672075                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  832152                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         5967701                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          7387                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               287                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   947397                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           280                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    16574820                       # The number of ROB reads
system.cpu3.rob.rob_writes                    8876856                       # The number of ROB writes
system.cpu3.timesIdled                           2162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       136052                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        272219                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       100601                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          394                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       856866                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          582                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1700796                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            976                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              54318                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        98772                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36367                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              390                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            214                       # Transaction distribution
system.membus.trans_dist::ReadExReq             82140                       # Transaction distribution
system.membus.trans_dist::ReadExResp            82114                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         54318                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            18                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       408651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 408651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15053056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15053056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              621                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            137080                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  137080    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              137080                       # Request fanout histogram
system.membus.respLayer1.occupancy          738956750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           696061500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                105                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           53                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    556575575.471698                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   3965497742.750267                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           53    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  28879003500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             53                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON     6612414500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  29498505500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       628997                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          628997                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       628997                       # number of overall hits
system.cpu2.icache.overall_hits::total         628997                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3942                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3942                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3942                       # number of overall misses
system.cpu2.icache.overall_misses::total         3942                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     68751999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     68751999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     68751999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     68751999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       632939                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       632939                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       632939                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       632939                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006228                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006228                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006228                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006228                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 17440.892694                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17440.892694                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 17440.892694                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17440.892694                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          132                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3413                       # number of writebacks
system.cpu2.icache.writebacks::total             3413                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          497                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          497                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          497                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          497                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3445                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3445                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3445                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3445                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     59029499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     59029499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     59029499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     59029499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005443                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005443                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005443                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005443                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 17134.832801                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17134.832801                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 17134.832801                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17134.832801                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3413                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       628997                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         628997                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3942                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3942                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     68751999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     68751999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       632939                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       632939                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006228                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006228                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 17440.892694                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17440.892694                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          497                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          497                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3445                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3445                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     59029499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     59029499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005443                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005443                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 17134.832801                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17134.832801                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.024791                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             618242                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3413                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           181.143276                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        197175000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.024791                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.969525                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.969525                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1269323                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1269323                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1148915                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1148915                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1148915                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1148915                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       154374                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154374                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       154374                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154374                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  11210167673                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  11210167673                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  11210167673                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  11210167673                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1303289                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1303289                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1303289                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1303289                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.118450                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.118450                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.118450                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.118450                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 72616.941149                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 72616.941149                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 72616.941149                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 72616.941149                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       150542                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       123483                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2620                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            611                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.458779                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   202.099836                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        93849                       # number of writebacks
system.cpu2.dcache.writebacks::total            93849                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        76733                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        76733                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        76733                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        76733                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77641                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77641                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77641                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77641                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   3668186416                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3668186416                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   3668186416                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3668186416                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059573                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059573                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059573                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059573                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 47245.481331                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 47245.481331                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 47245.481331                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47245.481331                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117902                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       888191                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         888191                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       102555                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       102555                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data   7980308500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7980308500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       990746                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       990746                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.103513                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.103513                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 77814.913949                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 77814.913949                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        59713                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        59713                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42842                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42842                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   1882271000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1882271000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.043242                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.043242                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 43935.180430                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 43935.180430                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       260724                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        260724                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51819                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51819                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   3229859173                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3229859173                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       312543                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       312543                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.165798                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.165798                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 62329.631467                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 62329.631467                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        17020                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        17020                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34799                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34799                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1785915416                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1785915416                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 51320.883244                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 51320.883244                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          120                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          120                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           54                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       977000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       977000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.310345                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.310345                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18092.592593                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18092.592593                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           33                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           33                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           21                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data        93500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        93500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.120690                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.120690                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4452.380952                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4452.380952                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           68                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           68                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           43                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       195500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       195500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.387387                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.387387                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4546.511628                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4546.511628                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           43                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           43                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       153500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       153500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.387387                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.387387                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  3569.767442                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3569.767442                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5249                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5249                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60425                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60425                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    994174500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    994174500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65674                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65674                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.920075                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.920075                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 16453.032685                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 16453.032685                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60425                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60425                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    933749500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    933749500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.920075                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.920075                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 15453.032685                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 15453.032685                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.847647                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1291955                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           137950                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.365386                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        197186500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.847647                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.932739                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.932739                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2876473                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2876473                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 85                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    689814686.046512                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   4401809102.428577                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  28878777500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     6448888500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  29662031500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       580698                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          580698                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       580698                       # number of overall hits
system.cpu3.icache.overall_hits::total         580698                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3772                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3772                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3772                       # number of overall misses
system.cpu3.icache.overall_misses::total         3772                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     75115000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     75115000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     75115000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     75115000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       584470                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       584470                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       584470                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       584470                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006454                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006454                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006454                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006454                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 19913.838812                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19913.838812                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 19913.838812                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19913.838812                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3270                       # number of writebacks
system.cpu3.icache.writebacks::total             3270                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          470                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          470                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          470                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          470                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3302                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3302                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3302                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3302                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     64630000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     64630000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     64630000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     64630000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005650                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005650                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005650                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005650                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 19572.986069                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19572.986069                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 19572.986069                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 19572.986069                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3270                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       580698                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         580698                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3772                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3772                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     75115000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     75115000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       584470                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       584470                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006454                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006454                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 19913.838812                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19913.838812                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          470                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          470                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3302                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3302                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     64630000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     64630000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005650                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005650                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 19572.986069                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19572.986069                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.823243                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             569922                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           174.288073                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        198891000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.823243                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.994476                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.994476                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1172242                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1172242                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1089832                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1089832                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1089832                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1089832                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       151481                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151481                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       151481                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151481                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  11059576630                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11059576630                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  11059576630                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11059576630                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1241313                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1241313                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1241313                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1241313                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.122033                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.122033                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.122033                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.122033                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 73009.662136                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73009.662136                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 73009.662136                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73009.662136                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       149609                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       115628                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2618                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            586                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.146295                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   197.317406                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        93032                       # number of writebacks
system.cpu3.dcache.writebacks::total            93032                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        74449                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        74449                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        74449                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        74449                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        77032                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        77032                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        77032                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        77032                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   3627896953                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3627896953                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   3627896953                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3627896953                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.062057                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.062057                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.062057                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.062057                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 47095.972492                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 47095.972492                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 47095.972492                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47095.972492                       # average overall mshr miss latency
system.cpu3.dcache.replacements                117124                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       848318                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         848318                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       100246                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       100246                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   7886961500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7886961500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       948564                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       948564                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.105682                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.105682                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 78676.071863                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 78676.071863                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        57992                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        57992                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42254                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42254                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   1855084500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1855084500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044545                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044545                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 43903.168931                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43903.168931                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       241514                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        241514                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        51235                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51235                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   3172615130                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3172615130                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       292749                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       292749                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.175013                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.175013                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 61922.809212                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61922.809212                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        16457                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        16457                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34778                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34778                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1772812453                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1772812453                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118798                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118798                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 50975.112226                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 50975.112226                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          126                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          126                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           51                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       706500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       706500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.288136                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.288136                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 13852.941176                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13852.941176                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           32                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           32                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           19                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        88500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        88500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.107345                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.107345                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  4657.894737                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4657.894737                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           77                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           53                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       297000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       297000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          130                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.407692                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.407692                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5603.773585                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5603.773585                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           53                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           53                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       245000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       245000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.407692                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.407692                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4622.641509                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4622.641509                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5273                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5273                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60378                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60378                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    995595000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    995595000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65651                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65651                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.919681                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.919681                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 16489.366988                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 16489.366988                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60378                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60378                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    935217000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    935217000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.919681                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.919681                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 15489.366988                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 15489.366988                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.437017                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1232599                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137308                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.976891                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        198902500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.437017                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.982407                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982407                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2751878                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2751878                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    73341642.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   190200063.627906                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    504627000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    35597528500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    513391500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10514535                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10514535                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10514535                       # number of overall hits
system.cpu0.icache.overall_hits::total       10514535                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        12958                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         12958                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        12958                       # number of overall misses
system.cpu0.icache.overall_misses::total        12958                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    382687497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    382687497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    382687497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    382687497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10527493                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10527493                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10527493                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10527493                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001231                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001231                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001231                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001231                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29532.913798                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29532.913798                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29532.913798                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29532.913798                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1969                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.815789                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11762                       # number of writebacks
system.cpu0.icache.writebacks::total            11762                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1162                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1162                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1162                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1162                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11796                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11796                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11796                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11796                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    341759998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    341759998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    341759998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    341759998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001120                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001120                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001120                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001120                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28972.532893                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28972.532893                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28972.532893                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28972.532893                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11762                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10514535                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10514535                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        12958                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        12958                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    382687497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    382687497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10527493                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10527493                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001231                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001231                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29532.913798                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29532.913798                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1162                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1162                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11796                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11796                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    341759998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    341759998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001120                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001120                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28972.532893                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28972.532893                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998296                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10526244                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11762                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           894.936575                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998296                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999947                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999947                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         21066780                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        21066780                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8314781                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8314781                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8314781                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8314781                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       949175                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        949175                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       949175                       # number of overall misses
system.cpu0.dcache.overall_misses::total       949175                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  21129035037                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21129035037                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  21129035037                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21129035037                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      9263956                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9263956                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      9263956                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9263956                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102459                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102459                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102459                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102459                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22260.420931                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22260.420931                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22260.420931                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22260.420931                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       201467                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       134847                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4109                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            669                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.030664                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   201.565022                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       399870                       # number of writebacks
system.cpu0.dcache.writebacks::total           399870                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       556669                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       556669                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       556669                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       556669                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392506                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392506                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392506                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392506                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   8236607815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8236607815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   8236607815                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8236607815                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042369                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042369                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042369                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042369                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20984.667279                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20984.667279                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20984.667279                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20984.667279                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432729                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6336746                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6336746                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       860098                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       860098                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  15577774500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15577774500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7196844                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7196844                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.119510                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.119510                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18111.627396                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18111.627396                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       516628                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       516628                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343470                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343470                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5561287000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5561287000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.047725                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.047725                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16191.478149                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16191.478149                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1978035                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1978035                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89077                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89077                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   5551260537                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5551260537                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2067112                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2067112                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043092                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043092                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62319.796771                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62319.796771                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40041                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40041                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49036                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49036                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2675320815                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2675320815                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023722                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023722                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 54558.300330                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54558.300330                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          271                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          271                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           86                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           86                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1114000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1114000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.240896                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.240896                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 12953.488372                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12953.488372                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           65                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           65                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       497000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       497000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          236                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          236                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           92                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           92                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       463000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       463000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          328                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          328                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.280488                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.280488                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5032.608696                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5032.608696                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           91                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           91                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       372000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       372000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.277439                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.277439                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4087.912088                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4087.912088                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5609                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5609                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60210                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60210                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    999770500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    999770500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65819                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65819                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.914781                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.914781                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16604.725129                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16604.725129                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60210                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60210                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    939560500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    939560500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.914781                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.914781                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15604.725129                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15604.725129                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.646759                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8773387                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452545                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.386773                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.646759                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.988961                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988961                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         19113497                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        19113497                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9170                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              385031                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3040                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               83272                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3268                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               80833                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                3068                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               80561                       # number of demand (read+write) hits
system.l2.demand_hits::total                   648243                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9170                       # number of overall hits
system.l2.overall_hits::.cpu0.data             385031                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3040                       # number of overall hits
system.l2.overall_hits::.cpu1.data              83272                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3268                       # number of overall hits
system.l2.overall_hits::.cpu2.data              80833                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               3068                       # number of overall hits
system.l2.overall_hits::.cpu3.data              80561                       # number of overall hits
system.l2.overall_hits::total                  648243                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2625                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             41360                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               205                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             31120                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               177                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data             30615                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               234                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data             30331                       # number of demand (read+write) misses
system.l2.demand_misses::total                 136667                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2625                       # number of overall misses
system.l2.overall_misses::.cpu0.data            41360                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              205                       # number of overall misses
system.l2.overall_misses::.cpu1.data            31120                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              177                       # number of overall misses
system.l2.overall_misses::.cpu2.data            30615                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              234                       # number of overall misses
system.l2.overall_misses::.cpu3.data            30331                       # number of overall misses
system.l2.overall_misses::total                136667                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    223047500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   4341291499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     20314000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   3506419998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     16082500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data   3463581998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     24139500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data   3426640497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15021517492                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    223047500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   4341291499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     20314000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   3506419998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     16082500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data   3463581998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     24139500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data   3426640497                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15021517492                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11795                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          426391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3245                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          114392                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          111448                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3302                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          110892                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               784910                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11795                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         426391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3245                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         114392                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         111448                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3302                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         110892                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              784910                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.222552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.097000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.063174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.272047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.051379                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.274702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.070866                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.273518                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.174118                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.222552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.097000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.063174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.272047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.051379                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.274702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.070866                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.273518                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.174118                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84970.476190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104963.527539                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99092.682927                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112674.164460                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90861.581921                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113133.496587                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 103160.256410                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112974.860605                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109913.274543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84970.476190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104963.527539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99092.682927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112674.164460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90861.581921                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113133.496587                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 103160.256410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112974.860605                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109913.274543                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               98772                       # number of writebacks
system.l2.writebacks::total                     98772                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 231                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                231                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         2601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        41358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        31113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data        30603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data        30323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            136436                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        41358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        31113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data        30603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data        30323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           136436                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    195117500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   3927639499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     14923000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   3194870498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      8577000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   3156480998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     18256000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   3122636997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13638501492                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    195117500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   3927639499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     14923000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   3194870498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      8577000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   3156480998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     18256000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   3122636997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13638501492                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.220517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.096995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.049307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.271986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.028157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.274594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.054815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.273446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.173824                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.220517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.096995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.049307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.271986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.028157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.274594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.054815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.273446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.173824                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75016.339869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94966.862493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93268.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102686.031498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88422.680412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 103142.861746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 100861.878453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102979.157636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99962.630772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75016.339869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94966.862493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93268.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102686.031498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88422.680412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 103142.861746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 100861.878453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102979.157636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99962.630772                       # average overall mshr miss latency
system.l2.replacements                         136034                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       682811                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           682811                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       682811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       682811                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        10456                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10456                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        10456                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10456                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           62                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            62                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   68                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.150000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.052632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.125000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.081081                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 29833.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data        15250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        20000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        42000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       122000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.150000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.052632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.125000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.081081                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        21000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data            61423                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            57496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            56962                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            57127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                233008                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          27960                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          18062                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          18073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          18022                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               82117                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2741400499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1927290498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1929488498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1915104497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8513283992                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        75035                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        75149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            315125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.312811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.239048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.240861                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.239817                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.260585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98047.228147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106704.157790                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106760.830963                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 106264.815059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103672.613369                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        27960                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18062                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        18073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        18022                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          82117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2461800499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1746670498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1748758498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1734884497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7692113992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.312811                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.239048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.240861                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.239817                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.260585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88047.228147                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96704.157790                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96760.830963                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 96264.815059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93672.613369                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9170                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3040                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3268                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          3068                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2625                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          205                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          177                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          234                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    223047500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     20314000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     16082500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     24139500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    283583500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11795                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21787                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.222552                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.063174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.051379                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.070866                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.148758                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84970.476190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99092.682927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90861.581921                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 103160.256410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87498.765813                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           202                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2601                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst           97                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          181                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3039                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    195117500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     14923000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      8577000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     18256000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    236873500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.220517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.049307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.028157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.054815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.139487                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75016.339869                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93268.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88422.680412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 100861.878453                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77944.554130                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       323608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        25776                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        23871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        23434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            396689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        13400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        13058                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        12542                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        12309                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51309                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1599891000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1579129500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   1534093500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   1511536000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6224650000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       337008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        38834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        36413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        35743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        447998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.336252                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.344437                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.344375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.114530                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 119394.850746                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120931.957421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122316.496572                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122799.252579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121316.922957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        13398                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        13051                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        12530                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        12301                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1465839000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1448200000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   1407722500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   1387752500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5709514000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.039756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.336071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.344108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.344151                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.114465                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 109407.299597                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110964.677036                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 112348.164405                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112816.234452                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111339.976599                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              18                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.545455                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.782609                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       142499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        77500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        98999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        60500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       379498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.545455                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.782609                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 23749.833333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19799.800000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21083.222222                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.894620                       # Cycle average of tags in use
system.l2.tags.total_refs                     1530794                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    136039                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.252611                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.331717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       19.816430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      833.437425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.995137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       57.579935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.837012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       54.371161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.979200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       49.546604                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.019352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.813904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.056230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.053097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.048385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998921                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          755                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12459871                       # Number of tag accesses
system.l2.tags.data_accesses                 12459871                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        166400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2646720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         10240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1991232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          6208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       1958592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         11584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       1940672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8731648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       166400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         6208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        11584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        194432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6321408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6321408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          41355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          31113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             97                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data          30603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data          30323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              136432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        98772                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              98772                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4608024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         73294173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           283571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         55142101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           171915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         54238219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           320789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         53741971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             241800763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4608024                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       283571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       171915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       320789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5384299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175055302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175055302                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175055302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4608024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        73294173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          283571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        55142101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          171915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        54238219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          320789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        53741971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            416856065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     98770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     40790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     30584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples        97.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     30107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     29795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001745746500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6006                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6006                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              315569                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              93031                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      136432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      98772                       # Number of write requests accepted
system.mem_ctrls.readBursts                    136432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    98772                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2118                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5101                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5486128000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  671570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8004515500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40845.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59595.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    42095                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   66613                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                136432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                98772                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   20038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    2558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       124341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    119.934953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.875147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   135.574436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        80555     64.79%     64.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        33537     26.97%     91.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5103      4.10%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1698      1.37%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          872      0.70%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          688      0.55%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          402      0.32%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          314      0.25%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1172      0.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       124341                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.362471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.666365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    145.073856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6001     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6006                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.442058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.413569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.012605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4890     81.42%     81.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.53%     82.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              714     11.89%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              165      2.75%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               99      1.65%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               36      0.60%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6006                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8596096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  135552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6320064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8731648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6321408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       238.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       175.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    241.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   36110830500                       # Total gap between requests
system.mem_ctrls.avgGap                     153529.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       166400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2610560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        10240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1957376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         6208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      1926848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        11584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      1906880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6320064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4608024.387082910165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 72292813.365043044090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 283570.731512794504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 54204545.328670665622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 171914.755979631649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 53359150.085348144174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 320789.390023848740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 52806187.158898197114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 175018083.172624796629                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2600                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        41355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        31113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst           97                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data        30603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data        30323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        98772                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     87866750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2221569000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      8253250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   1909647500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      4506000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   1891822000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     10673250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   1870177750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 855456630250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33794.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53719.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51582.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61377.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46453.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     61818.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     58968.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61675.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8660922.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            443558220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            235726425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           481021800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          260848620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       2850085680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8104845390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7041460320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19417546455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.719517                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  18139659250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1205620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  16765640750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            444350760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            236147670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           477980160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          254631600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       2850085680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8242913640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6925192320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19431301830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.100437                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17842801750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1205620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17062498250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    647831911.111111                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   4304107110.677305                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  28878869500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     6958484000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  29152436000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       755414                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          755414                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       755414                       # number of overall hits
system.cpu1.icache.overall_hits::total         755414                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3741                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3741                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3741                       # number of overall misses
system.cpu1.icache.overall_misses::total         3741                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     70729000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     70729000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     70729000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     70729000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       759155                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       759155                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       759155                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       759155                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004928                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004928                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004928                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004928                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18906.442128                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18906.442128                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18906.442128                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18906.442128                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3213                       # number of writebacks
system.cpu1.icache.writebacks::total             3213                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          496                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          496                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          496                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          496                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3245                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3245                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3245                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3245                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     60050000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     60050000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     60050000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     60050000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004274                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004274                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004274                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004274                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18505.392912                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18505.392912                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18505.392912                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18505.392912                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3213                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       755414                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         755414                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3741                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3741                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     70729000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     70729000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       759155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       759155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004928                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004928                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18906.442128                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18906.442128                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          496                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          496                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3245                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3245                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     60050000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     60050000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004274                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004274                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18505.392912                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18505.392912                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.026212                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             747214                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3213                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           232.559602                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        194494000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.026212                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.969569                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.969569                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1521555                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1521555                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1290474                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1290474                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1290474                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1290474                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       163536                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        163536                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       163536                       # number of overall misses
system.cpu1.dcache.overall_misses::total       163536                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  11456384063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11456384063                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  11456384063                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11456384063                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1454010                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1454010                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1454010                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1454010                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.112472                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.112472                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.112472                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.112472                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 70054.202518                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 70054.202518                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 70054.202518                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 70054.202518                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       167894                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       126190                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2676                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            628                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.740658                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   200.939490                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        96179                       # number of writebacks
system.cpu1.dcache.writebacks::total            96179                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        83074                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83074                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        83074                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83074                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80462                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80462                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80462                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80462                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3739285426                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3739285426                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3739285426                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3739285426                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055338                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055338                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055338                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055338                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 46472.688052                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 46472.688052                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 46472.688052                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 46472.688052                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120384                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       989987                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         989987                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       110904                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       110904                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   8235341000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8235341000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1100891                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1100891                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.100740                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.100740                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74256.483084                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74256.483084                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        65547                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        65547                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45357                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45357                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   1952112500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1952112500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.041200                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.041200                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 43038.836343                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43038.836343                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       300487                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        300487                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52632                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52632                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   3221043063                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3221043063                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       353119                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       353119                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.149049                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.149049                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 61199.328602                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 61199.328602                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17527                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17527                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35105                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35105                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1787172926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1787172926                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099414                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099414                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 50909.355533                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 50909.355533                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          136                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          136                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           42                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           42                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       503500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       503500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.235955                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.235955                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 11988.095238                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11988.095238                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           29                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           29                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           13                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        72000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        72000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.073034                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.073034                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5538.461538                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5538.461538                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           79                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           79                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           55                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       279000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       279000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.410448                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.410448                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5072.727273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5072.727273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           55                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           55                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       225000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       225000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.410448                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.410448                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4090.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4090.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5313                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5313                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60338                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60338                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    996603500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    996603500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65651                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65651                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.919072                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.919072                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 16517.012496                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 16517.012496                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60338                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60338                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    936265500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    936265500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.919072                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.919072                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 15517.012496                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 15517.012496                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.832481                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1436491                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140696                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.209892                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        194505500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.832481                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932265                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932265                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3180672                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3180672                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  36110920000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            495672                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       781583                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        21658                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          142471                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             455                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           239                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            694                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394704                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21787                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       473886                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           23                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           23                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        35351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1311958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       375649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        10303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       367474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         9874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       365494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2485806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1507584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     52878720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       413312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     13475008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       438912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     13136960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       420608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     13049088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               95320192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          242099                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13071488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1027141                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.192695                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.530767                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 878418     85.52%     85.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 114885     11.18%     96.71% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  18695      1.82%     98.53% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  14922      1.45%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    221      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1027141                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1554938856                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207573914                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5213380                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206653835                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4987412                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679573307                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17726915                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         211717863                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4899917                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                65331927500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134846                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740096                       # Number of bytes of host memory used
host_op_rate                                   135062                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1335.75                       # Real time elapsed on the host
host_tick_rate                               21876126                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180120024                       # Number of instructions simulated
sim_ops                                     180408648                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029221                       # Number of seconds simulated
sim_ticks                                 29221007500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.530252                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4811648                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4883422                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           189851                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5043972                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             29660                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37992                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8332                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5173992                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5464                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5823                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           182582                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4209391                       # Number of branches committed
system.cpu0.commit.bw_lim_events               541535                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22851                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        2640536                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            29910833                       # Number of instructions committed
system.cpu0.commit.committedOps              29916547                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     52280128                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.572236                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.744489                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     44731822     85.56%     85.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2822167      5.40%     90.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       766945      1.47%     92.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       179992      0.34%     92.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       141858      0.27%     93.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       118055      0.23%     93.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1313751      2.51%     95.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1664003      3.18%     98.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       541535      1.04%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     52280128                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8919853                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               59900                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25352815                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8236697                       # Number of loads committed
system.cpu0.commit.membars                       9788                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10271      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16336628     54.61%     54.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6714      0.02%     54.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3940983     13.17%     67.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.84% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        451063      1.51%     69.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       125368      0.42%     69.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       151379      0.51%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4455257     14.89%     85.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        187032      0.63%     86.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3787263     12.66%     98.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       315826      1.06%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         29916547                       # Class of committed instruction
system.cpu0.commit.refs                       8745378                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   29910833                       # Number of Instructions Simulated
system.cpu0.committedOps                     29916547                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.936139                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.936139                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             40874149                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7371                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4419913                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              33972353                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3103681                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  6501338                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                187603                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                13020                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2052462                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5173992                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   643990                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     50213044                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                13506                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      36787798                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                 389744                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.089343                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2311291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4841308                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.635241                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          52719233                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.698009                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.002462                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                27829841     52.79%     52.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                19286261     36.58%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  691147      1.31%     90.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4356541      8.26%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  149211      0.28%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19009      0.04%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  350288      0.66%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   28783      0.05%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8152      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            52719233                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9260584                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8693638                       # number of floating regfile writes
system.cpu0.idleCycles                        5192289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              186588                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4421419                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.798308                       # Inst execution rate
system.cpu0.iew.exec_refs                    24339321                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    515083                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               22816253                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8998330                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             14226                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           143124                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              531950                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           32529972                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             23824238                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           180510                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             46231231                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                315006                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3333554                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                187603                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3979746                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2018120                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            9878                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          129                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         2595                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       761633                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        23269                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          2595                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        46384                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        140204                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 25893832                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30761703                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.859150                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 22246673                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.531185                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30779334                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                49783761                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17185661                       # number of integer regfile writes
system.cpu0.ipc                              0.516492                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.516492                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12812      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17099725     36.84%     36.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6997      0.02%     36.89% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  792      0.00%     36.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3967589      8.55%     45.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                492      0.00%     45.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             493290      1.06%     46.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            125692      0.27%     46.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.32%     47.09% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            153306      0.33%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12061641     25.99%     73.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             192475      0.41%     73.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       11830929     25.49%     99.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        318495      0.69%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46411740                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               19054321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           36106235                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      9012033                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10386431                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5013684                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.108026                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 442276      8.82%      8.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      8.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    4      0.00%      8.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1609      0.03%      8.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   4      0.00%      8.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      8.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               670968     13.38%     22.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 710      0.01%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2546907     50.80%     73.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7478      0.15%     73.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1343725     26.80%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              32358291                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         114547006                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21749670                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         24759562                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  32505230                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46411740                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              24742                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        2613428                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            96843                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1891                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      2320191                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     52719233                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.880357                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.693896                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           36500512     69.24%     69.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            5704529     10.82%     80.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            2726789      5.17%     85.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2020316      3.83%     89.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2748372      5.21%     94.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1318320      2.50%     96.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             753468      1.43%     98.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             488627      0.93%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             458300      0.87%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       52719233                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.801425                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           143023                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           83877                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8998330                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             531950                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9275870                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4816764                       # number of misc regfile writes
system.cpu0.numCycles                        57911522                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      530611                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               29267590                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25230597                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3540986                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4076562                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8350431                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                16906                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             46897566                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              33136409                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           28008981                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  7268220                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                177794                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                187603                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11565739                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 2778389                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10146516                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        36751050                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        353519                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8364                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 12757233                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8181                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    84267999                       # The number of ROB reads
system.cpu0.rob.rob_writes                   65553456                       # The number of ROB writes
system.cpu0.timesIdled                          71308                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2541                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.448387                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4703313                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4729401                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           169486                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4851099                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13244                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14764                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1520                       # Number of indirect misses.
system.cpu1.branchPred.lookups                4928355                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1371                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5496                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           165723                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4035614                       # Number of branches committed
system.cpu1.commit.bw_lim_events               507939                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21363                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2497778                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            28945947                       # Number of instructions committed
system.cpu1.commit.committedOps              28952665                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     49892969                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.580295                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.766063                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     42787548     85.76%     85.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2571364      5.15%     90.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       687058      1.38%     92.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       135240      0.27%     92.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       121627      0.24%     92.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       104346      0.21%     93.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1315214      2.64%     95.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1662633      3.33%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       507939      1.02%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     49892969                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8857704                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               25167                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24430439                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8029460                       # Number of loads committed
system.cpu1.commit.membars                      11068                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11068      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15785488     54.52%     54.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            264      0.00%     54.56% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3918197     13.53%     68.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.10% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        441392      1.52%     69.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       120142      0.41%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       146752      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4262215     14.72%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         35606      0.12%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3772741     13.03%     98.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       311024      1.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28952665                       # Class of committed instruction
system.cpu1.commit.refs                       8381586                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   28945947                       # Number of Instructions Simulated
system.cpu1.committedOps                     28952665                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.752832                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.752832                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             40430039                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 3772                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4317123                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32771880                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1796420                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  5860708                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                169653                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 9381                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2044811                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    4928355                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   498691                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     49210207                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 5917                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      35458981                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 346832                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.097135                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            917981                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4716557                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.698873                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          50301631                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.705232                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.994692                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                26172166     52.03%     52.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                18759873     37.29%     89.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  601941      1.20%     90.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4290749      8.53%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  120412      0.24%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4793      0.01%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  330238      0.66%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   20409      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1050      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            50301631                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9185260                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8638233                       # number of floating regfile writes
system.cpu1.idleCycles                         435763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              168659                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4232419                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.891633                       # Inst execution rate
system.cpu1.iew.exec_refs                    24005991                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    356293                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22501627                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8759388                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             11617                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           126959                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              369233                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           31426618                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             23649698                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           163881                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             45239133                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                309827                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3363422                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                169653                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4003580                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2010985                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4620                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2173                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       729928                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        17107                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2173                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        35958                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        132701                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25345487                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29725954                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.861423                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21833185                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.585879                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29742378                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                48532894                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16530251                       # number of integer regfile writes
system.cpu1.ipc                              0.570505                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.570505                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            12951      0.03%      0.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16478524     36.29%     36.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 269      0.00%     36.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     36.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3945274      8.69%     45.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             483984      1.07%     46.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            120690      0.27%     46.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     46.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.32%     46.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            148461      0.33%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11805528     26.00%     73.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              37708      0.08%     73.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       11908294     26.23%     99.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        313555      0.69%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              45403014                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               19096240                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           36174798                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8950849                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10269640                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    5026594                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.110711                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 440852      8.77%      8.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      8.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      8.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   31      0.00%      8.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      8.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1536      0.03%      8.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  12      0.00%      8.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      8.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               669125     13.31%     22.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 435      0.01%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2557152     50.87%     72.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   64      0.00%     73.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1357380     27.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               7      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              31320417                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         110046420                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20775105                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         23633104                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  31403276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 45403014                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              23342                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2473953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            86965                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          1979                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2235210                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     50301631                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.902615                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.719878                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           34696491     68.98%     68.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            5305700     10.55%     79.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2625126      5.22%     84.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1956353      3.89%     88.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2710468      5.39%     94.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1313851      2.61%     96.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             743150      1.48%     98.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             495960      0.99%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             454532      0.90%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       50301631                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.894863                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           132794                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           78144                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8759388                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             369233                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9205079                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4773939                       # number of misc regfile writes
system.cpu1.numCycles                        50737394                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7630468                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               29014203                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24576284                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3574997                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2751821                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8368160                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                17089                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             45385281                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              31996640                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27219907                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  6641687                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 55660                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                169653                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11475236                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2643623                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10020257                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        35365024                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        249031                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              5983                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12726546                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          5971                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    80824085                       # The number of ROB reads
system.cpu1.rob.rob_writes                   63309744                       # The number of ROB writes
system.cpu1.timesIdled                          11690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.428079                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4721746                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4748906                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           172025                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4874317                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             13242                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15160                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1918                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4953044                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1311                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5532                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           168265                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4045680                       # Number of branches committed
system.cpu2.commit.bw_lim_events               513672                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21611                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        2537103                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            29016369                       # Number of instructions committed
system.cpu2.commit.committedOps              29023178                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     50006729                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.580385                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.765458                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     42871024     85.73%     85.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2590255      5.18%     90.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       689401      1.38%     92.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       137085      0.27%     92.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       121104      0.24%     92.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       105646      0.21%     93.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1328950      2.66%     95.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1649592      3.30%     98.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       513672      1.03%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     50006729                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8886924                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               25303                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24482409                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8047364                       # Number of loads committed
system.cpu2.commit.membars                      11183                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11183      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15815612     54.49%     54.53% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            238      0.00%     54.53% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3929581     13.54%     68.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.07% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        446128      1.54%     69.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       121858      0.42%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       149120      0.51%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4273507     14.72%     85.78% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         35394      0.12%     85.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3779389     13.02%     98.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       313392      1.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29023178                       # Class of committed instruction
system.cpu2.commit.refs                       8401682                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   29016369                       # Number of Instructions Simulated
system.cpu2.committedOps                     29023178                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.752343                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.752343                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             40495899                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 3772                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4331091                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              32905029                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1795771                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  5907519                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                172250                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 9411                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2050102                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4953044                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   507948                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     49333000                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 5992                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      35625444                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                 352020                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.097411                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            912531                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4734988                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.700645                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          50421541                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.706868                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.996809                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                26197456     51.96%     51.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                18828677     37.34%     89.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  605845      1.20%     90.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4303958      8.54%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  121783      0.24%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    4911      0.01%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  336206      0.67%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   21436      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1269      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            50421541                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9221978                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8666400                       # number of floating regfile writes
system.cpu2.idleCycles                         425080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              171544                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4245213                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.894789                       # Inst execution rate
system.cpu2.iew.exec_refs                    24203687                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    358639                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22474061                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8787960                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11876                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           131355                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              371846                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           31536143                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             23845048                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           166842                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             45497003                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                311937                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3344608                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                172250                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3988469                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2029786                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4665                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2257                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       740596                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        17528                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2257                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        37150                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        134394                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25408195                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29807591                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.861119                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21879469                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.586226                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29824133                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                48787623                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16568888                       # number of integer regfile writes
system.cpu2.ipc                              0.570665                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.570665                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            13094      0.03%      0.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16518967     36.18%     36.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 246      0.00%     36.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     36.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3957031      8.67%     44.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     44.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             489452      1.07%     45.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            122389      0.27%     46.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     46.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.32%     46.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            150951      0.33%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     46.86% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11890918     26.04%     72.90% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              37625      0.08%     72.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       12019486     26.32%     99.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        315910      0.69%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              45663845                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               19245912                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           36459495                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8981313                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10321634                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    5071442                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.111060                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 441311      8.70%      8.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      8.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      8.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   30      0.00%      8.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      8.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1700      0.03%      8.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  11      0.00%      8.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      8.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               667069     13.15%     21.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 460      0.01%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.90% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               2586788     51.01%     72.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  106      0.00%     72.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1373959     27.09%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               8      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              31476281                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         110450067                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20826278                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         23729731                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  31512481                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 45663845                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              23662                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        2512965                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            88889                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2051                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2272250                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     50421541                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.905642                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.721737                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           34730406     68.88%     68.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            5332346     10.58%     79.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2635407      5.23%     84.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1966391      3.90%     88.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2731266      5.42%     94.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1324708      2.63%     96.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             748726      1.48%     98.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             497776      0.99%     99.10% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             454515      0.90%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       50421541                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.898070                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           136341                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           79995                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8787960                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             371846                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9239803                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4794143                       # number of misc regfile writes
system.cpu2.numCycles                        50846621                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     7521914                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               28992819                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24634618                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3604519                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2753643                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8419894                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                16375                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             45556396                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32117540                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27321860                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6690489                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 57085                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                172250                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             11546533                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2687242                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10073715                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        35482681                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        265807                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6164                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 12775939                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6136                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    81041495                       # The number of ROB reads
system.cpu2.rob.rob_writes                   63535562                       # The number of ROB writes
system.cpu2.timesIdled                          11231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.365166                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4690011                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4719975                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           165054                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4829966                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12744                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13984                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1240                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4904480                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1153                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5054                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           160937                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4034218                       # Number of branches committed
system.cpu3.commit.bw_lim_events               500033                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          20296                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2431209                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            28939935                       # Number of instructions committed
system.cpu3.commit.committedOps              28946360                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     49831929                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.580880                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.768358                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     42753124     85.79%     85.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2550450      5.12%     90.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       682454      1.37%     92.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       130836      0.26%     92.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       119054      0.24%     92.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       101743      0.20%     92.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1306346      2.62%     95.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1687889      3.39%     99.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       500033      1.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     49831929                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8843222                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               24487                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24438604                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8033238                       # Number of loads committed
system.cpu3.commit.membars                      10714                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        10714      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15797088     54.57%     54.61% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            256      0.00%     54.61% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3916471     13.53%     68.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.14% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        433456      1.50%     69.64% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       117048      0.40%     70.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       142784      0.49%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4259341     14.71%     85.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         35419      0.12%     85.88% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3778951     13.06%     98.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       307056      1.06%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         28946360                       # Class of committed instruction
system.cpu3.commit.refs                       8380767                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   28939935                       # Number of Instructions Simulated
system.cpu3.committedOps                     28946360                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.756110                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.756110                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             40397145                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 4123                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4309902                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              32657714                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1797584                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  5825896                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                164474                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 9878                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2044453                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4904480                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   485462                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     49155820                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6101                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      35277814                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 337182                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.096504                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            905141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4702755                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.694148                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          50229552                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.702616                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.990516                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                26181532     52.12%     52.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                18708310     37.25%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  597274      1.19%     90.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4282480      8.53%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  117191      0.23%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    4169      0.01%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  318994      0.64%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   18619      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     983      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            50229552                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9157735                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8624835                       # number of floating regfile writes
system.cpu3.idleCycles                         592168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              163986                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4225627                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.886961                       # Inst execution rate
system.cpu3.iew.exec_refs                    23868225                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    351438                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               22486094                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8744601                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             10753                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           120175                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              364048                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           31354593                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             23516787                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           158660                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45076887                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                307927                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3360024                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                164474                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              3997257                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      1992349                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4437                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2106                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       711363                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        16519                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2106                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        33675                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        130311                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25289019                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29697282                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.862885                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21821519                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.584342                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29712630                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                48388239                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16524820                       # number of integer regfile writes
system.cpu3.ipc                              0.569440                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.569440                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            12311      0.03%      0.03% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16468832     36.41%     36.43% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 258      0.00%     36.43% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  322      0.00%     36.44% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3942729      8.72%     45.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     45.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             475001      1.05%     46.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            117627      0.26%     46.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     46.46% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.33%     46.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            144425      0.32%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     47.11% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11743130     25.96%     73.07% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              37535      0.08%     73.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       11836552     26.17%     99.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        309369      0.68%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45235547                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               19008414                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           35991776                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8933310                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10213834                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    5015131                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.110867                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 442262      8.82%      8.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      8.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      8      0.00%      8.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   30      0.00%      8.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      8.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1418      0.03%      8.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   8      0.00%      8.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      8.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               686765     13.69%     22.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 431      0.01%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               2537526     50.60%     73.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   80      0.00%     73.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1346598     26.85%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              31229953                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         109809033                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20763972                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         23551098                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  31332464                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45235547                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              22129                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2408233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            85032                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          1833                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2180251                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     50229552                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.900576                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.719097                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           34687225     69.06%     69.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            5281912     10.52%     79.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2611760      5.20%     84.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1960268      3.90%     88.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2693439      5.36%     94.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1303192      2.59%     96.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             739660      1.47%     98.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             495133      0.99%     99.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             456963      0.91%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       50229552                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.890083                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           129693                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           76413                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8744601                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             364048                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9180503                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4757215                       # number of misc regfile writes
system.cpu3.numCycles                        50821720                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     7546102                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               28970698                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24575470                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3535018                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2752024                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               8426192                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                16053                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             45260601                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31906064                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27146437                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6610135                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 50913                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                164474                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             11496315                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2570967                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups          9961796                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        35298805                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        235906                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              5471                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 12690947                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          5434                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    80699377                       # The number of ROB reads
system.cpu3.rob.rob_writes                   63152956                       # The number of ROB writes
system.cpu3.timesIdled                          11852                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1213399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2406895                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4748137                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        10026                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11092837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9176                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23860864                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          19202                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1166462                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        93602                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1099989                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7281                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4392                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35168                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34004                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1166463                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3607361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3607361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     82820352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82820352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            12678                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1213304                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1213304    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1213304                       # Request fanout histogram
system.membus.respLayer1.occupancy         6311753750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          3051211000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2002                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1002                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3790616.766467                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   6650007.923976                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1002    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     39758500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1002                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    25422809500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   3798198000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       491684                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          491684                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       491684                       # number of overall hits
system.cpu2.icache.overall_hits::total         491684                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16264                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16264                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16264                       # number of overall misses
system.cpu2.icache.overall_misses::total        16264                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    512165500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    512165500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    512165500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    512165500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       507948                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       507948                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       507948                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       507948                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.032019                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.032019                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.032019                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.032019                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 31490.746434                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 31490.746434                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 31490.746434                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 31490.746434                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          101                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    16.833333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15749                       # number of writebacks
system.cpu2.icache.writebacks::total            15749                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          515                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          515                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15749                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15749                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15749                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15749                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    480046000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    480046000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    480046000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    480046000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.031005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.031005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.031005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.031005                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 30481.046416                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30481.046416                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 30481.046416                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30481.046416                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15749                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       491684                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         491684                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16264                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16264                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    512165500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    512165500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       507948                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       507948                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.032019                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.032019                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 31490.746434                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 31490.746434                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          515                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          515                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15749                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15749                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    480046000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    480046000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.031005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.031005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 30481.046416                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30481.046416                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             521633                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15781                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            33.054496                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1031645                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1031645                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      2065155                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2065155                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      2065155                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2065155                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      6605768                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       6605768                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      6605768                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6605768                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 239137193692                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 239137193692                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 239137193692                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 239137193692                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8670923                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8670923                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8670923                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8670923                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.761830                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.761830                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.761830                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.761830                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 36201.270419                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 36201.270419                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 36201.270419                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 36201.270419                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     13994069                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        25273                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2079683                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            647                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     6.728943                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    39.061824                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       995433                       # number of writebacks
system.cpu2.dcache.writebacks::total           995433                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3643916                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3643916                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3643916                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3643916                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2961852                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2961852                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2961852                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2961852                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55989946721                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55989946721                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55989946721                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55989946721                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.341584                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.341584                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.341584                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.341584                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 18903.694959                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18903.694959                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 18903.694959                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18903.694959                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2956954                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1805507                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1805507                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      6519615                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6519615                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 235573945500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 235573945500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8325122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8325122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.783125                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.783125                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 36133.106863                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 36133.106863                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      3580015                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3580015                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2939600                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2939600                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  55307139500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  55307139500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.353100                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.353100                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 18814.512008                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18814.512008                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       259648                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        259648                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        86153                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        86153                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   3563248192                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3563248192                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       345801                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       345801                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.249140                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.249140                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 41359.537010                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 41359.537010                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        63901                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        63901                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        22252                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        22252                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    682807221                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    682807221                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.064349                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.064349                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 30685.206768                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 30685.206768                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         2907                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2907                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          987                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          987                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     27279000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     27279000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.253467                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.253467                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27638.297872                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27638.297872                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          567                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          567                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          420                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          420                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1740500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1740500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.107858                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.107858                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4144.047619                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4144.047619                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1497                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1497                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1239                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1239                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      6425500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      6425500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2736                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.452851                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.452851                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5186.037127                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5186.037127                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1229                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1229                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      5275500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      5275500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.449196                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.449196                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4292.514239                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4292.514239                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1210000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1210000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1131000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1131000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1078                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1078                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4454                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4454                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     43174000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     43174000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5532                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5532                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.805134                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.805134                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  9693.309385                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  9693.309385                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4452                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4452                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     38720000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     38720000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.804772                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.804772                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  8697.214735                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  8697.214735                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.136475                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5040427                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2964623                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.700192                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.136475                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.973015                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.973015                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20330766                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20330766                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1644                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          823                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4630083.839611                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   7096394.160542                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          823    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     39954500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            823                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    25410448500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   3810559000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       469379                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          469379                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       469379                       # number of overall hits
system.cpu3.icache.overall_hits::total         469379                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16083                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16083                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16083                       # number of overall misses
system.cpu3.icache.overall_misses::total        16083                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    609119000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    609119000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    609119000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    609119000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       485462                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       485462                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       485462                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       485462                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.033129                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.033129                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.033129                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.033129                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 37873.468880                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 37873.468880                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 37873.468880                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 37873.468880                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          271                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    19.357143                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15475                       # number of writebacks
system.cpu3.icache.writebacks::total            15475                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          608                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          608                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          608                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          608                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15475                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15475                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15475                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15475                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    573538500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    573538500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    573538500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    573538500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.031877                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.031877                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.031877                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.031877                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 37062.261712                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 37062.261712                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 37062.261712                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 37062.261712                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15475                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       469379                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         469379                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16083                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16083                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    609119000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    609119000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       485462                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       485462                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.033129                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.033129                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 37873.468880                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 37873.468880                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          608                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          608                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15475                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15475                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    573538500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    573538500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.031877                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.031877                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 37062.261712                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 37062.261712                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             498932                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15507                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            32.174631                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           986399                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          986399                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      2050076                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2050076                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      2050076                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2050076                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      6588546                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       6588546                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      6588546                       # number of overall misses
system.cpu3.dcache.overall_misses::total      6588546                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 239069312474                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 239069312474                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 239069312474                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 239069312474                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8638622                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8638622                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8638622                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8638622                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.762685                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.762685                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.762685                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.762685                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 36285.595103                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 36285.595103                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 36285.595103                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 36285.595103                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     13808382                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        20133                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2042327                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            523                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     6.761102                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    38.495220                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       979268                       # number of writebacks
system.cpu3.dcache.writebacks::total           979268                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3666599                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3666599                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3666599                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3666599                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2921947                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2921947                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2921947                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2921947                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55328481563                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55328481563                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55328481563                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55328481563                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.338242                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.338242                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.338242                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.338242                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 18935.484307                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18935.484307                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 18935.484307                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18935.484307                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2916510                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      1804025                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1804025                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      6495053                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      6495053                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 234623370000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 234623370000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8299078                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8299078                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.782623                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.782623                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 36123.395760                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 36123.395760                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      3595184                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3595184                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2899869                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2899869                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  54567856500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  54567856500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.349421                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.349421                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 18817.352267                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18817.352267                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       246051                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        246051                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        93493                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        93493                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4445942474                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4445942474                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       339544                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       339544                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.275349                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.275349                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 47553.747061                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 47553.747061                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        71415                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        71415                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        22078                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22078                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data    760625063                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    760625063                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.065023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.065023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 34451.719495                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 34451.719495                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         2603                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2603                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          847                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          847                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     38466500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     38466500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         3450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         3450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.245507                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.245507                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 45414.994097                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 45414.994097                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          580                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          580                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          267                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          267                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1086500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1086500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.077391                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.077391                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  4069.288390                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4069.288390                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1519                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1519                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      7867000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      7867000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2781                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2781                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.453794                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.453794                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6233.755943                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6233.755943                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1251                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1251                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      6676000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      6676000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.449838                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.449838                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5336.530775                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5336.530775                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       925000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       925000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       865000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       865000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1072                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1072                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         3982                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         3982                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     41012000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     41012000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5054                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5054                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.787891                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.787891                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 10299.347062                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 10299.347062                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         3981                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         3981                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     37030000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     37030000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.787693                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.787693                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  9301.682994                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  9301.682994                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.162155                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            4984051                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2923880                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.704602                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.162155                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.973817                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.973817                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20223666                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20223666                       # Number of data accesses
system.cpu0.numPwrStateTransitions                822                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          411                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    646012.165450                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1001347.412897                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          411    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      4143500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            411                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    28955496500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    265511000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       567100                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          567100                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       567100                       # number of overall hits
system.cpu0.icache.overall_hits::total         567100                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76889                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76889                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76889                       # number of overall misses
system.cpu0.icache.overall_misses::total        76889                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3997326999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3997326999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3997326999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3997326999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       643989                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       643989                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       643989                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       643989                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119395                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119395                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119395                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119395                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 51988.281796                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51988.281796                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 51988.281796                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51988.281796                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          665                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    31.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73372                       # number of writebacks
system.cpu0.icache.writebacks::total            73372                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         3517                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3517                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         3517                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3517                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73372                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73372                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73372                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73372                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   3762436499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3762436499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   3762436499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3762436499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113934                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113934                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113934                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113934                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 51278.914286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51278.914286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 51278.914286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51278.914286                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73372                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       567100                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         567100                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76889                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76889                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3997326999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3997326999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       643989                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       643989                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119395                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119395                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 51988.281796                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51988.281796                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         3517                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3517                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73372                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73372                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   3762436499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3762436499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113934                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113934                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 51278.914286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51278.914286                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             640557                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            73404                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.726459                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1361350                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1361350                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      2318519                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2318519                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      2318519                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2318519                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6699077                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6699077                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6699077                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6699077                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 245597875801                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 245597875801                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 245597875801                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 245597875801                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      9017596                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      9017596                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      9017596                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      9017596                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.742889                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.742889                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.742889                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.742889                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36661.449898                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36661.449898                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 36661.449898                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36661.449898                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14336562                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        22486                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2073326                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            539                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     6.914765                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    41.717996                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1005470                       # number of writebacks
system.cpu0.dcache.writebacks::total          1005470                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3715183                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3715183                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3715183                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3715183                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2983894                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2983894                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2983894                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2983894                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  57840934444                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  57840934444                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  57840934444                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  57840934444                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.330897                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.330897                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.330897                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.330897                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19384.379755                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19384.379755                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19384.379755                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19384.379755                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2980901                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1962942                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1962942                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6556012                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6556012                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 238695154500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 238695154500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8518954                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8518954                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.769579                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.769579                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 36408.590237                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36408.590237                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3611269                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3611269                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2944743                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2944743                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  56052278500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  56052278500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.345670                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.345670                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19034.692841                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19034.692841                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       355577                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        355577                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       143065                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       143065                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   6902721301                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6902721301                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       498642                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       498642                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.286909                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.286909                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48248.847035                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48248.847035                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       103914                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       103914                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        39151                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        39151                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1788655944                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1788655944                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.078515                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.078515                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45686.085770                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45686.085770                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3623                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3623                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1501                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1501                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     26369000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     26369000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.292935                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.292935                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17567.621586                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17567.621586                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1223                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1223                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          278                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          278                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1048000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1048000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.054254                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.054254                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  3769.784173                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3769.784173                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2513                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2513                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1651                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1651                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6731000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6731000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4164                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4164                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.396494                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.396494                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4076.923077                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4076.923077                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1564                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1564                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5191000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5191000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.375600                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.375600                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3319.053708                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3319.053708                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       174000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       174000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       150000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       150000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2092                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2092                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3731                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3731                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     36988500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     36988500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5823                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5823                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.640735                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.640735                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  9913.830072                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  9913.830072                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3731                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3731                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     33257500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     33257500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.640735                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.640735                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  8913.830072                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  8913.830072                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.927417                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5318089                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2985558                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.781271                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.927417                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997732                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997732                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         21050940                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        21050940                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               32528                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2261656                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12186                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2236662                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               11921                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2256142                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               10649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2223545                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9045289                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              32528                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2261656                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12186                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2236662                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              11921                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2256142                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              10649                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2223545                       # number of overall hits
system.l2.overall_hits::total                 9045289                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             40845                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            303285                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4008                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            284697                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3828                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            283727                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4826                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            281442                       # number of demand (read+write) misses
system.l2.demand_misses::total                1206658                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            40845                       # number of overall misses
system.l2.overall_misses::.cpu0.data           303285                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4008                       # number of overall misses
system.l2.overall_misses::.cpu1.data           284697                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3828                       # number of overall misses
system.l2.overall_misses::.cpu2.data           283727                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4826                       # number of overall misses
system.l2.overall_misses::.cpu3.data           281442                       # number of overall misses
system.l2.overall_misses::total               1206658                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3284604000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  24464667000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    329946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  22862455000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    315448000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  22746635000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    425401000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  22534540500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      96963697000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3284604000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  24464667000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    329946500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  22862455000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    315448000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  22746635000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    425401000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  22534540500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     96963697000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2564941                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16194                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2521359                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15749                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2539869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2504987                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10251947                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2564941                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16194                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2521359                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15749                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2539869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2504987                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10251947                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.556676                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.118242                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.247499                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.112914                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.243063                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.111709                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.311858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.112353                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117700                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.556676                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.118242                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.247499                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.112914                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.243063                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.111709                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.311858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.112353                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117700                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80416.305545                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80665.601662                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82321.981038                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80304.516732                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 82405.433647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 80170.850853                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88147.741401                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 80068.150809                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80357.232124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80416.305545                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80665.601662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82321.981038                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80304.516732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 82405.433647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 80170.850853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88147.741401                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 80068.150809                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80357.232124                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               93602                       # number of writebacks
system.l2.writebacks::total                     93602                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            198                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            445                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            963                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1110                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            976                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            669                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            556                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6033                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           198                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           445                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           963                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1110                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           976                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           669                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           556                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6033                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        40647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       302840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       283734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       282751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       280886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1200625                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        40647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       302840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       283734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       282751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       280886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1200625                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2865609500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  21410747501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    228183000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  19954067500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    211583500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  19848047002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    339962000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  19687676501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  84545876504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2865609500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  21410747501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    228183000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  19954067500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    211583500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  19848047002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    339962000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  19687676501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  84545876504                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.553978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.118069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.178585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.112532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.172582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.111325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.268627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.112131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.117112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.553978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.118069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.178585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.112532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.172582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.111325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.268627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.112131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117112                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70499.901592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70699.866269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78901.452282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70326.670403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 77845.290655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 70196.204441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 81780.611018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 70091.341331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70418.220930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70499.901592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70699.866269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78901.452282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70326.670403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 77845.290655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 70196.204441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 81780.611018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 70091.341331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70418.220930                       # average overall mshr miss latency
system.l2.replacements                        1209899                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3965239                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3965239                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3965239                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3965239                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        70009                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            70009                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        70009                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        70009                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          851                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           851                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data             520                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             463                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             533                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             565                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2081                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu0.data          520                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          463                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          533                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          565                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2081                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.cpu0.data            46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           140                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           158                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           294                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                638                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu0.data           46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          158                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          294                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            638                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data            22235                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16566                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            18409                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            17092                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 74302                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          16704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           6721                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           5013                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           5725                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               34163                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1437590000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    598874500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    416571500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data    511428500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2964464500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        38939                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        23287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22817                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            108465                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.428979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.288616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.214030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.250909                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314968                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86062.619732                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89104.969499                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 83098.244564                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 89332.489083                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86774.126979                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        16704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         6721                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         5013                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         5725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          34163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1270550000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    531664500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    366441500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    454178500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2622834500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.428979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.288616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.214030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.250909                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76062.619732                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79104.969499                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 73098.244564                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 79332.489083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76774.126979                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         32528                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12186                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         11921                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         10649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              67284                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        40845                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4008                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            53507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3284604000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    329946500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    315448000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    425401000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4355399500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         120791                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.556676                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.247499                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.243063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.311858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.442972                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80416.305545                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82321.981038                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 82405.433647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88147.741401                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81398.686153                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          198                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1116                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1110                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          669                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3093                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        40647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2892                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2718                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        50414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2865609500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    228183000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    211583500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    339962000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3645338000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.553978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.178585                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.172582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.268627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.417366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70499.901592                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78901.452282                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 77845.290655                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 81780.611018                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72308.049351                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2239421                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2220096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2237733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2206453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8903703                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       286581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       277976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       278714                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       275717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1118988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  23027077000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  22263580500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  22330063500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  22023112000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  89643833000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2526002                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2498072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2516447                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2482170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10022691                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.113452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.111276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.110757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.111079                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.111645                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80351.024667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80091.736337                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 80118.198225                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 79875.785679                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80111.523091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          445                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          963                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          976                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          556                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2940                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       286136                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       277013                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       277738                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       275161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1116048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  20140197501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  19422403000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  19481605502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  19233498001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  78277704004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.113276                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.110891                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.110369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.110855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.111352                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70386.800336                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70113.687805                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 70143.824403                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 69899.070003                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70138.295131                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    19214693                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1210923                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.867807                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.548434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       23.634452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      269.719891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.174420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      238.177903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        2.094009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data      238.512883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        2.982329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data      237.155680                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.263398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.232596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.002045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.232923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.231597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          633                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 154908603                       # Number of tag accesses
system.l2.tags.data_accesses                154908603                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2601408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      19380800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        185088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      18153920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        173952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      18096064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        266048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      17972544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           76829824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2601408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       185088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       173952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       266048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3226496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5990528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5990528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          40647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         302825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         283655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         282751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         280821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1200466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        93602                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              93602                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         89025267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        663248863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6334073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        621262631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          5952977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        619282686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          9104683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        615055590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2629266770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     89025267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6334073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      5952977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      9104683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110417001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      205007579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            205007579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      205007579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        89025267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       663248863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6334073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       621262631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         5952977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       619282686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         9104683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       615055590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2834274349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     93287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     40648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    299145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    281387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    280191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    278563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139983750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5807                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5807                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2403454                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87800                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1200467                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      93602                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1200467                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    93602                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10766                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   315                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             55369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             67092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             63606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             62363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             98657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             95628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             78053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             70055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             68709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             55655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            75333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            95822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            94644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            56029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12874830500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5948505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             35181724250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10821.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29571.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1053439                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   83261                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1200467                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                93602                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  485766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  413923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  163594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   60396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   27789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       146285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    561.318303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   347.803042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.764648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32601     22.29%     22.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20356     13.92%     36.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10536      7.20%     43.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7680      5.25%     48.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6242      4.27%     52.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5109      3.49%     56.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4175      2.85%     59.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3753      2.57%     61.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        55833     38.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       146285                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     204.867746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    125.462636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    179.855281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            557      9.59%      9.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1469     25.30%     34.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           745     12.83%     47.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          261      4.49%     52.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          169      2.91%     55.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          241      4.15%     59.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          104      1.79%     61.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           84      1.45%     62.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           88      1.52%     64.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          243      4.18%     68.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          260      4.48%     72.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          238      4.10%     76.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          324      5.58%     82.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          272      4.68%     87.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          233      4.01%     91.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          112      1.93%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          120      2.07%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          161      2.77%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           82      1.41%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           35      0.60%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            8      0.14%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5807                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.063372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.058935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.398645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5638     97.09%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      0.65%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               80      1.38%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               38      0.65%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5807                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               76140864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  689024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5969920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                76829888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5990528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2605.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2629.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29221073500                       # Total gap between requests
system.mem_ctrls.avgGap                      22580.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2601472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     19145280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       185088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     18008768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       173952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     17932224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       266048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     17828032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5969920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 89027457.386607900262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 655188908.185318350792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6334073.183479385450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 616295245.809029698372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 5952977.494016933255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 613675760.495253324509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 9104682.649973653257                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 610110106.573156356812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204302332.833664268255                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        40648                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       302825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2892                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       283655                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2718                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       282751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       280821                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        93602                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1189825250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   8965315000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    107502500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   8288942750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     98181750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   8225678500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    166118500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   8140160000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 720383730500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29271.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29605.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37172.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29221.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     36122.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     29091.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     39961.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     28987.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7696242.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            519306480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            276033120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4275988920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           76180680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       2306743920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13028610840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        249405120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20732269080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        709.498777                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    533545000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    975780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27711682500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            525132720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            279118455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4218469080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          410740920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       2306743920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12955527150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        310949280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21006681525                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        718.889707                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    700198500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    975780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27545029000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2018                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1010                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3814668.316832                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6615960.013017                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1010    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     39838000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1010                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    25368192500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3852815000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       482010                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          482010                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       482010                       # number of overall hits
system.cpu1.icache.overall_hits::total         482010                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16681                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16681                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16681                       # number of overall misses
system.cpu1.icache.overall_misses::total        16681                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    531549000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    531549000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    531549000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    531549000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       498691                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       498691                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       498691                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       498691                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.033450                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.033450                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.033450                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.033450                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 31865.535639                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 31865.535639                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 31865.535639                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 31865.535639                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1026                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.300000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16194                       # number of writebacks
system.cpu1.icache.writebacks::total            16194                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          487                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          487                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          487                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          487                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16194                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16194                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16194                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16194                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    498180500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    498180500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    498180500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    498180500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.032473                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.032473                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.032473                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.032473                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30763.276522                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30763.276522                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30763.276522                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30763.276522                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16194                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       482010                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         482010                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16681                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16681                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    531549000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    531549000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       498691                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       498691                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.033450                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.033450                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 31865.535639                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 31865.535639                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          487                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          487                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16194                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16194                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    498180500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    498180500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.032473                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.032473                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30763.276522                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30763.276522                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             509649                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16226                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            31.409405                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1013576                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1013576                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2046361                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2046361                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2046361                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2046361                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6602122                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6602122                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6602122                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6602122                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 240499163731                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 240499163731                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 240499163731                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 240499163731                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8648483                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8648483                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8648483                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8648483                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.763385                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.763385                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.763385                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.763385                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 36427.555221                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36427.555221                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 36427.555221                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36427.555221                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     14051046                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        22728                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2060879                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            596                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     6.817987                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    38.134228                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       985080                       # number of writebacks
system.cpu1.dcache.writebacks::total           985080                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3662734                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3662734                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3662734                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3662734                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2939388                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2939388                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2939388                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2939388                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55840778767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55840778767                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55840778767                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55840778767                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.339873                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.339873                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.339873                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.339873                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 18997.416730                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18997.416730                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 18997.416730                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18997.416730                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2934514                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1801454                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1801454                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6503315                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6503315                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 235447322000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 235447322000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8304769                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8304769                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.783082                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.783082                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 36204.200781                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36204.200781                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3585982                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3585982                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2917333                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2917333                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  54996267000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  54996267000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.351284                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.351284                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 18851.556199                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18851.556199                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       244907                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        244907                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        98807                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        98807                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   5051841731                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5051841731                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       343714                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       343714                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287469                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287469                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 51128.378870                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51128.378870                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        76752                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        76752                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        22055                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        22055                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    844511767                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    844511767                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064167                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064167                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 38291.170574                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 38291.170574                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         2811                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2811                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          913                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          913                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     22277000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     22277000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         3724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.245166                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.245166                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24399.780942                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24399.780942                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          534                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          534                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          379                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          379                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1555500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1555500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101772                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101772                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4104.221636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4104.221636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1441                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1441                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1256                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1256                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6224500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6224500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2697                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2697                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.465703                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.465703                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4955.812102                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4955.812102                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1240                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1240                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5075500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5075500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.459770                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.459770                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4093.145161                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4093.145161                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1340000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1340000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1249000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1249000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1065                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1065                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4431                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4431                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     42635500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     42635500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5496                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5496                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.806223                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.806223                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  9622.094335                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  9622.094335                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4430                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4430                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     38204500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     38204500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.806041                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.806041                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  8624.040632                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  8624.040632                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.222034                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4998632                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2942232                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.698925                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.222034                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.975689                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.975689                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20263002                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20263002                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  29221007500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11821035                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4058841                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       120790                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8939926                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9203                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5030                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          14233                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          254                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115674                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        120791                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11700254                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       220117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8535893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8401946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8465491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8349828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              34115529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9391616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    228505984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2072832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    224411968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2015872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    226259264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1980800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    222992064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              917630400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2906439                       # Total snoops (count)
system.tol2bus.snoopTraffic                 113832192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13161105                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.374241                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.633733                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9212037     69.99%     69.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3093271     23.50%     93.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 740102      5.62%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 110825      0.84%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4870      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13161105                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16017613191                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             54.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4551182747                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            15.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          24368166                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4489159341                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            15.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          23732260                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4581216452                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         110357281                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4517128657                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization            15.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25031121                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
