<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ad9361_tx_signal_gen</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dac_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dac_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">s_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>ad9361_tx_signal_gen_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5ca55029</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>ad9361_tx_signal_gen_top</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5ca55029</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>05b8bb7b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>dac_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_data_i0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_data_q0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_data_i1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dac_data_q1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/tx_siggen_blkmem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad9361_tx_signal_gen_axi.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad9361_tx_signal_gen_main.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad9361_tx_signal_gen_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ac49a375</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/tx_siggen_blkmem.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad9361_tx_signal_gen_axi.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad9361_tx_signal_gen_main.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ad9361_tx_signal_gen_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ad9361_tx_signal_gen_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_05b8bb7b</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AD9361 TX Signal Gen</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ad9361_tx_signal_gen_top_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AD9361 TX Signal Gen</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:ad9361_tx_signal_gen_top:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-10-15T20:21:41Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553d35fc_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d377c0_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f0c5fd_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ae5742_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11077de2_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676e434e_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb72d60_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341e54ce_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255077e_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e15ccd5_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d786f89_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119a3d96_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da46b30_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce21037_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db66a88_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a72769_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df78965_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535ef69b_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c97dc1_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2d5f56_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147719dd_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c7f643_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202d0eab_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3352c5a0_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa45947_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf56199_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef76832_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@915cef5_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa35520_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be6443_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6b880a_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50029298_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3add58_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658f34ae_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d2716_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723649aa_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23be61ef_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6331a0d0_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6002b9b9_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ab91aa_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa53a50_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3f1a07_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26b2e07f_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a430af_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2091a57c_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b8865d_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a05dde7_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b3f3d62_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c59545_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722bf760_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8742f93_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332dfcef_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f97a148_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a298041_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70741e27_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a081437_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303afc3_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799da88a_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e8a33f_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5a5ca_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7e177a_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3520d141_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b2092_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a72d13b_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2812f32_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae37f84_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5f9f9e_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbe37ae_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1d0110_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22a97882_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7417f346_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a16e99_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f0de149_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444b1871_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef7dce2_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2369040c_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282e0d9a_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9d1039_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffb9ee6_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7799167a_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d02ff6e_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c004e2_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb8e224_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237ccb7d_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb570ad_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f143879_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a402da2_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219364ed_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b2302a_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52012963_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2ffc4d_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564bfe45_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a55dba5_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee89867_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac2a54a_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc6d7d7_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb24a13_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68156e6c_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d00d027_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a4af9_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96712a3_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34a4840_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f385eda_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172c4746_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de847cb_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3263d3_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759b49fe_ARCHIVE_LOCATION">e:/viv/okul/ad9361_tx_signal_gen</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8c907696"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="45b13d09"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="43230009"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e035ae6c"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="cd9ec9b5"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="eff357b5"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
