{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 18:12:50 2015 " "Info: Processing started: Tue Dec 08 18:12:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uP -c uP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uP -c uP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_RAM " "Info: Found entity 1: mem_RAM" {  } { { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file n_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_REG " "Info: Found entity 1: n_REG" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/n_REG.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opr_add_sub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file opr_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 opr_ADD_SUB " "Info: Found entity 1: opr_ADD_SUB" {  } { { "opr_ADD_SUB.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/opr_ADD_SUB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file up.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP " "Info: Found entity 1: uP" {  } { { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB uP_CU.v(8) " "Info (10281): Verilog HDL Declaration information at uP_CU.v(8): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_CU.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt HALT uP_CU.v(8) " "Info (10281): Verilog HDL Declaration information at uP_CU.v(8): object \"Halt\" differs only in case from object \"HALT\" in the same scope" {  } { { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_CU.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_cu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file up_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_CU " "Info: Found entity 1: uP_CU" {  } { { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_CU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_dp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file up_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_DP " "Info: Found entity 1: uP_DP" {  } { { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_DP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file up_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_tb " "Info: Found entity 1: uP_tb" {  } { { "uP_tb.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_tb.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "uP " "Info: Elaborating entity \"uP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_CU uP_CU:CtrlUnit " "Info: Elaborating entity \"uP_CU\" for hierarchy \"uP_CU:CtrlUnit\"" {  } { { "uP.v" "CtrlUnit" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_DP uP_DP:DataPath " "Info: Elaborating entity \"uP_DP\" for hierarchy \"uP_DP:DataPath\"" {  } { { "uP.v" "DataPath" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_REG uP_DP:DataPath\|n_REG:IR_REG " "Info: Elaborating entity \"n_REG\" for hierarchy \"uP_DP:DataPath\|n_REG:IR_REG\"" {  } { { "uP_DP.v" "IR_REG" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_DP.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_REG uP_DP:DataPath\|n_REG:PC_REG " "Info: Elaborating entity \"n_REG\" for hierarchy \"uP_DP:DataPath\|n_REG:PC_REG\"" {  } { { "uP_DP.v" "PC_REG" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_DP.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_RAM uP_DP:DataPath\|mem_RAM:RAM_32x8 " "Info: Elaborating entity \"mem_RAM\" for hierarchy \"uP_DP:DataPath\|mem_RAM:RAM_32x8\"" {  } { { "uP_DP.v" "RAM_32x8" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_DP.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opr_ADD_SUB uP_DP:DataPath\|opr_ADD_SUB:ADD_SUB " "Info: Elaborating entity \"opr_ADD_SUB\" for hierarchy \"uP_DP:DataPath\|opr_ADD_SUB:ADD_SUB\"" {  } { { "uP_DP.v" "ADD_SUB" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_DP.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~4 " "Info: Register \"uP_CU:CtrlUnit\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~5 " "Info: Register \"uP_CU:CtrlUnit\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~6 " "Info: Register \"uP_CU:CtrlUnit\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "uP_CU:CtrlUnit\|state~7 " "Info: Register \"uP_CU:CtrlUnit\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.map.smsg " "Info: Generated suppressed messages file C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "589 " "Info: Implemented 589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Info: Implemented 23 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "554 " "Info: Implemented 554 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "199 " "Info: Peak virtual memory: 199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 18:12:52 2015 " "Info: Processing ended: Tue Dec 08 18:12:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 18:13:03 2015 " "Info: Processing started: Tue Dec 08 18:13:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uP -c uP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off uP -c uP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "uP EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"uP\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 740 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 741 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 742 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "Critical Warning: No exact pin location assignment(s) for 35 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Halt " "Info: Pin Halt not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Halt } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Halt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 404 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[0\] " "Info: Pin Output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[0] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 378 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[1\] " "Info: Pin Output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[1] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 379 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[2\] " "Info: Pin Output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[2] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 380 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[3\] " "Info: Pin Output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[3] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 381 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[4\] " "Info: Pin Output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[4] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 382 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[5\] " "Info: Pin Output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[5] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 383 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[6\] " "Info: Pin Output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[6] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 384 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Output\[7\] " "Info: Pin Output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Output[7] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 5 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 385 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CtrlSignals\[0\] " "Info: Pin CtrlSignals\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CtrlSignals[0] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CtrlSignals[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 386 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CtrlSignals\[1\] " "Info: Pin CtrlSignals\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CtrlSignals[1] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CtrlSignals[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 387 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CtrlSignals\[2\] " "Info: Pin CtrlSignals\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CtrlSignals[2] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CtrlSignals[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 388 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CtrlSignals\[3\] " "Info: Pin CtrlSignals\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CtrlSignals[3] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CtrlSignals[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 389 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CtrlSignals\[4\] " "Info: Pin CtrlSignals\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CtrlSignals[4] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CtrlSignals[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 390 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CtrlSignals\[5\] " "Info: Pin CtrlSignals\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CtrlSignals[5] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CtrlSignals[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 391 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CtrlSignals\[6\] " "Info: Pin CtrlSignals\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CtrlSignals[6] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CtrlSignals[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 392 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CtrlSignals\[7\] " "Info: Pin CtrlSignals\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CtrlSignals[7] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CtrlSignals[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 393 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CtrlSignals\[8\] " "Info: Pin CtrlSignals\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CtrlSignals[8] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CtrlSignals[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 394 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CtrlSignals\[9\] " "Info: Pin CtrlSignals\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CtrlSignals[9] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CtrlSignals[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 395 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CtrlSignals\[10\] " "Info: Pin CtrlSignals\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CtrlSignals[10] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CtrlSignals[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 396 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ins\[0\] " "Info: Pin Ins\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Ins[0] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ins[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 397 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ins\[1\] " "Info: Pin Ins\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Ins[1] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ins[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 398 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Ins\[2\] " "Info: Pin Ins\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Ins[2] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ins[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 399 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Info: Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLOCK } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 401 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Info: Pin RESET not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESET } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 400 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[0\] " "Info: Pin Input\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[0] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 370 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[1\] " "Info: Pin Input\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[1] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 371 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[2\] " "Info: Pin Input\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[2] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 372 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[3\] " "Info: Pin Input\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[3] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 373 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[4\] " "Info: Pin Input\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[4] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 374 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[5\] " "Info: Pin Input\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[5] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 375 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[6\] " "Info: Pin Input\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[6] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 376 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Input\[7\] " "Info: Pin Input\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Input[7] } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 377 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Enter " "Info: Pin Enter not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Enter } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 402 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Init " "Info: Pin Init not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Init } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 403 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node CLOCK (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLOCK } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 401 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node RESET (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RESET } } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/" 0 { } { { 0 { 0 ""} 0 400 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 3.3V 10 23 0 " "Info: Number of I/O pins in group: 33 (unused VREF, 3.3V VCCIO, 10 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.791 ns register register " "Info: Estimated most critical path is register to register delay of 6.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uP_DP:DataPath\|n_REG:PC_REG\|Q\[1\] 1 REG LAB_X21_Y23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y23; Fanout = 3; REG Node = 'uP_DP:DataPath\|n_REG:PC_REG\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uP_DP:DataPath|n_REG:PC_REG|Q[1] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.521 ns) 1.277 ns uP_DP:DataPath\|Mux1_to_RAM\[1\]~0 2 COMB LAB_X23_Y23 80 " "Info: 2: + IC(0.756 ns) + CELL(0.521 ns) = 1.277 ns; Loc. = LAB_X23_Y23; Fanout = 80; COMB Node = 'uP_DP:DataPath\|Mux1_to_RAM\[1\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[1] uP_DP:DataPath|Mux1_to_RAM[1]~0 } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_DP.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.322 ns) 2.494 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~12 3 COMB LAB_X26_Y23 1 " "Info: 3: + IC(0.895 ns) + CELL(0.322 ns) = 2.494 ns; Loc. = LAB_X26_Y23; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { uP_DP:DataPath|Mux1_to_RAM[1]~0 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~12 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.319 ns) 3.765 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~13 4 COMB LAB_X26_Y24 1 " "Info: 4: + IC(0.952 ns) + CELL(0.319 ns) = 3.765 ns; Loc. = LAB_X26_Y24; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~12 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~13 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.521 ns) 5.347 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~16 5 COMB LAB_X24_Y23 1 " "Info: 5: + IC(1.061 ns) + CELL(0.521 ns) = 5.347 ns; Loc. = LAB_X24_Y23; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~13 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~16 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 6.020 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~19 6 COMB LAB_X24_Y23 1 " "Info: 6: + IC(0.354 ns) + CELL(0.319 ns) = 6.020 ns; Loc. = LAB_X24_Y23; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~16 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~19 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 6.695 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~20 7 COMB LAB_X24_Y23 1 " "Info: 7: + IC(0.154 ns) + CELL(0.521 ns) = 6.695 ns; Loc. = LAB_X24_Y23; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux3~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~19 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~20 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.791 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[4\] 8 REG LAB_X24_Y23 3 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.791 ns; Loc. = LAB_X24_Y23; Fanout = 3; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~20 uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.619 ns ( 38.57 % ) " "Info: Total cell delay = 2.619 ns ( 38.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.172 ns ( 61.43 % ) " "Info: Total interconnect delay = 4.172 ns ( 61.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.791 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[1] uP_DP:DataPath|Mux1_to_RAM[1]~0 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~12 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~13 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~16 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~19 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux3~20 uP_DP:DataPath|mem_RAM:RAM_32x8|Q[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "23 " "Warning: Found 23 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Halt 0 " "Info: Pin \"Halt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[0\] 0 " "Info: Pin \"Output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[1\] 0 " "Info: Pin \"Output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[2\] 0 " "Info: Pin \"Output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[3\] 0 " "Info: Pin \"Output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[4\] 0 " "Info: Pin \"Output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[5\] 0 " "Info: Pin \"Output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[6\] 0 " "Info: Pin \"Output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Output\[7\] 0 " "Info: Pin \"Output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CtrlSignals\[0\] 0 " "Info: Pin \"CtrlSignals\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CtrlSignals\[1\] 0 " "Info: Pin \"CtrlSignals\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CtrlSignals\[2\] 0 " "Info: Pin \"CtrlSignals\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CtrlSignals\[3\] 0 " "Info: Pin \"CtrlSignals\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CtrlSignals\[4\] 0 " "Info: Pin \"CtrlSignals\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CtrlSignals\[5\] 0 " "Info: Pin \"CtrlSignals\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CtrlSignals\[6\] 0 " "Info: Pin \"CtrlSignals\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CtrlSignals\[7\] 0 " "Info: Pin \"CtrlSignals\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CtrlSignals\[8\] 0 " "Info: Pin \"CtrlSignals\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CtrlSignals\[9\] 0 " "Info: Pin \"CtrlSignals\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CtrlSignals\[10\] 0 " "Info: Pin \"CtrlSignals\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ins\[0\] 0 " "Info: Pin \"Ins\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ins\[1\] 0 " "Info: Pin \"Ins\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Ins\[2\] 0 " "Info: Pin \"Ins\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 18:13:07 2015 " "Info: Processing ended: Tue Dec 08 18:13:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 18:13:18 2015 " "Info: Processing started: Tue Dec 08 18:13:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uP -c uP " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off uP -c uP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 18:13:19 2015 " "Info: Processing ended: Tue Dec 08 18:13:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 18:13:30 2015 " "Info: Processing started: Tue Dec 08 18:13:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uP -c uP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uP -c uP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\] register uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[1\] 147.6 MHz 6.775 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 147.6 MHz between source register \"uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\]\" and destination register \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[1\]\" (period= 6.775 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.532 ns + Longest register register " "Info: + Longest register to register delay is 6.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\] 1 REG LCFF_X21_Y23_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y23_N11; Fanout = 3; REG Node = 'uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.544 ns) 1.173 ns uP_DP:DataPath\|Mux1_to_RAM\[3\]~3 2 COMB LCCOMB_X22_Y23_N10 74 " "Info: 2: + IC(0.629 ns) + CELL(0.544 ns) = 1.173 ns; Loc. = LCCOMB_X22_Y23_N10; Fanout = 74; COMB Node = 'uP_DP:DataPath\|Mux1_to_RAM\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] uP_DP:DataPath|Mux1_to_RAM[3]~3 } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_DP.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.521 ns) 2.947 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~0 3 COMB LCCOMB_X23_Y22_N30 1 " "Info: 3: + IC(1.253 ns) + CELL(0.521 ns) = 2.947 ns; Loc. = LCCOMB_X23_Y22_N30; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { uP_DP:DataPath|Mux1_to_RAM[3]~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~0 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.545 ns) 4.387 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~1 4 COMB LCCOMB_X24_Y21_N22 1 " "Info: 4: + IC(0.895 ns) + CELL(0.545 ns) = 4.387 ns; Loc. = LCCOMB_X24_Y21_N22; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~0 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~1 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.545 ns) 5.816 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~9 5 COMB LCCOMB_X24_Y22_N24 1 " "Info: 5: + IC(0.884 ns) + CELL(0.545 ns) = 5.816 ns; Loc. = LCCOMB_X24_Y22_N24; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~1 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~9 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.319 ns) 6.436 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~20 6 COMB LCCOMB_X24_Y22_N16 1 " "Info: 6: + IC(0.301 ns) + CELL(0.319 ns) = 6.436 ns; Loc. = LCCOMB_X24_Y22_N16; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~9 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~20 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.532 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[1\] 7 REG LCFF_X24_Y22_N17 3 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.532 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 3; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~20 uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.570 ns ( 39.34 % ) " "Info: Total cell delay = 2.570 ns ( 39.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.962 ns ( 60.66 % ) " "Info: Total interconnect delay = 3.962 ns ( 60.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] uP_DP:DataPath|Mux1_to_RAM[3]~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~0 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~1 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~9 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~20 uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] {} uP_DP:DataPath|Mux1_to_RAM[3]~3 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~0 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~1 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~9 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~20 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] {} } { 0.000ns 0.629ns 1.253ns 0.895ns 0.884ns 0.301ns 0.000ns } { 0.000ns 0.544ns 0.521ns 0.545ns 0.545ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.851 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[1\] 3 REG LCFF_X24_Y22_N17 3 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 3; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.855 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\] 3 REG LCFF_X21_Y23_N11 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X21_Y23_N11; Fanout = 3; REG Node = 'uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { CLOCK~clkctrl uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:PC_REG|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:PC_REG|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/n_REG.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] uP_DP:DataPath|Mux1_to_RAM[3]~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~0 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~1 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~9 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~20 uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] {} uP_DP:DataPath|Mux1_to_RAM[3]~3 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~0 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~1 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~9 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~20 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] {} } { 0.000ns 0.629ns 1.253ns 0.895ns 0.884ns 0.301ns 0.000ns } { 0.000ns 0.544ns 0.521ns 0.545ns 0.545ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:PC_REG|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[3\]\[1\] Init CLOCK 7.578 ns register " "Info: tsu for register \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[3\]\[1\]\" (data pin = \"Init\", clock pin = \"CLOCK\") is 7.578 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.475 ns + Longest pin register " "Info: + Longest pin to register delay is 10.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns Init 1 PIN PIN_A13 49 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 49; PIN Node = 'Init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Init } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.169 ns) + CELL(0.178 ns) 7.210 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~34 2 COMB LCCOMB_X23_Y24_N6 12 " "Info: 2: + IC(6.169 ns) + CELL(0.178 ns) = 7.210 ns; Loc. = LCCOMB_X23_Y24_N6; Fanout = 12; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.347 ns" { Init uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.852 ns) + CELL(0.413 ns) 10.475 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[3\]\[1\] 3 REG LCFF_X22_Y24_N13 1 " "Info: 3: + IC(2.852 ns) + CELL(0.413 ns) = 10.475 ns; Loc. = LCFF_X22_Y24_N13; Fanout = 1; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[3\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 13.88 % ) " "Info: Total cell delay = 1.454 ns ( 13.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.021 ns ( 86.12 % ) " "Info: Total interconnect delay = 9.021 ns ( 86.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.475 ns" { Init uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.475 ns" { Init {} Init~combout {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] {} } { 0.000ns 0.000ns 6.169ns 2.852ns } { 0.000ns 0.863ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.859 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.859 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[3\]\[1\] 3 REG LCFF_X22_Y24_N13 1 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X22_Y24_N13; Fanout = 1; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[3\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.94 % ) " "Info: Total cell delay = 1.628 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.06 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.475 ns" { Init uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.475 ns" { Init {} Init~combout {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] {} } { 0.000ns 0.000ns 6.169ns 2.852ns } { 0.000ns 0.863ns 0.178ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK CtrlSignals\[8\] uP_CU:CtrlUnit\|state.FETCH 10.715 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"CtrlSignals\[8\]\" through register \"uP_CU:CtrlUnit\|state.FETCH\" is 10.715 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.861 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns uP_CU:CtrlUnit\|state.FETCH 3 REG LCFF_X23_Y25_N7 12 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X23_Y25_N7; Fanout = 12; REG Node = 'uP_CU:CtrlUnit\|state.FETCH'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { CLOCK~clkctrl uP_CU:CtrlUnit|state.FETCH } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_CU.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK CLOCK~clkctrl uP_CU:CtrlUnit|state.FETCH } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_CU:CtrlUnit|state.FETCH {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_CU.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.577 ns + Longest register pin " "Info: + Longest register to pin delay is 7.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uP_CU:CtrlUnit\|state.FETCH 1 REG LCFF_X23_Y25_N7 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y25_N7; Fanout = 12; REG Node = 'uP_CU:CtrlUnit\|state.FETCH'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uP_CU:CtrlUnit|state.FETCH } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_CU.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.545 ns) 1.469 ns uP_CU:CtrlUnit\|Selector0~0 2 COMB LCCOMB_X23_Y23_N14 1 " "Info: 2: + IC(0.924 ns) + CELL(0.545 ns) = 1.469 ns; Loc. = LCCOMB_X23_Y23_N14; Fanout = 1; COMB Node = 'uP_CU:CtrlUnit\|Selector0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { uP_CU:CtrlUnit|state.FETCH uP_CU:CtrlUnit|Selector0~0 } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_CU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.545 ns) 2.909 ns uP_CU:CtrlUnit\|Selector0~1 3 COMB LCCOMB_X23_Y22_N22 6 " "Info: 3: + IC(0.895 ns) + CELL(0.545 ns) = 2.909 ns; Loc. = LCCOMB_X23_Y22_N22; Fanout = 6; COMB Node = 'uP_CU:CtrlUnit\|Selector0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { uP_CU:CtrlUnit|Selector0~0 uP_CU:CtrlUnit|Selector0~1 } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_CU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.662 ns) + CELL(3.006 ns) 7.577 ns CtrlSignals\[8\] 4 PIN PIN_B9 0 " "Info: 4: + IC(1.662 ns) + CELL(3.006 ns) = 7.577 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'CtrlSignals\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.668 ns" { uP_CU:CtrlUnit|Selector0~1 CtrlSignals[8] } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.096 ns ( 54.06 % ) " "Info: Total cell delay = 4.096 ns ( 54.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.481 ns ( 45.94 % ) " "Info: Total interconnect delay = 3.481 ns ( 45.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.577 ns" { uP_CU:CtrlUnit|state.FETCH uP_CU:CtrlUnit|Selector0~0 uP_CU:CtrlUnit|Selector0~1 CtrlSignals[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.577 ns" { uP_CU:CtrlUnit|state.FETCH {} uP_CU:CtrlUnit|Selector0~0 {} uP_CU:CtrlUnit|Selector0~1 {} CtrlSignals[8] {} } { 0.000ns 0.924ns 0.895ns 1.662ns } { 0.000ns 0.545ns 0.545ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK CLOCK~clkctrl uP_CU:CtrlUnit|state.FETCH } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_CU:CtrlUnit|state.FETCH {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.577 ns" { uP_CU:CtrlUnit|state.FETCH uP_CU:CtrlUnit|Selector0~0 uP_CU:CtrlUnit|Selector0~1 CtrlSignals[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.577 ns" { uP_CU:CtrlUnit|state.FETCH {} uP_CU:CtrlUnit|Selector0~0 {} uP_CU:CtrlUnit|Selector0~1 {} CtrlSignals[8] {} } { 0.000ns 0.924ns 0.895ns 1.662ns } { 0.000ns 0.545ns 0.545ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[13\]\[4\] Init CLOCK -3.907 ns register " "Info: th for register \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[13\]\[4\]\" (data pin = \"Init\", clock pin = \"CLOCK\") is -3.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.845 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.845 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[13\]\[4\] 3 REG LCFF_X23_Y21_N9 1 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X23_Y21_N9; Fanout = 1; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[13\]\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.038 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns Init 1 PIN PIN_A13 49 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 49; PIN Node = 'Init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Init } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.801 ns) + CELL(0.278 ns) 6.942 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~40 2 COMB LCCOMB_X23_Y21_N8 13 " "Info: 2: + IC(5.801 ns) + CELL(0.278 ns) = 6.942 ns; Loc. = LCCOMB_X23_Y21_N8; Fanout = 13; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.079 ns" { Init uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.038 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[13\]\[4\] 3 REG LCFF_X23_Y21_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.038 ns; Loc. = LCFF_X23_Y21_N9; Fanout = 1; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[13\]\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.237 ns ( 17.58 % ) " "Info: Total cell delay = 1.237 ns ( 17.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.801 ns ( 82.42 % ) " "Info: Total interconnect delay = 5.801 ns ( 82.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.038 ns" { Init uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.038 ns" { Init {} Init~combout {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] {} } { 0.000ns 0.000ns 5.801ns 0.000ns } { 0.000ns 0.863ns 0.278ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.038 ns" { Init uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.038 ns" { Init {} Init~combout {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] {} } { 0.000ns 0.000ns 5.801ns 0.000ns } { 0.000ns 0.863ns 0.278ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 18:13:30 2015 " "Info: Processing ended: Tue Dec 08 18:13:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
