 
****************************************
Report : qor
Design : mul_A_bw16
Version: O-2018.06-SP4
Date   : Mon Oct 31 23:46:59 2022
****************************************


  Timing Path Group 'MAIN_CLOCK'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.05
  Critical Path Slack:           2.38
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.44
  Total Hold Violation:       -366.10
  No. of Hold Violations:      845.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:        980
  Leaf Cell Count:               1683
  Buf/Inv Cell Count:             128
  Buf Cell Count:                  12
  Inv Cell Count:                 116
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       809
  Sequential Cell Count:          874
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2422.754742
  Noncombinational Area:  6219.412076
  Buf/Inv Area:            171.801346
  Total Buffer Area:            24.40
  Total Inverter Area:         147.40
  Macro/Black Box Area:      0.000000
  Net Area:               1644.323619
  -----------------------------------
  Cell Area:              8642.166818
  Design Area:           10286.490437


  Design Rules
  -----------------------------------
  Total Number of Nets:          2841
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: AIHA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.72
  Logic Optimization:                  1.00
  Mapping Optimization:                3.68
  -----------------------------------------
  Overall Compile Time:                6.28
  Overall Compile Wall Clock Time:     6.32

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.44  TNS: 366.10  Number of Violating Paths: 845

  --------------------------------------------------------------------


1
