{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 12:00:44 2017 " "Info: Processing started: Fri Sep 15 12:00:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/fibonacci.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/fibonacci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fibonacci-behavior " "Info: Found design unit 1: fibonacci-behavior" {  } { { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fibonacci " "Info: Found entity 1: fibonacci" {  } { { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/fibonacci_datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/fibonacci_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fibonacci_datapath-behavior " "Info: Found design unit 1: fibonacci_datapath-behavior" {  } { { "../../../projects/cis3/lab01/src/fibonacci_datapath.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_datapath.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_datapath " "Info: Found entity 1: fibonacci_datapath" {  } { { "../../../projects/cis3/lab01/src/fibonacci_datapath.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_datapath.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/fibonacci_pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/fibonacci_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fibonacci_pc-fsdm " "Info: Found design unit 1: fibonacci_pc-fsdm" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_pc " "Info: Found entity 1: fibonacci_pc" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/fibonacci_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/fibonacci_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fibonacci_tb-behav " "Info: Found design unit 1: fibonacci_tb-behav" {  } { { "../../../projects/cis3/lab01/src/fibonacci_tb.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_tb.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fibonacci_tb " "Info: Found entity 1: fibonacci_tb" {  } { { "../../../projects/cis3/lab01/src/fibonacci_tb.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_tb.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/igual.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/igual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 igual-behavior " "Info: Found design unit 1: igual-behavior" {  } { { "../../../projects/cis3/lab01/src/igual.vhd" "" { Text "X:/projects/cis3/lab01/src/igual.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 igual " "Info: Found entity 1: igual" {  } { { "../../../projects/cis3/lab01/src/igual.vhd" "" { Text "X:/projects/cis3/lab01/src/igual.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/multiplexor2a1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/multiplexor2a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexor2a1-mux2a1 " "Info: Found design unit 1: multiplexor2a1-mux2a1" {  } { { "../../../projects/cis3/lab01/src/multiplexor2a1.vhd" "" { Text "X:/projects/cis3/lab01/src/multiplexor2a1.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexor2a1 " "Info: Found entity 1: multiplexor2a1" {  } { { "../../../projects/cis3/lab01/src/multiplexor2a1.vhd" "" { Text "X:/projects/cis3/lab01/src/multiplexor2a1.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Info: Found design unit 1: reg-behavior" {  } { { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/somador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-Behavioral " "Info: Found design unit 1: somador-Behavioral" {  } { { "../../../projects/cis3/lab01/src/somador.vhd" "" { Text "X:/projects/cis3/lab01/src/somador.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Info: Found entity 1: somador" {  } { { "../../../projects/cis3/lab01/src/somador.vhd" "" { Text "X:/projects/cis3/lab01/src/somador.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/cis3/lab01/src/subtrator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /projects/cis3/lab01/src/subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-Behavioral " "Info: Found design unit 1: subtrator-Behavioral" {  } { { "../../../projects/cis3/lab01/src/subtrator.vhd" "" { Text "X:/projects/cis3/lab01/src/subtrator.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Info: Found entity 1: subtrator" {  } { { "../../../projects/cis3/lab01/src/subtrator.vhd" "" { Text "X:/projects/cis3/lab01/src/subtrator.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "fibonacci " "Info: Elaborating entity \"fibonacci\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_pc fibonacci_pc:u0 " "Info: Elaborating entity \"fibonacci_pc\" for hierarchy \"fibonacci_pc:u0\"" {  } { { "../../../projects/cis3/lab01/src/fibonacci.vhd" "u0" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_d fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"m_d\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a1 fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"m_a1\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l_a1 fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"l_a1\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a2 fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"m_a2\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l_a2 fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"l_a2\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_max fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"m_max\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l_max fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"l_max\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_fib fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"m_fib\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l_fib fibonacci_pc.vhd(122) " "Warning (10631): VHDL Process Statement warning at fibonacci_pc.vhd(122): inferring latch(es) for signal or variable \"l_fib\", which holds its previous value in one or more paths through the process" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_fib fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"l_fib\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_fib fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"m_fib\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_max fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"l_max\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_max fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"m_max\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_a2 fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"l_a2\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a2 fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"m_a2\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_a1 fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"l_a1\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a1 fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"m_a1\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_d fibonacci_pc.vhd(122) " "Info (10041): Inferred latch for \"m_d\" at fibonacci_pc.vhd(122)" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci_datapath fibonacci_datapath:u1 " "Info: Elaborating entity \"fibonacci_datapath\" for hierarchy \"fibonacci_datapath:u1\"" {  } { { "../../../projects/cis3/lab01/src/fibonacci.vhd" "u1" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor2a1 fibonacci_datapath:u1\|multiplexor2a1:mux_n_max " "Info: Elaborating entity \"multiplexor2a1\" for hierarchy \"fibonacci_datapath:u1\|multiplexor2a1:mux_n_max\"" {  } { { "../../../projects/cis3/lab01/src/fibonacci_datapath.vhd" "mux_n_max" { Text "X:/projects/cis3/lab01/src/fibonacci_datapath.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg fibonacci_datapath:u1\|reg:reg_n_max " "Info: Elaborating entity \"reg\" for hierarchy \"fibonacci_datapath:u1\|reg:reg_n_max\"" {  } { { "../../../projects/cis3/lab01/src/fibonacci_datapath.vhd" "reg_n_max" { Text "X:/projects/cis3/lab01/src/fibonacci_datapath.vhd" 141 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador fibonacci_datapath:u1\|somador:somador_n_anterior1_n_anterior2 " "Info: Elaborating entity \"somador\" for hierarchy \"fibonacci_datapath:u1\|somador:somador_n_anterior1_n_anterior2\"" {  } { { "../../../projects/cis3/lab01/src/fibonacci_datapath.vhd" "somador_n_anterior1_n_anterior2" { Text "X:/projects/cis3/lab01/src/fibonacci_datapath.vhd" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator fibonacci_datapath:u1\|subtrator:subtrator_n_max_1 " "Info: Elaborating entity \"subtrator\" for hierarchy \"fibonacci_datapath:u1\|subtrator:subtrator_n_max_1\"" {  } { { "../../../projects/cis3/lab01/src/fibonacci_datapath.vhd" "subtrator_n_max_1" { Text "X:/projects/cis3/lab01/src/fibonacci_datapath.vhd" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igual fibonacci_datapath:u1\|igual:igual_n_max_0 " "Info: Elaborating entity \"igual\" for hierarchy \"fibonacci_datapath:u1\|igual:igual_n_max_0\"" {  } { { "../../../projects/cis3/lab01/src/fibonacci_datapath.vhd" "igual_n_max_0" { Text "X:/projects/cis3/lab01/src/fibonacci_datapath.vhd" 221 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fibonacci_pc:u0\|m_d " "Warning: Latch fibonacci_pc:u0\|m_d has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fibonacci_pc:u0\|state.estado13 " "Warning: Ports D and ENA on the latch are fed by the same signal fibonacci_pc:u0\|state.estado13" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 32 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fibonacci_pc:u0\|m_fib " "Warning: Latch fibonacci_pc:u0\|m_fib has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fibonacci_pc:u0\|state.estado9 " "Warning: Ports D and ENA on the latch are fed by the same signal fibonacci_pc:u0\|state.estado9" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fibonacci_pc:u0\|m_max " "Warning: Latch fibonacci_pc:u0\|m_max has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fibonacci_pc:u0\|state.estado12 " "Warning: Ports D and ENA on the latch are fed by the same signal fibonacci_pc:u0\|state.estado12" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 24 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fibonacci_pc:u0\|m_a2 " "Warning: Latch fibonacci_pc:u0\|m_a2 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fibonacci_pc:u0\|state.estado10 " "Warning: Ports D and ENA on the latch are fed by the same signal fibonacci_pc:u0\|state.estado10" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 30 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "fibonacci_pc:u0\|m_a1 " "Warning: Latch fibonacci_pc:u0\|m_a1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA fibonacci_pc:u0\|state.estado11 " "Warning: Ports D and ENA on the latch are fed by the same signal fibonacci_pc:u0\|state.estado11" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 28 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "273 " "Info: Implemented 273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Info: Implemented 36 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "202 " "Info: Implemented 202 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 12:00:46 2017 " "Info: Processing ended: Fri Sep 15 12:00:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 12:00:48 2017 " "Info: Processing started: Fri Sep 15 12:00:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "lab2 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design lab2" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "Critical Warning: No exact pin location assignment(s) for 71 pins of 71 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[0\] " "Info: Pin data_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[0] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[1\] " "Info: Pin data_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[1] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[2\] " "Info: Pin data_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[2] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[3\] " "Info: Pin data_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[3] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[4\] " "Info: Pin data_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[4] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[5\] " "Info: Pin data_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[5] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[6\] " "Info: Pin data_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[6] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[7\] " "Info: Pin data_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[7] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[8\] " "Info: Pin data_o\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[8] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[9\] " "Info: Pin data_o\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[9] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[10\] " "Info: Pin data_o\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[10] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[11\] " "Info: Pin data_o\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[11] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[12\] " "Info: Pin data_o\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[12] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[13\] " "Info: Pin data_o\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[13] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[14\] " "Info: Pin data_o\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[14] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[15\] " "Info: Pin data_o\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[15] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[16\] " "Info: Pin data_o\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[16] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[17\] " "Info: Pin data_o\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[17] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[18\] " "Info: Pin data_o\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[18] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[19\] " "Info: Pin data_o\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[19] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[20\] " "Info: Pin data_o\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[20] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[21\] " "Info: Pin data_o\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[21] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[22\] " "Info: Pin data_o\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[22] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[23\] " "Info: Pin data_o\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[23] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[24\] " "Info: Pin data_o\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[24] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[25\] " "Info: Pin data_o\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[25] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[26\] " "Info: Pin data_o\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[26] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[27\] " "Info: Pin data_o\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[27] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[28\] " "Info: Pin data_o\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[28] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[29\] " "Info: Pin data_o\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[29] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[30\] " "Info: Pin data_o\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[30] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[31\] " "Info: Pin data_o\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_o[31] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 23 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "status_o\[0\] " "Info: Pin status_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { status_o[0] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 24 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { status_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "status_o\[1\] " "Info: Pin status_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { status_o[1] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 24 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { status_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "irq_o " "Info: Pin irq_o not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { irq_o } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 25 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { irq_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Info: Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rst } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_enable_i " "Info: Pin read_enable_i not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { read_enable_i } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 22 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_enable_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_enable_i " "Info: Pin write_enable_i not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { write_enable_i } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 20 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_enable_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[0\] " "Info: Pin data_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[0] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 132 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[20\] " "Info: Pin data_in\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[20] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 152 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[21\] " "Info: Pin data_in\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[21] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 153 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[22\] " "Info: Pin data_in\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[22] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[23\] " "Info: Pin data_in\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[23] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[24\] " "Info: Pin data_in\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[24] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[26\] " "Info: Pin data_in\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[26] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[25\] " "Info: Pin data_in\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[25] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[27\] " "Info: Pin data_in\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[27] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[28\] " "Info: Pin data_in\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[28] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[30\] " "Info: Pin data_in\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[30] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[31\] " "Info: Pin data_in\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[31] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[1\] " "Info: Pin data_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[1] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[29\] " "Info: Pin data_in\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[29] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[2\] " "Info: Pin data_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[2] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 134 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[3\] " "Info: Pin data_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[3] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 135 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[4\] " "Info: Pin data_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[4] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 136 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[5\] " "Info: Pin data_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[5] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 137 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[6\] " "Info: Pin data_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[6] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 138 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[7\] " "Info: Pin data_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[7] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 139 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[14\] " "Info: Pin data_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[14] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 146 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[15\] " "Info: Pin data_in\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[15] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 147 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[16\] " "Info: Pin data_in\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[16] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 148 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[17\] " "Info: Pin data_in\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[17] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 149 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[19\] " "Info: Pin data_in\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[19] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 151 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[18\] " "Info: Pin data_in\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[18] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 150 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[8\] " "Info: Pin data_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[8] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 140 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[9\] " "Info: Pin data_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[9] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 141 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[10\] " "Info: Pin data_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[10] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 142 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[11\] " "Info: Pin data_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[11] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 143 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[13\] " "Info: Pin data_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[13] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 145 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[12\] " "Info: Pin data_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_in[12] } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 144 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fibonacci_pc:u0\|state.estado0 " "Info: Destination node fibonacci_pc:u0\|state.estado0" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|state.estado0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fibonacci_pc:u0\|state.estado1 " "Info: Destination node fibonacci_pc:u0\|state.estado1" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|state.estado1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fibonacci_pc:u0\|state.estado2 " "Info: Destination node fibonacci_pc:u0\|state.estado2" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|state.estado2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fibonacci_pc:u0\|state.estado13 " "Info: Destination node fibonacci_pc:u0\|state.estado13" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fibonacci_pc:u0\|state.estado8 " "Info: Destination node fibonacci_pc:u0\|state.estado8" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|state.estado8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fibonacci_pc:u0\|state.estado5 " "Info: Destination node fibonacci_pc:u0\|state.estado5" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|state.estado5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fibonacci_pc:u0\|state.estado7 " "Info: Destination node fibonacci_pc:u0\|state.estado7" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|state.estado7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fibonacci_pc:u0\|state.estado6 " "Info: Destination node fibonacci_pc:u0\|state.estado6" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|state.estado6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fibonacci_pc:u0\|state.estado12 " "Info: Destination node fibonacci_pc:u0\|state.estado12" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|state.estado12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fibonacci_pc:u0\|state.estado4 " "Info: Destination node fibonacci_pc:u0\|state.estado4" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|state.estado4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node rst (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { rst } } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/psi2553/exp1b/project/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "69 unused 3.3V 34 35 0 " "Info: Number of I/O pins in group: 69 (unused VREF, 3.3V VCCIO, 34 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.105 ns register register " "Info: Estimated most critical path is register to register delay of 1.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fibonacci_pc:u0\|m_fib 1 REG LAB_X13_Y15 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X13_Y15; Fanout = 32; REG Node = 'fibonacci_pc:u0\|m_fib'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|m_fib } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.503 ns) 1.105 ns fibonacci_datapath:u1\|reg:reg_n_fibonacci\|q\[21\] 2 REG LAB_X13_Y13 2 " "Info: 2: + IC(0.602 ns) + CELL(0.503 ns) = 1.105 ns; Loc. = LAB_X13_Y13; Fanout = 2; REG Node = 'fibonacci_datapath:u1\|reg:reg_n_fibonacci\|q\[21\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { fibonacci_pc:u0|m_fib fibonacci_datapath:u1|reg:reg_n_fibonacci|q[21] } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.503 ns ( 45.52 % ) " "Info: Total cell delay = 0.503 ns ( 45.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 54.48 % ) " "Info: Total interconnect delay = 0.602 ns ( 54.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.105 ns" { fibonacci_pc:u0|m_fib fibonacci_datapath:u1|reg:reg_n_fibonacci|q[21] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y14 X12_Y27 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y14 to location X12_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[0\] 0 " "Info: Pin \"data_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[1\] 0 " "Info: Pin \"data_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[2\] 0 " "Info: Pin \"data_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[3\] 0 " "Info: Pin \"data_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[4\] 0 " "Info: Pin \"data_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[5\] 0 " "Info: Pin \"data_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[6\] 0 " "Info: Pin \"data_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[7\] 0 " "Info: Pin \"data_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[8\] 0 " "Info: Pin \"data_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[9\] 0 " "Info: Pin \"data_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[10\] 0 " "Info: Pin \"data_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[11\] 0 " "Info: Pin \"data_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[12\] 0 " "Info: Pin \"data_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[13\] 0 " "Info: Pin \"data_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[14\] 0 " "Info: Pin \"data_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[15\] 0 " "Info: Pin \"data_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[16\] 0 " "Info: Pin \"data_o\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[17\] 0 " "Info: Pin \"data_o\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[18\] 0 " "Info: Pin \"data_o\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[19\] 0 " "Info: Pin \"data_o\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[20\] 0 " "Info: Pin \"data_o\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[21\] 0 " "Info: Pin \"data_o\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[22\] 0 " "Info: Pin \"data_o\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[23\] 0 " "Info: Pin \"data_o\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[24\] 0 " "Info: Pin \"data_o\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[25\] 0 " "Info: Pin \"data_o\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[26\] 0 " "Info: Pin \"data_o\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[27\] 0 " "Info: Pin \"data_o\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[28\] 0 " "Info: Pin \"data_o\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[29\] 0 " "Info: Pin \"data_o\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[30\] 0 " "Info: Pin \"data_o\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[31\] 0 " "Info: Pin \"data_o\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "status_o\[0\] 0 " "Info: Pin \"status_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "status_o\[1\] 0 " "Info: Pin \"status_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "irq_o 0 " "Info: Pin \"irq_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/psi2553/exp1b/project/lab2.fit.smsg " "Info: Generated suppressed messages file X:/psi2553/exp1b/project/lab2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Info: Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 12:00:52 2017 " "Info: Processing ended: Fri Sep 15 12:00:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 12:00:53 2017 " "Info: Processing started: Fri Sep 15 12:00:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 12:00:55 2017 " "Info: Processing ended: Fri Sep 15 12:00:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 12:00:56 2017 " "Info: Processing started: Fri Sep 15 12:00:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|m_d " "Warning: Node \"fibonacci_pc:u0\|m_d\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 32 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|m_fib " "Warning: Node \"fibonacci_pc:u0\|m_fib\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|l_fib " "Warning: Node \"fibonacci_pc:u0\|l_fib\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|m_max " "Warning: Node \"fibonacci_pc:u0\|m_max\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|l_max " "Warning: Node \"fibonacci_pc:u0\|l_max\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|m_a2 " "Warning: Node \"fibonacci_pc:u0\|m_a2\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|l_a2 " "Warning: Node \"fibonacci_pc:u0\|l_a2\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|l_a1 " "Warning: Node \"fibonacci_pc:u0\|l_a1\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "fibonacci_pc:u0\|m_a1 " "Warning: Node \"fibonacci_pc:u0\|m_a1\" is a latch" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|WideOr4~0 " "Info: Detected gated clock \"fibonacci_pc:u0\|WideOr4~0\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|WideOr4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|l_a2~0 " "Info: Detected gated clock \"fibonacci_pc:u0\|l_a2~0\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 31 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|l_a2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|WideOr6~0 " "Info: Detected gated clock \"fibonacci_pc:u0\|WideOr6~0\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|WideOr6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado2 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado2\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado1 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado1\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado3 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado3\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado4 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado4\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado8 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado8\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado6 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado6\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado11 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado11\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado10 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado10\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado7 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado7\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado5 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado5\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|WideOr3~0 " "Info: Detected gated clock \"fibonacci_pc:u0\|WideOr3~0\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|WideOr3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado12 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado12\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|WideOr8~0 " "Info: Detected gated clock \"fibonacci_pc:u0\|WideOr8~0\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|WideOr8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|WideOr12 " "Info: Detected gated clock \"fibonacci_pc:u0\|WideOr12\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|WideOr12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|WideOr11~0 " "Info: Detected gated clock \"fibonacci_pc:u0\|WideOr11~0\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|WideOr11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado9 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado9\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado0 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado0\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fibonacci_pc:u0\|state.estado13 " "Info: Detected ripple clock \"fibonacci_pc:u0\|state.estado13\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|state.estado13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fibonacci_pc:u0\|l_d " "Info: Detected gated clock \"fibonacci_pc:u0\|l_d\" as buffer" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 33 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fibonacci_pc:u0\|l_d" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register fibonacci_pc:u0\|l_max register fibonacci_datapath:u1\|reg:reg_n_max\|q\[20\] 148.32 MHz 6.742 ns Internal " "Info: Clock \"clk\" has Internal fmax of 148.32 MHz between source register \"fibonacci_pc:u0\|l_max\" and destination register \"fibonacci_datapath:u1\|reg:reg_n_max\|q\[20\]\" (period= 6.742 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.542 ns + Longest register register " "Info: + Longest register to register delay is 1.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fibonacci_pc:u0\|l_max 1 REG LCCOMB_X10_Y15_N26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y15_N26; Fanout = 32; REG Node = 'fibonacci_pc:u0\|l_max'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|l_max } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.746 ns) 1.542 ns fibonacci_datapath:u1\|reg:reg_n_max\|q\[20\] 2 REG LCFF_X11_Y13_N9 9 " "Info: 2: + IC(0.796 ns) + CELL(0.746 ns) = 1.542 ns; Loc. = LCFF_X11_Y13_N9; Fanout = 9; REG Node = 'fibonacci_datapath:u1\|reg:reg_n_max\|q\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { fibonacci_pc:u0|l_max fibonacci_datapath:u1|reg:reg_n_max|q[20] } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 48.38 % ) " "Info: Total cell delay = 0.746 ns ( 48.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.796 ns ( 51.62 % ) " "Info: Total interconnect delay = 0.796 ns ( 51.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { fibonacci_pc:u0|l_max fibonacci_datapath:u1|reg:reg_n_max|q[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.542 ns" { fibonacci_pc:u0|l_max {} fibonacci_datapath:u1|reg:reg_n_max|q[20] {} } { 0.000ns 0.796ns } { 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.739 ns - Smallest " "Info: - Smallest clock skew is -1.739 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 161 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 161; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.618 ns) 2.494 ns fibonacci_datapath:u1\|reg:reg_n_max\|q\[20\] 3 REG LCFF_X11_Y13_N9 9 " "Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.494 ns; Loc. = LCFF_X11_Y13_N9; Fanout = 9; REG Node = 'fibonacci_datapath:u1\|reg:reg_n_max\|q\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { clk~clkctrl fibonacci_datapath:u1|reg:reg_n_max|q[20] } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.02 % ) " "Info: Total cell delay = 1.472 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 40.98 % ) " "Info: Total interconnect delay = 1.022 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl fibonacci_datapath:u1|reg:reg_n_max|q[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} fibonacci_datapath:u1|reg:reg_n_max|q[20] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.233 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.233 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.712 ns) 2.947 ns fibonacci_pc:u0\|state.estado1 2 REG LCFF_X10_Y15_N7 5 " "Info: 2: + IC(1.381 ns) + CELL(0.712 ns) = 2.947 ns; Loc. = LCFF_X10_Y15_N7; Fanout = 5; REG Node = 'fibonacci_pc:u0\|state.estado1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk fibonacci_pc:u0|state.estado1 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.272 ns) 3.492 ns fibonacci_pc:u0\|WideOr3~0 3 COMB LCCOMB_X10_Y15_N10 2 " "Info: 3: + IC(0.273 ns) + CELL(0.272 ns) = 3.492 ns; Loc. = LCCOMB_X10_Y15_N10; Fanout = 2; COMB Node = 'fibonacci_pc:u0\|WideOr3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { fibonacci_pc:u0|state.estado1 fibonacci_pc:u0|WideOr3~0 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.225 ns) 4.233 ns fibonacci_pc:u0\|l_max 4 REG LCCOMB_X10_Y15_N26 32 " "Info: 4: + IC(0.516 ns) + CELL(0.225 ns) = 4.233 ns; Loc. = LCCOMB_X10_Y15_N26; Fanout = 32; REG Node = 'fibonacci_pc:u0\|l_max'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { fibonacci_pc:u0|WideOr3~0 fibonacci_pc:u0|l_max } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.063 ns ( 48.74 % ) " "Info: Total cell delay = 2.063 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.170 ns ( 51.26 % ) " "Info: Total interconnect delay = 2.170 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.233 ns" { clk fibonacci_pc:u0|state.estado1 fibonacci_pc:u0|WideOr3~0 fibonacci_pc:u0|l_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.233 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado1 {} fibonacci_pc:u0|WideOr3~0 {} fibonacci_pc:u0|l_max {} } { 0.000ns 0.000ns 1.381ns 0.273ns 0.516ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl fibonacci_datapath:u1|reg:reg_n_max|q[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} fibonacci_datapath:u1|reg:reg_n_max|q[20] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.233 ns" { clk fibonacci_pc:u0|state.estado1 fibonacci_pc:u0|WideOr3~0 fibonacci_pc:u0|l_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.233 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado1 {} fibonacci_pc:u0|WideOr3~0 {} fibonacci_pc:u0|l_max {} } { 0.000ns 0.000ns 1.381ns 0.273ns 0.516ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 25 -1 0 } } { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { fibonacci_pc:u0|l_max fibonacci_datapath:u1|reg:reg_n_max|q[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.542 ns" { fibonacci_pc:u0|l_max {} fibonacci_datapath:u1|reg:reg_n_max|q[20] {} } { 0.000ns 0.796ns } { 0.000ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl fibonacci_datapath:u1|reg:reg_n_max|q[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} fibonacci_datapath:u1|reg:reg_n_max|q[20] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.233 ns" { clk fibonacci_pc:u0|state.estado1 fibonacci_pc:u0|WideOr3~0 fibonacci_pc:u0|l_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.233 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado1 {} fibonacci_pc:u0|WideOr3~0 {} fibonacci_pc:u0|l_max {} } { 0.000ns 0.000ns 1.381ns 0.273ns 0.516ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.225ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 9 " "Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "fibonacci_pc:u0\|state.estado12 fibonacci_pc:u0\|m_max clk 524 ps " "Info: Found hold time violation between source  pin or register \"fibonacci_pc:u0\|state.estado12\" and destination pin or register \"fibonacci_pc:u0\|m_max\" for clock \"clk\" (Hold time is 524 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.194 ns + Largest " "Info: + Largest clock skew is 1.194 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.047 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.712 ns) 2.947 ns fibonacci_pc:u0\|state.estado12 2 REG LCFF_X10_Y15_N23 4 " "Info: 2: + IC(1.381 ns) + CELL(0.712 ns) = 2.947 ns; Loc. = LCFF_X10_Y15_N23; Fanout = 4; REG Node = 'fibonacci_pc:u0\|state.estado12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { clk fibonacci_pc:u0|state.estado12 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.225 ns) 3.401 ns fibonacci_pc:u0\|WideOr8~0 3 COMB LCCOMB_X10_Y15_N12 2 " "Info: 3: + IC(0.229 ns) + CELL(0.225 ns) = 3.401 ns; Loc. = LCCOMB_X10_Y15_N12; Fanout = 2; COMB Node = 'fibonacci_pc:u0\|WideOr8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { fibonacci_pc:u0|state.estado12 fibonacci_pc:u0|WideOr8~0 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.366 ns) 4.047 ns fibonacci_pc:u0\|m_max 4 REG LCCOMB_X10_Y15_N0 32 " "Info: 4: + IC(0.280 ns) + CELL(0.366 ns) = 4.047 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 32; REG Node = 'fibonacci_pc:u0\|m_max'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { fibonacci_pc:u0|WideOr8~0 fibonacci_pc:u0|m_max } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.157 ns ( 53.30 % ) " "Info: Total cell delay = 2.157 ns ( 53.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.890 ns ( 46.70 % ) " "Info: Total interconnect delay = 1.890 ns ( 46.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { clk fibonacci_pc:u0|state.estado12 fibonacci_pc:u0|WideOr8~0 fibonacci_pc:u0|m_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.047 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado12 {} fibonacci_pc:u0|WideOr8~0 {} fibonacci_pc:u0|m_max {} } { 0.000ns 0.000ns 1.381ns 0.229ns 0.280ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.853 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.618 ns) 2.853 ns fibonacci_pc:u0\|state.estado12 2 REG LCFF_X10_Y15_N23 4 " "Info: 2: + IC(1.381 ns) + CELL(0.618 ns) = 2.853 ns; Loc. = LCFF_X10_Y15_N23; Fanout = 4; REG Node = 'fibonacci_pc:u0\|state.estado12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { clk fibonacci_pc:u0|state.estado12 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 51.59 % ) " "Info: Total cell delay = 1.472 ns ( 51.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.381 ns ( 48.41 % ) " "Info: Total interconnect delay = 1.381 ns ( 48.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk fibonacci_pc:u0|state.estado12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado12 {} } { 0.000ns 0.000ns 1.381ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { clk fibonacci_pc:u0|state.estado12 fibonacci_pc:u0|WideOr8~0 fibonacci_pc:u0|m_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.047 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado12 {} fibonacci_pc:u0|WideOr8~0 {} fibonacci_pc:u0|m_max {} } { 0.000ns 0.000ns 1.381ns 0.229ns 0.280ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk fibonacci_pc:u0|state.estado12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado12 {} } { 0.000ns 0.000ns 1.381ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.576 ns - Shortest register register " "Info: - Shortest register to register delay is 0.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fibonacci_pc:u0\|state.estado12 1 REG LCFF_X10_Y15_N23 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y15_N23; Fanout = 4; REG Node = 'fibonacci_pc:u0\|state.estado12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|state.estado12 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.228 ns) 0.576 ns fibonacci_pc:u0\|m_max 2 REG LCCOMB_X10_Y15_N0 32 " "Info: 2: + IC(0.348 ns) + CELL(0.228 ns) = 0.576 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 32; REG Node = 'fibonacci_pc:u0\|m_max'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { fibonacci_pc:u0|state.estado12 fibonacci_pc:u0|m_max } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 39.58 % ) " "Info: Total cell delay = 0.228 ns ( 39.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.348 ns ( 60.42 % ) " "Info: Total interconnect delay = 0.348 ns ( 60.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { fibonacci_pc:u0|state.estado12 fibonacci_pc:u0|m_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.576 ns" { fibonacci_pc:u0|state.estado12 {} fibonacci_pc:u0|m_max {} } { 0.000ns 0.348ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 24 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.047 ns" { clk fibonacci_pc:u0|state.estado12 fibonacci_pc:u0|WideOr8~0 fibonacci_pc:u0|m_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.047 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado12 {} fibonacci_pc:u0|WideOr8~0 {} fibonacci_pc:u0|m_max {} } { 0.000ns 0.000ns 1.381ns 0.229ns 0.280ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { clk fibonacci_pc:u0|state.estado12 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.853 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado12 {} } { 0.000ns 0.000ns 1.381ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { fibonacci_pc:u0|state.estado12 fibonacci_pc:u0|m_max } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.576 ns" { fibonacci_pc:u0|state.estado12 {} fibonacci_pc:u0|m_max {} } { 0.000ns 0.348ns } { 0.000ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fibonacci_datapath:u1\|reg:reg_n_max\|q\[30\] data_in\[30\] clk 3.633 ns register " "Info: tsu for register \"fibonacci_datapath:u1\|reg:reg_n_max\|q\[30\]\" (data pin = \"data_in\[30\]\", clock pin = \"clk\") is 3.633 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.037 ns + Longest pin register " "Info: + Longest pin to register delay is 6.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns data_in\[30\] 1 PIN PIN_U10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 1; PIN Node = 'data_in\[30\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in[30] } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.911 ns) + CELL(0.309 ns) 6.037 ns fibonacci_datapath:u1\|reg:reg_n_max\|q\[30\] 2 REG LCFF_X11_Y13_N29 5 " "Info: 2: + IC(4.911 ns) + CELL(0.309 ns) = 6.037 ns; Loc. = LCFF_X11_Y13_N29; Fanout = 5; REG Node = 'fibonacci_datapath:u1\|reg:reg_n_max\|q\[30\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { data_in[30] fibonacci_datapath:u1|reg:reg_n_max|q[30] } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.126 ns ( 18.65 % ) " "Info: Total cell delay = 1.126 ns ( 18.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.911 ns ( 81.35 % ) " "Info: Total interconnect delay = 4.911 ns ( 81.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.037 ns" { data_in[30] fibonacci_datapath:u1|reg:reg_n_max|q[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.037 ns" { data_in[30] {} data_in[30]~combout {} fibonacci_datapath:u1|reg:reg_n_max|q[30] {} } { 0.000ns 0.000ns 4.911ns } { 0.000ns 0.817ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.494 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 161 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 161; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.618 ns) 2.494 ns fibonacci_datapath:u1\|reg:reg_n_max\|q\[30\] 3 REG LCFF_X11_Y13_N29 5 " "Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.494 ns; Loc. = LCFF_X11_Y13_N29; Fanout = 5; REG Node = 'fibonacci_datapath:u1\|reg:reg_n_max\|q\[30\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { clk~clkctrl fibonacci_datapath:u1|reg:reg_n_max|q[30] } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/reg.vhd" "" { Text "X:/projects/cis3/lab01/src/reg.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.02 % ) " "Info: Total cell delay = 1.472 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.022 ns ( 40.98 % ) " "Info: Total interconnect delay = 1.022 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl fibonacci_datapath:u1|reg:reg_n_max|q[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} fibonacci_datapath:u1|reg:reg_n_max|q[30] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.037 ns" { data_in[30] fibonacci_datapath:u1|reg:reg_n_max|q[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.037 ns" { data_in[30] {} data_in[30]~combout {} fibonacci_datapath:u1|reg:reg_n_max|q[30] {} } { 0.000ns 0.000ns 4.911ns } { 0.000ns 0.817ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.494 ns" { clk clk~clkctrl fibonacci_datapath:u1|reg:reg_n_max|q[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.494 ns" { clk {} clk~combout {} clk~clkctrl {} fibonacci_datapath:u1|reg:reg_n_max|q[30] {} } { 0.000ns 0.000ns 0.343ns 0.679ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk status_o\[0\] fibonacci_pc:u0\|state.estado13 6.971 ns register " "Info: tco from clock \"clk\" to destination pin \"status_o\[0\]\" through register \"fibonacci_pc:u0\|state.estado13\" is 6.971 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.934 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.618 ns) 2.934 ns fibonacci_pc:u0\|state.estado13 2 REG LCFF_X9_Y15_N9 8 " "Info: 2: + IC(1.462 ns) + CELL(0.618 ns) = 2.934 ns; Loc. = LCFF_X9_Y15_N9; Fanout = 8; REG Node = 'fibonacci_pc:u0\|state.estado13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.17 % ) " "Info: Total cell delay = 1.472 ns ( 50.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 49.83 % ) " "Info: Total interconnect delay = 1.462 ns ( 49.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { clk fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.934 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado13 {} } { 0.000ns 0.000ns 1.462ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.943 ns + Longest register pin " "Info: + Longest register to pin delay is 3.943 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fibonacci_pc:u0\|state.estado13 1 REG LCFF_X9_Y15_N9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y15_N9; Fanout = 8; REG Node = 'fibonacci_pc:u0\|state.estado13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 0.754 ns fibonacci_pc:u0\|WideOr3 2 COMB LCCOMB_X10_Y15_N22 1 " "Info: 2: + IC(0.388 ns) + CELL(0.366 ns) = 0.754 ns; Loc. = LCCOMB_X10_Y15_N22; Fanout = 1; COMB Node = 'fibonacci_pc:u0\|WideOr3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { fibonacci_pc:u0|state.estado13 fibonacci_pc:u0|WideOr3 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(1.962 ns) 3.943 ns status_o\[0\] 3 PIN PIN_D14 0 " "Info: 3: + IC(1.227 ns) + CELL(1.962 ns) = 3.943 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'status_o\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.189 ns" { fibonacci_pc:u0|WideOr3 status_o[0] } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.328 ns ( 59.04 % ) " "Info: Total cell delay = 2.328 ns ( 59.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.615 ns ( 40.96 % ) " "Info: Total interconnect delay = 1.615 ns ( 40.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.943 ns" { fibonacci_pc:u0|state.estado13 fibonacci_pc:u0|WideOr3 status_o[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.943 ns" { fibonacci_pc:u0|state.estado13 {} fibonacci_pc:u0|WideOr3 {} status_o[0] {} } { 0.000ns 0.388ns 1.227ns } { 0.000ns 0.366ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { clk fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.934 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado13 {} } { 0.000ns 0.000ns 1.462ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.943 ns" { fibonacci_pc:u0|state.estado13 fibonacci_pc:u0|WideOr3 status_o[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.943 ns" { fibonacci_pc:u0|state.estado13 {} fibonacci_pc:u0|WideOr3 {} status_o[0] {} } { 0.000ns 0.388ns 1.227ns } { 0.000ns 0.366ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fibonacci_pc:u0\|state.estado13 read_enable_i clk -1.953 ns register " "Info: th for register \"fibonacci_pc:u0\|state.estado13\" (data pin = \"read_enable_i\", clock pin = \"clk\") is -1.953 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.934 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 15 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.618 ns) 2.934 ns fibonacci_pc:u0\|state.estado13 2 REG LCFF_X9_Y15_N9 8 " "Info: 2: + IC(1.462 ns) + CELL(0.618 ns) = 2.934 ns; Loc. = LCFF_X9_Y15_N9; Fanout = 8; REG Node = 'fibonacci_pc:u0\|state.estado13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { clk fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 50.17 % ) " "Info: Total cell delay = 1.472 ns ( 50.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.462 ns ( 49.83 % ) " "Info: Total interconnect delay = 1.462 ns ( 49.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { clk fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.934 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado13 {} } { 0.000ns 0.000ns 1.462ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.036 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns read_enable_i 1 PIN PIN_M20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 2; PIN Node = 'read_enable_i'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_enable_i } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.964 ns) + CELL(0.053 ns) 4.881 ns fibonacci_pc:u0\|Selector11~0 2 COMB LCCOMB_X9_Y15_N8 1 " "Info: 2: + IC(3.964 ns) + CELL(0.053 ns) = 4.881 ns; Loc. = LCCOMB_X9_Y15_N8; Fanout = 1; COMB Node = 'fibonacci_pc:u0\|Selector11~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.017 ns" { read_enable_i fibonacci_pc:u0|Selector11~0 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.036 ns fibonacci_pc:u0\|state.estado13 3 REG LCFF_X9_Y15_N9 8 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.036 ns; Loc. = LCFF_X9_Y15_N9; Fanout = 8; REG Node = 'fibonacci_pc:u0\|state.estado13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { fibonacci_pc:u0|Selector11~0 fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "../../../projects/cis3/lab01/src/fibonacci_pc.vhd" "" { Text "X:/projects/cis3/lab01/src/fibonacci_pc.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 21.29 % ) " "Info: Total cell delay = 1.072 ns ( 21.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.964 ns ( 78.71 % ) " "Info: Total interconnect delay = 3.964 ns ( 78.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.036 ns" { read_enable_i fibonacci_pc:u0|Selector11~0 fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.036 ns" { read_enable_i {} read_enable_i~combout {} fibonacci_pc:u0|Selector11~0 {} fibonacci_pc:u0|state.estado13 {} } { 0.000ns 0.000ns 3.964ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.934 ns" { clk fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.934 ns" { clk {} clk~combout {} fibonacci_pc:u0|state.estado13 {} } { 0.000ns 0.000ns 1.462ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.036 ns" { read_enable_i fibonacci_pc:u0|Selector11~0 fibonacci_pc:u0|state.estado13 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.036 ns" { read_enable_i {} read_enable_i~combout {} fibonacci_pc:u0|Selector11~0 {} fibonacci_pc:u0|state.estado13 {} } { 0.000ns 0.000ns 3.964ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 12:00:56 2017 " "Info: Processing ended: Fri Sep 15 12:00:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 12:00:58 2017 " "Info: Processing started: Fri Sep 15 12:00:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c lab2 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "lab2.vho lab2_vhd.sdo X:/psi2553/exp1b/project/simulation/modelsim/ simulation " "Info: Generated files \"lab2.vho\" and \"lab2_vhd.sdo\" in directory \"X:/psi2553/exp1b/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 12:00:58 2017 " "Info: Processing ended: Fri Sep 15 12:00:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Info: Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
