
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0



IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (1 9)  (205 537)  (205 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (1 3)  (313 530)  (313 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (0 8)  (311 536)  (311 536)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_20
 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 1)  (347 529)  (347 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (4 2)  (412 531)  (412 531)  routing T_8_33.span12_vert_2 <X> T_8_33.lc_trk_g0_2
 (4 3)  (412 530)  (412 530)  routing T_8_33.span12_vert_2 <X> T_8_33.lc_trk_g0_2
 (5 3)  (413 530)  (413 530)  routing T_8_33.span12_vert_2 <X> T_8_33.lc_trk_g0_2
 (7 3)  (415 530)  (415 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_2 lc_trk_g0_2
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g0_2 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 8)  (400 536)  (400 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (401 537)  (401 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (14 0)  (528 528)  (528 528)  routing T_10_33.span4_horz_l_12 <X> T_10_33.span4_vert_1
 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0



IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (13 3)  (963 530)  (963 530)  routing T_18_33.span4_vert_7 <X> T_18_33.span4_horz_r_1
 (14 3)  (964 530)  (964 530)  routing T_18_33.span4_vert_7 <X> T_18_33.span4_horz_r_1
 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0



IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (6 2)  (1054 531)  (1054 531)  routing T_20_33.span4_vert_11 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_11 lc_trk_g0_3
 (8 2)  (1056 531)  (1056 531)  routing T_20_33.span4_vert_11 <X> T_20_33.lc_trk_g0_3
 (8 3)  (1056 530)  (1056 530)  routing T_20_33.span4_vert_11 <X> T_20_33.lc_trk_g0_3
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_1 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (5 8)  (1053 536)  (1053 536)  routing T_20_33.span4_horz_r_9 <X> T_20_33.lc_trk_g1_1
 (7 8)  (1055 536)  (1055 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_r_9 lc_trk_g1_1
 (8 8)  (1056 536)  (1056 536)  routing T_20_33.span4_horz_r_9 <X> T_20_33.lc_trk_g1_1
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (13 7)  (1341 534)  (1341 534)  routing T_25_33.span4_vert_13 <X> T_25_33.span4_horz_r_2
 (14 7)  (1342 534)  (1342 534)  routing T_25_33.span4_vert_13 <X> T_25_33.span4_horz_r_2


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (4 10)  (1364 539)  (1364 539)  routing T_26_33.span4_horz_r_10 <X> T_26_33.lc_trk_g1_2
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_2 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (5 11)  (1365 538)  (1365 538)  routing T_26_33.span4_horz_r_10 <X> T_26_33.lc_trk_g1_2
 (7 11)  (1367 538)  (1367 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g1_2 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (4 4)  (1418 532)  (1418 532)  routing T_27_33.span4_vert_4 <X> T_27_33.lc_trk_g0_4
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g0_4 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (6 5)  (1420 533)  (1420 533)  routing T_27_33.span4_vert_4 <X> T_27_33.lc_trk_g0_4
 (7 5)  (1421 533)  (1421 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_4 lc_trk_g0_4
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (4 6)  (1472 535)  (1472 535)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g0_6
 (11 6)  (1489 535)  (1489 535)  routing T_28_33.span4_vert_13 <X> T_28_33.span4_horz_l_14
 (12 6)  (1490 535)  (1490 535)  routing T_28_33.span4_vert_13 <X> T_28_33.span4_horz_l_14
 (5 7)  (1473 534)  (1473 534)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g0_6
 (7 7)  (1475 534)  (1475 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (16 9)  (1460 537)  (1460 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (1488 539)  (1488 539)  routing T_28_33.lc_trk_g0_6 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (10 11)  (1488 538)  (1488 538)  routing T_28_33.lc_trk_g0_6 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1472 540)  (1472 540)  routing T_28_33.span4_vert_4 <X> T_28_33.lc_trk_g1_4
 (6 13)  (1474 541)  (1474 541)  routing T_28_33.span4_vert_4 <X> T_28_33.lc_trk_g1_4
 (7 13)  (1475 541)  (1475 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_4 lc_trk_g1_4
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (6 1)  (1528 529)  (1528 529)  routing T_29_33.span12_vert_8 <X> T_29_33.lc_trk_g0_0
 (7 1)  (1529 529)  (1529 529)  Enable bit of Mux _local_links/g0_mux_0 => span12_vert_8 lc_trk_g0_0
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (6 4)  (1528 532)  (1528 532)  routing T_29_33.span4_vert_13 <X> T_29_33.lc_trk_g0_5
 (7 4)  (1529 532)  (1529 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_13 lc_trk_g0_5
 (8 4)  (1530 532)  (1530 532)  routing T_29_33.span4_vert_13 <X> T_29_33.lc_trk_g0_5
 (10 4)  (1542 532)  (1542 532)  routing T_29_33.lc_trk_g0_5 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (8 5)  (1530 533)  (1530 533)  routing T_29_33.span4_vert_13 <X> T_29_33.lc_trk_g0_5
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (14 6)  (1546 535)  (1546 535)  routing T_29_33.span4_horz_l_14 <X> T_29_33.span4_vert_13
 (6 9)  (1528 537)  (1528 537)  routing T_29_33.span12_vert_8 <X> T_29_33.lc_trk_g1_0
 (7 9)  (1529 537)  (1529 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_8 lc_trk_g1_0
 (10 10)  (1542 539)  (1542 539)  routing T_29_33.lc_trk_g1_5 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1543 539)  (1543 539)  routing T_29_33.lc_trk_g1_5 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_0 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (1528 540)  (1528 540)  routing T_29_33.span12_vert_21 <X> T_29_33.lc_trk_g1_5
 (7 12)  (1529 540)  (1529 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_21 lc_trk_g1_5
 (8 13)  (1530 541)  (1530 541)  routing T_29_33.span12_vert_21 <X> T_29_33.lc_trk_g1_5
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0



IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0



IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_18_32

 (19 7)  (947 519)  (947 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



RAM_Tile_8_31

 (3 0)  (399 496)  (399 496)  routing T_8_31.sp12_v_t_23 <X> T_8_31.sp12_v_b_0


LogicTile_17_31

 (3 12)  (877 508)  (877 508)  routing T_17_31.sp12_v_b_1 <X> T_17_31.sp12_h_r_1
 (3 13)  (877 509)  (877 509)  routing T_17_31.sp12_v_b_1 <X> T_17_31.sp12_h_r_1


LogicTile_29_31

 (3 15)  (1513 511)  (1513 511)  routing T_29_31.sp12_h_l_22 <X> T_29_31.sp12_v_t_22


IO_Tile_33_31

 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_2_30

 (19 15)  (91 495)  (91 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_4_30

 (9 1)  (189 481)  (189 481)  routing T_4_30.sp4_v_t_36 <X> T_4_30.sp4_v_b_1


LogicTile_5_30

 (4 12)  (238 492)  (238 492)  routing T_5_30.sp4_h_l_38 <X> T_5_30.sp4_v_b_9
 (6 12)  (240 492)  (240 492)  routing T_5_30.sp4_h_l_38 <X> T_5_30.sp4_v_b_9
 (5 13)  (239 493)  (239 493)  routing T_5_30.sp4_h_l_38 <X> T_5_30.sp4_v_b_9


LogicTile_6_30

 (6 0)  (294 480)  (294 480)  routing T_6_30.sp4_v_t_44 <X> T_6_30.sp4_v_b_0
 (5 1)  (293 481)  (293 481)  routing T_6_30.sp4_v_t_44 <X> T_6_30.sp4_v_b_0


RAM_Tile_25_30

 (4 2)  (1310 482)  (1310 482)  routing T_25_30.sp4_v_b_4 <X> T_25_30.sp4_v_t_37
 (6 2)  (1312 482)  (1312 482)  routing T_25_30.sp4_v_b_4 <X> T_25_30.sp4_v_t_37


LogicTile_28_30

 (4 2)  (1460 482)  (1460 482)  routing T_28_30.sp4_v_b_4 <X> T_28_30.sp4_v_t_37
 (6 2)  (1462 482)  (1462 482)  routing T_28_30.sp4_v_b_4 <X> T_28_30.sp4_v_t_37


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0



IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_10_29

 (8 5)  (500 469)  (500 469)  routing T_10_29.sp4_v_t_36 <X> T_10_29.sp4_v_b_4
 (10 5)  (502 469)  (502 469)  routing T_10_29.sp4_v_t_36 <X> T_10_29.sp4_v_b_4


LogicTile_11_29

 (12 8)  (558 472)  (558 472)  routing T_11_29.sp4_v_b_8 <X> T_11_29.sp4_h_r_8
 (11 9)  (557 473)  (557 473)  routing T_11_29.sp4_v_b_8 <X> T_11_29.sp4_h_r_8


LogicTile_15_29

 (11 9)  (773 473)  (773 473)  routing T_15_29.sp4_h_l_45 <X> T_15_29.sp4_h_r_8


LogicTile_19_29

 (11 9)  (993 473)  (993 473)  routing T_19_29.sp4_h_l_45 <X> T_19_29.sp4_h_r_8


LogicTile_20_29

 (13 14)  (1049 478)  (1049 478)  routing T_20_29.sp4_v_b_11 <X> T_20_29.sp4_v_t_46


LogicTile_23_29

 (12 12)  (1210 476)  (1210 476)  routing T_23_29.sp4_h_l_45 <X> T_23_29.sp4_h_r_11
 (13 13)  (1211 477)  (1211 477)  routing T_23_29.sp4_h_l_45 <X> T_23_29.sp4_h_r_11


RAM_Tile_25_29

 (19 4)  (1325 468)  (1325 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4


LogicTile_27_29

 (10 7)  (1412 471)  (1412 471)  routing T_27_29.sp4_h_l_46 <X> T_27_29.sp4_v_t_41


LogicTile_28_29

 (19 4)  (1475 468)  (1475 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (8 7)  (1464 471)  (1464 471)  routing T_28_29.sp4_v_b_1 <X> T_28_29.sp4_v_t_41
 (10 7)  (1466 471)  (1466 471)  routing T_28_29.sp4_v_b_1 <X> T_28_29.sp4_v_t_41


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0



IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (0 9)  (17 457)  (17 457)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 457)  (1 457)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_2_28

 (19 15)  (91 463)  (91 463)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_4_28

 (8 5)  (188 453)  (188 453)  routing T_4_28.sp4_h_l_41 <X> T_4_28.sp4_v_b_4
 (9 5)  (189 453)  (189 453)  routing T_4_28.sp4_h_l_41 <X> T_4_28.sp4_v_b_4


LogicTile_5_28

 (4 12)  (238 460)  (238 460)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9
 (6 12)  (240 460)  (240 460)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9
 (5 13)  (239 461)  (239 461)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9


LogicTile_10_28

 (3 1)  (495 449)  (495 449)  routing T_10_28.sp12_h_l_23 <X> T_10_28.sp12_v_b_0


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0



IO_Tile_0_27

 (1 0)  (16 432)  (16 432)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (1 8)  (16 440)  (16 440)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_2_27

 (4 0)  (76 432)  (76 432)  routing T_2_27.sp4_h_l_37 <X> T_2_27.sp4_v_b_0
 (5 1)  (77 433)  (77 433)  routing T_2_27.sp4_h_l_37 <X> T_2_27.sp4_v_b_0
 (8 13)  (80 445)  (80 445)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_10
 (9 13)  (81 445)  (81 445)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_10
 (10 13)  (82 445)  (82 445)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_10


RAM_Tile_8_27

 (3 0)  (399 432)  (399 432)  routing T_8_27.sp12_v_t_23 <X> T_8_27.sp12_v_b_0


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_v_b_0


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0



IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_4_26

 (9 1)  (189 417)  (189 417)  routing T_4_26.sp4_v_t_36 <X> T_4_26.sp4_v_b_1


LogicTile_5_26

 (4 12)  (238 428)  (238 428)  routing T_5_26.sp4_v_t_44 <X> T_5_26.sp4_v_b_9


LogicTile_6_26

 (5 0)  (293 416)  (293 416)  routing T_6_26.sp4_v_t_37 <X> T_6_26.sp4_h_r_0


LogicTile_9_26

 (27 2)  (465 418)  (465 418)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 418)  (466 418)  routing T_9_26.lc_trk_g3_1 <X> T_9_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 418)  (467 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 418)  (469 418)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 418)  (470 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 418)  (471 418)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 418)  (472 418)  routing T_9_26.lc_trk_g3_5 <X> T_9_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 418)  (474 418)  LC_1 Logic Functioning bit
 (38 2)  (476 418)  (476 418)  LC_1 Logic Functioning bit
 (51 2)  (489 418)  (489 418)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (36 3)  (474 419)  (474 419)  LC_1 Logic Functioning bit
 (38 3)  (476 419)  (476 419)  LC_1 Logic Functioning bit
 (17 12)  (455 428)  (455 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (456 429)  (456 429)  routing T_9_26.sp4_r_v_b_41 <X> T_9_26.lc_trk_g3_1
 (15 14)  (453 430)  (453 430)  routing T_9_26.sp4_h_l_24 <X> T_9_26.lc_trk_g3_5
 (16 14)  (454 430)  (454 430)  routing T_9_26.sp4_h_l_24 <X> T_9_26.lc_trk_g3_5
 (17 14)  (455 430)  (455 430)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (456 430)  (456 430)  routing T_9_26.sp4_h_l_24 <X> T_9_26.lc_trk_g3_5


LogicTile_18_26

 (3 14)  (931 430)  (931 430)  routing T_18_26.sp12_v_b_1 <X> T_18_26.sp12_v_t_22


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (0 11)  (17 411)  (17 411)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25

 (5 0)  (23 400)  (23 400)  routing T_1_25.sp4_h_l_44 <X> T_1_25.sp4_h_r_0
 (4 1)  (22 401)  (22 401)  routing T_1_25.sp4_h_l_44 <X> T_1_25.sp4_h_r_0


LogicTile_2_25

 (2 4)  (74 404)  (74 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (4 0)  (238 400)  (238 400)  routing T_5_25.sp4_h_l_37 <X> T_5_25.sp4_v_b_0
 (5 1)  (239 401)  (239 401)  routing T_5_25.sp4_h_l_37 <X> T_5_25.sp4_v_b_0
 (8 1)  (242 401)  (242 401)  routing T_5_25.sp4_h_l_42 <X> T_5_25.sp4_v_b_1
 (9 1)  (243 401)  (243 401)  routing T_5_25.sp4_h_l_42 <X> T_5_25.sp4_v_b_1
 (10 1)  (244 401)  (244 401)  routing T_5_25.sp4_h_l_42 <X> T_5_25.sp4_v_b_1


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25

 (11 10)  (557 410)  (557 410)  routing T_11_25.sp4_v_b_0 <X> T_11_25.sp4_v_t_45
 (13 10)  (559 410)  (559 410)  routing T_11_25.sp4_v_b_0 <X> T_11_25.sp4_v_t_45


LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25

 (11 14)  (1047 414)  (1047 414)  routing T_20_25.sp4_v_b_3 <X> T_20_25.sp4_v_t_46
 (13 14)  (1049 414)  (1049 414)  routing T_20_25.sp4_v_b_3 <X> T_20_25.sp4_v_t_46


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25

 (3 4)  (1309 404)  (1309 404)  routing T_25_25.sp12_v_b_0 <X> T_25_25.sp12_h_r_0
 (3 5)  (1309 405)  (1309 405)  routing T_25_25.sp12_v_b_0 <X> T_25_25.sp12_h_r_0
 (19 13)  (1325 413)  (1325 413)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (8 3)  (1464 403)  (1464 403)  routing T_28_25.sp4_h_l_36 <X> T_28_25.sp4_v_t_36


LogicTile_29_25

 (3 6)  (1513 406)  (1513 406)  routing T_29_25.sp12_v_b_0 <X> T_29_25.sp12_v_t_23


LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (4 0)  (184 384)  (184 384)  routing T_4_24.sp4_v_t_41 <X> T_4_24.sp4_v_b_0
 (6 0)  (186 384)  (186 384)  routing T_4_24.sp4_v_t_41 <X> T_4_24.sp4_v_b_0


LogicTile_5_24

 (6 0)  (240 384)  (240 384)  routing T_5_24.sp4_v_t_44 <X> T_5_24.sp4_v_b_0
 (5 1)  (239 385)  (239 385)  routing T_5_24.sp4_v_t_44 <X> T_5_24.sp4_v_b_0


LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24



LogicTile_16_24

 (19 10)  (835 394)  (835 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_17_24

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (7 12)  (935 396)  (935 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_19_24

 (7 12)  (989 396)  (989 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_2_23

 (5 0)  (77 368)  (77 368)  routing T_2_23.sp4_v_t_37 <X> T_2_23.sp4_h_r_0
 (9 12)  (81 380)  (81 380)  routing T_2_23.sp4_v_t_47 <X> T_2_23.sp4_h_r_10


LogicTile_5_23

 (28 2)  (262 370)  (262 370)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 370)  (263 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 370)  (265 370)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 370)  (266 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 370)  (267 370)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 370)  (268 370)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (40 2)  (274 370)  (274 370)  LC_1 Logic Functioning bit
 (42 2)  (276 370)  (276 370)  LC_1 Logic Functioning bit
 (28 3)  (262 371)  (262 371)  routing T_5_23.lc_trk_g2_1 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 371)  (263 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (26 4)  (260 372)  (260 372)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 372)  (261 372)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 372)  (263 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 372)  (264 372)  routing T_5_23.lc_trk_g1_4 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 372)  (265 372)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 372)  (266 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 372)  (267 372)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 372)  (268 372)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (50 4)  (284 372)  (284 372)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (260 373)  (260 373)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 373)  (261 373)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 373)  (262 373)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 373)  (263 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (43 5)  (277 373)  (277 373)  LC_2 Logic Functioning bit
 (47 5)  (281 373)  (281 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (285 373)  (285 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (248 374)  (248 374)  routing T_5_23.sp4_v_t_1 <X> T_5_23.lc_trk_g1_4
 (14 7)  (248 375)  (248 375)  routing T_5_23.sp4_v_t_1 <X> T_5_23.lc_trk_g1_4
 (16 7)  (250 375)  (250 375)  routing T_5_23.sp4_v_t_1 <X> T_5_23.lc_trk_g1_4
 (17 7)  (251 375)  (251 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (14 8)  (248 376)  (248 376)  routing T_5_23.sp4_v_b_24 <X> T_5_23.lc_trk_g2_0
 (16 8)  (250 376)  (250 376)  routing T_5_23.sp4_v_t_12 <X> T_5_23.lc_trk_g2_1
 (17 8)  (251 376)  (251 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (252 376)  (252 376)  routing T_5_23.sp4_v_t_12 <X> T_5_23.lc_trk_g2_1
 (16 9)  (250 377)  (250 377)  routing T_5_23.sp4_v_b_24 <X> T_5_23.lc_trk_g2_0
 (17 9)  (251 377)  (251 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (28 10)  (262 378)  (262 378)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 378)  (263 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 378)  (265 378)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 378)  (266 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 378)  (267 378)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 378)  (268 378)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 378)  (269 378)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.input_2_5
 (36 10)  (270 378)  (270 378)  LC_5 Logic Functioning bit
 (46 10)  (280 378)  (280 378)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (28 11)  (262 379)  (262 379)  routing T_5_23.lc_trk_g2_1 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 379)  (263 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 379)  (265 379)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 379)  (266 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (267 379)  (267 379)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.input_2_5
 (34 11)  (268 379)  (268 379)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.input_2_5
 (15 14)  (249 382)  (249 382)  routing T_5_23.sp4_h_l_24 <X> T_5_23.lc_trk_g3_5
 (16 14)  (250 382)  (250 382)  routing T_5_23.sp4_h_l_24 <X> T_5_23.lc_trk_g3_5
 (17 14)  (251 382)  (251 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (252 382)  (252 382)  routing T_5_23.sp4_h_l_24 <X> T_5_23.lc_trk_g3_5
 (21 14)  (255 382)  (255 382)  routing T_5_23.sp4_h_l_34 <X> T_5_23.lc_trk_g3_7
 (22 14)  (256 382)  (256 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (257 382)  (257 382)  routing T_5_23.sp4_h_l_34 <X> T_5_23.lc_trk_g3_7
 (24 14)  (258 382)  (258 382)  routing T_5_23.sp4_h_l_34 <X> T_5_23.lc_trk_g3_7
 (15 15)  (249 383)  (249 383)  routing T_5_23.sp4_v_t_33 <X> T_5_23.lc_trk_g3_4
 (16 15)  (250 383)  (250 383)  routing T_5_23.sp4_v_t_33 <X> T_5_23.lc_trk_g3_4
 (17 15)  (251 383)  (251 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (255 383)  (255 383)  routing T_5_23.sp4_h_l_34 <X> T_5_23.lc_trk_g3_7


LogicTile_6_23

 (4 0)  (292 368)  (292 368)  routing T_6_23.sp4_h_l_37 <X> T_6_23.sp4_v_b_0
 (5 1)  (293 369)  (293 369)  routing T_6_23.sp4_h_l_37 <X> T_6_23.sp4_v_b_0
 (9 4)  (297 372)  (297 372)  routing T_6_23.sp4_h_l_36 <X> T_6_23.sp4_h_r_4
 (10 4)  (298 372)  (298 372)  routing T_6_23.sp4_h_l_36 <X> T_6_23.sp4_h_r_4


LogicTile_7_23

 (13 0)  (355 368)  (355 368)  routing T_7_23.sp4_h_l_39 <X> T_7_23.sp4_v_b_2
 (12 1)  (354 369)  (354 369)  routing T_7_23.sp4_h_l_39 <X> T_7_23.sp4_v_b_2
 (3 4)  (345 372)  (345 372)  routing T_7_23.sp12_v_t_23 <X> T_7_23.sp12_h_r_0
 (19 13)  (361 381)  (361 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_10_23

 (8 1)  (500 369)  (500 369)  routing T_10_23.sp4_h_l_36 <X> T_10_23.sp4_v_b_1
 (9 1)  (501 369)  (501 369)  routing T_10_23.sp4_h_l_36 <X> T_10_23.sp4_v_b_1
 (8 13)  (500 381)  (500 381)  routing T_10_23.sp4_h_l_41 <X> T_10_23.sp4_v_b_10
 (9 13)  (501 381)  (501 381)  routing T_10_23.sp4_h_l_41 <X> T_10_23.sp4_v_b_10
 (10 13)  (502 381)  (502 381)  routing T_10_23.sp4_h_l_41 <X> T_10_23.sp4_v_b_10


LogicTile_16_23

 (3 6)  (819 374)  (819 374)  routing T_16_23.sp12_h_r_0 <X> T_16_23.sp12_v_t_23
 (3 7)  (819 375)  (819 375)  routing T_16_23.sp12_h_r_0 <X> T_16_23.sp12_v_t_23


LogicTile_28_23

 (3 2)  (1459 370)  (1459 370)  routing T_28_23.sp12_v_t_23 <X> T_28_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0



IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 354)  (0 354)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (2 9)  (15 361)  (15 361)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_1_22

 (8 0)  (26 352)  (26 352)  routing T_1_22.sp4_h_l_36 <X> T_1_22.sp4_h_r_1


LogicTile_2_22

 (2 4)  (74 356)  (74 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_4_22

 (4 9)  (184 361)  (184 361)  routing T_4_22.sp4_v_t_36 <X> T_4_22.sp4_h_r_6


LogicTile_5_22

 (8 1)  (242 353)  (242 353)  routing T_5_22.sp4_h_l_42 <X> T_5_22.sp4_v_b_1
 (9 1)  (243 353)  (243 353)  routing T_5_22.sp4_h_l_42 <X> T_5_22.sp4_v_b_1
 (10 1)  (244 353)  (244 353)  routing T_5_22.sp4_h_l_42 <X> T_5_22.sp4_v_b_1
 (4 9)  (238 361)  (238 361)  routing T_5_22.sp4_v_t_36 <X> T_5_22.sp4_h_r_6
 (8 9)  (242 361)  (242 361)  routing T_5_22.sp4_h_l_36 <X> T_5_22.sp4_v_b_7
 (9 9)  (243 361)  (243 361)  routing T_5_22.sp4_h_l_36 <X> T_5_22.sp4_v_b_7
 (10 9)  (244 361)  (244 361)  routing T_5_22.sp4_h_l_36 <X> T_5_22.sp4_v_b_7


LogicTile_7_22

 (17 0)  (359 352)  (359 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 12)  (363 364)  (363 364)  routing T_7_22.sp4_h_r_43 <X> T_7_22.lc_trk_g3_3
 (22 12)  (364 364)  (364 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (365 364)  (365 364)  routing T_7_22.sp4_h_r_43 <X> T_7_22.lc_trk_g3_3
 (24 12)  (366 364)  (366 364)  routing T_7_22.sp4_h_r_43 <X> T_7_22.lc_trk_g3_3
 (29 12)  (371 364)  (371 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (378 364)  (378 364)  LC_6 Logic Functioning bit
 (38 12)  (380 364)  (380 364)  LC_6 Logic Functioning bit
 (41 12)  (383 364)  (383 364)  LC_6 Logic Functioning bit
 (43 12)  (385 364)  (385 364)  LC_6 Logic Functioning bit
 (52 12)  (394 364)  (394 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (363 365)  (363 365)  routing T_7_22.sp4_h_r_43 <X> T_7_22.lc_trk_g3_3
 (26 13)  (368 365)  (368 365)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (369 365)  (369 365)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (370 365)  (370 365)  routing T_7_22.lc_trk_g3_3 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 365)  (371 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0


RAM_Tile_8_22

 (3 14)  (399 366)  (399 366)  routing T_8_22.sp12_h_r_1 <X> T_8_22.sp12_v_t_22
 (3 15)  (399 367)  (399 367)  routing T_8_22.sp12_h_r_1 <X> T_8_22.sp12_v_t_22


LogicTile_9_22

 (4 0)  (442 352)  (442 352)  routing T_9_22.sp4_h_l_43 <X> T_9_22.sp4_v_b_0
 (6 0)  (444 352)  (444 352)  routing T_9_22.sp4_h_l_43 <X> T_9_22.sp4_v_b_0
 (5 1)  (443 353)  (443 353)  routing T_9_22.sp4_h_l_43 <X> T_9_22.sp4_v_b_0
 (6 9)  (444 361)  (444 361)  routing T_9_22.sp4_h_l_43 <X> T_9_22.sp4_h_r_6
 (5 12)  (443 364)  (443 364)  routing T_9_22.sp4_v_b_9 <X> T_9_22.sp4_h_r_9
 (6 13)  (444 365)  (444 365)  routing T_9_22.sp4_v_b_9 <X> T_9_22.sp4_h_r_9


LogicTile_10_22

 (21 0)  (513 352)  (513 352)  routing T_10_22.sp4_h_r_19 <X> T_10_22.lc_trk_g0_3
 (22 0)  (514 352)  (514 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (515 352)  (515 352)  routing T_10_22.sp4_h_r_19 <X> T_10_22.lc_trk_g0_3
 (24 0)  (516 352)  (516 352)  routing T_10_22.sp4_h_r_19 <X> T_10_22.lc_trk_g0_3
 (21 1)  (513 353)  (513 353)  routing T_10_22.sp4_h_r_19 <X> T_10_22.lc_trk_g0_3
 (16 2)  (508 354)  (508 354)  routing T_10_22.sp4_v_b_5 <X> T_10_22.lc_trk_g0_5
 (17 2)  (509 354)  (509 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (510 354)  (510 354)  routing T_10_22.sp4_v_b_5 <X> T_10_22.lc_trk_g0_5
 (22 3)  (514 355)  (514 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 355)  (516 355)  routing T_10_22.bot_op_6 <X> T_10_22.lc_trk_g0_6
 (3 4)  (495 356)  (495 356)  routing T_10_22.sp12_v_b_0 <X> T_10_22.sp12_h_r_0
 (26 4)  (518 356)  (518 356)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 356)  (521 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 356)  (522 356)  routing T_10_22.lc_trk_g0_5 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 356)  (524 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (527 356)  (527 356)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.input_2_2
 (37 4)  (529 356)  (529 356)  LC_2 Logic Functioning bit
 (40 4)  (532 356)  (532 356)  LC_2 Logic Functioning bit
 (41 4)  (533 356)  (533 356)  LC_2 Logic Functioning bit
 (42 4)  (534 356)  (534 356)  LC_2 Logic Functioning bit
 (43 4)  (535 356)  (535 356)  LC_2 Logic Functioning bit
 (3 5)  (495 357)  (495 357)  routing T_10_22.sp12_v_b_0 <X> T_10_22.sp12_h_r_0
 (26 5)  (518 357)  (518 357)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 357)  (521 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 357)  (523 357)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 357)  (524 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (525 357)  (525 357)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.input_2_2
 (34 5)  (526 357)  (526 357)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.input_2_2
 (35 5)  (527 357)  (527 357)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.input_2_2
 (36 5)  (528 357)  (528 357)  LC_2 Logic Functioning bit
 (37 5)  (529 357)  (529 357)  LC_2 Logic Functioning bit
 (40 5)  (532 357)  (532 357)  LC_2 Logic Functioning bit
 (41 5)  (533 357)  (533 357)  LC_2 Logic Functioning bit
 (42 5)  (534 357)  (534 357)  LC_2 Logic Functioning bit
 (43 5)  (535 357)  (535 357)  LC_2 Logic Functioning bit
 (53 5)  (545 357)  (545 357)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (22 14)  (514 366)  (514 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (519 366)  (519 366)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 366)  (520 366)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 366)  (521 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 366)  (522 366)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 366)  (523 366)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 366)  (524 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (527 366)  (527 366)  routing T_10_22.lc_trk_g0_5 <X> T_10_22.input_2_7
 (36 14)  (528 366)  (528 366)  LC_7 Logic Functioning bit
 (47 14)  (539 366)  (539 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (26 15)  (518 367)  (518 367)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 367)  (521 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 367)  (522 367)  routing T_10_22.lc_trk_g3_7 <X> T_10_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 367)  (523 367)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 367)  (524 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (37 15)  (529 367)  (529 367)  LC_7 Logic Functioning bit
 (39 15)  (531 367)  (531 367)  LC_7 Logic Functioning bit
 (40 15)  (532 367)  (532 367)  LC_7 Logic Functioning bit
 (42 15)  (534 367)  (534 367)  LC_7 Logic Functioning bit


LogicTile_11_22

 (16 6)  (562 358)  (562 358)  routing T_11_22.sp4_v_b_13 <X> T_11_22.lc_trk_g1_5
 (17 6)  (563 358)  (563 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (564 358)  (564 358)  routing T_11_22.sp4_v_b_13 <X> T_11_22.lc_trk_g1_5
 (21 6)  (567 358)  (567 358)  routing T_11_22.lft_op_7 <X> T_11_22.lc_trk_g1_7
 (22 6)  (568 358)  (568 358)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (570 358)  (570 358)  routing T_11_22.lft_op_7 <X> T_11_22.lc_trk_g1_7
 (18 7)  (564 359)  (564 359)  routing T_11_22.sp4_v_b_13 <X> T_11_22.lc_trk_g1_5
 (15 8)  (561 360)  (561 360)  routing T_11_22.sp4_h_r_33 <X> T_11_22.lc_trk_g2_1
 (16 8)  (562 360)  (562 360)  routing T_11_22.sp4_h_r_33 <X> T_11_22.lc_trk_g2_1
 (17 8)  (563 360)  (563 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (564 360)  (564 360)  routing T_11_22.sp4_h_r_33 <X> T_11_22.lc_trk_g2_1
 (27 14)  (573 366)  (573 366)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 366)  (576 366)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 366)  (577 366)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 366)  (580 366)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 366)  (582 366)  LC_7 Logic Functioning bit
 (37 14)  (583 366)  (583 366)  LC_7 Logic Functioning bit
 (38 14)  (584 366)  (584 366)  LC_7 Logic Functioning bit
 (39 14)  (585 366)  (585 366)  LC_7 Logic Functioning bit
 (41 14)  (587 366)  (587 366)  LC_7 Logic Functioning bit
 (43 14)  (589 366)  (589 366)  LC_7 Logic Functioning bit
 (47 14)  (593 366)  (593 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (28 15)  (574 367)  (574 367)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 367)  (575 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 367)  (576 367)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 367)  (582 367)  LC_7 Logic Functioning bit
 (37 15)  (583 367)  (583 367)  LC_7 Logic Functioning bit
 (38 15)  (584 367)  (584 367)  LC_7 Logic Functioning bit
 (39 15)  (585 367)  (585 367)  LC_7 Logic Functioning bit
 (40 15)  (586 367)  (586 367)  LC_7 Logic Functioning bit
 (41 15)  (587 367)  (587 367)  LC_7 Logic Functioning bit
 (42 15)  (588 367)  (588 367)  LC_7 Logic Functioning bit
 (43 15)  (589 367)  (589 367)  LC_7 Logic Functioning bit


LogicTile_13_22

 (3 4)  (657 356)  (657 356)  routing T_13_22.sp12_v_b_0 <X> T_13_22.sp12_h_r_0
 (3 5)  (657 357)  (657 357)  routing T_13_22.sp12_v_b_0 <X> T_13_22.sp12_h_r_0


LogicTile_15_22

 (16 0)  (778 352)  (778 352)  routing T_15_22.sp12_h_l_14 <X> T_15_22.lc_trk_g0_1
 (17 0)  (779 352)  (779 352)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (18 1)  (780 353)  (780 353)  routing T_15_22.sp12_h_l_14 <X> T_15_22.lc_trk_g0_1
 (17 13)  (779 365)  (779 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (17 14)  (779 366)  (779 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (784 366)  (784 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (789 366)  (789 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 366)  (790 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 366)  (791 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 366)  (792 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 366)  (793 366)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 366)  (794 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 366)  (795 366)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 366)  (796 366)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 366)  (798 366)  LC_7 Logic Functioning bit
 (38 14)  (800 366)  (800 366)  LC_7 Logic Functioning bit
 (39 14)  (801 366)  (801 366)  LC_7 Logic Functioning bit
 (40 14)  (802 366)  (802 366)  LC_7 Logic Functioning bit
 (41 14)  (803 366)  (803 366)  LC_7 Logic Functioning bit
 (42 14)  (804 366)  (804 366)  LC_7 Logic Functioning bit
 (43 14)  (805 366)  (805 366)  LC_7 Logic Functioning bit
 (21 15)  (783 367)  (783 367)  routing T_15_22.sp4_r_v_b_47 <X> T_15_22.lc_trk_g3_7
 (29 15)  (791 367)  (791 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 367)  (793 367)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 367)  (794 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (795 367)  (795 367)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.input_2_7
 (34 15)  (796 367)  (796 367)  routing T_15_22.lc_trk_g3_0 <X> T_15_22.input_2_7
 (36 15)  (798 367)  (798 367)  LC_7 Logic Functioning bit
 (37 15)  (799 367)  (799 367)  LC_7 Logic Functioning bit
 (38 15)  (800 367)  (800 367)  LC_7 Logic Functioning bit
 (39 15)  (801 367)  (801 367)  LC_7 Logic Functioning bit
 (40 15)  (802 367)  (802 367)  LC_7 Logic Functioning bit
 (41 15)  (803 367)  (803 367)  LC_7 Logic Functioning bit
 (42 15)  (804 367)  (804 367)  LC_7 Logic Functioning bit
 (43 15)  (805 367)  (805 367)  LC_7 Logic Functioning bit
 (51 15)  (813 367)  (813 367)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_22

 (22 5)  (838 357)  (838 357)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (839 357)  (839 357)  routing T_16_22.sp12_h_l_17 <X> T_16_22.lc_trk_g1_2
 (25 5)  (841 357)  (841 357)  routing T_16_22.sp12_h_l_17 <X> T_16_22.lc_trk_g1_2
 (15 6)  (831 358)  (831 358)  routing T_16_22.sp4_v_b_21 <X> T_16_22.lc_trk_g1_5
 (16 6)  (832 358)  (832 358)  routing T_16_22.sp4_v_b_21 <X> T_16_22.lc_trk_g1_5
 (17 6)  (833 358)  (833 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (16 8)  (832 360)  (832 360)  routing T_16_22.sp4_v_t_12 <X> T_16_22.lc_trk_g2_1
 (17 8)  (833 360)  (833 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 360)  (834 360)  routing T_16_22.sp4_v_t_12 <X> T_16_22.lc_trk_g2_1
 (26 8)  (842 360)  (842 360)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 360)  (844 360)  routing T_16_22.lc_trk_g2_1 <X> T_16_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 360)  (845 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 360)  (848 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 360)  (850 360)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (40 8)  (856 360)  (856 360)  LC_4 Logic Functioning bit
 (42 8)  (858 360)  (858 360)  LC_4 Logic Functioning bit
 (47 8)  (863 360)  (863 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (843 361)  (843 361)  routing T_16_22.lc_trk_g1_5 <X> T_16_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 361)  (845 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 361)  (847 361)  routing T_16_22.lc_trk_g1_2 <X> T_16_22.wire_logic_cluster/lc_4/in_3


LogicTile_17_22

 (22 1)  (896 353)  (896 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 354)  (905 354)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 354)  (908 354)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 354)  (910 354)  LC_1 Logic Functioning bit
 (38 2)  (912 354)  (912 354)  LC_1 Logic Functioning bit
 (41 2)  (915 354)  (915 354)  LC_1 Logic Functioning bit
 (43 2)  (917 354)  (917 354)  LC_1 Logic Functioning bit
 (52 2)  (926 354)  (926 354)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (901 355)  (901 355)  routing T_17_22.lc_trk_g1_0 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 355)  (903 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 355)  (904 355)  routing T_17_22.lc_trk_g0_2 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 355)  (905 355)  routing T_17_22.lc_trk_g1_7 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 355)  (911 355)  LC_1 Logic Functioning bit
 (39 3)  (913 355)  (913 355)  LC_1 Logic Functioning bit
 (16 5)  (890 357)  (890 357)  routing T_17_22.sp12_h_r_8 <X> T_17_22.lc_trk_g1_0
 (17 5)  (891 357)  (891 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 6)  (896 358)  (896 358)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (897 358)  (897 358)  routing T_17_22.sp12_h_l_12 <X> T_17_22.lc_trk_g1_7


RAM_Tile_25_22

 (3 7)  (1309 359)  (1309 359)  routing T_25_22.sp12_h_l_23 <X> T_25_22.sp12_v_t_23


LogicTile_28_22

 (3 7)  (1459 359)  (1459 359)  routing T_28_22.sp12_h_l_23 <X> T_28_22.sp12_v_t_23


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_5_21

 (21 0)  (255 336)  (255 336)  routing T_5_21.sp12_h_r_3 <X> T_5_21.lc_trk_g0_3
 (22 0)  (256 336)  (256 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (258 336)  (258 336)  routing T_5_21.sp12_h_r_3 <X> T_5_21.lc_trk_g0_3
 (21 1)  (255 337)  (255 337)  routing T_5_21.sp12_h_r_3 <X> T_5_21.lc_trk_g0_3
 (22 1)  (256 337)  (256 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (257 337)  (257 337)  routing T_5_21.sp4_v_b_18 <X> T_5_21.lc_trk_g0_2
 (24 1)  (258 337)  (258 337)  routing T_5_21.sp4_v_b_18 <X> T_5_21.lc_trk_g0_2
 (14 2)  (248 338)  (248 338)  routing T_5_21.sp4_v_t_1 <X> T_5_21.lc_trk_g0_4
 (14 3)  (248 339)  (248 339)  routing T_5_21.sp4_v_t_1 <X> T_5_21.lc_trk_g0_4
 (16 3)  (250 339)  (250 339)  routing T_5_21.sp4_v_t_1 <X> T_5_21.lc_trk_g0_4
 (17 3)  (251 339)  (251 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (26 4)  (260 340)  (260 340)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 340)  (262 340)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 340)  (263 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 340)  (264 340)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 340)  (266 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (39 4)  (273 340)  (273 340)  LC_2 Logic Functioning bit
 (14 5)  (248 341)  (248 341)  routing T_5_21.sp4_r_v_b_24 <X> T_5_21.lc_trk_g1_0
 (17 5)  (251 341)  (251 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (29 5)  (263 341)  (263 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 341)  (265 341)  routing T_5_21.lc_trk_g0_3 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 341)  (266 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (269 341)  (269 341)  routing T_5_21.lc_trk_g0_2 <X> T_5_21.input_2_2
 (51 5)  (285 341)  (285 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 10)  (250 346)  (250 346)  routing T_5_21.sp4_v_b_37 <X> T_5_21.lc_trk_g2_5
 (17 10)  (251 346)  (251 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (252 346)  (252 346)  routing T_5_21.sp4_v_b_37 <X> T_5_21.lc_trk_g2_5
 (29 10)  (263 346)  (263 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 346)  (265 346)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 346)  (266 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (269 346)  (269 346)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.input_2_5
 (36 10)  (270 346)  (270 346)  LC_5 Logic Functioning bit
 (51 10)  (285 346)  (285 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (252 347)  (252 347)  routing T_5_21.sp4_v_b_37 <X> T_5_21.lc_trk_g2_5
 (27 11)  (261 347)  (261 347)  routing T_5_21.lc_trk_g1_0 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 347)  (263 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 347)  (264 347)  routing T_5_21.lc_trk_g0_2 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 347)  (266 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (267 347)  (267 347)  routing T_5_21.lc_trk_g2_5 <X> T_5_21.input_2_5


LogicTile_7_21

 (3 4)  (345 340)  (345 340)  routing T_7_21.sp12_v_t_23 <X> T_7_21.sp12_h_r_0
 (19 13)  (361 349)  (361 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_9_21

 (21 2)  (459 338)  (459 338)  routing T_9_21.sp4_v_b_7 <X> T_9_21.lc_trk_g0_7
 (22 2)  (460 338)  (460 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (461 338)  (461 338)  routing T_9_21.sp4_v_b_7 <X> T_9_21.lc_trk_g0_7
 (15 3)  (453 339)  (453 339)  routing T_9_21.sp4_v_t_9 <X> T_9_21.lc_trk_g0_4
 (16 3)  (454 339)  (454 339)  routing T_9_21.sp4_v_t_9 <X> T_9_21.lc_trk_g0_4
 (17 3)  (455 339)  (455 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 6)  (464 342)  (464 342)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 342)  (468 342)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 342)  (469 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 342)  (471 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (472 342)  (472 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 342)  (474 342)  LC_3 Logic Functioning bit
 (38 6)  (476 342)  (476 342)  LC_3 Logic Functioning bit
 (41 6)  (479 342)  (479 342)  LC_3 Logic Functioning bit
 (43 6)  (481 342)  (481 342)  LC_3 Logic Functioning bit
 (47 6)  (485 342)  (485 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (464 343)  (464 343)  routing T_9_21.lc_trk_g0_7 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (470 343)  (470 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (471 343)  (471 343)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.input_2_3
 (34 7)  (472 343)  (472 343)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.input_2_3
 (37 7)  (475 343)  (475 343)  LC_3 Logic Functioning bit
 (15 13)  (453 349)  (453 349)  routing T_9_21.sp4_v_t_29 <X> T_9_21.lc_trk_g3_0
 (16 13)  (454 349)  (454 349)  routing T_9_21.sp4_v_t_29 <X> T_9_21.lc_trk_g3_0
 (17 13)  (455 349)  (455 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (16 14)  (454 350)  (454 350)  routing T_9_21.sp12_v_t_10 <X> T_9_21.lc_trk_g3_5
 (17 14)  (455 350)  (455 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5


LogicTile_10_21

 (19 6)  (511 342)  (511 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (8 9)  (500 345)  (500 345)  routing T_10_21.sp4_h_l_36 <X> T_10_21.sp4_v_b_7
 (9 9)  (501 345)  (501 345)  routing T_10_21.sp4_h_l_36 <X> T_10_21.sp4_v_b_7
 (10 9)  (502 345)  (502 345)  routing T_10_21.sp4_h_l_36 <X> T_10_21.sp4_v_b_7
 (22 10)  (514 346)  (514 346)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (515 346)  (515 346)  routing T_10_21.sp12_v_t_12 <X> T_10_21.lc_trk_g2_7
 (26 12)  (518 348)  (518 348)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 348)  (520 348)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 348)  (522 348)  routing T_10_21.lc_trk_g3_4 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 348)  (523 348)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (26 13)  (518 349)  (518 349)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 349)  (519 349)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 349)  (520 349)  routing T_10_21.lc_trk_g3_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 349)  (523 349)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 349)  (528 349)  LC_6 Logic Functioning bit
 (38 13)  (530 349)  (530 349)  LC_6 Logic Functioning bit
 (22 14)  (514 350)  (514 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (515 350)  (515 350)  routing T_10_21.sp12_v_b_23 <X> T_10_21.lc_trk_g3_7
 (14 15)  (506 351)  (506 351)  routing T_10_21.sp4_r_v_b_44 <X> T_10_21.lc_trk_g3_4
 (17 15)  (509 351)  (509 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (513 351)  (513 351)  routing T_10_21.sp12_v_b_23 <X> T_10_21.lc_trk_g3_7


LogicTile_14_21

 (3 9)  (711 345)  (711 345)  routing T_14_21.sp12_h_l_22 <X> T_14_21.sp12_v_b_1


LogicTile_16_21

 (3 3)  (819 339)  (819 339)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_l_23


LogicTile_20_21

 (4 6)  (1040 342)  (1040 342)  routing T_20_21.sp4_v_b_3 <X> T_20_21.sp4_v_t_38


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0



IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (5 0)  (185 320)  (185 320)  routing T_4_20.sp4_v_t_37 <X> T_4_20.sp4_h_r_0
 (2 4)  (182 324)  (182 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (182 328)  (182 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_5_20

 (9 8)  (243 328)  (243 328)  routing T_5_20.sp4_v_t_42 <X> T_5_20.sp4_h_r_7


LogicTile_6_20

 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_20

 (22 4)  (364 324)  (364 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (365 324)  (365 324)  routing T_7_20.sp12_h_l_16 <X> T_7_20.lc_trk_g1_3
 (28 4)  (370 324)  (370 324)  routing T_7_20.lc_trk_g2_3 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 324)  (371 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (373 324)  (373 324)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 324)  (374 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 324)  (375 324)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (377 324)  (377 324)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.input_2_2
 (37 4)  (379 324)  (379 324)  LC_2 Logic Functioning bit
 (46 4)  (388 324)  (388 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (21 5)  (363 325)  (363 325)  routing T_7_20.sp12_h_l_16 <X> T_7_20.lc_trk_g1_3
 (26 5)  (368 325)  (368 325)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (369 325)  (369 325)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 325)  (371 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 325)  (372 325)  routing T_7_20.lc_trk_g2_3 <X> T_7_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (373 325)  (373 325)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (374 325)  (374 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (375 325)  (375 325)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.input_2_2
 (34 5)  (376 325)  (376 325)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.input_2_2
 (35 5)  (377 325)  (377 325)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.input_2_2
 (22 6)  (364 326)  (364 326)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (365 326)  (365 326)  routing T_7_20.sp12_h_r_23 <X> T_7_20.lc_trk_g1_7
 (26 6)  (368 326)  (368 326)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (369 326)  (369 326)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (371 326)  (371 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (372 326)  (372 326)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (373 326)  (373 326)  routing T_7_20.lc_trk_g3_5 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 326)  (374 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (375 326)  (375 326)  routing T_7_20.lc_trk_g3_5 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (376 326)  (376 326)  routing T_7_20.lc_trk_g3_5 <X> T_7_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (378 326)  (378 326)  LC_3 Logic Functioning bit
 (38 6)  (380 326)  (380 326)  LC_3 Logic Functioning bit
 (21 7)  (363 327)  (363 327)  routing T_7_20.sp12_h_r_23 <X> T_7_20.lc_trk_g1_7
 (27 7)  (369 327)  (369 327)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (370 327)  (370 327)  routing T_7_20.lc_trk_g3_4 <X> T_7_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (371 327)  (371 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (372 327)  (372 327)  routing T_7_20.lc_trk_g1_7 <X> T_7_20.wire_logic_cluster/lc_3/in_1
 (8 8)  (350 328)  (350 328)  routing T_7_20.sp4_h_l_42 <X> T_7_20.sp4_h_r_7
 (21 8)  (363 328)  (363 328)  routing T_7_20.sp4_v_t_22 <X> T_7_20.lc_trk_g2_3
 (22 8)  (364 328)  (364 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (365 328)  (365 328)  routing T_7_20.sp4_v_t_22 <X> T_7_20.lc_trk_g2_3
 (26 8)  (368 328)  (368 328)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (370 328)  (370 328)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 328)  (371 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 328)  (372 328)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 328)  (375 328)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (376 328)  (376 328)  routing T_7_20.lc_trk_g3_0 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 328)  (378 328)  LC_4 Logic Functioning bit
 (46 8)  (388 328)  (388 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (392 328)  (392 328)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (350 329)  (350 329)  routing T_7_20.sp4_h_l_42 <X> T_7_20.sp4_v_b_7
 (9 9)  (351 329)  (351 329)  routing T_7_20.sp4_h_l_42 <X> T_7_20.sp4_v_b_7
 (21 9)  (363 329)  (363 329)  routing T_7_20.sp4_v_t_22 <X> T_7_20.lc_trk_g2_3
 (26 9)  (368 329)  (368 329)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 329)  (369 329)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 329)  (370 329)  routing T_7_20.lc_trk_g3_7 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 329)  (371 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 329)  (372 329)  routing T_7_20.lc_trk_g2_7 <X> T_7_20.wire_logic_cluster/lc_4/in_1
 (21 10)  (363 330)  (363 330)  routing T_7_20.sp4_v_t_26 <X> T_7_20.lc_trk_g2_7
 (22 10)  (364 330)  (364 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (365 330)  (365 330)  routing T_7_20.sp4_v_t_26 <X> T_7_20.lc_trk_g2_7
 (21 11)  (363 331)  (363 331)  routing T_7_20.sp4_v_t_26 <X> T_7_20.lc_trk_g2_7
 (4 12)  (346 332)  (346 332)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_9
 (5 13)  (347 333)  (347 333)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_9
 (14 13)  (356 333)  (356 333)  routing T_7_20.sp4_r_v_b_40 <X> T_7_20.lc_trk_g3_0
 (17 13)  (359 333)  (359 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (14 14)  (356 334)  (356 334)  routing T_7_20.bnl_op_4 <X> T_7_20.lc_trk_g3_4
 (15 14)  (357 334)  (357 334)  routing T_7_20.sp4_h_l_24 <X> T_7_20.lc_trk_g3_5
 (16 14)  (358 334)  (358 334)  routing T_7_20.sp4_h_l_24 <X> T_7_20.lc_trk_g3_5
 (17 14)  (359 334)  (359 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (360 334)  (360 334)  routing T_7_20.sp4_h_l_24 <X> T_7_20.lc_trk_g3_5
 (22 14)  (364 334)  (364 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (365 334)  (365 334)  routing T_7_20.sp4_h_r_31 <X> T_7_20.lc_trk_g3_7
 (24 14)  (366 334)  (366 334)  routing T_7_20.sp4_h_r_31 <X> T_7_20.lc_trk_g3_7
 (14 15)  (356 335)  (356 335)  routing T_7_20.bnl_op_4 <X> T_7_20.lc_trk_g3_4
 (17 15)  (359 335)  (359 335)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (21 15)  (363 335)  (363 335)  routing T_7_20.sp4_h_r_31 <X> T_7_20.lc_trk_g3_7


RAM_Tile_8_20

 (6 1)  (402 321)  (402 321)  routing T_8_20.sp4_h_l_37 <X> T_8_20.sp4_h_r_0
 (8 3)  (404 323)  (404 323)  routing T_8_20.sp4_h_r_1 <X> T_8_20.sp4_v_t_36
 (9 3)  (405 323)  (405 323)  routing T_8_20.sp4_h_r_1 <X> T_8_20.sp4_v_t_36
 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (4 8)  (400 328)  (400 328)  routing T_8_20.sp4_h_l_37 <X> T_8_20.sp4_v_b_6
 (6 8)  (402 328)  (402 328)  routing T_8_20.sp4_h_l_37 <X> T_8_20.sp4_v_b_6
 (5 9)  (401 329)  (401 329)  routing T_8_20.sp4_h_l_37 <X> T_8_20.sp4_v_b_6


LogicTile_9_20

 (25 0)  (463 320)  (463 320)  routing T_9_20.wire_logic_cluster/lc_2/out <X> T_9_20.lc_trk_g0_2
 (22 1)  (460 321)  (460 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (22 4)  (460 324)  (460 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (461 324)  (461 324)  routing T_9_20.sp12_h_l_16 <X> T_9_20.lc_trk_g1_3
 (26 4)  (464 324)  (464 324)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 324)  (465 324)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 324)  (466 324)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 324)  (472 324)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (21 5)  (459 325)  (459 325)  routing T_9_20.sp12_h_l_16 <X> T_9_20.lc_trk_g1_3
 (22 5)  (460 325)  (460 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 325)  (461 325)  routing T_9_20.sp4_v_b_18 <X> T_9_20.lc_trk_g1_2
 (24 5)  (462 325)  (462 325)  routing T_9_20.sp4_v_b_18 <X> T_9_20.lc_trk_g1_2
 (28 5)  (466 325)  (466 325)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 325)  (467 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 325)  (468 325)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 325)  (469 325)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 325)  (474 325)  LC_2 Logic Functioning bit
 (37 5)  (475 325)  (475 325)  LC_2 Logic Functioning bit
 (38 5)  (476 325)  (476 325)  LC_2 Logic Functioning bit
 (39 5)  (477 325)  (477 325)  LC_2 Logic Functioning bit
 (11 6)  (449 326)  (449 326)  routing T_9_20.sp4_h_l_37 <X> T_9_20.sp4_v_t_40
 (15 6)  (453 326)  (453 326)  routing T_9_20.sp4_h_r_13 <X> T_9_20.lc_trk_g1_5
 (16 6)  (454 326)  (454 326)  routing T_9_20.sp4_h_r_13 <X> T_9_20.lc_trk_g1_5
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (456 326)  (456 326)  routing T_9_20.sp4_h_r_13 <X> T_9_20.lc_trk_g1_5
 (17 10)  (455 330)  (455 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (465 330)  (465 330)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 330)  (469 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 330)  (472 330)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (478 330)  (478 330)  LC_5 Logic Functioning bit
 (42 10)  (480 330)  (480 330)  LC_5 Logic Functioning bit
 (14 11)  (452 331)  (452 331)  routing T_9_20.sp4_r_v_b_36 <X> T_9_20.lc_trk_g2_4
 (17 11)  (455 331)  (455 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (456 331)  (456 331)  routing T_9_20.sp4_r_v_b_37 <X> T_9_20.lc_trk_g2_5
 (30 11)  (468 331)  (468 331)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (40 11)  (478 331)  (478 331)  LC_5 Logic Functioning bit
 (42 11)  (480 331)  (480 331)  LC_5 Logic Functioning bit
 (52 11)  (490 331)  (490 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (4 12)  (442 332)  (442 332)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_9
 (28 12)  (466 332)  (466 332)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 332)  (468 332)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 332)  (469 332)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 332)  (471 332)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 332)  (474 332)  LC_6 Logic Functioning bit
 (47 12)  (485 332)  (485 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (488 332)  (488 332)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (443 333)  (443 333)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_9
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (464 333)  (464 333)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (46 13)  (484 333)  (484 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (452 334)  (452 334)  routing T_9_20.sp4_h_r_44 <X> T_9_20.lc_trk_g3_4
 (14 15)  (452 335)  (452 335)  routing T_9_20.sp4_h_r_44 <X> T_9_20.lc_trk_g3_4
 (15 15)  (453 335)  (453 335)  routing T_9_20.sp4_h_r_44 <X> T_9_20.lc_trk_g3_4
 (16 15)  (454 335)  (454 335)  routing T_9_20.sp4_h_r_44 <X> T_9_20.lc_trk_g3_4
 (17 15)  (455 335)  (455 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_10_20

 (22 1)  (514 321)  (514 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 321)  (515 321)  routing T_10_20.sp4_v_b_18 <X> T_10_20.lc_trk_g0_2
 (24 1)  (516 321)  (516 321)  routing T_10_20.sp4_v_b_18 <X> T_10_20.lc_trk_g0_2
 (26 2)  (518 322)  (518 322)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 322)  (523 322)  routing T_10_20.lc_trk_g0_4 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (14 3)  (506 323)  (506 323)  routing T_10_20.sp12_h_r_20 <X> T_10_20.lc_trk_g0_4
 (16 3)  (508 323)  (508 323)  routing T_10_20.sp12_h_r_20 <X> T_10_20.lc_trk_g0_4
 (17 3)  (509 323)  (509 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (27 3)  (519 323)  (519 323)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 323)  (520 323)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 323)  (522 323)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (39 3)  (531 323)  (531 323)  LC_1 Logic Functioning bit
 (26 4)  (518 324)  (518 324)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 324)  (520 324)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 324)  (522 324)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 324)  (525 324)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 324)  (526 324)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (43 4)  (535 324)  (535 324)  LC_2 Logic Functioning bit
 (50 4)  (542 324)  (542 324)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (543 324)  (543 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (27 5)  (519 325)  (519 325)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 325)  (520 325)  routing T_10_20.lc_trk_g3_5 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 325)  (522 325)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (46 5)  (538 325)  (538 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (53 5)  (545 325)  (545 325)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (3 7)  (495 327)  (495 327)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_v_t_23
 (22 10)  (514 330)  (514 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (515 330)  (515 330)  routing T_10_20.sp4_v_b_47 <X> T_10_20.lc_trk_g2_7
 (24 10)  (516 330)  (516 330)  routing T_10_20.sp4_v_b_47 <X> T_10_20.lc_trk_g2_7
 (12 12)  (504 332)  (504 332)  routing T_10_20.sp4_v_b_11 <X> T_10_20.sp4_h_r_11
 (28 12)  (520 332)  (520 332)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 332)  (522 332)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 332)  (523 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 332)  (525 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 332)  (526 332)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (41 12)  (533 332)  (533 332)  LC_6 Logic Functioning bit
 (43 12)  (535 332)  (535 332)  LC_6 Logic Functioning bit
 (11 13)  (503 333)  (503 333)  routing T_10_20.sp4_v_b_11 <X> T_10_20.sp4_h_r_11
 (14 13)  (506 333)  (506 333)  routing T_10_20.sp4_h_r_24 <X> T_10_20.lc_trk_g3_0
 (15 13)  (507 333)  (507 333)  routing T_10_20.sp4_h_r_24 <X> T_10_20.lc_trk_g3_0
 (16 13)  (508 333)  (508 333)  routing T_10_20.sp4_h_r_24 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (518 333)  (518 333)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 333)  (528 333)  LC_6 Logic Functioning bit
 (38 13)  (530 333)  (530 333)  LC_6 Logic Functioning bit
 (53 13)  (545 333)  (545 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (506 334)  (506 334)  routing T_10_20.sp4_v_b_36 <X> T_10_20.lc_trk_g3_4
 (15 14)  (507 334)  (507 334)  routing T_10_20.sp4_v_t_32 <X> T_10_20.lc_trk_g3_5
 (16 14)  (508 334)  (508 334)  routing T_10_20.sp4_v_t_32 <X> T_10_20.lc_trk_g3_5
 (17 14)  (509 334)  (509 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (14 15)  (506 335)  (506 335)  routing T_10_20.sp4_v_b_36 <X> T_10_20.lc_trk_g3_4
 (16 15)  (508 335)  (508 335)  routing T_10_20.sp4_v_b_36 <X> T_10_20.lc_trk_g3_4
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_11_20

 (8 1)  (554 321)  (554 321)  routing T_11_20.sp4_h_l_42 <X> T_11_20.sp4_v_b_1
 (9 1)  (555 321)  (555 321)  routing T_11_20.sp4_h_l_42 <X> T_11_20.sp4_v_b_1
 (10 1)  (556 321)  (556 321)  routing T_11_20.sp4_h_l_42 <X> T_11_20.sp4_v_b_1
 (4 5)  (550 325)  (550 325)  routing T_11_20.sp4_h_l_42 <X> T_11_20.sp4_h_r_3
 (6 5)  (552 325)  (552 325)  routing T_11_20.sp4_h_l_42 <X> T_11_20.sp4_h_r_3
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (5 15)  (551 335)  (551 335)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_t_44


LogicTile_12_20

 (8 0)  (608 320)  (608 320)  routing T_12_20.sp4_h_l_36 <X> T_12_20.sp4_h_r_1


LogicTile_14_20

 (11 4)  (719 324)  (719 324)  routing T_14_20.sp4_h_l_46 <X> T_14_20.sp4_v_b_5
 (13 4)  (721 324)  (721 324)  routing T_14_20.sp4_h_l_46 <X> T_14_20.sp4_v_b_5
 (12 5)  (720 325)  (720 325)  routing T_14_20.sp4_h_l_46 <X> T_14_20.sp4_v_b_5
 (9 8)  (717 328)  (717 328)  routing T_14_20.sp4_h_l_41 <X> T_14_20.sp4_h_r_7
 (10 8)  (718 328)  (718 328)  routing T_14_20.sp4_h_l_41 <X> T_14_20.sp4_h_r_7


LogicTile_15_20

 (2 8)  (764 328)  (764 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 8)  (766 328)  (766 328)  routing T_15_20.sp4_v_t_43 <X> T_15_20.sp4_v_b_6
 (4 12)  (766 332)  (766 332)  routing T_15_20.sp4_h_l_38 <X> T_15_20.sp4_v_b_9
 (6 12)  (768 332)  (768 332)  routing T_15_20.sp4_h_l_38 <X> T_15_20.sp4_v_b_9
 (5 13)  (767 333)  (767 333)  routing T_15_20.sp4_h_l_38 <X> T_15_20.sp4_v_b_9


LogicTile_16_20

 (8 3)  (824 323)  (824 323)  routing T_16_20.sp4_h_l_36 <X> T_16_20.sp4_v_t_36
 (19 6)  (835 326)  (835 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_18_20

 (8 1)  (936 321)  (936 321)  routing T_18_20.sp4_h_l_42 <X> T_18_20.sp4_v_b_1
 (9 1)  (937 321)  (937 321)  routing T_18_20.sp4_h_l_42 <X> T_18_20.sp4_v_b_1
 (10 1)  (938 321)  (938 321)  routing T_18_20.sp4_h_l_42 <X> T_18_20.sp4_v_b_1
 (11 2)  (939 322)  (939 322)  routing T_18_20.sp4_h_l_44 <X> T_18_20.sp4_v_t_39


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0



IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_4_19

 (12 8)  (192 312)  (192 312)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_h_r_8
 (11 9)  (191 313)  (191 313)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_h_r_8
 (13 9)  (193 313)  (193 313)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_h_r_8
 (8 12)  (188 316)  (188 316)  routing T_4_19.sp4_v_b_10 <X> T_4_19.sp4_h_r_10
 (9 12)  (189 316)  (189 316)  routing T_4_19.sp4_v_b_10 <X> T_4_19.sp4_h_r_10


LogicTile_6_19

 (27 6)  (315 310)  (315 310)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 310)  (316 310)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 310)  (317 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 310)  (318 310)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 310)  (319 310)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 310)  (321 310)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 310)  (324 310)  LC_3 Logic Functioning bit
 (26 7)  (314 311)  (314 311)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 311)  (315 311)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 311)  (316 311)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 311)  (317 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 311)  (318 311)  routing T_6_19.lc_trk_g3_7 <X> T_6_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (320 311)  (320 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (321 311)  (321 311)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.input_2_3
 (34 7)  (322 311)  (322 311)  routing T_6_19.lc_trk_g3_0 <X> T_6_19.input_2_3
 (22 8)  (310 312)  (310 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (311 312)  (311 312)  routing T_6_19.sp12_v_b_19 <X> T_6_19.lc_trk_g2_3
 (25 8)  (313 312)  (313 312)  routing T_6_19.sp4_h_r_34 <X> T_6_19.lc_trk_g2_2
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 312)  (321 312)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 312)  (324 312)  LC_4 Logic Functioning bit
 (50 8)  (338 312)  (338 312)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (309 313)  (309 313)  routing T_6_19.sp12_v_b_19 <X> T_6_19.lc_trk_g2_3
 (22 9)  (310 313)  (310 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (311 313)  (311 313)  routing T_6_19.sp4_h_r_34 <X> T_6_19.lc_trk_g2_2
 (24 9)  (312 313)  (312 313)  routing T_6_19.sp4_h_r_34 <X> T_6_19.lc_trk_g2_2
 (26 9)  (314 313)  (314 313)  routing T_6_19.lc_trk_g2_2 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 313)  (316 313)  routing T_6_19.lc_trk_g2_2 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 313)  (319 313)  routing T_6_19.lc_trk_g2_3 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (325 313)  (325 313)  LC_4 Logic Functioning bit
 (46 9)  (334 313)  (334 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 11)  (305 315)  (305 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (14 12)  (302 316)  (302 316)  routing T_6_19.sp4_h_l_21 <X> T_6_19.lc_trk_g3_0
 (15 13)  (303 317)  (303 317)  routing T_6_19.sp4_h_l_21 <X> T_6_19.lc_trk_g3_0
 (16 13)  (304 317)  (304 317)  routing T_6_19.sp4_h_l_21 <X> T_6_19.lc_trk_g3_0
 (17 13)  (305 317)  (305 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (310 317)  (310 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (22 14)  (310 318)  (310 318)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (311 318)  (311 318)  routing T_6_19.sp12_v_b_23 <X> T_6_19.lc_trk_g3_7
 (21 15)  (309 319)  (309 319)  routing T_6_19.sp12_v_b_23 <X> T_6_19.lc_trk_g3_7


LogicTile_7_19

 (14 2)  (356 306)  (356 306)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g0_4
 (26 2)  (368 306)  (368 306)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 306)  (372 306)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (376 306)  (376 306)  routing T_7_19.lc_trk_g1_1 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (377 306)  (377 306)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.input_2_1
 (40 2)  (382 306)  (382 306)  LC_1 Logic Functioning bit
 (46 2)  (388 306)  (388 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (14 3)  (356 307)  (356 307)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g0_4
 (16 3)  (358 307)  (358 307)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g0_4
 (17 3)  (359 307)  (359 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (28 3)  (370 307)  (370 307)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 307)  (371 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (374 307)  (374 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (375 307)  (375 307)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.input_2_1
 (35 3)  (377 307)  (377 307)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.input_2_1
 (15 4)  (357 308)  (357 308)  routing T_7_19.sp4_v_b_17 <X> T_7_19.lc_trk_g1_1
 (16 4)  (358 308)  (358 308)  routing T_7_19.sp4_v_b_17 <X> T_7_19.lc_trk_g1_1
 (17 4)  (359 308)  (359 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 5)  (364 309)  (364 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (365 309)  (365 309)  routing T_7_19.sp4_v_b_18 <X> T_7_19.lc_trk_g1_2
 (24 5)  (366 309)  (366 309)  routing T_7_19.sp4_v_b_18 <X> T_7_19.lc_trk_g1_2
 (15 7)  (357 311)  (357 311)  routing T_7_19.sp4_v_t_9 <X> T_7_19.lc_trk_g1_4
 (16 7)  (358 311)  (358 311)  routing T_7_19.sp4_v_t_9 <X> T_7_19.lc_trk_g1_4
 (17 7)  (359 311)  (359 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 8)  (369 312)  (369 312)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 312)  (371 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 312)  (373 312)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 312)  (376 312)  routing T_7_19.lc_trk_g1_4 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (41 8)  (383 312)  (383 312)  LC_4 Logic Functioning bit
 (43 8)  (385 312)  (385 312)  LC_4 Logic Functioning bit
 (26 9)  (368 313)  (368 313)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 313)  (369 313)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 313)  (370 313)  routing T_7_19.lc_trk_g3_3 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 313)  (371 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 313)  (372 313)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_4/in_1
 (15 10)  (357 314)  (357 314)  routing T_7_19.sp4_h_r_45 <X> T_7_19.lc_trk_g2_5
 (16 10)  (358 314)  (358 314)  routing T_7_19.sp4_h_r_45 <X> T_7_19.lc_trk_g2_5
 (17 10)  (359 314)  (359 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (360 314)  (360 314)  routing T_7_19.sp4_h_r_45 <X> T_7_19.lc_trk_g2_5
 (21 10)  (363 314)  (363 314)  routing T_7_19.sp4_h_l_34 <X> T_7_19.lc_trk_g2_7
 (22 10)  (364 314)  (364 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (365 314)  (365 314)  routing T_7_19.sp4_h_l_34 <X> T_7_19.lc_trk_g2_7
 (24 10)  (366 314)  (366 314)  routing T_7_19.sp4_h_l_34 <X> T_7_19.lc_trk_g2_7
 (26 10)  (368 314)  (368 314)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (369 314)  (369 314)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (370 314)  (370 314)  routing T_7_19.lc_trk_g3_1 <X> T_7_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (371 314)  (371 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (373 314)  (373 314)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (374 314)  (374 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (378 314)  (378 314)  LC_5 Logic Functioning bit
 (38 10)  (380 314)  (380 314)  LC_5 Logic Functioning bit
 (39 10)  (381 314)  (381 314)  LC_5 Logic Functioning bit
 (40 10)  (382 314)  (382 314)  LC_5 Logic Functioning bit
 (41 10)  (383 314)  (383 314)  LC_5 Logic Functioning bit
 (43 10)  (385 314)  (385 314)  LC_5 Logic Functioning bit
 (50 10)  (392 314)  (392 314)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (360 315)  (360 315)  routing T_7_19.sp4_h_r_45 <X> T_7_19.lc_trk_g2_5
 (21 11)  (363 315)  (363 315)  routing T_7_19.sp4_h_l_34 <X> T_7_19.lc_trk_g2_7
 (28 11)  (370 315)  (370 315)  routing T_7_19.lc_trk_g2_5 <X> T_7_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 315)  (371 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (378 315)  (378 315)  LC_5 Logic Functioning bit
 (37 11)  (379 315)  (379 315)  LC_5 Logic Functioning bit
 (38 11)  (380 315)  (380 315)  LC_5 Logic Functioning bit
 (39 11)  (381 315)  (381 315)  LC_5 Logic Functioning bit
 (40 11)  (382 315)  (382 315)  LC_5 Logic Functioning bit
 (41 11)  (383 315)  (383 315)  LC_5 Logic Functioning bit
 (43 11)  (385 315)  (385 315)  LC_5 Logic Functioning bit
 (46 11)  (388 315)  (388 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (357 316)  (357 316)  routing T_7_19.sp4_v_t_28 <X> T_7_19.lc_trk_g3_1
 (16 12)  (358 316)  (358 316)  routing T_7_19.sp4_v_t_28 <X> T_7_19.lc_trk_g3_1
 (17 12)  (359 316)  (359 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (364 316)  (364 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3


RAM_Tile_8_19

 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0
 (8 4)  (404 308)  (404 308)  routing T_8_19.sp4_h_l_45 <X> T_8_19.sp4_h_r_4
 (10 4)  (406 308)  (406 308)  routing T_8_19.sp4_h_l_45 <X> T_8_19.sp4_h_r_4
 (13 6)  (409 310)  (409 310)  routing T_8_19.sp4_h_r_5 <X> T_8_19.sp4_v_t_40
 (12 7)  (408 311)  (408 311)  routing T_8_19.sp4_h_r_5 <X> T_8_19.sp4_v_t_40


LogicTile_9_19

 (15 0)  (453 304)  (453 304)  routing T_9_19.sp4_h_l_4 <X> T_9_19.lc_trk_g0_1
 (16 0)  (454 304)  (454 304)  routing T_9_19.sp4_h_l_4 <X> T_9_19.lc_trk_g0_1
 (17 0)  (455 304)  (455 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (456 304)  (456 304)  routing T_9_19.sp4_h_l_4 <X> T_9_19.lc_trk_g0_1
 (18 1)  (456 305)  (456 305)  routing T_9_19.sp4_h_l_4 <X> T_9_19.lc_trk_g0_1
 (15 2)  (453 306)  (453 306)  routing T_9_19.sp4_v_b_21 <X> T_9_19.lc_trk_g0_5
 (16 2)  (454 306)  (454 306)  routing T_9_19.sp4_v_b_21 <X> T_9_19.lc_trk_g0_5
 (17 2)  (455 306)  (455 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (15 3)  (453 307)  (453 307)  routing T_9_19.sp4_v_t_9 <X> T_9_19.lc_trk_g0_4
 (16 3)  (454 307)  (454 307)  routing T_9_19.sp4_v_t_9 <X> T_9_19.lc_trk_g0_4
 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (21 4)  (459 308)  (459 308)  routing T_9_19.sp4_h_r_11 <X> T_9_19.lc_trk_g1_3
 (22 4)  (460 308)  (460 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (461 308)  (461 308)  routing T_9_19.sp4_h_r_11 <X> T_9_19.lc_trk_g1_3
 (24 4)  (462 308)  (462 308)  routing T_9_19.sp4_h_r_11 <X> T_9_19.lc_trk_g1_3
 (27 4)  (465 308)  (465 308)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 308)  (466 308)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 308)  (468 308)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 308)  (469 308)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 308)  (471 308)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (38 4)  (476 308)  (476 308)  LC_2 Logic Functioning bit
 (39 4)  (477 308)  (477 308)  LC_2 Logic Functioning bit
 (40 4)  (478 308)  (478 308)  LC_2 Logic Functioning bit
 (41 4)  (479 308)  (479 308)  LC_2 Logic Functioning bit
 (42 4)  (480 308)  (480 308)  LC_2 Logic Functioning bit
 (43 4)  (481 308)  (481 308)  LC_2 Logic Functioning bit
 (52 4)  (490 308)  (490 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (464 309)  (464 309)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 309)  (465 309)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 309)  (466 309)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 309)  (467 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (470 309)  (470 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (472 309)  (472 309)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.input_2_2
 (35 5)  (473 309)  (473 309)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.input_2_2
 (36 5)  (474 309)  (474 309)  LC_2 Logic Functioning bit
 (37 5)  (475 309)  (475 309)  LC_2 Logic Functioning bit
 (38 5)  (476 309)  (476 309)  LC_2 Logic Functioning bit
 (39 5)  (477 309)  (477 309)  LC_2 Logic Functioning bit
 (40 5)  (478 309)  (478 309)  LC_2 Logic Functioning bit
 (41 5)  (479 309)  (479 309)  LC_2 Logic Functioning bit
 (42 5)  (480 309)  (480 309)  LC_2 Logic Functioning bit
 (43 5)  (481 309)  (481 309)  LC_2 Logic Functioning bit
 (21 8)  (459 312)  (459 312)  routing T_9_19.rgt_op_3 <X> T_9_19.lc_trk_g2_3
 (22 8)  (460 312)  (460 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 312)  (462 312)  routing T_9_19.rgt_op_3 <X> T_9_19.lc_trk_g2_3
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 314)  (456 314)  routing T_9_19.wire_logic_cluster/lc_5/out <X> T_9_19.lc_trk_g2_5
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 314)  (468 314)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (469 314)  (469 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 314)  (471 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 314)  (472 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 314)  (473 314)  routing T_9_19.lc_trk_g0_5 <X> T_9_19.input_2_5
 (29 11)  (467 315)  (467 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (470 315)  (470 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (475 315)  (475 315)  LC_5 Logic Functioning bit
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (465 316)  (465 316)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 316)  (466 316)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 316)  (468 316)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 316)  (471 316)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (50 12)  (488 316)  (488 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (489 316)  (489 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (459 317)  (459 317)  routing T_9_19.sp4_r_v_b_43 <X> T_9_19.lc_trk_g3_3
 (26 13)  (464 317)  (464 317)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 317)  (465 317)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 317)  (466 317)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 317)  (469 317)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (14 14)  (452 318)  (452 318)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g3_4
 (16 14)  (454 318)  (454 318)  routing T_9_19.sp4_v_b_37 <X> T_9_19.lc_trk_g3_5
 (17 14)  (455 318)  (455 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (456 318)  (456 318)  routing T_9_19.sp4_v_b_37 <X> T_9_19.lc_trk_g3_5
 (14 15)  (452 319)  (452 319)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g3_4
 (16 15)  (454 319)  (454 319)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g3_4
 (17 15)  (455 319)  (455 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (18 15)  (456 319)  (456 319)  routing T_9_19.sp4_v_b_37 <X> T_9_19.lc_trk_g3_5


LogicTile_10_19

 (9 0)  (501 304)  (501 304)  routing T_10_19.sp4_v_t_36 <X> T_10_19.sp4_h_r_1
 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (6 2)  (498 306)  (498 306)  routing T_10_19.sp4_h_l_42 <X> T_10_19.sp4_v_t_37
 (28 2)  (520 306)  (520 306)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 306)  (522 306)  routing T_10_19.lc_trk_g2_4 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 306)  (525 306)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (26 3)  (518 307)  (518 307)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 307)  (519 307)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 307)  (523 307)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (15 4)  (507 308)  (507 308)  routing T_10_19.sp4_h_r_1 <X> T_10_19.lc_trk_g1_1
 (16 4)  (508 308)  (508 308)  routing T_10_19.sp4_h_r_1 <X> T_10_19.lc_trk_g1_1
 (17 4)  (509 308)  (509 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (26 4)  (518 308)  (518 308)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (519 308)  (519 308)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 308)  (523 308)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 308)  (528 308)  LC_2 Logic Functioning bit
 (38 4)  (530 308)  (530 308)  LC_2 Logic Functioning bit
 (41 4)  (533 308)  (533 308)  LC_2 Logic Functioning bit
 (43 4)  (535 308)  (535 308)  LC_2 Logic Functioning bit
 (48 4)  (540 308)  (540 308)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (542 308)  (542 308)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (510 309)  (510 309)  routing T_10_19.sp4_h_r_1 <X> T_10_19.lc_trk_g1_1
 (22 5)  (514 309)  (514 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 309)  (517 309)  routing T_10_19.sp4_r_v_b_26 <X> T_10_19.lc_trk_g1_2
 (27 5)  (519 309)  (519 309)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 309)  (522 309)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (37 5)  (529 309)  (529 309)  LC_2 Logic Functioning bit
 (39 5)  (531 309)  (531 309)  LC_2 Logic Functioning bit
 (40 5)  (532 309)  (532 309)  LC_2 Logic Functioning bit
 (42 5)  (534 309)  (534 309)  LC_2 Logic Functioning bit
 (15 6)  (507 310)  (507 310)  routing T_10_19.bot_op_5 <X> T_10_19.lc_trk_g1_5
 (17 6)  (509 310)  (509 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (518 310)  (518 310)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 310)  (519 310)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 310)  (520 310)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 310)  (522 310)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g1_1 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 310)  (527 310)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.input_2_3
 (46 6)  (538 310)  (538 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (519 311)  (519 311)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 311)  (520 311)  routing T_10_19.lc_trk_g3_4 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 311)  (522 311)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 311)  (524 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (525 311)  (525 311)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.input_2_3
 (35 7)  (527 311)  (527 311)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.input_2_3
 (39 7)  (531 311)  (531 311)  LC_3 Logic Functioning bit
 (27 8)  (519 312)  (519 312)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 312)  (520 312)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 312)  (523 312)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 312)  (525 312)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (51 8)  (543 312)  (543 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (519 313)  (519 313)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 313)  (520 313)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 313)  (522 313)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 313)  (523 313)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 313)  (524 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (527 313)  (527 313)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.input_2_4
 (22 10)  (514 314)  (514 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (12 11)  (504 315)  (504 315)  routing T_10_19.sp4_h_l_45 <X> T_10_19.sp4_v_t_45
 (17 11)  (509 315)  (509 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (514 316)  (514 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (515 316)  (515 316)  routing T_10_19.sp4_v_t_30 <X> T_10_19.lc_trk_g3_3
 (24 12)  (516 316)  (516 316)  routing T_10_19.sp4_v_t_30 <X> T_10_19.lc_trk_g3_3
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (517 317)  (517 317)  routing T_10_19.sp4_r_v_b_42 <X> T_10_19.lc_trk_g3_2
 (21 14)  (513 318)  (513 318)  routing T_10_19.sp4_v_t_18 <X> T_10_19.lc_trk_g3_7
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (515 318)  (515 318)  routing T_10_19.sp4_v_t_18 <X> T_10_19.lc_trk_g3_7
 (17 15)  (509 319)  (509 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_11_19

 (10 0)  (556 304)  (556 304)  routing T_11_19.sp4_v_t_45 <X> T_11_19.sp4_h_r_1
 (8 15)  (554 319)  (554 319)  routing T_11_19.sp4_h_l_47 <X> T_11_19.sp4_v_t_47


LogicTile_12_19

 (2 0)  (602 304)  (602 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 6)  (612 310)  (612 310)  routing T_12_19.sp4_h_r_2 <X> T_12_19.sp4_h_l_40
 (13 7)  (613 311)  (613 311)  routing T_12_19.sp4_h_r_2 <X> T_12_19.sp4_h_l_40


LogicTile_14_19

 (26 0)  (734 304)  (734 304)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 304)  (738 304)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 305)  (740 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 305)  (742 305)  routing T_14_19.lc_trk_g1_1 <X> T_14_19.input_2_0
 (39 1)  (747 305)  (747 305)  LC_0 Logic Functioning bit
 (47 1)  (755 305)  (755 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (17 4)  (725 308)  (725 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (15 5)  (723 309)  (723 309)  routing T_14_19.sp4_v_t_5 <X> T_14_19.lc_trk_g1_0
 (16 5)  (724 309)  (724 309)  routing T_14_19.sp4_v_t_5 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (726 309)  (726 309)  routing T_14_19.sp4_r_v_b_25 <X> T_14_19.lc_trk_g1_1
 (14 10)  (722 314)  (722 314)  routing T_14_19.sp4_h_r_36 <X> T_14_19.lc_trk_g2_4
 (15 11)  (723 315)  (723 315)  routing T_14_19.sp4_h_r_36 <X> T_14_19.lc_trk_g2_4
 (16 11)  (724 315)  (724 315)  routing T_14_19.sp4_h_r_36 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_15_19

 (13 4)  (775 308)  (775 308)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_5
 (12 5)  (774 309)  (774 309)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_5
 (8 9)  (770 313)  (770 313)  routing T_15_19.sp4_h_l_36 <X> T_15_19.sp4_v_b_7
 (9 9)  (771 313)  (771 313)  routing T_15_19.sp4_h_l_36 <X> T_15_19.sp4_v_b_7
 (10 9)  (772 313)  (772 313)  routing T_15_19.sp4_h_l_36 <X> T_15_19.sp4_v_b_7


LogicTile_16_19

 (12 2)  (828 306)  (828 306)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_l_39
 (11 6)  (827 310)  (827 310)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_v_t_40
 (12 7)  (828 311)  (828 311)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_v_t_40
 (12 11)  (828 315)  (828 315)  routing T_16_19.sp4_h_l_45 <X> T_16_19.sp4_v_t_45


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0



IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_4_18

 (19 2)  (199 290)  (199 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 12)  (182 300)  (182 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0
 (3 7)  (291 295)  (291 295)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_v_t_23
 (19 13)  (307 301)  (307 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_7_18

 (10 7)  (352 295)  (352 295)  routing T_7_18.sp4_h_l_46 <X> T_7_18.sp4_v_t_41
 (8 8)  (350 296)  (350 296)  routing T_7_18.sp4_h_l_46 <X> T_7_18.sp4_h_r_7
 (10 8)  (352 296)  (352 296)  routing T_7_18.sp4_h_l_46 <X> T_7_18.sp4_h_r_7
 (12 15)  (354 303)  (354 303)  routing T_7_18.sp4_h_l_46 <X> T_7_18.sp4_v_t_46


LogicTile_9_18

 (8 3)  (446 291)  (446 291)  routing T_9_18.sp4_h_l_36 <X> T_9_18.sp4_v_t_36


LogicTile_10_18

 (17 0)  (509 288)  (509 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (16 5)  (508 293)  (508 293)  routing T_10_18.sp12_h_r_8 <X> T_10_18.lc_trk_g1_0
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 296)  (526 296)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (532 296)  (532 296)  LC_4 Logic Functioning bit
 (42 8)  (534 296)  (534 296)  LC_4 Logic Functioning bit
 (40 9)  (532 297)  (532 297)  LC_4 Logic Functioning bit
 (42 9)  (534 297)  (534 297)  LC_4 Logic Functioning bit
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (518 298)  (518 298)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 298)  (519 298)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 298)  (520 298)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 298)  (523 298)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 298)  (525 298)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (50 10)  (542 298)  (542 298)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (506 299)  (506 299)  routing T_10_18.sp4_r_v_b_36 <X> T_10_18.lc_trk_g2_4
 (17 11)  (509 299)  (509 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (513 299)  (513 299)  routing T_10_18.sp4_r_v_b_39 <X> T_10_18.lc_trk_g2_7
 (26 11)  (518 299)  (518 299)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 299)  (520 299)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 299)  (522 299)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (36 11)  (528 299)  (528 299)  LC_5 Logic Functioning bit
 (21 12)  (513 300)  (513 300)  routing T_10_18.sp4_v_t_22 <X> T_10_18.lc_trk_g3_3
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (515 300)  (515 300)  routing T_10_18.sp4_v_t_22 <X> T_10_18.lc_trk_g3_3
 (21 13)  (513 301)  (513 301)  routing T_10_18.sp4_v_t_22 <X> T_10_18.lc_trk_g3_3


LogicTile_11_18

 (8 11)  (554 299)  (554 299)  routing T_11_18.sp4_h_l_42 <X> T_11_18.sp4_v_t_42


LogicTile_14_18

 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 289)  (733 289)  routing T_14_18.sp4_r_v_b_33 <X> T_14_18.lc_trk_g0_2
 (16 10)  (724 298)  (724 298)  routing T_14_18.sp4_v_t_16 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.sp4_v_t_16 <X> T_14_18.lc_trk_g2_5
 (14 11)  (722 299)  (722 299)  routing T_14_18.sp4_r_v_b_36 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 302)  (739 302)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (40 14)  (748 302)  (748 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (42 14)  (750 302)  (750 302)  LC_7 Logic Functioning bit
 (43 14)  (751 302)  (751 302)  LC_7 Logic Functioning bit
 (52 14)  (760 302)  (760 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (741 303)  (741 303)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_7
 (34 15)  (742 303)  (742 303)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_7
 (35 15)  (743 303)  (743 303)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.input_2_7
 (36 15)  (744 303)  (744 303)  LC_7 Logic Functioning bit
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (38 15)  (746 303)  (746 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit
 (43 15)  (751 303)  (751 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (19 2)  (835 290)  (835 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0



LogicTile_9_17

 (3 0)  (441 272)  (441 272)  routing T_9_17.sp12_v_t_23 <X> T_9_17.sp12_v_b_0
 (8 11)  (446 283)  (446 283)  routing T_9_17.sp4_h_r_1 <X> T_9_17.sp4_v_t_42
 (9 11)  (447 283)  (447 283)  routing T_9_17.sp4_h_r_1 <X> T_9_17.sp4_v_t_42
 (10 11)  (448 283)  (448 283)  routing T_9_17.sp4_h_r_1 <X> T_9_17.sp4_v_t_42


LogicTile_11_17

 (11 2)  (557 274)  (557 274)  routing T_11_17.sp4_v_b_6 <X> T_11_17.sp4_v_t_39
 (13 2)  (559 274)  (559 274)  routing T_11_17.sp4_v_b_6 <X> T_11_17.sp4_v_t_39
 (8 3)  (554 275)  (554 275)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_t_36
 (9 3)  (555 275)  (555 275)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_t_36


LogicTile_13_17

 (0 0)  (654 272)  (654 272)  Negative Clock bit

 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (664 274)  (664 274)  routing T_13_17.sp4_v_b_8 <X> T_13_17.sp4_h_l_36
 (0 4)  (654 276)  (654 276)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (655 277)  (655 277)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (677 281)  (677 281)  routing T_13_17.sp4_h_l_15 <X> T_13_17.lc_trk_g2_2
 (24 9)  (678 281)  (678 281)  routing T_13_17.sp4_h_l_15 <X> T_13_17.lc_trk_g2_2
 (25 9)  (679 281)  (679 281)  routing T_13_17.sp4_h_l_15 <X> T_13_17.lc_trk_g2_2
 (14 12)  (668 284)  (668 284)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g3_0
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (37 12)  (691 284)  (691 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (39 12)  (693 284)  (693 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (52 12)  (706 284)  (706 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (669 285)  (669 285)  routing T_13_17.rgt_op_0 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (36 13)  (690 285)  (690 285)  LC_6 Logic Functioning bit
 (37 13)  (691 285)  (691 285)  LC_6 Logic Functioning bit
 (38 13)  (692 285)  (692 285)  LC_6 Logic Functioning bit
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (0 14)  (654 286)  (654 286)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (670 286)  (670 286)  routing T_13_17.sp4_v_t_16 <X> T_13_17.lc_trk_g3_5
 (17 14)  (671 286)  (671 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 286)  (672 286)  routing T_13_17.sp4_v_t_16 <X> T_13_17.lc_trk_g3_5
 (0 15)  (654 287)  (654 287)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 287)  (655 287)  routing T_13_17.lc_trk_g3_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r


LogicTile_14_17

 (0 0)  (708 272)  (708 272)  Negative Clock bit

 (5 0)  (713 272)  (713 272)  routing T_14_17.sp4_v_b_0 <X> T_14_17.sp4_h_r_0
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 272)  (739 272)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 272)  (743 272)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_0
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (6 1)  (714 273)  (714 273)  routing T_14_17.sp4_v_b_0 <X> T_14_17.sp4_h_r_0
 (28 1)  (736 273)  (736 273)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 273)  (741 273)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_0
 (35 1)  (743 273)  (743 273)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.input_2_0
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (726 275)  (726 275)  routing T_14_17.sp4_r_v_b_29 <X> T_14_17.lc_trk_g0_5
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 278)  (738 278)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 278)  (743 278)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.input_2_3
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g2_6 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (14 8)  (722 280)  (722 280)  routing T_14_17.wire_logic_cluster/lc_0/out <X> T_14_17.lc_trk_g2_0
 (16 8)  (724 280)  (724 280)  routing T_14_17.sp12_v_t_6 <X> T_14_17.lc_trk_g2_1
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (39 8)  (747 280)  (747 280)  LC_4 Logic Functioning bit
 (40 8)  (748 280)  (748 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (50 8)  (758 280)  (758 280)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (40 9)  (748 281)  (748 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (52 9)  (760 281)  (760 281)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 11)  (730 283)  (730 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 283)  (731 283)  routing T_14_17.sp4_h_r_30 <X> T_14_17.lc_trk_g2_6
 (24 11)  (732 283)  (732 283)  routing T_14_17.sp4_h_r_30 <X> T_14_17.lc_trk_g2_6
 (25 11)  (733 283)  (733 283)  routing T_14_17.sp4_h_r_30 <X> T_14_17.lc_trk_g2_6
 (25 14)  (733 286)  (733 286)  routing T_14_17.bnl_op_6 <X> T_14_17.lc_trk_g3_6
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (733 287)  (733 287)  routing T_14_17.bnl_op_6 <X> T_14_17.lc_trk_g3_6


LogicTile_15_17

 (8 2)  (770 274)  (770 274)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_36
 (8 3)  (770 275)  (770 275)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_36
 (9 3)  (771 275)  (771 275)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_v_t_36
 (13 3)  (775 275)  (775 275)  routing T_15_17.sp4_v_b_9 <X> T_15_17.sp4_h_l_39


LogicTile_16_17

 (5 10)  (821 282)  (821 282)  routing T_16_17.sp4_v_t_43 <X> T_16_17.sp4_h_l_43
 (6 11)  (822 283)  (822 283)  routing T_16_17.sp4_v_t_43 <X> T_16_17.sp4_h_l_43
 (19 13)  (835 285)  (835 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_17

 (0 0)  (874 272)  (874 272)  Negative Clock bit

 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 276)  (907 276)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (37 4)  (911 276)  (911 276)  LC_2 Logic Functioning bit
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (39 4)  (913 276)  (913 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (48 4)  (922 276)  (922 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (36 5)  (910 277)  (910 277)  LC_2 Logic Functioning bit
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (38 5)  (912 277)  (912 277)  LC_2 Logic Functioning bit
 (39 5)  (913 277)  (913 277)  LC_2 Logic Functioning bit
 (48 5)  (922 277)  (922 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 8)  (889 280)  (889 280)  routing T_17_17.rgt_op_1 <X> T_17_17.lc_trk_g2_1
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 280)  (892 280)  routing T_17_17.rgt_op_1 <X> T_17_17.lc_trk_g2_1
 (25 12)  (899 284)  (899 284)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g3_2
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 284)  (908 284)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 284)  (910 284)  LC_6 Logic Functioning bit
 (37 12)  (911 284)  (911 284)  LC_6 Logic Functioning bit
 (38 12)  (912 284)  (912 284)  LC_6 Logic Functioning bit
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (52 12)  (926 284)  (926 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (37 13)  (911 285)  (911 285)  LC_6 Logic Functioning bit
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (39 13)  (913 285)  (913 285)  LC_6 Logic Functioning bit
 (48 13)  (922 285)  (922 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (874 286)  (874 286)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 286)  (889 286)  routing T_17_17.sp4_h_l_24 <X> T_17_17.lc_trk_g3_5
 (16 14)  (890 286)  (890 286)  routing T_17_17.sp4_h_l_24 <X> T_17_17.lc_trk_g3_5
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (892 286)  (892 286)  routing T_17_17.sp4_h_l_24 <X> T_17_17.lc_trk_g3_5
 (0 15)  (874 287)  (874 287)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 287)  (875 287)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_7/s_r


LogicTile_18_17

 (14 0)  (942 272)  (942 272)  routing T_18_17.bnr_op_0 <X> T_18_17.lc_trk_g0_0
 (17 0)  (945 272)  (945 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 272)  (946 272)  routing T_18_17.wire_logic_cluster/lc_1/out <X> T_18_17.lc_trk_g0_1
 (21 0)  (949 272)  (949 272)  routing T_18_17.bnr_op_3 <X> T_18_17.lc_trk_g0_3
 (22 0)  (950 272)  (950 272)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (954 272)  (954 272)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 272)  (956 272)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 272)  (957 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 272)  (958 272)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 272)  (959 272)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 272)  (960 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 272)  (961 272)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 272)  (962 272)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (968 272)  (968 272)  LC_0 Logic Functioning bit
 (14 1)  (942 273)  (942 273)  routing T_18_17.bnr_op_0 <X> T_18_17.lc_trk_g0_0
 (17 1)  (945 273)  (945 273)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (949 273)  (949 273)  routing T_18_17.bnr_op_3 <X> T_18_17.lc_trk_g0_3
 (27 1)  (955 273)  (955 273)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 273)  (956 273)  routing T_18_17.lc_trk_g3_5 <X> T_18_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 273)  (957 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 273)  (958 273)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 273)  (959 273)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 273)  (960 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (962 273)  (962 273)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.input_2_0
 (35 1)  (963 273)  (963 273)  routing T_18_17.lc_trk_g1_3 <X> T_18_17.input_2_0
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_5 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 274)  (959 274)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 274)  (962 274)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (37 2)  (965 274)  (965 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (41 2)  (969 274)  (969 274)  LC_1 Logic Functioning bit
 (43 2)  (971 274)  (971 274)  LC_1 Logic Functioning bit
 (45 2)  (973 274)  (973 274)  LC_1 Logic Functioning bit
 (50 2)  (978 274)  (978 274)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (928 275)  (928 275)  routing T_18_17.glb_netwk_5 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 275)  (959 275)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (39 3)  (967 275)  (967 275)  LC_1 Logic Functioning bit
 (40 3)  (968 275)  (968 275)  LC_1 Logic Functioning bit
 (42 3)  (970 275)  (970 275)  LC_1 Logic Functioning bit
 (47 3)  (975 275)  (975 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (949 276)  (949 276)  routing T_18_17.bnr_op_3 <X> T_18_17.lc_trk_g1_3
 (22 4)  (950 276)  (950 276)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (26 4)  (954 276)  (954 276)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 276)  (956 276)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 276)  (959 276)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 276)  (961 276)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (39 4)  (967 276)  (967 276)  LC_2 Logic Functioning bit
 (21 5)  (949 277)  (949 277)  routing T_18_17.bnr_op_3 <X> T_18_17.lc_trk_g1_3
 (27 5)  (955 277)  (955 277)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 277)  (959 277)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 277)  (960 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (17 6)  (945 278)  (945 278)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (946 278)  (946 278)  routing T_18_17.bnr_op_5 <X> T_18_17.lc_trk_g1_5
 (21 6)  (949 278)  (949 278)  routing T_18_17.wire_logic_cluster/lc_7/out <X> T_18_17.lc_trk_g1_7
 (22 6)  (950 278)  (950 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (956 278)  (956 278)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 278)  (957 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 278)  (958 278)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 278)  (961 278)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 278)  (962 278)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (43 6)  (971 278)  (971 278)  LC_3 Logic Functioning bit
 (50 6)  (978 278)  (978 278)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (946 279)  (946 279)  routing T_18_17.bnr_op_5 <X> T_18_17.lc_trk_g1_5
 (26 7)  (954 279)  (954 279)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 279)  (958 279)  routing T_18_17.lc_trk_g2_6 <X> T_18_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 279)  (959 279)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (964 279)  (964 279)  LC_3 Logic Functioning bit
 (15 8)  (943 280)  (943 280)  routing T_18_17.rgt_op_1 <X> T_18_17.lc_trk_g2_1
 (17 8)  (945 280)  (945 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 280)  (946 280)  routing T_18_17.rgt_op_1 <X> T_18_17.lc_trk_g2_1
 (26 8)  (954 280)  (954 280)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 280)  (955 280)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 280)  (956 280)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 280)  (958 280)  routing T_18_17.lc_trk_g3_4 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (38 8)  (966 280)  (966 280)  LC_4 Logic Functioning bit
 (41 8)  (969 280)  (969 280)  LC_4 Logic Functioning bit
 (43 8)  (971 280)  (971 280)  LC_4 Logic Functioning bit
 (45 8)  (973 280)  (973 280)  LC_4 Logic Functioning bit
 (50 8)  (978 280)  (978 280)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (980 280)  (980 280)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (28 9)  (956 281)  (956 281)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 281)  (959 281)  routing T_18_17.lc_trk_g0_3 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (38 9)  (966 281)  (966 281)  LC_4 Logic Functioning bit
 (41 9)  (969 281)  (969 281)  LC_4 Logic Functioning bit
 (42 9)  (970 281)  (970 281)  LC_4 Logic Functioning bit
 (51 9)  (979 281)  (979 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (942 282)  (942 282)  routing T_18_17.sp4_v_b_36 <X> T_18_17.lc_trk_g2_4
 (15 10)  (943 282)  (943 282)  routing T_18_17.rgt_op_5 <X> T_18_17.lc_trk_g2_5
 (17 10)  (945 282)  (945 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (946 282)  (946 282)  routing T_18_17.rgt_op_5 <X> T_18_17.lc_trk_g2_5
 (21 10)  (949 282)  (949 282)  routing T_18_17.rgt_op_7 <X> T_18_17.lc_trk_g2_7
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (952 282)  (952 282)  routing T_18_17.rgt_op_7 <X> T_18_17.lc_trk_g2_7
 (25 10)  (953 282)  (953 282)  routing T_18_17.wire_logic_cluster/lc_6/out <X> T_18_17.lc_trk_g2_6
 (14 11)  (942 283)  (942 283)  routing T_18_17.sp4_v_b_36 <X> T_18_17.lc_trk_g2_4
 (16 11)  (944 283)  (944 283)  routing T_18_17.sp4_v_b_36 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (950 283)  (950 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (21 12)  (949 284)  (949 284)  routing T_18_17.rgt_op_3 <X> T_18_17.lc_trk_g3_3
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (952 284)  (952 284)  routing T_18_17.rgt_op_3 <X> T_18_17.lc_trk_g3_3
 (27 12)  (955 284)  (955 284)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 284)  (956 284)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 284)  (958 284)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 284)  (959 284)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 284)  (961 284)  routing T_18_17.lc_trk_g2_5 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (968 284)  (968 284)  LC_6 Logic Functioning bit
 (42 12)  (970 284)  (970 284)  LC_6 Logic Functioning bit
 (30 13)  (958 285)  (958 285)  routing T_18_17.lc_trk_g3_6 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 285)  (968 285)  LC_6 Logic Functioning bit
 (42 13)  (970 285)  (970 285)  LC_6 Logic Functioning bit
 (14 14)  (942 286)  (942 286)  routing T_18_17.wire_logic_cluster/lc_4/out <X> T_18_17.lc_trk_g3_4
 (15 14)  (943 286)  (943 286)  routing T_18_17.rgt_op_5 <X> T_18_17.lc_trk_g3_5
 (17 14)  (945 286)  (945 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (946 286)  (946 286)  routing T_18_17.rgt_op_5 <X> T_18_17.lc_trk_g3_5
 (25 14)  (953 286)  (953 286)  routing T_18_17.rgt_op_6 <X> T_18_17.lc_trk_g3_6
 (27 14)  (955 286)  (955 286)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 286)  (956 286)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 286)  (957 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 286)  (959 286)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 286)  (960 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 286)  (962 286)  routing T_18_17.lc_trk_g1_5 <X> T_18_17.wire_logic_cluster/lc_7/in_3
 (42 14)  (970 286)  (970 286)  LC_7 Logic Functioning bit
 (17 15)  (945 287)  (945 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (950 287)  (950 287)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 287)  (952 287)  routing T_18_17.rgt_op_6 <X> T_18_17.lc_trk_g3_6
 (28 15)  (956 287)  (956 287)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 287)  (957 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 287)  (958 287)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 287)  (960 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (38 15)  (966 287)  (966 287)  LC_7 Logic Functioning bit


LogicTile_19_17

 (22 0)  (1004 272)  (1004 272)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (1006 272)  (1006 272)  routing T_19_17.bot_op_3 <X> T_19_17.lc_trk_g0_3
 (29 0)  (1011 272)  (1011 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (35 0)  (1017 272)  (1017 272)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.input_2_0
 (44 0)  (1026 272)  (1026 272)  LC_0 Logic Functioning bit
 (30 1)  (1012 273)  (1012 273)  routing T_19_17.lc_trk_g0_3 <X> T_19_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 273)  (1014 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (1016 273)  (1016 273)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.input_2_0
 (35 1)  (1017 273)  (1017 273)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.input_2_0
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_5 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (997 274)  (997 274)  routing T_19_17.bot_op_5 <X> T_19_17.lc_trk_g0_5
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (27 2)  (1009 274)  (1009 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 274)  (1010 274)  routing T_19_17.lc_trk_g3_1 <X> T_19_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 274)  (1011 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 274)  (1014 274)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 274)  (1018 274)  LC_1 Logic Functioning bit
 (37 2)  (1019 274)  (1019 274)  LC_1 Logic Functioning bit
 (38 2)  (1020 274)  (1020 274)  LC_1 Logic Functioning bit
 (39 2)  (1021 274)  (1021 274)  LC_1 Logic Functioning bit
 (44 2)  (1026 274)  (1026 274)  LC_1 Logic Functioning bit
 (45 2)  (1027 274)  (1027 274)  LC_1 Logic Functioning bit
 (0 3)  (982 275)  (982 275)  routing T_19_17.glb_netwk_5 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (40 3)  (1022 275)  (1022 275)  LC_1 Logic Functioning bit
 (41 3)  (1023 275)  (1023 275)  LC_1 Logic Functioning bit
 (42 3)  (1024 275)  (1024 275)  LC_1 Logic Functioning bit
 (43 3)  (1025 275)  (1025 275)  LC_1 Logic Functioning bit
 (21 4)  (1003 276)  (1003 276)  routing T_19_17.wire_logic_cluster/lc_3/out <X> T_19_17.lc_trk_g1_3
 (22 4)  (1004 276)  (1004 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (1011 276)  (1011 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 276)  (1012 276)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 276)  (1014 276)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 276)  (1018 276)  LC_2 Logic Functioning bit
 (37 4)  (1019 276)  (1019 276)  LC_2 Logic Functioning bit
 (38 4)  (1020 276)  (1020 276)  LC_2 Logic Functioning bit
 (39 4)  (1021 276)  (1021 276)  LC_2 Logic Functioning bit
 (44 4)  (1026 276)  (1026 276)  LC_2 Logic Functioning bit
 (15 5)  (997 277)  (997 277)  routing T_19_17.bot_op_0 <X> T_19_17.lc_trk_g1_0
 (17 5)  (999 277)  (999 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (40 5)  (1022 277)  (1022 277)  LC_2 Logic Functioning bit
 (41 5)  (1023 277)  (1023 277)  LC_2 Logic Functioning bit
 (42 5)  (1024 277)  (1024 277)  LC_2 Logic Functioning bit
 (43 5)  (1025 277)  (1025 277)  LC_2 Logic Functioning bit
 (17 6)  (999 278)  (999 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1000 278)  (1000 278)  routing T_19_17.wire_logic_cluster/lc_5/out <X> T_19_17.lc_trk_g1_5
 (21 6)  (1003 278)  (1003 278)  routing T_19_17.wire_logic_cluster/lc_7/out <X> T_19_17.lc_trk_g1_7
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (1009 278)  (1009 278)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 278)  (1011 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 278)  (1014 278)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 278)  (1018 278)  LC_3 Logic Functioning bit
 (37 6)  (1019 278)  (1019 278)  LC_3 Logic Functioning bit
 (38 6)  (1020 278)  (1020 278)  LC_3 Logic Functioning bit
 (39 6)  (1021 278)  (1021 278)  LC_3 Logic Functioning bit
 (44 6)  (1026 278)  (1026 278)  LC_3 Logic Functioning bit
 (45 6)  (1027 278)  (1027 278)  LC_3 Logic Functioning bit
 (30 7)  (1012 279)  (1012 279)  routing T_19_17.lc_trk_g1_3 <X> T_19_17.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 279)  (1022 279)  LC_3 Logic Functioning bit
 (41 7)  (1023 279)  (1023 279)  LC_3 Logic Functioning bit
 (42 7)  (1024 279)  (1024 279)  LC_3 Logic Functioning bit
 (43 7)  (1025 279)  (1025 279)  LC_3 Logic Functioning bit
 (27 8)  (1009 280)  (1009 280)  routing T_19_17.lc_trk_g1_0 <X> T_19_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 280)  (1011 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 280)  (1014 280)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 280)  (1018 280)  LC_4 Logic Functioning bit
 (37 8)  (1019 280)  (1019 280)  LC_4 Logic Functioning bit
 (38 8)  (1020 280)  (1020 280)  LC_4 Logic Functioning bit
 (39 8)  (1021 280)  (1021 280)  LC_4 Logic Functioning bit
 (44 8)  (1026 280)  (1026 280)  LC_4 Logic Functioning bit
 (40 9)  (1022 281)  (1022 281)  LC_4 Logic Functioning bit
 (41 9)  (1023 281)  (1023 281)  LC_4 Logic Functioning bit
 (42 9)  (1024 281)  (1024 281)  LC_4 Logic Functioning bit
 (43 9)  (1025 281)  (1025 281)  LC_4 Logic Functioning bit
 (27 10)  (1009 282)  (1009 282)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 282)  (1011 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 282)  (1012 282)  routing T_19_17.lc_trk_g1_5 <X> T_19_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 282)  (1014 282)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 282)  (1018 282)  LC_5 Logic Functioning bit
 (37 10)  (1019 282)  (1019 282)  LC_5 Logic Functioning bit
 (38 10)  (1020 282)  (1020 282)  LC_5 Logic Functioning bit
 (39 10)  (1021 282)  (1021 282)  LC_5 Logic Functioning bit
 (44 10)  (1026 282)  (1026 282)  LC_5 Logic Functioning bit
 (45 10)  (1027 282)  (1027 282)  LC_5 Logic Functioning bit
 (40 11)  (1022 283)  (1022 283)  LC_5 Logic Functioning bit
 (41 11)  (1023 283)  (1023 283)  LC_5 Logic Functioning bit
 (42 11)  (1024 283)  (1024 283)  LC_5 Logic Functioning bit
 (43 11)  (1025 283)  (1025 283)  LC_5 Logic Functioning bit
 (17 12)  (999 284)  (999 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 284)  (1000 284)  routing T_19_17.wire_logic_cluster/lc_1/out <X> T_19_17.lc_trk_g3_1
 (27 12)  (1009 284)  (1009 284)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (1010 284)  (1010 284)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 284)  (1011 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 284)  (1012 284)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 284)  (1014 284)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 284)  (1019 284)  LC_6 Logic Functioning bit
 (39 12)  (1021 284)  (1021 284)  LC_6 Logic Functioning bit
 (41 12)  (1023 284)  (1023 284)  LC_6 Logic Functioning bit
 (43 12)  (1025 284)  (1025 284)  LC_6 Logic Functioning bit
 (45 12)  (1027 284)  (1027 284)  LC_6 Logic Functioning bit
 (30 13)  (1012 285)  (1012 285)  routing T_19_17.lc_trk_g3_6 <X> T_19_17.wire_logic_cluster/lc_6/in_1
 (37 13)  (1019 285)  (1019 285)  LC_6 Logic Functioning bit
 (39 13)  (1021 285)  (1021 285)  LC_6 Logic Functioning bit
 (41 13)  (1023 285)  (1023 285)  LC_6 Logic Functioning bit
 (43 13)  (1025 285)  (1025 285)  LC_6 Logic Functioning bit
 (25 14)  (1007 286)  (1007 286)  routing T_19_17.wire_logic_cluster/lc_6/out <X> T_19_17.lc_trk_g3_6
 (31 14)  (1013 286)  (1013 286)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 286)  (1016 286)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (1022 286)  (1022 286)  LC_7 Logic Functioning bit
 (41 14)  (1023 286)  (1023 286)  LC_7 Logic Functioning bit
 (42 14)  (1024 286)  (1024 286)  LC_7 Logic Functioning bit
 (43 14)  (1025 286)  (1025 286)  LC_7 Logic Functioning bit
 (45 14)  (1027 286)  (1027 286)  LC_7 Logic Functioning bit
 (22 15)  (1004 287)  (1004 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (1013 287)  (1013 287)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (40 15)  (1022 287)  (1022 287)  LC_7 Logic Functioning bit
 (41 15)  (1023 287)  (1023 287)  LC_7 Logic Functioning bit
 (42 15)  (1024 287)  (1024 287)  LC_7 Logic Functioning bit
 (43 15)  (1025 287)  (1025 287)  LC_7 Logic Functioning bit


LogicTile_20_17

 (6 6)  (1042 278)  (1042 278)  routing T_20_17.sp4_h_l_47 <X> T_20_17.sp4_v_t_38


LogicTile_28_17

 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_v_b_0 <X> T_28_17.sp12_h_l_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0



LogicTile_4_16

 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (2 12)  (182 268)  (182 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (19 13)  (199 269)  (199 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_16

 (3 3)  (291 259)  (291 259)  routing T_6_16.sp12_v_b_0 <X> T_6_16.sp12_h_l_23
 (3 6)  (291 262)  (291 262)  routing T_6_16.sp12_v_b_0 <X> T_6_16.sp12_v_t_23
 (19 15)  (307 271)  (307 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_16

 (3 0)  (345 256)  (345 256)  routing T_7_16.sp12_v_t_23 <X> T_7_16.sp12_v_b_0
 (12 0)  (354 256)  (354 256)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_h_r_2
 (13 1)  (355 257)  (355 257)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_h_r_2
 (8 3)  (350 259)  (350 259)  routing T_7_16.sp4_h_l_36 <X> T_7_16.sp4_v_t_36
 (9 4)  (351 260)  (351 260)  routing T_7_16.sp4_h_l_36 <X> T_7_16.sp4_h_r_4
 (10 4)  (352 260)  (352 260)  routing T_7_16.sp4_h_l_36 <X> T_7_16.sp4_h_r_4
 (10 7)  (352 263)  (352 263)  routing T_7_16.sp4_h_l_46 <X> T_7_16.sp4_v_t_41


LogicTile_9_16

 (11 10)  (449 266)  (449 266)  routing T_9_16.sp4_h_l_38 <X> T_9_16.sp4_v_t_45


LogicTile_11_16

 (12 3)  (558 259)  (558 259)  routing T_11_16.sp4_h_l_39 <X> T_11_16.sp4_v_t_39
 (8 7)  (554 263)  (554 263)  routing T_11_16.sp4_h_l_41 <X> T_11_16.sp4_v_t_41


LogicTile_13_16

 (15 6)  (669 262)  (669 262)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g1_5
 (16 6)  (670 262)  (670 262)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (26 12)  (680 268)  (680 268)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (37 12)  (691 268)  (691 268)  LC_6 Logic Functioning bit
 (39 12)  (693 268)  (693 268)  LC_6 Logic Functioning bit
 (40 12)  (694 268)  (694 268)  LC_6 Logic Functioning bit
 (42 12)  (696 268)  (696 268)  LC_6 Logic Functioning bit
 (51 12)  (705 268)  (705 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (681 269)  (681 269)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (43 13)  (697 269)  (697 269)  LC_6 Logic Functioning bit
 (46 13)  (700 269)  (700 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (706 269)  (706 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13


LogicTile_15_16

 (13 4)  (775 260)  (775 260)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_v_b_5
 (11 6)  (773 262)  (773 262)  routing T_15_16.sp4_v_b_9 <X> T_15_16.sp4_v_t_40
 (13 6)  (775 262)  (775 262)  routing T_15_16.sp4_v_b_9 <X> T_15_16.sp4_v_t_40
 (11 8)  (773 264)  (773 264)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_v_b_8
 (12 9)  (774 265)  (774 265)  routing T_15_16.sp4_v_t_40 <X> T_15_16.sp4_v_b_8
 (6 12)  (768 268)  (768 268)  routing T_15_16.sp4_v_t_43 <X> T_15_16.sp4_v_b_9
 (5 13)  (767 269)  (767 269)  routing T_15_16.sp4_v_t_43 <X> T_15_16.sp4_v_b_9


LogicTile_16_16

 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 256)  (844 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 256)  (846 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 256)  (852 256)  LC_0 Logic Functioning bit
 (37 0)  (853 256)  (853 256)  LC_0 Logic Functioning bit
 (38 0)  (854 256)  (854 256)  LC_0 Logic Functioning bit
 (39 0)  (855 256)  (855 256)  LC_0 Logic Functioning bit
 (44 0)  (860 256)  (860 256)  LC_0 Logic Functioning bit
 (8 1)  (824 257)  (824 257)  routing T_16_16.sp4_h_l_36 <X> T_16_16.sp4_v_b_1
 (9 1)  (825 257)  (825 257)  routing T_16_16.sp4_h_l_36 <X> T_16_16.sp4_v_b_1
 (30 1)  (846 257)  (846 257)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (40 1)  (856 257)  (856 257)  LC_0 Logic Functioning bit
 (41 1)  (857 257)  (857 257)  LC_0 Logic Functioning bit
 (42 1)  (858 257)  (858 257)  LC_0 Logic Functioning bit
 (43 1)  (859 257)  (859 257)  LC_0 Logic Functioning bit
 (49 1)  (865 257)  (865 257)  Carry_In_Mux bit 

 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_3 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (841 258)  (841 258)  routing T_16_16.bnr_op_6 <X> T_16_16.lc_trk_g0_6
 (27 2)  (843 258)  (843 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 258)  (844 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (44 2)  (860 258)  (860 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (0 3)  (816 259)  (816 259)  routing T_16_16.glb_netwk_3 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (841 259)  (841 259)  routing T_16_16.bnr_op_6 <X> T_16_16.lc_trk_g0_6
 (40 3)  (856 259)  (856 259)  LC_1 Logic Functioning bit
 (41 3)  (857 259)  (857 259)  LC_1 Logic Functioning bit
 (42 3)  (858 259)  (858 259)  LC_1 Logic Functioning bit
 (43 3)  (859 259)  (859 259)  LC_1 Logic Functioning bit
 (21 4)  (837 260)  (837 260)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 260)  (841 260)  routing T_16_16.wire_logic_cluster/lc_2/out <X> T_16_16.lc_trk_g1_2
 (27 4)  (843 260)  (843 260)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (39 4)  (855 260)  (855 260)  LC_2 Logic Functioning bit
 (44 4)  (860 260)  (860 260)  LC_2 Logic Functioning bit
 (45 4)  (861 260)  (861 260)  LC_2 Logic Functioning bit
 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 261)  (846 261)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 261)  (856 261)  LC_2 Logic Functioning bit
 (41 5)  (857 261)  (857 261)  LC_2 Logic Functioning bit
 (42 5)  (858 261)  (858 261)  LC_2 Logic Functioning bit
 (43 5)  (859 261)  (859 261)  LC_2 Logic Functioning bit
 (14 6)  (830 262)  (830 262)  routing T_16_16.wire_logic_cluster/lc_4/out <X> T_16_16.lc_trk_g1_4
 (21 6)  (837 262)  (837 262)  routing T_16_16.wire_logic_cluster/lc_7/out <X> T_16_16.lc_trk_g1_7
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (843 262)  (843 262)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (44 6)  (860 262)  (860 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (846 263)  (846 263)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (41 7)  (857 263)  (857 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (27 8)  (843 264)  (843 264)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 264)  (845 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 264)  (846 264)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 264)  (848 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 264)  (852 264)  LC_4 Logic Functioning bit
 (37 8)  (853 264)  (853 264)  LC_4 Logic Functioning bit
 (38 8)  (854 264)  (854 264)  LC_4 Logic Functioning bit
 (39 8)  (855 264)  (855 264)  LC_4 Logic Functioning bit
 (44 8)  (860 264)  (860 264)  LC_4 Logic Functioning bit
 (45 8)  (861 264)  (861 264)  LC_4 Logic Functioning bit
 (40 9)  (856 265)  (856 265)  LC_4 Logic Functioning bit
 (41 9)  (857 265)  (857 265)  LC_4 Logic Functioning bit
 (42 9)  (858 265)  (858 265)  LC_4 Logic Functioning bit
 (43 9)  (859 265)  (859 265)  LC_4 Logic Functioning bit
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (44 10)  (860 266)  (860 266)  LC_5 Logic Functioning bit
 (30 11)  (846 267)  (846 267)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (40 11)  (856 267)  (856 267)  LC_5 Logic Functioning bit
 (41 11)  (857 267)  (857 267)  LC_5 Logic Functioning bit
 (42 11)  (858 267)  (858 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 268)  (834 268)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g3_1
 (27 12)  (843 268)  (843 268)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (44 12)  (860 268)  (860 268)  LC_6 Logic Functioning bit
 (40 13)  (856 269)  (856 269)  LC_6 Logic Functioning bit
 (41 13)  (857 269)  (857 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (14 14)  (830 270)  (830 270)  routing T_16_16.rgt_op_4 <X> T_16_16.lc_trk_g3_4
 (25 14)  (841 270)  (841 270)  routing T_16_16.rgt_op_6 <X> T_16_16.lc_trk_g3_6
 (27 14)  (843 270)  (843 270)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 270)  (845 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 270)  (846 270)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (853 270)  (853 270)  LC_7 Logic Functioning bit
 (39 14)  (855 270)  (855 270)  LC_7 Logic Functioning bit
 (41 14)  (857 270)  (857 270)  LC_7 Logic Functioning bit
 (43 14)  (859 270)  (859 270)  LC_7 Logic Functioning bit
 (45 14)  (861 270)  (861 270)  LC_7 Logic Functioning bit
 (15 15)  (831 271)  (831 271)  routing T_16_16.rgt_op_4 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.rgt_op_6 <X> T_16_16.lc_trk_g3_6
 (30 15)  (846 271)  (846 271)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit
 (41 15)  (857 271)  (857 271)  LC_7 Logic Functioning bit
 (43 15)  (859 271)  (859 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 256)  (898 256)  routing T_17_16.bot_op_3 <X> T_17_16.lc_trk_g0_3
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 258)  (888 258)  routing T_17_16.wire_logic_cluster/lc_4/out <X> T_17_16.lc_trk_g0_4
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_3 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (14 4)  (888 260)  (888 260)  routing T_17_16.lft_op_0 <X> T_17_16.lc_trk_g1_0
 (15 4)  (889 260)  (889 260)  routing T_17_16.lft_op_1 <X> T_17_16.lc_trk_g1_1
 (17 4)  (891 260)  (891 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 260)  (892 260)  routing T_17_16.lft_op_1 <X> T_17_16.lc_trk_g1_1
 (21 4)  (895 260)  (895 260)  routing T_17_16.wire_logic_cluster/lc_3/out <X> T_17_16.lc_trk_g1_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (15 5)  (889 261)  (889 261)  routing T_17_16.lft_op_0 <X> T_17_16.lc_trk_g1_0
 (17 5)  (891 261)  (891 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (14 6)  (888 262)  (888 262)  routing T_17_16.lft_op_4 <X> T_17_16.lc_trk_g1_4
 (15 6)  (889 262)  (889 262)  routing T_17_16.bot_op_5 <X> T_17_16.lc_trk_g1_5
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (899 262)  (899 262)  routing T_17_16.lft_op_6 <X> T_17_16.lc_trk_g1_6
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g1_1 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (909 262)  (909 262)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_3
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (51 6)  (925 262)  (925 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (15 7)  (889 263)  (889 263)  routing T_17_16.lft_op_4 <X> T_17_16.lc_trk_g1_4
 (17 7)  (891 263)  (891 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 263)  (898 263)  routing T_17_16.lft_op_6 <X> T_17_16.lc_trk_g1_6
 (27 7)  (901 263)  (901 263)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 263)  (906 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (907 263)  (907 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_3
 (34 7)  (908 263)  (908 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_3
 (35 7)  (909 263)  (909 263)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.input_2_3
 (48 7)  (922 263)  (922 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (52 7)  (926 263)  (926 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (26 8)  (900 264)  (900 264)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 264)  (905 264)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 264)  (908 264)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 264)  (911 264)  LC_4 Logic Functioning bit
 (38 8)  (912 264)  (912 264)  LC_4 Logic Functioning bit
 (39 8)  (913 264)  (913 264)  LC_4 Logic Functioning bit
 (45 8)  (919 264)  (919 264)  LC_4 Logic Functioning bit
 (50 8)  (924 264)  (924 264)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (901 265)  (901 265)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 265)  (903 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 265)  (904 265)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 265)  (905 265)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 265)  (910 265)  LC_4 Logic Functioning bit
 (37 9)  (911 265)  (911 265)  LC_4 Logic Functioning bit
 (38 9)  (912 265)  (912 265)  LC_4 Logic Functioning bit
 (39 9)  (913 265)  (913 265)  LC_4 Logic Functioning bit
 (26 12)  (900 268)  (900 268)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 268)  (911 268)  LC_6 Logic Functioning bit
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (39 12)  (913 268)  (913 268)  LC_6 Logic Functioning bit
 (45 12)  (919 268)  (919 268)  LC_6 Logic Functioning bit
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 269)  (904 269)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 269)  (906 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (908 269)  (908 269)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.input_2_6
 (35 13)  (909 269)  (909 269)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.input_2_6
 (36 13)  (910 269)  (910 269)  LC_6 Logic Functioning bit
 (37 13)  (911 269)  (911 269)  LC_6 Logic Functioning bit
 (38 13)  (912 269)  (912 269)  LC_6 Logic Functioning bit
 (39 13)  (913 269)  (913 269)  LC_6 Logic Functioning bit
 (25 14)  (899 270)  (899 270)  routing T_17_16.bnl_op_6 <X> T_17_16.lc_trk_g3_6
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (899 271)  (899 271)  routing T_17_16.bnl_op_6 <X> T_17_16.lc_trk_g3_6


LogicTile_18_16

 (27 0)  (955 256)  (955 256)  routing T_18_16.lc_trk_g1_0 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (37 0)  (965 256)  (965 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (39 0)  (967 256)  (967 256)  LC_0 Logic Functioning bit
 (44 0)  (972 256)  (972 256)  LC_0 Logic Functioning bit
 (40 1)  (968 257)  (968 257)  LC_0 Logic Functioning bit
 (41 1)  (969 257)  (969 257)  LC_0 Logic Functioning bit
 (42 1)  (970 257)  (970 257)  LC_0 Logic Functioning bit
 (43 1)  (971 257)  (971 257)  LC_0 Logic Functioning bit
 (48 1)  (976 257)  (976 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (977 257)  (977 257)  Carry_In_Mux bit 

 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (949 258)  (949 258)  routing T_18_16.bnr_op_7 <X> T_18_16.lc_trk_g0_7
 (22 2)  (950 258)  (950 258)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (955 258)  (955 258)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 258)  (956 258)  routing T_18_16.lc_trk_g3_1 <X> T_18_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 258)  (957 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 258)  (960 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 258)  (964 258)  LC_1 Logic Functioning bit
 (37 2)  (965 258)  (965 258)  LC_1 Logic Functioning bit
 (38 2)  (966 258)  (966 258)  LC_1 Logic Functioning bit
 (39 2)  (967 258)  (967 258)  LC_1 Logic Functioning bit
 (44 2)  (972 258)  (972 258)  LC_1 Logic Functioning bit
 (45 2)  (973 258)  (973 258)  LC_1 Logic Functioning bit
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (21 3)  (949 259)  (949 259)  routing T_18_16.bnr_op_7 <X> T_18_16.lc_trk_g0_7
 (40 3)  (968 259)  (968 259)  LC_1 Logic Functioning bit
 (41 3)  (969 259)  (969 259)  LC_1 Logic Functioning bit
 (42 3)  (970 259)  (970 259)  LC_1 Logic Functioning bit
 (43 3)  (971 259)  (971 259)  LC_1 Logic Functioning bit
 (48 3)  (976 259)  (976 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (942 260)  (942 260)  routing T_18_16.sp4_v_b_8 <X> T_18_16.lc_trk_g1_0
 (21 4)  (949 260)  (949 260)  routing T_18_16.bnr_op_3 <X> T_18_16.lc_trk_g1_3
 (22 4)  (950 260)  (950 260)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (28 4)  (956 260)  (956 260)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 260)  (957 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 260)  (960 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 260)  (964 260)  LC_2 Logic Functioning bit
 (37 4)  (965 260)  (965 260)  LC_2 Logic Functioning bit
 (38 4)  (966 260)  (966 260)  LC_2 Logic Functioning bit
 (39 4)  (967 260)  (967 260)  LC_2 Logic Functioning bit
 (44 4)  (972 260)  (972 260)  LC_2 Logic Functioning bit
 (14 5)  (942 261)  (942 261)  routing T_18_16.sp4_v_b_8 <X> T_18_16.lc_trk_g1_0
 (16 5)  (944 261)  (944 261)  routing T_18_16.sp4_v_b_8 <X> T_18_16.lc_trk_g1_0
 (17 5)  (945 261)  (945 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (949 261)  (949 261)  routing T_18_16.bnr_op_3 <X> T_18_16.lc_trk_g1_3
 (40 5)  (968 261)  (968 261)  LC_2 Logic Functioning bit
 (41 5)  (969 261)  (969 261)  LC_2 Logic Functioning bit
 (42 5)  (970 261)  (970 261)  LC_2 Logic Functioning bit
 (43 5)  (971 261)  (971 261)  LC_2 Logic Functioning bit
 (21 6)  (949 262)  (949 262)  routing T_18_16.wire_logic_cluster/lc_7/out <X> T_18_16.lc_trk_g1_7
 (22 6)  (950 262)  (950 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 262)  (955 262)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 262)  (956 262)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 262)  (957 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 262)  (960 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 262)  (964 262)  LC_3 Logic Functioning bit
 (37 6)  (965 262)  (965 262)  LC_3 Logic Functioning bit
 (38 6)  (966 262)  (966 262)  LC_3 Logic Functioning bit
 (39 6)  (967 262)  (967 262)  LC_3 Logic Functioning bit
 (44 6)  (972 262)  (972 262)  LC_3 Logic Functioning bit
 (45 6)  (973 262)  (973 262)  LC_3 Logic Functioning bit
 (30 7)  (958 263)  (958 263)  routing T_18_16.lc_trk_g3_3 <X> T_18_16.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 263)  (968 263)  LC_3 Logic Functioning bit
 (41 7)  (969 263)  (969 263)  LC_3 Logic Functioning bit
 (42 7)  (970 263)  (970 263)  LC_3 Logic Functioning bit
 (43 7)  (971 263)  (971 263)  LC_3 Logic Functioning bit
 (52 7)  (980 263)  (980 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (17 8)  (945 264)  (945 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (946 264)  (946 264)  routing T_18_16.bnl_op_1 <X> T_18_16.lc_trk_g2_1
 (32 8)  (960 264)  (960 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (963 264)  (963 264)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.input_2_4
 (36 8)  (964 264)  (964 264)  LC_4 Logic Functioning bit
 (39 8)  (967 264)  (967 264)  LC_4 Logic Functioning bit
 (41 8)  (969 264)  (969 264)  LC_4 Logic Functioning bit
 (42 8)  (970 264)  (970 264)  LC_4 Logic Functioning bit
 (44 8)  (972 264)  (972 264)  LC_4 Logic Functioning bit
 (18 9)  (946 265)  (946 265)  routing T_18_16.bnl_op_1 <X> T_18_16.lc_trk_g2_1
 (32 9)  (960 265)  (960 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (961 265)  (961 265)  routing T_18_16.lc_trk_g2_4 <X> T_18_16.input_2_4
 (37 9)  (965 265)  (965 265)  LC_4 Logic Functioning bit
 (38 9)  (966 265)  (966 265)  LC_4 Logic Functioning bit
 (40 9)  (968 265)  (968 265)  LC_4 Logic Functioning bit
 (43 9)  (971 265)  (971 265)  LC_4 Logic Functioning bit
 (51 9)  (979 265)  (979 265)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (955 266)  (955 266)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 266)  (964 266)  LC_5 Logic Functioning bit
 (37 10)  (965 266)  (965 266)  LC_5 Logic Functioning bit
 (38 10)  (966 266)  (966 266)  LC_5 Logic Functioning bit
 (39 10)  (967 266)  (967 266)  LC_5 Logic Functioning bit
 (44 10)  (972 266)  (972 266)  LC_5 Logic Functioning bit
 (17 11)  (945 267)  (945 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (30 11)  (958 267)  (958 267)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (40 11)  (968 267)  (968 267)  LC_5 Logic Functioning bit
 (41 11)  (969 267)  (969 267)  LC_5 Logic Functioning bit
 (42 11)  (970 267)  (970 267)  LC_5 Logic Functioning bit
 (43 11)  (971 267)  (971 267)  LC_5 Logic Functioning bit
 (17 12)  (945 268)  (945 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 268)  (946 268)  routing T_18_16.wire_logic_cluster/lc_1/out <X> T_18_16.lc_trk_g3_1
 (21 12)  (949 268)  (949 268)  routing T_18_16.wire_logic_cluster/lc_3/out <X> T_18_16.lc_trk_g3_3
 (22 12)  (950 268)  (950 268)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 268)  (958 268)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (37 12)  (965 268)  (965 268)  LC_6 Logic Functioning bit
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (39 12)  (967 268)  (967 268)  LC_6 Logic Functioning bit
 (44 12)  (972 268)  (972 268)  LC_6 Logic Functioning bit
 (30 13)  (958 269)  (958 269)  routing T_18_16.lc_trk_g0_7 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 269)  (968 269)  LC_6 Logic Functioning bit
 (41 13)  (969 269)  (969 269)  LC_6 Logic Functioning bit
 (42 13)  (970 269)  (970 269)  LC_6 Logic Functioning bit
 (43 13)  (971 269)  (971 269)  LC_6 Logic Functioning bit
 (27 14)  (955 270)  (955 270)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 270)  (957 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 270)  (958 270)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 270)  (960 270)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (965 270)  (965 270)  LC_7 Logic Functioning bit
 (39 14)  (967 270)  (967 270)  LC_7 Logic Functioning bit
 (41 14)  (969 270)  (969 270)  LC_7 Logic Functioning bit
 (43 14)  (971 270)  (971 270)  LC_7 Logic Functioning bit
 (45 14)  (973 270)  (973 270)  LC_7 Logic Functioning bit
 (30 15)  (958 271)  (958 271)  routing T_18_16.lc_trk_g1_7 <X> T_18_16.wire_logic_cluster/lc_7/in_1
 (37 15)  (965 271)  (965 271)  LC_7 Logic Functioning bit
 (39 15)  (967 271)  (967 271)  LC_7 Logic Functioning bit
 (41 15)  (969 271)  (969 271)  LC_7 Logic Functioning bit
 (43 15)  (971 271)  (971 271)  LC_7 Logic Functioning bit
 (52 15)  (980 271)  (980 271)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_19_16

 (14 0)  (996 256)  (996 256)  routing T_19_16.wire_logic_cluster/lc_0/out <X> T_19_16.lc_trk_g0_0
 (15 0)  (997 256)  (997 256)  routing T_19_16.top_op_1 <X> T_19_16.lc_trk_g0_1
 (17 0)  (999 256)  (999 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (1003 256)  (1003 256)  routing T_19_16.wire_logic_cluster/lc_3/out <X> T_19_16.lc_trk_g0_3
 (22 0)  (1004 256)  (1004 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (1008 256)  (1008 256)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 256)  (1009 256)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 256)  (1010 256)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 256)  (1011 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 256)  (1012 256)  routing T_19_16.lc_trk_g3_4 <X> T_19_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 256)  (1013 256)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 256)  (1014 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 256)  (1016 256)  routing T_19_16.lc_trk_g1_4 <X> T_19_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 256)  (1019 256)  LC_0 Logic Functioning bit
 (38 0)  (1020 256)  (1020 256)  LC_0 Logic Functioning bit
 (39 0)  (1021 256)  (1021 256)  LC_0 Logic Functioning bit
 (45 0)  (1027 256)  (1027 256)  LC_0 Logic Functioning bit
 (17 1)  (999 257)  (999 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (1000 257)  (1000 257)  routing T_19_16.top_op_1 <X> T_19_16.lc_trk_g0_1
 (22 1)  (1004 257)  (1004 257)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1006 257)  (1006 257)  routing T_19_16.top_op_2 <X> T_19_16.lc_trk_g0_2
 (25 1)  (1007 257)  (1007 257)  routing T_19_16.top_op_2 <X> T_19_16.lc_trk_g0_2
 (26 1)  (1008 257)  (1008 257)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 257)  (1010 257)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 257)  (1011 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 257)  (1014 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1015 257)  (1015 257)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.input_2_0
 (35 1)  (1017 257)  (1017 257)  routing T_19_16.lc_trk_g2_2 <X> T_19_16.input_2_0
 (36 1)  (1018 257)  (1018 257)  LC_0 Logic Functioning bit
 (37 1)  (1019 257)  (1019 257)  LC_0 Logic Functioning bit
 (38 1)  (1020 257)  (1020 257)  LC_0 Logic Functioning bit
 (39 1)  (1021 257)  (1021 257)  LC_0 Logic Functioning bit
 (1 2)  (983 258)  (983 258)  routing T_19_16.glb_netwk_5 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (2 2)  (984 258)  (984 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (22 2)  (1004 258)  (1004 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1006 258)  (1006 258)  routing T_19_16.top_op_7 <X> T_19_16.lc_trk_g0_7
 (0 3)  (982 259)  (982 259)  routing T_19_16.glb_netwk_5 <X> T_19_16.wire_logic_cluster/lc_7/clk
 (21 3)  (1003 259)  (1003 259)  routing T_19_16.top_op_7 <X> T_19_16.lc_trk_g0_7
 (22 4)  (1004 260)  (1004 260)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (1006 260)  (1006 260)  routing T_19_16.top_op_3 <X> T_19_16.lc_trk_g1_3
 (26 4)  (1008 260)  (1008 260)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 260)  (1011 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 260)  (1013 260)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 260)  (1014 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (21 5)  (1003 261)  (1003 261)  routing T_19_16.top_op_3 <X> T_19_16.lc_trk_g1_3
 (27 5)  (1009 261)  (1009 261)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 261)  (1010 261)  routing T_19_16.lc_trk_g3_5 <X> T_19_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 261)  (1011 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 261)  (1013 261)  routing T_19_16.lc_trk_g0_7 <X> T_19_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 261)  (1014 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1018 261)  (1018 261)  LC_2 Logic Functioning bit
 (22 6)  (1004 262)  (1004 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (1006 262)  (1006 262)  routing T_19_16.top_op_7 <X> T_19_16.lc_trk_g1_7
 (31 6)  (1013 262)  (1013 262)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 262)  (1014 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 262)  (1016 262)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 262)  (1018 262)  LC_3 Logic Functioning bit
 (39 6)  (1021 262)  (1021 262)  LC_3 Logic Functioning bit
 (41 6)  (1023 262)  (1023 262)  LC_3 Logic Functioning bit
 (42 6)  (1024 262)  (1024 262)  LC_3 Logic Functioning bit
 (45 6)  (1027 262)  (1027 262)  LC_3 Logic Functioning bit
 (14 7)  (996 263)  (996 263)  routing T_19_16.top_op_4 <X> T_19_16.lc_trk_g1_4
 (15 7)  (997 263)  (997 263)  routing T_19_16.top_op_4 <X> T_19_16.lc_trk_g1_4
 (17 7)  (999 263)  (999 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (1003 263)  (1003 263)  routing T_19_16.top_op_7 <X> T_19_16.lc_trk_g1_7
 (26 7)  (1008 263)  (1008 263)  routing T_19_16.lc_trk_g0_3 <X> T_19_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 263)  (1011 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 263)  (1013 263)  routing T_19_16.lc_trk_g1_7 <X> T_19_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (1019 263)  (1019 263)  LC_3 Logic Functioning bit
 (38 7)  (1020 263)  (1020 263)  LC_3 Logic Functioning bit
 (40 7)  (1022 263)  (1022 263)  LC_3 Logic Functioning bit
 (43 7)  (1025 263)  (1025 263)  LC_3 Logic Functioning bit
 (25 8)  (1007 264)  (1007 264)  routing T_19_16.wire_logic_cluster/lc_2/out <X> T_19_16.lc_trk_g2_2
 (32 8)  (1014 264)  (1014 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 264)  (1019 264)  LC_4 Logic Functioning bit
 (39 8)  (1021 264)  (1021 264)  LC_4 Logic Functioning bit
 (22 9)  (1004 265)  (1004 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1008 265)  (1008 265)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 265)  (1009 265)  routing T_19_16.lc_trk_g1_3 <X> T_19_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 265)  (1011 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 265)  (1013 265)  routing T_19_16.lc_trk_g0_3 <X> T_19_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (1018 265)  (1018 265)  LC_4 Logic Functioning bit
 (38 9)  (1020 265)  (1020 265)  LC_4 Logic Functioning bit
 (28 10)  (1010 266)  (1010 266)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 266)  (1011 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1012 266)  (1012 266)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 266)  (1014 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 266)  (1019 266)  LC_5 Logic Functioning bit
 (38 10)  (1020 266)  (1020 266)  LC_5 Logic Functioning bit
 (39 10)  (1021 266)  (1021 266)  LC_5 Logic Functioning bit
 (45 10)  (1027 266)  (1027 266)  LC_5 Logic Functioning bit
 (50 10)  (1032 266)  (1032 266)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (1004 267)  (1004 267)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1006 267)  (1006 267)  routing T_19_16.tnl_op_6 <X> T_19_16.lc_trk_g2_6
 (25 11)  (1007 267)  (1007 267)  routing T_19_16.tnl_op_6 <X> T_19_16.lc_trk_g2_6
 (26 11)  (1008 267)  (1008 267)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (1009 267)  (1009 267)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1010 267)  (1010 267)  routing T_19_16.lc_trk_g3_2 <X> T_19_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 267)  (1011 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 267)  (1012 267)  routing T_19_16.lc_trk_g2_6 <X> T_19_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 267)  (1013 267)  routing T_19_16.lc_trk_g0_2 <X> T_19_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 267)  (1018 267)  LC_5 Logic Functioning bit
 (37 11)  (1019 267)  (1019 267)  LC_5 Logic Functioning bit
 (38 11)  (1020 267)  (1020 267)  LC_5 Logic Functioning bit
 (39 11)  (1021 267)  (1021 267)  LC_5 Logic Functioning bit
 (25 12)  (1007 268)  (1007 268)  routing T_19_16.wire_logic_cluster/lc_2/out <X> T_19_16.lc_trk_g3_2
 (22 13)  (1004 269)  (1004 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (14 14)  (996 270)  (996 270)  routing T_19_16.wire_logic_cluster/lc_4/out <X> T_19_16.lc_trk_g3_4
 (17 14)  (999 270)  (999 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 270)  (1000 270)  routing T_19_16.wire_logic_cluster/lc_5/out <X> T_19_16.lc_trk_g3_5
 (17 15)  (999 271)  (999 271)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_4_15

 (9 15)  (189 255)  (189 255)  routing T_4_15.sp4_v_b_2 <X> T_4_15.sp4_v_t_47
 (10 15)  (190 255)  (190 255)  routing T_4_15.sp4_v_b_2 <X> T_4_15.sp4_v_t_47


RAM_Tile_8_15

 (3 4)  (399 244)  (399 244)  routing T_8_15.sp12_v_t_23 <X> T_8_15.sp12_h_r_0


LogicTile_10_15

 (4 13)  (496 253)  (496 253)  routing T_10_15.sp4_v_t_41 <X> T_10_15.sp4_h_r_9


LogicTile_12_15

 (25 0)  (625 240)  (625 240)  routing T_12_15.sp4_h_l_7 <X> T_12_15.lc_trk_g0_2
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 241)  (623 241)  routing T_12_15.sp4_h_l_7 <X> T_12_15.lc_trk_g0_2
 (24 1)  (624 241)  (624 241)  routing T_12_15.sp4_h_l_7 <X> T_12_15.lc_trk_g0_2
 (25 1)  (625 241)  (625 241)  routing T_12_15.sp4_h_l_7 <X> T_12_15.lc_trk_g0_2
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.sp4_h_r_10 <X> T_12_15.lc_trk_g1_2
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 244)  (628 244)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 244)  (631 244)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 244)  (633 244)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (21 5)  (621 245)  (621 245)  routing T_12_15.sp4_r_v_b_27 <X> T_12_15.lc_trk_g1_3
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 245)  (623 245)  routing T_12_15.sp4_h_r_10 <X> T_12_15.lc_trk_g1_2
 (24 5)  (624 245)  (624 245)  routing T_12_15.sp4_h_r_10 <X> T_12_15.lc_trk_g1_2
 (26 5)  (626 245)  (626 245)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 245)  (629 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 245)  (631 245)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 245)  (632 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (633 245)  (633 245)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_2
 (34 5)  (634 245)  (634 245)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.input_2_2
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (17 6)  (617 246)  (617 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 246)  (631 246)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g1_5 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (50 6)  (650 246)  (650 246)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (618 247)  (618 247)  routing T_12_15.sp4_r_v_b_29 <X> T_12_15.lc_trk_g1_5
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 247)  (627 247)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (21 10)  (621 250)  (621 250)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g2_7
 (22 10)  (622 250)  (622 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 250)  (624 250)  routing T_12_15.rgt_op_7 <X> T_12_15.lc_trk_g2_7
 (14 12)  (614 252)  (614 252)  routing T_12_15.rgt_op_0 <X> T_12_15.lc_trk_g3_0
 (15 12)  (615 252)  (615 252)  routing T_12_15.sp4_h_r_33 <X> T_12_15.lc_trk_g3_1
 (16 12)  (616 252)  (616 252)  routing T_12_15.sp4_h_r_33 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.sp4_h_r_33 <X> T_12_15.lc_trk_g3_1
 (15 13)  (615 253)  (615 253)  routing T_12_15.rgt_op_0 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0


LogicTile_13_15

 (0 0)  (654 240)  (654 240)  Negative Clock bit

 (14 0)  (668 240)  (668 240)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g0_0
 (26 0)  (680 240)  (680 240)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (38 0)  (692 240)  (692 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (46 0)  (700 240)  (700 240)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (53 0)  (707 240)  (707 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (9 1)  (663 241)  (663 241)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_v_b_1
 (10 1)  (664 241)  (664 241)  routing T_13_15.sp4_v_t_40 <X> T_13_15.sp4_v_b_1
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (680 241)  (680 241)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (37 1)  (691 241)  (691 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 4)  (665 244)  (665 244)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_v_b_5
 (13 4)  (667 244)  (667 244)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_v_b_5
 (21 4)  (675 244)  (675 244)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g1_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (13 6)  (667 246)  (667 246)  routing T_13_15.sp4_v_b_5 <X> T_13_15.sp4_v_t_40
 (16 6)  (670 246)  (670 246)  routing T_13_15.sp4_v_b_5 <X> T_13_15.lc_trk_g1_5
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.sp4_v_b_5 <X> T_13_15.lc_trk_g1_5
 (21 6)  (675 246)  (675 246)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (681 246)  (681 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 246)  (682 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g3_5 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (45 6)  (699 246)  (699 246)  LC_3 Logic Functioning bit
 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (687 247)  (687 247)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.input_2_3
 (35 7)  (689 247)  (689 247)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.input_2_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (40 7)  (694 247)  (694 247)  LC_3 Logic Functioning bit
 (48 7)  (702 247)  (702 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (675 248)  (675 248)  routing T_13_15.sp4_v_t_14 <X> T_13_15.lc_trk_g2_3
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 248)  (677 248)  routing T_13_15.sp4_v_t_14 <X> T_13_15.lc_trk_g2_3
 (16 10)  (670 250)  (670 250)  routing T_13_15.sp4_v_t_16 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (672 250)  (672 250)  routing T_13_15.sp4_v_t_16 <X> T_13_15.lc_trk_g2_5
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (670 254)  (670 254)  routing T_13_15.sp4_v_t_16 <X> T_13_15.lc_trk_g3_5
 (17 14)  (671 254)  (671 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (672 254)  (672 254)  routing T_13_15.sp4_v_t_16 <X> T_13_15.lc_trk_g3_5
 (26 14)  (680 254)  (680 254)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (39 14)  (693 254)  (693 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (51 14)  (705 254)  (705 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (654 255)  (654 255)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 255)  (655 255)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 255)  (686 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (687 255)  (687 255)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.input_2_7
 (35 15)  (689 255)  (689 255)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.input_2_7
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit
 (52 15)  (706 255)  (706 255)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_15

 (5 0)  (713 240)  (713 240)  routing T_14_15.sp4_h_l_44 <X> T_14_15.sp4_h_r_0
 (4 1)  (712 241)  (712 241)  routing T_14_15.sp4_h_l_44 <X> T_14_15.sp4_h_r_0
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (31 2)  (739 242)  (739 242)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (14 3)  (722 243)  (722 243)  routing T_14_15.sp12_h_r_20 <X> T_14_15.lc_trk_g0_4
 (16 3)  (724 243)  (724 243)  routing T_14_15.sp12_h_r_20 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (38 3)  (746 243)  (746 243)  LC_1 Logic Functioning bit
 (47 3)  (755 243)  (755 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (16 7)  (724 247)  (724 247)  routing T_14_15.sp12_h_r_12 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4


LogicTile_15_15

 (26 0)  (788 240)  (788 240)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 240)  (795 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 240)  (797 240)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.input_2_0
 (53 0)  (815 240)  (815 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (788 241)  (788 241)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 241)  (792 241)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 241)  (794 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 241)  (796 241)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.input_2_0
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (13 4)  (775 244)  (775 244)  routing T_15_15.sp4_v_t_40 <X> T_15_15.sp4_v_b_5
 (25 4)  (787 244)  (787 244)  routing T_15_15.sp4_h_r_10 <X> T_15_15.lc_trk_g1_2
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (785 245)  (785 245)  routing T_15_15.sp4_h_r_10 <X> T_15_15.lc_trk_g1_2
 (24 5)  (786 245)  (786 245)  routing T_15_15.sp4_h_r_10 <X> T_15_15.lc_trk_g1_2
 (15 6)  (777 246)  (777 246)  routing T_15_15.sp4_h_r_13 <X> T_15_15.lc_trk_g1_5
 (16 6)  (778 246)  (778 246)  routing T_15_15.sp4_h_r_13 <X> T_15_15.lc_trk_g1_5
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (780 246)  (780 246)  routing T_15_15.sp4_h_r_13 <X> T_15_15.lc_trk_g1_5
 (6 8)  (768 248)  (768 248)  routing T_15_15.sp4_h_r_1 <X> T_15_15.sp4_v_b_6
 (8 10)  (770 250)  (770 250)  routing T_15_15.sp4_v_t_42 <X> T_15_15.sp4_h_l_42
 (9 10)  (771 250)  (771 250)  routing T_15_15.sp4_v_t_42 <X> T_15_15.sp4_h_l_42
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (9 12)  (771 252)  (771 252)  routing T_15_15.sp4_h_l_42 <X> T_15_15.sp4_h_r_10
 (10 12)  (772 252)  (772 252)  routing T_15_15.sp4_h_l_42 <X> T_15_15.sp4_h_r_10
 (14 12)  (776 252)  (776 252)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g3_0
 (14 13)  (776 253)  (776 253)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g3_0
 (15 13)  (777 253)  (777 253)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g3_0
 (16 13)  (778 253)  (778 253)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0


LogicTile_16_15

 (3 0)  (819 240)  (819 240)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_v_b_0
 (27 0)  (843 240)  (843 240)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (860 240)  (860 240)  LC_0 Logic Functioning bit
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (850 241)  (850 241)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.input_2_0
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (3 2)  (819 242)  (819 242)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_h_l_23
 (27 2)  (843 242)  (843 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 242)  (844 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (44 2)  (860 242)  (860 242)  LC_1 Logic Functioning bit
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_3 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (3 4)  (819 244)  (819 244)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_h_r_0
 (13 4)  (829 244)  (829 244)  routing T_16_15.sp4_h_l_40 <X> T_16_15.sp4_v_b_5
 (15 4)  (831 244)  (831 244)  routing T_16_15.bot_op_1 <X> T_16_15.lc_trk_g1_1
 (17 4)  (833 244)  (833 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 244)  (844 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (44 4)  (860 244)  (860 244)  LC_2 Logic Functioning bit
 (45 4)  (861 244)  (861 244)  LC_2 Logic Functioning bit
 (12 5)  (828 245)  (828 245)  routing T_16_15.sp4_h_l_40 <X> T_16_15.sp4_v_b_5
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.bot_op_2 <X> T_16_15.lc_trk_g1_2
 (30 5)  (846 245)  (846 245)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 245)  (856 245)  LC_2 Logic Functioning bit
 (41 5)  (857 245)  (857 245)  LC_2 Logic Functioning bit
 (42 5)  (858 245)  (858 245)  LC_2 Logic Functioning bit
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 246)  (840 246)  routing T_16_15.bot_op_7 <X> T_16_15.lc_trk_g1_7
 (25 6)  (841 246)  (841 246)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g1_6
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (44 6)  (860 246)  (860 246)  LC_3 Logic Functioning bit
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (40 7)  (856 247)  (856 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (14 8)  (830 248)  (830 248)  routing T_16_15.rgt_op_0 <X> T_16_15.lc_trk_g2_0
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (44 8)  (860 248)  (860 248)  LC_4 Logic Functioning bit
 (45 8)  (861 248)  (861 248)  LC_4 Logic Functioning bit
 (15 9)  (831 249)  (831 249)  routing T_16_15.rgt_op_0 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (40 9)  (856 249)  (856 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (42 9)  (858 249)  (858 249)  LC_4 Logic Functioning bit
 (43 9)  (859 249)  (859 249)  LC_4 Logic Functioning bit
 (14 10)  (830 250)  (830 250)  routing T_16_15.rgt_op_4 <X> T_16_15.lc_trk_g2_4
 (28 10)  (844 250)  (844 250)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (38 10)  (854 250)  (854 250)  LC_5 Logic Functioning bit
 (39 10)  (855 250)  (855 250)  LC_5 Logic Functioning bit
 (44 10)  (860 250)  (860 250)  LC_5 Logic Functioning bit
 (15 11)  (831 251)  (831 251)  routing T_16_15.rgt_op_4 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (40 11)  (856 251)  (856 251)  LC_5 Logic Functioning bit
 (41 11)  (857 251)  (857 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g3_1
 (25 12)  (841 252)  (841 252)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g3_2
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 252)  (846 252)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 252)  (852 252)  LC_6 Logic Functioning bit
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (39 12)  (855 252)  (855 252)  LC_6 Logic Functioning bit
 (44 12)  (860 252)  (860 252)  LC_6 Logic Functioning bit
 (45 12)  (861 252)  (861 252)  LC_6 Logic Functioning bit
 (8 13)  (824 253)  (824 253)  routing T_16_15.sp4_h_l_47 <X> T_16_15.sp4_v_b_10
 (9 13)  (825 253)  (825 253)  routing T_16_15.sp4_h_l_47 <X> T_16_15.sp4_v_b_10
 (19 13)  (835 253)  (835 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (856 253)  (856 253)  LC_6 Logic Functioning bit
 (41 13)  (857 253)  (857 253)  LC_6 Logic Functioning bit
 (42 13)  (858 253)  (858 253)  LC_6 Logic Functioning bit
 (43 13)  (859 253)  (859 253)  LC_6 Logic Functioning bit
 (14 14)  (830 254)  (830 254)  routing T_16_15.wire_logic_cluster/lc_4/out <X> T_16_15.lc_trk_g3_4
 (27 14)  (843 254)  (843 254)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 254)  (846 254)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (37 14)  (853 254)  (853 254)  LC_7 Logic Functioning bit
 (38 14)  (854 254)  (854 254)  LC_7 Logic Functioning bit
 (39 14)  (855 254)  (855 254)  LC_7 Logic Functioning bit
 (44 14)  (860 254)  (860 254)  LC_7 Logic Functioning bit
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (846 255)  (846 255)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (40 15)  (856 255)  (856 255)  LC_7 Logic Functioning bit
 (41 15)  (857 255)  (857 255)  LC_7 Logic Functioning bit
 (42 15)  (858 255)  (858 255)  LC_7 Logic Functioning bit
 (43 15)  (859 255)  (859 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (15 0)  (889 240)  (889 240)  routing T_17_15.lft_op_1 <X> T_17_15.lc_trk_g0_1
 (17 0)  (891 240)  (891 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (892 240)  (892 240)  routing T_17_15.lft_op_1 <X> T_17_15.lc_trk_g0_1
 (21 0)  (895 240)  (895 240)  routing T_17_15.lft_op_3 <X> T_17_15.lc_trk_g0_3
 (22 0)  (896 240)  (896 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 240)  (898 240)  routing T_17_15.lft_op_3 <X> T_17_15.lc_trk_g0_3
 (25 0)  (899 240)  (899 240)  routing T_17_15.lft_op_2 <X> T_17_15.lc_trk_g0_2
 (26 0)  (900 240)  (900 240)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 240)  (902 240)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 240)  (903 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 240)  (905 240)  routing T_17_15.lc_trk_g0_5 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 240)  (906 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (911 240)  (911 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (39 0)  (913 240)  (913 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (22 1)  (896 241)  (896 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 241)  (898 241)  routing T_17_15.lft_op_2 <X> T_17_15.lc_trk_g0_2
 (27 1)  (901 241)  (901 241)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 241)  (902 241)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 241)  (904 241)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 241)  (906 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (908 241)  (908 241)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.input_2_0
 (35 1)  (909 241)  (909 241)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.input_2_0
 (36 1)  (910 241)  (910 241)  LC_0 Logic Functioning bit
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (38 1)  (912 241)  (912 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (889 242)  (889 242)  routing T_17_15.lft_op_5 <X> T_17_15.lc_trk_g0_5
 (17 2)  (891 242)  (891 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (892 242)  (892 242)  routing T_17_15.lft_op_5 <X> T_17_15.lc_trk_g0_5
 (25 2)  (899 242)  (899 242)  routing T_17_15.wire_logic_cluster/lc_6/out <X> T_17_15.lc_trk_g0_6
 (27 2)  (901 242)  (901 242)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 242)  (904 242)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 242)  (907 242)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 242)  (909 242)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.input_2_1
 (37 2)  (911 242)  (911 242)  LC_1 Logic Functioning bit
 (38 2)  (912 242)  (912 242)  LC_1 Logic Functioning bit
 (39 2)  (913 242)  (913 242)  LC_1 Logic Functioning bit
 (45 2)  (919 242)  (919 242)  LC_1 Logic Functioning bit
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (22 3)  (896 243)  (896 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (900 243)  (900 243)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 243)  (901 243)  routing T_17_15.lc_trk_g1_2 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 243)  (903 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 243)  (905 243)  routing T_17_15.lc_trk_g2_2 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 243)  (906 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (908 243)  (908 243)  routing T_17_15.lc_trk_g1_4 <X> T_17_15.input_2_1
 (36 3)  (910 243)  (910 243)  LC_1 Logic Functioning bit
 (37 3)  (911 243)  (911 243)  LC_1 Logic Functioning bit
 (38 3)  (912 243)  (912 243)  LC_1 Logic Functioning bit
 (39 3)  (913 243)  (913 243)  LC_1 Logic Functioning bit
 (14 4)  (888 244)  (888 244)  routing T_17_15.wire_logic_cluster/lc_0/out <X> T_17_15.lc_trk_g1_0
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 244)  (898 244)  routing T_17_15.top_op_3 <X> T_17_15.lc_trk_g1_3
 (25 4)  (899 244)  (899 244)  routing T_17_15.bnr_op_2 <X> T_17_15.lc_trk_g1_2
 (29 4)  (903 244)  (903 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 244)  (905 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 244)  (906 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 244)  (907 244)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (914 244)  (914 244)  LC_2 Logic Functioning bit
 (17 5)  (891 245)  (891 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (895 245)  (895 245)  routing T_17_15.top_op_3 <X> T_17_15.lc_trk_g1_3
 (22 5)  (896 245)  (896 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (899 245)  (899 245)  routing T_17_15.bnr_op_2 <X> T_17_15.lc_trk_g1_2
 (26 5)  (900 245)  (900 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 245)  (901 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 245)  (902 245)  routing T_17_15.lc_trk_g3_3 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 245)  (903 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 245)  (905 245)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 245)  (906 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (907 245)  (907 245)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.input_2_2
 (34 5)  (908 245)  (908 245)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.input_2_2
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (892 246)  (892 246)  routing T_17_15.bnr_op_5 <X> T_17_15.lc_trk_g1_5
 (28 6)  (902 246)  (902 246)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 246)  (903 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (50 6)  (924 246)  (924 246)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (888 247)  (888 247)  routing T_17_15.sp4_h_r_4 <X> T_17_15.lc_trk_g1_4
 (15 7)  (889 247)  (889 247)  routing T_17_15.sp4_h_r_4 <X> T_17_15.lc_trk_g1_4
 (16 7)  (890 247)  (890 247)  routing T_17_15.sp4_h_r_4 <X> T_17_15.lc_trk_g1_4
 (17 7)  (891 247)  (891 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (892 247)  (892 247)  routing T_17_15.bnr_op_5 <X> T_17_15.lc_trk_g1_5
 (22 7)  (896 247)  (896 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (898 247)  (898 247)  routing T_17_15.top_op_6 <X> T_17_15.lc_trk_g1_6
 (25 7)  (899 247)  (899 247)  routing T_17_15.top_op_6 <X> T_17_15.lc_trk_g1_6
 (26 7)  (900 247)  (900 247)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 247)  (901 247)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 247)  (902 247)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 247)  (903 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 247)  (905 247)  routing T_17_15.lc_trk_g0_2 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (43 7)  (917 247)  (917 247)  LC_3 Logic Functioning bit
 (11 8)  (885 248)  (885 248)  routing T_17_15.sp4_h_r_3 <X> T_17_15.sp4_v_b_8
 (14 8)  (888 248)  (888 248)  routing T_17_15.bnl_op_0 <X> T_17_15.lc_trk_g2_0
 (16 8)  (890 248)  (890 248)  routing T_17_15.sp12_v_t_6 <X> T_17_15.lc_trk_g2_1
 (17 8)  (891 248)  (891 248)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (21 8)  (895 248)  (895 248)  routing T_17_15.wire_logic_cluster/lc_3/out <X> T_17_15.lc_trk_g2_3
 (22 8)  (896 248)  (896 248)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (900 248)  (900 248)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 248)  (902 248)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 248)  (903 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 248)  (906 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (911 248)  (911 248)  LC_4 Logic Functioning bit
 (38 8)  (912 248)  (912 248)  LC_4 Logic Functioning bit
 (39 8)  (913 248)  (913 248)  LC_4 Logic Functioning bit
 (45 8)  (919 248)  (919 248)  LC_4 Logic Functioning bit
 (50 8)  (924 248)  (924 248)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (888 249)  (888 249)  routing T_17_15.bnl_op_0 <X> T_17_15.lc_trk_g2_0
 (17 9)  (891 249)  (891 249)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (896 249)  (896 249)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 249)  (898 249)  routing T_17_15.tnr_op_2 <X> T_17_15.lc_trk_g2_2
 (27 9)  (901 249)  (901 249)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 249)  (902 249)  routing T_17_15.lc_trk_g3_5 <X> T_17_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 249)  (903 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 249)  (905 249)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 249)  (910 249)  LC_4 Logic Functioning bit
 (37 9)  (911 249)  (911 249)  LC_4 Logic Functioning bit
 (38 9)  (912 249)  (912 249)  LC_4 Logic Functioning bit
 (39 9)  (913 249)  (913 249)  LC_4 Logic Functioning bit
 (15 10)  (889 250)  (889 250)  routing T_17_15.tnl_op_5 <X> T_17_15.lc_trk_g2_5
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (896 250)  (896 250)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (898 250)  (898 250)  routing T_17_15.tnl_op_7 <X> T_17_15.lc_trk_g2_7
 (26 10)  (900 250)  (900 250)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 250)  (901 250)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 250)  (902 250)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 250)  (903 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 250)  (904 250)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 250)  (905 250)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 250)  (906 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 250)  (910 250)  LC_5 Logic Functioning bit
 (18 11)  (892 251)  (892 251)  routing T_17_15.tnl_op_5 <X> T_17_15.lc_trk_g2_5
 (21 11)  (895 251)  (895 251)  routing T_17_15.tnl_op_7 <X> T_17_15.lc_trk_g2_7
 (26 11)  (900 251)  (900 251)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 251)  (901 251)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 251)  (903 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 251)  (904 251)  routing T_17_15.lc_trk_g3_7 <X> T_17_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 251)  (905 251)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 251)  (906 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (908 251)  (908 251)  routing T_17_15.lc_trk_g1_0 <X> T_17_15.input_2_5
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (892 252)  (892 252)  routing T_17_15.bnl_op_1 <X> T_17_15.lc_trk_g3_1
 (22 12)  (896 252)  (896 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (898 252)  (898 252)  routing T_17_15.tnl_op_3 <X> T_17_15.lc_trk_g3_3
 (28 12)  (902 252)  (902 252)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 252)  (903 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 252)  (905 252)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 252)  (906 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 252)  (907 252)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 252)  (911 252)  LC_6 Logic Functioning bit
 (38 12)  (912 252)  (912 252)  LC_6 Logic Functioning bit
 (39 12)  (913 252)  (913 252)  LC_6 Logic Functioning bit
 (45 12)  (919 252)  (919 252)  LC_6 Logic Functioning bit
 (50 12)  (924 252)  (924 252)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (892 253)  (892 253)  routing T_17_15.bnl_op_1 <X> T_17_15.lc_trk_g3_1
 (21 13)  (895 253)  (895 253)  routing T_17_15.tnl_op_3 <X> T_17_15.lc_trk_g3_3
 (22 13)  (896 253)  (896 253)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (898 253)  (898 253)  routing T_17_15.tnl_op_2 <X> T_17_15.lc_trk_g3_2
 (25 13)  (899 253)  (899 253)  routing T_17_15.tnl_op_2 <X> T_17_15.lc_trk_g3_2
 (26 13)  (900 253)  (900 253)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 253)  (901 253)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 253)  (903 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 253)  (904 253)  routing T_17_15.lc_trk_g2_3 <X> T_17_15.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 253)  (910 253)  LC_6 Logic Functioning bit
 (37 13)  (911 253)  (911 253)  LC_6 Logic Functioning bit
 (38 13)  (912 253)  (912 253)  LC_6 Logic Functioning bit
 (39 13)  (913 253)  (913 253)  LC_6 Logic Functioning bit
 (17 14)  (891 254)  (891 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 254)  (892 254)  routing T_17_15.wire_logic_cluster/lc_5/out <X> T_17_15.lc_trk_g3_5
 (21 14)  (895 254)  (895 254)  routing T_17_15.bnl_op_7 <X> T_17_15.lc_trk_g3_7
 (22 14)  (896 254)  (896 254)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (21 15)  (895 255)  (895 255)  routing T_17_15.bnl_op_7 <X> T_17_15.lc_trk_g3_7


LogicTile_18_15

 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 240)  (952 240)  routing T_18_15.bot_op_3 <X> T_18_15.lc_trk_g0_3
 (27 0)  (955 240)  (955 240)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 240)  (957 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 240)  (958 240)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (44 0)  (972 240)  (972 240)  LC_0 Logic Functioning bit
 (30 1)  (958 241)  (958 241)  routing T_18_15.lc_trk_g1_6 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 241)  (960 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (961 241)  (961 241)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.input_2_0
 (35 1)  (963 241)  (963 241)  routing T_18_15.lc_trk_g2_2 <X> T_18_15.input_2_0
 (0 2)  (928 242)  (928 242)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 242)  (955 242)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 242)  (956 242)  routing T_18_15.lc_trk_g3_1 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 242)  (957 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 242)  (960 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 242)  (964 242)  LC_1 Logic Functioning bit
 (37 2)  (965 242)  (965 242)  LC_1 Logic Functioning bit
 (38 2)  (966 242)  (966 242)  LC_1 Logic Functioning bit
 (39 2)  (967 242)  (967 242)  LC_1 Logic Functioning bit
 (44 2)  (972 242)  (972 242)  LC_1 Logic Functioning bit
 (45 2)  (973 242)  (973 242)  LC_1 Logic Functioning bit
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (40 3)  (968 243)  (968 243)  LC_1 Logic Functioning bit
 (41 3)  (969 243)  (969 243)  LC_1 Logic Functioning bit
 (42 3)  (970 243)  (970 243)  LC_1 Logic Functioning bit
 (43 3)  (971 243)  (971 243)  LC_1 Logic Functioning bit
 (21 4)  (949 244)  (949 244)  routing T_18_15.wire_logic_cluster/lc_3/out <X> T_18_15.lc_trk_g1_3
 (22 4)  (950 244)  (950 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 244)  (953 244)  routing T_18_15.wire_logic_cluster/lc_2/out <X> T_18_15.lc_trk_g1_2
 (27 4)  (955 244)  (955 244)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 244)  (957 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 244)  (960 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 244)  (964 244)  LC_2 Logic Functioning bit
 (37 4)  (965 244)  (965 244)  LC_2 Logic Functioning bit
 (38 4)  (966 244)  (966 244)  LC_2 Logic Functioning bit
 (39 4)  (967 244)  (967 244)  LC_2 Logic Functioning bit
 (44 4)  (972 244)  (972 244)  LC_2 Logic Functioning bit
 (45 4)  (973 244)  (973 244)  LC_2 Logic Functioning bit
 (22 5)  (950 245)  (950 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 245)  (958 245)  routing T_18_15.lc_trk_g1_2 <X> T_18_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 245)  (968 245)  LC_2 Logic Functioning bit
 (41 5)  (969 245)  (969 245)  LC_2 Logic Functioning bit
 (42 5)  (970 245)  (970 245)  LC_2 Logic Functioning bit
 (43 5)  (971 245)  (971 245)  LC_2 Logic Functioning bit
 (22 6)  (950 246)  (950 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (952 246)  (952 246)  routing T_18_15.bot_op_7 <X> T_18_15.lc_trk_g1_7
 (27 6)  (955 246)  (955 246)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 246)  (957 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 246)  (960 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 246)  (964 246)  LC_3 Logic Functioning bit
 (37 6)  (965 246)  (965 246)  LC_3 Logic Functioning bit
 (38 6)  (966 246)  (966 246)  LC_3 Logic Functioning bit
 (39 6)  (967 246)  (967 246)  LC_3 Logic Functioning bit
 (44 6)  (972 246)  (972 246)  LC_3 Logic Functioning bit
 (45 6)  (973 246)  (973 246)  LC_3 Logic Functioning bit
 (22 7)  (950 247)  (950 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (952 247)  (952 247)  routing T_18_15.bot_op_6 <X> T_18_15.lc_trk_g1_6
 (30 7)  (958 247)  (958 247)  routing T_18_15.lc_trk_g1_3 <X> T_18_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 247)  (968 247)  LC_3 Logic Functioning bit
 (41 7)  (969 247)  (969 247)  LC_3 Logic Functioning bit
 (42 7)  (970 247)  (970 247)  LC_3 Logic Functioning bit
 (43 7)  (971 247)  (971 247)  LC_3 Logic Functioning bit
 (11 8)  (939 248)  (939 248)  routing T_18_15.sp4_v_t_37 <X> T_18_15.sp4_v_b_8
 (13 8)  (941 248)  (941 248)  routing T_18_15.sp4_v_t_37 <X> T_18_15.sp4_v_b_8
 (25 8)  (953 248)  (953 248)  routing T_18_15.bnl_op_2 <X> T_18_15.lc_trk_g2_2
 (29 8)  (957 248)  (957 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 248)  (960 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 248)  (964 248)  LC_4 Logic Functioning bit
 (37 8)  (965 248)  (965 248)  LC_4 Logic Functioning bit
 (38 8)  (966 248)  (966 248)  LC_4 Logic Functioning bit
 (39 8)  (967 248)  (967 248)  LC_4 Logic Functioning bit
 (44 8)  (972 248)  (972 248)  LC_4 Logic Functioning bit
 (22 9)  (950 249)  (950 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (953 249)  (953 249)  routing T_18_15.bnl_op_2 <X> T_18_15.lc_trk_g2_2
 (30 9)  (958 249)  (958 249)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_4/in_1
 (40 9)  (968 249)  (968 249)  LC_4 Logic Functioning bit
 (41 9)  (969 249)  (969 249)  LC_4 Logic Functioning bit
 (42 9)  (970 249)  (970 249)  LC_4 Logic Functioning bit
 (43 9)  (971 249)  (971 249)  LC_4 Logic Functioning bit
 (51 9)  (979 249)  (979 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (27 10)  (955 250)  (955 250)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 250)  (957 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 250)  (958 250)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 250)  (960 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 250)  (964 250)  LC_5 Logic Functioning bit
 (37 10)  (965 250)  (965 250)  LC_5 Logic Functioning bit
 (38 10)  (966 250)  (966 250)  LC_5 Logic Functioning bit
 (39 10)  (967 250)  (967 250)  LC_5 Logic Functioning bit
 (44 10)  (972 250)  (972 250)  LC_5 Logic Functioning bit
 (30 11)  (958 251)  (958 251)  routing T_18_15.lc_trk_g1_7 <X> T_18_15.wire_logic_cluster/lc_5/in_1
 (40 11)  (968 251)  (968 251)  LC_5 Logic Functioning bit
 (41 11)  (969 251)  (969 251)  LC_5 Logic Functioning bit
 (42 11)  (970 251)  (970 251)  LC_5 Logic Functioning bit
 (43 11)  (971 251)  (971 251)  LC_5 Logic Functioning bit
 (17 12)  (945 252)  (945 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 252)  (946 252)  routing T_18_15.wire_logic_cluster/lc_1/out <X> T_18_15.lc_trk_g3_1
 (27 12)  (955 252)  (955 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 252)  (956 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 252)  (957 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 252)  (958 252)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (44 12)  (972 252)  (972 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (30 13)  (958 253)  (958 253)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 253)  (968 253)  LC_6 Logic Functioning bit
 (41 13)  (969 253)  (969 253)  LC_6 Logic Functioning bit
 (42 13)  (970 253)  (970 253)  LC_6 Logic Functioning bit
 (43 13)  (971 253)  (971 253)  LC_6 Logic Functioning bit
 (21 14)  (949 254)  (949 254)  routing T_18_15.wire_logic_cluster/lc_7/out <X> T_18_15.lc_trk_g3_7
 (22 14)  (950 254)  (950 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (953 254)  (953 254)  routing T_18_15.wire_logic_cluster/lc_6/out <X> T_18_15.lc_trk_g3_6
 (27 14)  (955 254)  (955 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 254)  (956 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 254)  (958 254)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (37 14)  (965 254)  (965 254)  LC_7 Logic Functioning bit
 (38 14)  (966 254)  (966 254)  LC_7 Logic Functioning bit
 (39 14)  (967 254)  (967 254)  LC_7 Logic Functioning bit
 (44 14)  (972 254)  (972 254)  LC_7 Logic Functioning bit
 (45 14)  (973 254)  (973 254)  LC_7 Logic Functioning bit
 (19 15)  (947 255)  (947 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (950 255)  (950 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (30 15)  (958 255)  (958 255)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (40 15)  (968 255)  (968 255)  LC_7 Logic Functioning bit
 (41 15)  (969 255)  (969 255)  LC_7 Logic Functioning bit
 (42 15)  (970 255)  (970 255)  LC_7 Logic Functioning bit
 (43 15)  (971 255)  (971 255)  LC_7 Logic Functioning bit


LogicTile_19_15

 (21 0)  (1003 240)  (1003 240)  routing T_19_15.lft_op_3 <X> T_19_15.lc_trk_g0_3
 (22 0)  (1004 240)  (1004 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1006 240)  (1006 240)  routing T_19_15.lft_op_3 <X> T_19_15.lc_trk_g0_3
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 242)  (1007 242)  routing T_19_15.lft_op_6 <X> T_19_15.lc_trk_g0_6
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 243)  (1004 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1006 243)  (1006 243)  routing T_19_15.lft_op_6 <X> T_19_15.lc_trk_g0_6
 (21 4)  (1003 244)  (1003 244)  routing T_19_15.wire_logic_cluster/lc_3/out <X> T_19_15.lc_trk_g1_3
 (22 4)  (1004 244)  (1004 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 6)  (1007 246)  (1007 246)  routing T_19_15.wire_logic_cluster/lc_6/out <X> T_19_15.lc_trk_g1_6
 (26 6)  (1008 246)  (1008 246)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 246)  (1010 246)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 246)  (1011 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 246)  (1013 246)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 246)  (1014 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 246)  (1015 246)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 246)  (1016 246)  routing T_19_15.lc_trk_g3_5 <X> T_19_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 246)  (1017 246)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.input_2_3
 (37 6)  (1019 246)  (1019 246)  LC_3 Logic Functioning bit
 (38 6)  (1020 246)  (1020 246)  LC_3 Logic Functioning bit
 (39 6)  (1021 246)  (1021 246)  LC_3 Logic Functioning bit
 (45 6)  (1027 246)  (1027 246)  LC_3 Logic Functioning bit
 (22 7)  (1004 247)  (1004 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (1010 247)  (1010 247)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 247)  (1011 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 247)  (1012 247)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (1014 247)  (1014 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1016 247)  (1016 247)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.input_2_3
 (35 7)  (1017 247)  (1017 247)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.input_2_3
 (36 7)  (1018 247)  (1018 247)  LC_3 Logic Functioning bit
 (37 7)  (1019 247)  (1019 247)  LC_3 Logic Functioning bit
 (38 7)  (1020 247)  (1020 247)  LC_3 Logic Functioning bit
 (39 7)  (1021 247)  (1021 247)  LC_3 Logic Functioning bit
 (25 8)  (1007 248)  (1007 248)  routing T_19_15.bnl_op_2 <X> T_19_15.lc_trk_g2_2
 (22 9)  (1004 249)  (1004 249)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1007 249)  (1007 249)  routing T_19_15.bnl_op_2 <X> T_19_15.lc_trk_g2_2
 (17 10)  (999 250)  (999 250)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (1000 250)  (1000 250)  routing T_19_15.bnl_op_5 <X> T_19_15.lc_trk_g2_5
 (21 10)  (1003 250)  (1003 250)  routing T_19_15.wire_logic_cluster/lc_7/out <X> T_19_15.lc_trk_g2_7
 (22 10)  (1004 250)  (1004 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (18 11)  (1000 251)  (1000 251)  routing T_19_15.bnl_op_5 <X> T_19_15.lc_trk_g2_5
 (22 11)  (1004 251)  (1004 251)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1006 251)  (1006 251)  routing T_19_15.tnl_op_6 <X> T_19_15.lc_trk_g2_6
 (25 11)  (1007 251)  (1007 251)  routing T_19_15.tnl_op_6 <X> T_19_15.lc_trk_g2_6
 (29 12)  (1011 252)  (1011 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 252)  (1013 252)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 252)  (1014 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 252)  (1015 252)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 252)  (1017 252)  routing T_19_15.lc_trk_g0_6 <X> T_19_15.input_2_6
 (46 12)  (1028 252)  (1028 252)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (26 13)  (1008 253)  (1008 253)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 253)  (1009 253)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 253)  (1011 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 253)  (1012 253)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 253)  (1013 253)  routing T_19_15.lc_trk_g2_7 <X> T_19_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 253)  (1014 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1017 253)  (1017 253)  routing T_19_15.lc_trk_g0_6 <X> T_19_15.input_2_6
 (39 13)  (1021 253)  (1021 253)  LC_6 Logic Functioning bit
 (15 14)  (997 254)  (997 254)  routing T_19_15.tnl_op_5 <X> T_19_15.lc_trk_g3_5
 (17 14)  (999 254)  (999 254)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (1008 254)  (1008 254)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (1010 254)  (1010 254)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 254)  (1011 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 254)  (1013 254)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 254)  (1014 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 254)  (1015 254)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 254)  (1019 254)  LC_7 Logic Functioning bit
 (38 14)  (1020 254)  (1020 254)  LC_7 Logic Functioning bit
 (39 14)  (1021 254)  (1021 254)  LC_7 Logic Functioning bit
 (45 14)  (1027 254)  (1027 254)  LC_7 Logic Functioning bit
 (50 14)  (1032 254)  (1032 254)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (1000 255)  (1000 255)  routing T_19_15.tnl_op_5 <X> T_19_15.lc_trk_g3_5
 (28 15)  (1010 255)  (1010 255)  routing T_19_15.lc_trk_g2_5 <X> T_19_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 255)  (1011 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 255)  (1012 255)  routing T_19_15.lc_trk_g2_2 <X> T_19_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 255)  (1013 255)  routing T_19_15.lc_trk_g2_6 <X> T_19_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 255)  (1018 255)  LC_7 Logic Functioning bit
 (37 15)  (1019 255)  (1019 255)  LC_7 Logic Functioning bit
 (38 15)  (1020 255)  (1020 255)  LC_7 Logic Functioning bit
 (39 15)  (1021 255)  (1021 255)  LC_7 Logic Functioning bit


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0



IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_4_14

 (19 2)  (199 226)  (199 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_13_14

 (0 0)  (654 224)  (654 224)  Negative Clock bit

 (15 0)  (669 224)  (669 224)  routing T_13_14.sp4_h_r_1 <X> T_13_14.lc_trk_g0_1
 (16 0)  (670 224)  (670 224)  routing T_13_14.sp4_h_r_1 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (675 224)  (675 224)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 224)  (680 224)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g0_5 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 224)  (688 224)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (40 0)  (694 224)  (694 224)  LC_0 Logic Functioning bit
 (42 0)  (696 224)  (696 224)  LC_0 Logic Functioning bit
 (45 0)  (699 224)  (699 224)  LC_0 Logic Functioning bit
 (52 0)  (706 224)  (706 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (668 225)  (668 225)  routing T_13_14.sp4_h_r_0 <X> T_13_14.lc_trk_g0_0
 (15 1)  (669 225)  (669 225)  routing T_13_14.sp4_h_r_0 <X> T_13_14.lc_trk_g0_0
 (16 1)  (670 225)  (670 225)  routing T_13_14.sp4_h_r_0 <X> T_13_14.lc_trk_g0_0
 (17 1)  (671 225)  (671 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (18 1)  (672 225)  (672 225)  routing T_13_14.sp4_h_r_1 <X> T_13_14.lc_trk_g0_1
 (26 1)  (680 225)  (680 225)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 225)  (683 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 225)  (685 225)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 225)  (687 225)  routing T_13_14.lc_trk_g2_0 <X> T_13_14.input_2_0
 (36 1)  (690 225)  (690 225)  LC_0 Logic Functioning bit
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (42 1)  (696 225)  (696 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 226)  (668 226)  routing T_13_14.sp4_v_t_1 <X> T_13_14.lc_trk_g0_4
 (15 2)  (669 226)  (669 226)  routing T_13_14.bot_op_5 <X> T_13_14.lc_trk_g0_5
 (17 2)  (671 226)  (671 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (14 3)  (668 227)  (668 227)  routing T_13_14.sp4_v_t_1 <X> T_13_14.lc_trk_g0_4
 (16 3)  (670 227)  (670 227)  routing T_13_14.sp4_v_t_1 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 227)  (678 227)  routing T_13_14.bot_op_6 <X> T_13_14.lc_trk_g0_6
 (10 4)  (664 228)  (664 228)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_h_r_4
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 229)  (678 229)  routing T_13_14.bot_op_2 <X> T_13_14.lc_trk_g1_2
 (15 6)  (669 230)  (669 230)  routing T_13_14.sp4_h_r_5 <X> T_13_14.lc_trk_g1_5
 (16 6)  (670 230)  (670 230)  routing T_13_14.sp4_h_r_5 <X> T_13_14.lc_trk_g1_5
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 230)  (684 230)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 230)  (688 230)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (41 6)  (695 230)  (695 230)  LC_3 Logic Functioning bit
 (43 6)  (697 230)  (697 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (47 6)  (701 230)  (701 230)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (18 7)  (672 231)  (672 231)  routing T_13_14.sp4_h_r_5 <X> T_13_14.lc_trk_g1_5
 (26 7)  (680 231)  (680 231)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (40 7)  (694 231)  (694 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (44 7)  (698 231)  (698 231)  LC_3 Logic Functioning bit
 (14 8)  (668 232)  (668 232)  routing T_13_14.wire_logic_cluster/lc_0/out <X> T_13_14.lc_trk_g2_0
 (17 9)  (671 233)  (671 233)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (14 10)  (668 234)  (668 234)  routing T_13_14.rgt_op_4 <X> T_13_14.lc_trk_g2_4
 (15 11)  (669 235)  (669 235)  routing T_13_14.rgt_op_4 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 236)  (678 236)  routing T_13_14.tnl_op_3 <X> T_13_14.lc_trk_g3_3
 (26 12)  (680 236)  (680 236)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 236)  (685 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 236)  (688 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (45 12)  (699 236)  (699 236)  LC_6 Logic Functioning bit
 (21 13)  (675 237)  (675 237)  routing T_13_14.tnl_op_3 <X> T_13_14.lc_trk_g3_3
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 237)  (686 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (38 13)  (692 237)  (692 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (1 14)  (655 238)  (655 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 238)  (679 238)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g3_6
 (1 15)  (655 239)  (655 239)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_7/s_r
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_14

 (25 4)  (733 228)  (733 228)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g1_2
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 229)  (731 229)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g1_2
 (25 5)  (733 229)  (733 229)  routing T_14_14.sp4_h_l_7 <X> T_14_14.lc_trk_g1_2
 (14 6)  (722 230)  (722 230)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (15 6)  (723 230)  (723 230)  routing T_14_14.sp4_h_r_13 <X> T_14_14.lc_trk_g1_5
 (16 6)  (724 230)  (724 230)  routing T_14_14.sp4_h_r_13 <X> T_14_14.lc_trk_g1_5
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (726 230)  (726 230)  routing T_14_14.sp4_h_r_13 <X> T_14_14.lc_trk_g1_5
 (14 7)  (722 231)  (722 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (15 7)  (723 231)  (723 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (16 7)  (724 231)  (724 231)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 8)  (734 232)  (734 232)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (27 9)  (735 233)  (735 233)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 233)  (738 233)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 233)  (740 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (741 233)  (741 233)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.input_2_4
 (34 9)  (742 233)  (742 233)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.input_2_4
 (35 9)  (743 233)  (743 233)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.input_2_4
 (40 9)  (748 233)  (748 233)  LC_4 Logic Functioning bit
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3


LogicTile_15_14

 (15 0)  (777 224)  (777 224)  routing T_15_14.bot_op_1 <X> T_15_14.lc_trk_g0_1
 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 224)  (793 224)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 224)  (797 224)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.input_2_0
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 225)  (786 225)  routing T_15_14.bot_op_2 <X> T_15_14.lc_trk_g0_2
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 225)  (789 225)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 225)  (796 225)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.input_2_0
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.bot_op_3 <X> T_15_14.lc_trk_g1_3
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 230)  (780 230)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g1_5
 (21 6)  (783 230)  (783 230)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g1_7
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (785 230)  (785 230)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g1_7
 (15 7)  (777 231)  (777 231)  routing T_15_14.bot_op_4 <X> T_15_14.lc_trk_g1_4
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (21 7)  (783 231)  (783 231)  routing T_15_14.sp4_v_b_15 <X> T_15_14.lc_trk_g1_7
 (27 10)  (789 234)  (789 234)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (38 10)  (800 234)  (800 234)  LC_5 Logic Functioning bit
 (27 11)  (789 235)  (789 235)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 235)  (790 235)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 235)  (792 235)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (48 11)  (810 235)  (810 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (776 236)  (776 236)  routing T_15_14.bnl_op_0 <X> T_15_14.lc_trk_g3_0
 (26 12)  (788 236)  (788 236)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (31 12)  (793 236)  (793 236)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (50 12)  (812 236)  (812 236)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (776 237)  (776 237)  routing T_15_14.bnl_op_0 <X> T_15_14.lc_trk_g3_0
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (788 237)  (788 237)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 237)  (789 237)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit


LogicTile_16_14

 (27 0)  (843 224)  (843 224)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 224)  (844 224)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 224)  (846 224)  routing T_16_14.lc_trk_g3_4 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 224)  (847 224)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 224)  (850 224)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (26 1)  (842 225)  (842 225)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 225)  (844 225)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (41 1)  (857 225)  (857 225)  LC_0 Logic Functioning bit
 (43 1)  (859 225)  (859 225)  LC_0 Logic Functioning bit
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (28 2)  (844 226)  (844 226)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 226)  (845 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 226)  (848 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 226)  (849 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 226)  (850 226)  routing T_16_14.lc_trk_g3_1 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 226)  (852 226)  LC_1 Logic Functioning bit
 (39 2)  (855 226)  (855 226)  LC_1 Logic Functioning bit
 (41 2)  (857 226)  (857 226)  LC_1 Logic Functioning bit
 (42 2)  (858 226)  (858 226)  LC_1 Logic Functioning bit
 (45 2)  (861 226)  (861 226)  LC_1 Logic Functioning bit
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (15 3)  (831 227)  (831 227)  routing T_16_14.bot_op_4 <X> T_16_14.lc_trk_g0_4
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (30 3)  (846 227)  (846 227)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (852 227)  (852 227)  LC_1 Logic Functioning bit
 (39 3)  (855 227)  (855 227)  LC_1 Logic Functioning bit
 (41 3)  (857 227)  (857 227)  LC_1 Logic Functioning bit
 (42 3)  (858 227)  (858 227)  LC_1 Logic Functioning bit
 (22 4)  (838 228)  (838 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (840 228)  (840 228)  routing T_16_14.bot_op_3 <X> T_16_14.lc_trk_g1_3
 (26 4)  (842 228)  (842 228)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 228)  (844 228)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (39 4)  (855 228)  (855 228)  LC_2 Logic Functioning bit
 (40 4)  (856 228)  (856 228)  LC_2 Logic Functioning bit
 (41 4)  (857 228)  (857 228)  LC_2 Logic Functioning bit
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (15 5)  (831 229)  (831 229)  routing T_16_14.sp4_v_t_5 <X> T_16_14.lc_trk_g1_0
 (16 5)  (832 229)  (832 229)  routing T_16_14.sp4_v_t_5 <X> T_16_14.lc_trk_g1_0
 (17 5)  (833 229)  (833 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (843 229)  (843 229)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 229)  (844 229)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 229)  (848 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (849 229)  (849 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.input_2_2
 (35 5)  (851 229)  (851 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.input_2_2
 (38 5)  (854 229)  (854 229)  LC_2 Logic Functioning bit
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (40 5)  (856 229)  (856 229)  LC_2 Logic Functioning bit
 (41 5)  (857 229)  (857 229)  LC_2 Logic Functioning bit
 (22 6)  (838 230)  (838 230)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 230)  (840 230)  routing T_16_14.top_op_7 <X> T_16_14.lc_trk_g1_7
 (14 7)  (830 231)  (830 231)  routing T_16_14.top_op_4 <X> T_16_14.lc_trk_g1_4
 (15 7)  (831 231)  (831 231)  routing T_16_14.top_op_4 <X> T_16_14.lc_trk_g1_4
 (17 7)  (833 231)  (833 231)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (837 231)  (837 231)  routing T_16_14.top_op_7 <X> T_16_14.lc_trk_g1_7
 (15 8)  (831 232)  (831 232)  routing T_16_14.sp4_h_r_41 <X> T_16_14.lc_trk_g2_1
 (16 8)  (832 232)  (832 232)  routing T_16_14.sp4_h_r_41 <X> T_16_14.lc_trk_g2_1
 (17 8)  (833 232)  (833 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 232)  (834 232)  routing T_16_14.sp4_h_r_41 <X> T_16_14.lc_trk_g2_1
 (22 8)  (838 232)  (838 232)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (840 232)  (840 232)  routing T_16_14.tnr_op_3 <X> T_16_14.lc_trk_g2_3
 (25 8)  (841 232)  (841 232)  routing T_16_14.wire_logic_cluster/lc_2/out <X> T_16_14.lc_trk_g2_2
 (26 8)  (842 232)  (842 232)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 232)  (843 232)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 232)  (849 232)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (18 9)  (834 233)  (834 233)  routing T_16_14.sp4_h_r_41 <X> T_16_14.lc_trk_g2_1
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 233)  (848 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (850 233)  (850 233)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.input_2_4
 (35 9)  (851 233)  (851 233)  routing T_16_14.lc_trk_g1_3 <X> T_16_14.input_2_4
 (38 9)  (854 233)  (854 233)  LC_4 Logic Functioning bit
 (47 9)  (863 233)  (863 233)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (17 12)  (833 236)  (833 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 236)  (834 236)  routing T_16_14.wire_logic_cluster/lc_1/out <X> T_16_14.lc_trk_g3_1
 (15 14)  (831 238)  (831 238)  routing T_16_14.tnr_op_5 <X> T_16_14.lc_trk_g3_5
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (26 14)  (842 238)  (842 238)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 238)  (843 238)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 238)  (844 238)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 238)  (846 238)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 238)  (847 238)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 238)  (850 238)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (853 238)  (853 238)  LC_7 Logic Functioning bit
 (38 14)  (854 238)  (854 238)  LC_7 Logic Functioning bit
 (39 14)  (855 238)  (855 238)  LC_7 Logic Functioning bit
 (45 14)  (861 238)  (861 238)  LC_7 Logic Functioning bit
 (15 15)  (831 239)  (831 239)  routing T_16_14.tnr_op_4 <X> T_16_14.lc_trk_g3_4
 (17 15)  (833 239)  (833 239)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (841 239)  (841 239)  routing T_16_14.sp4_r_v_b_46 <X> T_16_14.lc_trk_g3_6
 (26 15)  (842 239)  (842 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 239)  (843 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 239)  (844 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g1_7 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 239)  (848 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (849 239)  (849 239)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.input_2_7
 (35 15)  (851 239)  (851 239)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.input_2_7
 (36 15)  (852 239)  (852 239)  LC_7 Logic Functioning bit
 (37 15)  (853 239)  (853 239)  LC_7 Logic Functioning bit
 (38 15)  (854 239)  (854 239)  LC_7 Logic Functioning bit
 (39 15)  (855 239)  (855 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (22 0)  (896 224)  (896 224)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 224)  (898 224)  routing T_17_14.top_op_3 <X> T_17_14.lc_trk_g0_3
 (21 1)  (895 225)  (895 225)  routing T_17_14.top_op_3 <X> T_17_14.lc_trk_g0_3
 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (9 2)  (883 226)  (883 226)  routing T_17_14.sp4_v_b_1 <X> T_17_14.sp4_h_l_36
 (15 2)  (889 226)  (889 226)  routing T_17_14.sp4_v_b_21 <X> T_17_14.lc_trk_g0_5
 (16 2)  (890 226)  (890 226)  routing T_17_14.sp4_v_b_21 <X> T_17_14.lc_trk_g0_5
 (17 2)  (891 226)  (891 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (22 2)  (896 226)  (896 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (900 226)  (900 226)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 226)  (901 226)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 226)  (903 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 226)  (905 226)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 226)  (906 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 226)  (908 226)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (38 2)  (912 226)  (912 226)  LC_1 Logic Functioning bit
 (41 2)  (915 226)  (915 226)  LC_1 Logic Functioning bit
 (43 2)  (917 226)  (917 226)  LC_1 Logic Functioning bit
 (45 2)  (919 226)  (919 226)  LC_1 Logic Functioning bit
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (4 3)  (878 227)  (878 227)  routing T_17_14.sp4_v_b_7 <X> T_17_14.sp4_h_l_37
 (21 3)  (895 227)  (895 227)  routing T_17_14.sp4_r_v_b_31 <X> T_17_14.lc_trk_g0_7
 (22 3)  (896 227)  (896 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 227)  (898 227)  routing T_17_14.bot_op_6 <X> T_17_14.lc_trk_g0_6
 (26 3)  (900 227)  (900 227)  routing T_17_14.lc_trk_g0_7 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 227)  (903 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 227)  (906 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (909 227)  (909 227)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.input_2_1
 (36 3)  (910 227)  (910 227)  LC_1 Logic Functioning bit
 (37 3)  (911 227)  (911 227)  LC_1 Logic Functioning bit
 (38 3)  (912 227)  (912 227)  LC_1 Logic Functioning bit
 (41 3)  (915 227)  (915 227)  LC_1 Logic Functioning bit
 (43 3)  (917 227)  (917 227)  LC_1 Logic Functioning bit
 (53 3)  (927 227)  (927 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (891 228)  (891 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (892 228)  (892 228)  routing T_17_14.wire_logic_cluster/lc_1/out <X> T_17_14.lc_trk_g1_1
 (27 4)  (901 228)  (901 228)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 228)  (902 228)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 228)  (903 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 228)  (904 228)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 228)  (906 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 228)  (907 228)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 228)  (908 228)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 228)  (910 228)  LC_2 Logic Functioning bit
 (39 4)  (913 228)  (913 228)  LC_2 Logic Functioning bit
 (41 4)  (915 228)  (915 228)  LC_2 Logic Functioning bit
 (42 4)  (916 228)  (916 228)  LC_2 Logic Functioning bit
 (45 4)  (919 228)  (919 228)  LC_2 Logic Functioning bit
 (22 5)  (896 229)  (896 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 229)  (897 229)  routing T_17_14.sp4_v_b_18 <X> T_17_14.lc_trk_g1_2
 (24 5)  (898 229)  (898 229)  routing T_17_14.sp4_v_b_18 <X> T_17_14.lc_trk_g1_2
 (30 5)  (904 229)  (904 229)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 229)  (905 229)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 229)  (910 229)  LC_2 Logic Functioning bit
 (39 5)  (913 229)  (913 229)  LC_2 Logic Functioning bit
 (41 5)  (915 229)  (915 229)  LC_2 Logic Functioning bit
 (42 5)  (916 229)  (916 229)  LC_2 Logic Functioning bit
 (15 6)  (889 230)  (889 230)  routing T_17_14.top_op_5 <X> T_17_14.lc_trk_g1_5
 (17 6)  (891 230)  (891 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (15 7)  (889 231)  (889 231)  routing T_17_14.sp4_v_t_9 <X> T_17_14.lc_trk_g1_4
 (16 7)  (890 231)  (890 231)  routing T_17_14.sp4_v_t_9 <X> T_17_14.lc_trk_g1_4
 (17 7)  (891 231)  (891 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (892 231)  (892 231)  routing T_17_14.top_op_5 <X> T_17_14.lc_trk_g1_5
 (8 10)  (882 234)  (882 234)  routing T_17_14.sp4_v_t_36 <X> T_17_14.sp4_h_l_42
 (9 10)  (883 234)  (883 234)  routing T_17_14.sp4_v_t_36 <X> T_17_14.sp4_h_l_42
 (10 10)  (884 234)  (884 234)  routing T_17_14.sp4_v_t_36 <X> T_17_14.sp4_h_l_42
 (27 10)  (901 234)  (901 234)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 234)  (902 234)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 234)  (903 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 234)  (906 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 234)  (907 234)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 234)  (908 234)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 234)  (910 234)  LC_5 Logic Functioning bit
 (38 10)  (912 234)  (912 234)  LC_5 Logic Functioning bit
 (30 11)  (904 235)  (904 235)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 235)  (910 235)  LC_5 Logic Functioning bit
 (38 11)  (912 235)  (912 235)  LC_5 Logic Functioning bit
 (15 12)  (889 236)  (889 236)  routing T_17_14.sp4_v_t_28 <X> T_17_14.lc_trk_g3_1
 (16 12)  (890 236)  (890 236)  routing T_17_14.sp4_v_t_28 <X> T_17_14.lc_trk_g3_1
 (17 12)  (891 236)  (891 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (897 236)  (897 236)  routing T_17_14.sp12_v_b_19 <X> T_17_14.lc_trk_g3_3
 (25 12)  (899 236)  (899 236)  routing T_17_14.wire_logic_cluster/lc_2/out <X> T_17_14.lc_trk_g3_2
 (26 12)  (900 236)  (900 236)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 236)  (901 236)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 236)  (903 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 236)  (905 236)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 236)  (906 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 236)  (908 236)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (38 12)  (912 236)  (912 236)  LC_6 Logic Functioning bit
 (41 12)  (915 236)  (915 236)  LC_6 Logic Functioning bit
 (50 12)  (924 236)  (924 236)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (895 237)  (895 237)  routing T_17_14.sp12_v_b_19 <X> T_17_14.lc_trk_g3_3
 (22 13)  (896 237)  (896 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 237)  (900 237)  routing T_17_14.lc_trk_g0_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 237)  (903 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 237)  (904 237)  routing T_17_14.lc_trk_g1_2 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (910 237)  (910 237)  LC_6 Logic Functioning bit
 (38 13)  (912 237)  (912 237)  LC_6 Logic Functioning bit
 (39 13)  (913 237)  (913 237)  LC_6 Logic Functioning bit
 (40 13)  (914 237)  (914 237)  LC_6 Logic Functioning bit
 (5 14)  (879 238)  (879 238)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_44
 (25 14)  (899 238)  (899 238)  routing T_17_14.rgt_op_6 <X> T_17_14.lc_trk_g3_6
 (26 14)  (900 238)  (900 238)  routing T_17_14.lc_trk_g0_5 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 238)  (901 238)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 238)  (902 238)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 238)  (903 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 238)  (906 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 238)  (907 238)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (908 238)  (908 238)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (40 14)  (914 238)  (914 238)  LC_7 Logic Functioning bit
 (42 14)  (916 238)  (916 238)  LC_7 Logic Functioning bit
 (6 15)  (880 239)  (880 239)  routing T_17_14.sp4_v_t_44 <X> T_17_14.sp4_h_l_44
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 239)  (898 239)  routing T_17_14.rgt_op_6 <X> T_17_14.lc_trk_g3_6
 (29 15)  (903 239)  (903 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 239)  (904 239)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_7/in_1


LogicTile_18_14

 (25 0)  (953 224)  (953 224)  routing T_18_14.lft_op_2 <X> T_18_14.lc_trk_g0_2
 (26 0)  (954 224)  (954 224)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 224)  (955 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 224)  (956 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 224)  (957 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 224)  (958 224)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 224)  (960 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 224)  (961 224)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 224)  (962 224)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 224)  (963 224)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.input_2_0
 (37 0)  (965 224)  (965 224)  LC_0 Logic Functioning bit
 (38 0)  (966 224)  (966 224)  LC_0 Logic Functioning bit
 (39 0)  (967 224)  (967 224)  LC_0 Logic Functioning bit
 (45 0)  (973 224)  (973 224)  LC_0 Logic Functioning bit
 (22 1)  (950 225)  (950 225)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (952 225)  (952 225)  routing T_18_14.lft_op_2 <X> T_18_14.lc_trk_g0_2
 (27 1)  (955 225)  (955 225)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 225)  (956 225)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 225)  (957 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 225)  (960 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (961 225)  (961 225)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.input_2_0
 (35 1)  (963 225)  (963 225)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.input_2_0
 (36 1)  (964 225)  (964 225)  LC_0 Logic Functioning bit
 (37 1)  (965 225)  (965 225)  LC_0 Logic Functioning bit
 (38 1)  (966 225)  (966 225)  LC_0 Logic Functioning bit
 (39 1)  (967 225)  (967 225)  LC_0 Logic Functioning bit
 (51 1)  (979 225)  (979 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (943 226)  (943 226)  routing T_18_14.top_op_5 <X> T_18_14.lc_trk_g0_5
 (17 2)  (945 226)  (945 226)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (950 226)  (950 226)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 226)  (952 226)  routing T_18_14.top_op_7 <X> T_18_14.lc_trk_g0_7
 (26 2)  (954 226)  (954 226)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 226)  (955 226)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (963 226)  (963 226)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.input_2_1
 (40 2)  (968 226)  (968 226)  LC_1 Logic Functioning bit
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (18 3)  (946 227)  (946 227)  routing T_18_14.top_op_5 <X> T_18_14.lc_trk_g0_5
 (21 3)  (949 227)  (949 227)  routing T_18_14.top_op_7 <X> T_18_14.lc_trk_g0_7
 (26 3)  (954 227)  (954 227)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 227)  (956 227)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 227)  (959 227)  routing T_18_14.lc_trk_g0_2 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 227)  (960 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (963 227)  (963 227)  routing T_18_14.lc_trk_g0_7 <X> T_18_14.input_2_1
 (14 4)  (942 228)  (942 228)  routing T_18_14.wire_logic_cluster/lc_0/out <X> T_18_14.lc_trk_g1_0
 (15 4)  (943 228)  (943 228)  routing T_18_14.top_op_1 <X> T_18_14.lc_trk_g1_1
 (17 4)  (945 228)  (945 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (949 228)  (949 228)  routing T_18_14.wire_logic_cluster/lc_3/out <X> T_18_14.lc_trk_g1_3
 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (954 228)  (954 228)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 228)  (955 228)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 228)  (958 228)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 228)  (961 228)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 228)  (962 228)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (50 4)  (978 228)  (978 228)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (941 229)  (941 229)  routing T_18_14.sp4_v_t_37 <X> T_18_14.sp4_h_r_5
 (17 5)  (945 229)  (945 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (946 229)  (946 229)  routing T_18_14.top_op_1 <X> T_18_14.lc_trk_g1_1
 (22 5)  (950 229)  (950 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (952 229)  (952 229)  routing T_18_14.top_op_2 <X> T_18_14.lc_trk_g1_2
 (25 5)  (953 229)  (953 229)  routing T_18_14.top_op_2 <X> T_18_14.lc_trk_g1_2
 (26 5)  (954 229)  (954 229)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 229)  (955 229)  routing T_18_14.lc_trk_g1_7 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 229)  (959 229)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (43 5)  (971 229)  (971 229)  LC_2 Logic Functioning bit
 (51 5)  (979 229)  (979 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (942 230)  (942 230)  routing T_18_14.wire_logic_cluster/lc_4/out <X> T_18_14.lc_trk_g1_4
 (22 6)  (950 230)  (950 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (954 230)  (954 230)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 230)  (955 230)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 230)  (956 230)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 230)  (957 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 230)  (958 230)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 230)  (959 230)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 230)  (960 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 230)  (961 230)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (38 6)  (966 230)  (966 230)  LC_3 Logic Functioning bit
 (41 6)  (969 230)  (969 230)  LC_3 Logic Functioning bit
 (43 6)  (971 230)  (971 230)  LC_3 Logic Functioning bit
 (45 6)  (973 230)  (973 230)  LC_3 Logic Functioning bit
 (50 6)  (978 230)  (978 230)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (945 231)  (945 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (949 231)  (949 231)  routing T_18_14.sp4_r_v_b_31 <X> T_18_14.lc_trk_g1_7
 (28 7)  (956 231)  (956 231)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 231)  (957 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 231)  (959 231)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 231)  (965 231)  LC_3 Logic Functioning bit
 (39 7)  (967 231)  (967 231)  LC_3 Logic Functioning bit
 (40 7)  (968 231)  (968 231)  LC_3 Logic Functioning bit
 (42 7)  (970 231)  (970 231)  LC_3 Logic Functioning bit
 (15 8)  (943 232)  (943 232)  routing T_18_14.tnl_op_1 <X> T_18_14.lc_trk_g2_1
 (17 8)  (945 232)  (945 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (25 8)  (953 232)  (953 232)  routing T_18_14.rgt_op_2 <X> T_18_14.lc_trk_g2_2
 (27 8)  (955 232)  (955 232)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 232)  (957 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 232)  (959 232)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 232)  (960 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 232)  (961 232)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 232)  (962 232)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (18 9)  (946 233)  (946 233)  routing T_18_14.tnl_op_1 <X> T_18_14.lc_trk_g2_1
 (22 9)  (950 233)  (950 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (952 233)  (952 233)  routing T_18_14.rgt_op_2 <X> T_18_14.lc_trk_g2_2
 (26 9)  (954 233)  (954 233)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 233)  (955 233)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 233)  (957 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 233)  (958 233)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 233)  (959 233)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_4/in_3
 (40 9)  (968 233)  (968 233)  LC_4 Logic Functioning bit
 (42 9)  (970 233)  (970 233)  LC_4 Logic Functioning bit
 (16 10)  (944 234)  (944 234)  routing T_18_14.sp4_v_b_37 <X> T_18_14.lc_trk_g2_5
 (17 10)  (945 234)  (945 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (946 234)  (946 234)  routing T_18_14.sp4_v_b_37 <X> T_18_14.lc_trk_g2_5
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (955 234)  (955 234)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 234)  (956 234)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 234)  (957 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 234)  (958 234)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 234)  (960 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 234)  (961 234)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 234)  (964 234)  LC_5 Logic Functioning bit
 (18 11)  (946 235)  (946 235)  routing T_18_14.sp4_v_b_37 <X> T_18_14.lc_trk_g2_5
 (21 11)  (949 235)  (949 235)  routing T_18_14.sp4_r_v_b_39 <X> T_18_14.lc_trk_g2_7
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (952 235)  (952 235)  routing T_18_14.tnr_op_6 <X> T_18_14.lc_trk_g2_6
 (28 11)  (956 235)  (956 235)  routing T_18_14.lc_trk_g2_1 <X> T_18_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 235)  (957 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 235)  (958 235)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 235)  (959 235)  routing T_18_14.lc_trk_g2_2 <X> T_18_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 235)  (960 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (962 235)  (962 235)  routing T_18_14.lc_trk_g1_0 <X> T_18_14.input_2_5
 (26 12)  (954 236)  (954 236)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 236)  (955 236)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 236)  (956 236)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 236)  (957 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 236)  (958 236)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 236)  (959 236)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 236)  (961 236)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 236)  (962 236)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (40 12)  (968 236)  (968 236)  LC_6 Logic Functioning bit
 (41 12)  (969 236)  (969 236)  LC_6 Logic Functioning bit
 (42 12)  (970 236)  (970 236)  LC_6 Logic Functioning bit
 (45 12)  (973 236)  (973 236)  LC_6 Logic Functioning bit
 (50 12)  (978 236)  (978 236)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (943 237)  (943 237)  routing T_18_14.sp4_v_t_29 <X> T_18_14.lc_trk_g3_0
 (16 13)  (944 237)  (944 237)  routing T_18_14.sp4_v_t_29 <X> T_18_14.lc_trk_g3_0
 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (950 237)  (950 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (951 237)  (951 237)  routing T_18_14.sp4_v_b_42 <X> T_18_14.lc_trk_g3_2
 (24 13)  (952 237)  (952 237)  routing T_18_14.sp4_v_b_42 <X> T_18_14.lc_trk_g3_2
 (26 13)  (954 237)  (954 237)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 237)  (956 237)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 237)  (957 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 237)  (959 237)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (40 13)  (968 237)  (968 237)  LC_6 Logic Functioning bit
 (41 13)  (969 237)  (969 237)  LC_6 Logic Functioning bit
 (42 13)  (970 237)  (970 237)  LC_6 Logic Functioning bit
 (43 13)  (971 237)  (971 237)  LC_6 Logic Functioning bit
 (14 14)  (942 238)  (942 238)  routing T_18_14.sp4_v_b_36 <X> T_18_14.lc_trk_g3_4
 (17 14)  (945 238)  (945 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 238)  (946 238)  routing T_18_14.wire_logic_cluster/lc_5/out <X> T_18_14.lc_trk_g3_5
 (21 14)  (949 238)  (949 238)  routing T_18_14.wire_logic_cluster/lc_7/out <X> T_18_14.lc_trk_g3_7
 (22 14)  (950 238)  (950 238)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (953 238)  (953 238)  routing T_18_14.wire_logic_cluster/lc_6/out <X> T_18_14.lc_trk_g3_6
 (26 14)  (954 238)  (954 238)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 238)  (955 238)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 238)  (956 238)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 238)  (958 238)  routing T_18_14.lc_trk_g3_5 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 238)  (961 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 238)  (963 238)  routing T_18_14.lc_trk_g0_5 <X> T_18_14.input_2_7
 (37 14)  (965 238)  (965 238)  LC_7 Logic Functioning bit
 (42 14)  (970 238)  (970 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (3 15)  (931 239)  (931 239)  routing T_18_14.sp12_h_l_22 <X> T_18_14.sp12_v_t_22
 (14 15)  (942 239)  (942 239)  routing T_18_14.sp4_v_b_36 <X> T_18_14.lc_trk_g3_4
 (16 15)  (944 239)  (944 239)  routing T_18_14.sp4_v_b_36 <X> T_18_14.lc_trk_g3_4
 (17 15)  (945 239)  (945 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (950 239)  (950 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (955 239)  (955 239)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 239)  (956 239)  routing T_18_14.lc_trk_g3_4 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 239)  (959 239)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 239)  (960 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (42 15)  (970 239)  (970 239)  LC_7 Logic Functioning bit
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (14 0)  (996 224)  (996 224)  routing T_19_14.sp4_h_l_5 <X> T_19_14.lc_trk_g0_0
 (14 1)  (996 225)  (996 225)  routing T_19_14.sp4_h_l_5 <X> T_19_14.lc_trk_g0_0
 (15 1)  (997 225)  (997 225)  routing T_19_14.sp4_h_l_5 <X> T_19_14.lc_trk_g0_0
 (16 1)  (998 225)  (998 225)  routing T_19_14.sp4_h_l_5 <X> T_19_14.lc_trk_g0_0
 (17 1)  (999 225)  (999 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (0 2)  (982 226)  (982 226)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 226)  (1009 226)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 226)  (1012 226)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 226)  (1014 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 226)  (1015 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 226)  (1016 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 226)  (1017 226)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.input_2_1
 (37 2)  (1019 226)  (1019 226)  LC_1 Logic Functioning bit
 (38 2)  (1020 226)  (1020 226)  LC_1 Logic Functioning bit
 (39 2)  (1021 226)  (1021 226)  LC_1 Logic Functioning bit
 (43 2)  (1025 226)  (1025 226)  LC_1 Logic Functioning bit
 (45 2)  (1027 226)  (1027 226)  LC_1 Logic Functioning bit
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (26 3)  (1008 227)  (1008 227)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 227)  (1009 227)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 227)  (1011 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 227)  (1014 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (1016 227)  (1016 227)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.input_2_1
 (35 3)  (1017 227)  (1017 227)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.input_2_1
 (36 3)  (1018 227)  (1018 227)  LC_1 Logic Functioning bit
 (37 3)  (1019 227)  (1019 227)  LC_1 Logic Functioning bit
 (38 3)  (1020 227)  (1020 227)  LC_1 Logic Functioning bit
 (39 3)  (1021 227)  (1021 227)  LC_1 Logic Functioning bit
 (53 3)  (1035 227)  (1035 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (25 4)  (1007 228)  (1007 228)  routing T_19_14.lft_op_2 <X> T_19_14.lc_trk_g1_2
 (26 4)  (1008 228)  (1008 228)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 228)  (1009 228)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 228)  (1011 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 228)  (1013 228)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 228)  (1014 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 228)  (1016 228)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 228)  (1019 228)  LC_2 Logic Functioning bit
 (42 4)  (1024 228)  (1024 228)  LC_2 Logic Functioning bit
 (43 4)  (1025 228)  (1025 228)  LC_2 Logic Functioning bit
 (45 4)  (1027 228)  (1027 228)  LC_2 Logic Functioning bit
 (22 5)  (1004 229)  (1004 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1006 229)  (1006 229)  routing T_19_14.lft_op_2 <X> T_19_14.lc_trk_g1_2
 (27 5)  (1009 229)  (1009 229)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 229)  (1011 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 229)  (1012 229)  routing T_19_14.lc_trk_g1_2 <X> T_19_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 229)  (1013 229)  routing T_19_14.lc_trk_g1_6 <X> T_19_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 229)  (1014 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1018 229)  (1018 229)  LC_2 Logic Functioning bit
 (37 5)  (1019 229)  (1019 229)  LC_2 Logic Functioning bit
 (42 5)  (1024 229)  (1024 229)  LC_2 Logic Functioning bit
 (43 5)  (1025 229)  (1025 229)  LC_2 Logic Functioning bit
 (51 5)  (1033 229)  (1033 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (997 230)  (997 230)  routing T_19_14.lft_op_5 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1000 230)  (1000 230)  routing T_19_14.lft_op_5 <X> T_19_14.lc_trk_g1_5
 (22 7)  (1004 231)  (1004 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1006 231)  (1006 231)  routing T_19_14.top_op_6 <X> T_19_14.lc_trk_g1_6
 (25 7)  (1007 231)  (1007 231)  routing T_19_14.top_op_6 <X> T_19_14.lc_trk_g1_6
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 236)  (1000 236)  routing T_19_14.wire_logic_cluster/lc_1/out <X> T_19_14.lc_trk_g3_1


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0



IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_11_13

 (4 10)  (550 218)  (550 218)  routing T_11_13.sp4_v_b_10 <X> T_11_13.sp4_v_t_43
 (6 10)  (552 218)  (552 218)  routing T_11_13.sp4_v_b_10 <X> T_11_13.sp4_v_t_43


LogicTile_13_13

 (0 0)  (654 208)  (654 208)  Negative Clock bit

 (14 0)  (668 208)  (668 208)  routing T_13_13.sp4_h_r_8 <X> T_13_13.lc_trk_g0_0
 (25 0)  (679 208)  (679 208)  routing T_13_13.wire_logic_cluster/lc_2/out <X> T_13_13.lc_trk_g0_2
 (15 1)  (669 209)  (669 209)  routing T_13_13.sp4_h_r_8 <X> T_13_13.lc_trk_g0_0
 (16 1)  (670 209)  (670 209)  routing T_13_13.sp4_h_r_8 <X> T_13_13.lc_trk_g0_0
 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 210)  (668 210)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g0_4
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (694 210)  (694 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (42 2)  (696 210)  (696 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (40 3)  (694 211)  (694 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (46 3)  (700 211)  (700 211)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (17 4)  (671 212)  (671 212)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 212)  (672 212)  routing T_13_13.bnr_op_1 <X> T_13_13.lc_trk_g1_1
 (26 4)  (680 212)  (680 212)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 212)  (685 212)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 212)  (689 212)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.input_2_2
 (40 4)  (694 212)  (694 212)  LC_2 Logic Functioning bit
 (15 5)  (669 213)  (669 213)  routing T_13_13.bot_op_0 <X> T_13_13.lc_trk_g1_0
 (17 5)  (671 213)  (671 213)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (18 5)  (672 213)  (672 213)  routing T_13_13.bnr_op_1 <X> T_13_13.lc_trk_g1_1
 (28 5)  (682 213)  (682 213)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 213)  (685 213)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 213)  (686 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 213)  (687 213)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.input_2_2
 (35 5)  (689 213)  (689 213)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.input_2_2
 (4 6)  (658 214)  (658 214)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_v_t_38
 (13 6)  (667 214)  (667 214)  routing T_13_13.sp4_h_r_5 <X> T_13_13.sp4_v_t_40
 (14 6)  (668 214)  (668 214)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g1_4
 (15 6)  (669 214)  (669 214)  routing T_13_13.sp4_h_r_5 <X> T_13_13.lc_trk_g1_5
 (16 6)  (670 214)  (670 214)  routing T_13_13.sp4_h_r_5 <X> T_13_13.lc_trk_g1_5
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (680 214)  (680 214)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 214)  (681 214)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 214)  (682 214)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 214)  (684 214)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 214)  (685 214)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (40 6)  (694 214)  (694 214)  LC_3 Logic Functioning bit
 (41 6)  (695 214)  (695 214)  LC_3 Logic Functioning bit
 (42 6)  (696 214)  (696 214)  LC_3 Logic Functioning bit
 (43 6)  (697 214)  (697 214)  LC_3 Logic Functioning bit
 (50 6)  (704 214)  (704 214)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (659 215)  (659 215)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_v_t_38
 (12 7)  (666 215)  (666 215)  routing T_13_13.sp4_h_r_5 <X> T_13_13.sp4_v_t_40
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (672 215)  (672 215)  routing T_13_13.sp4_h_r_5 <X> T_13_13.lc_trk_g1_5
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 215)  (678 215)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g1_6
 (25 7)  (679 215)  (679 215)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g1_6
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 215)  (681 215)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 215)  (682 215)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (43 7)  (697 215)  (697 215)  LC_3 Logic Functioning bit
 (31 8)  (685 216)  (685 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (39 8)  (693 216)  (693 216)  LC_4 Logic Functioning bit
 (41 8)  (695 216)  (695 216)  LC_4 Logic Functioning bit
 (45 8)  (699 216)  (699 216)  LC_4 Logic Functioning bit
 (47 8)  (701 216)  (701 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (702 216)  (702 216)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (704 216)  (704 216)  Cascade bit: LH_LC04_inmux02_5

 (10 9)  (664 217)  (664 217)  routing T_13_13.sp4_h_r_2 <X> T_13_13.sp4_v_b_7
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (38 9)  (692 217)  (692 217)  LC_4 Logic Functioning bit
 (39 9)  (693 217)  (693 217)  LC_4 Logic Functioning bit
 (40 9)  (694 217)  (694 217)  LC_4 Logic Functioning bit
 (13 10)  (667 218)  (667 218)  routing T_13_13.sp4_h_r_8 <X> T_13_13.sp4_v_t_45
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 218)  (672 218)  routing T_13_13.wire_logic_cluster/lc_5/out <X> T_13_13.lc_trk_g2_5
 (22 10)  (676 218)  (676 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (680 218)  (680 218)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (689 218)  (689 218)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.input_2_5
 (38 10)  (692 218)  (692 218)  LC_5 Logic Functioning bit
 (41 10)  (695 218)  (695 218)  LC_5 Logic Functioning bit
 (45 10)  (699 218)  (699 218)  LC_5 Logic Functioning bit
 (12 11)  (666 219)  (666 219)  routing T_13_13.sp4_h_r_8 <X> T_13_13.sp4_v_t_45
 (14 11)  (668 219)  (668 219)  routing T_13_13.sp12_v_b_20 <X> T_13_13.lc_trk_g2_4
 (16 11)  (670 219)  (670 219)  routing T_13_13.sp12_v_b_20 <X> T_13_13.lc_trk_g2_4
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (21 11)  (675 219)  (675 219)  routing T_13_13.sp4_r_v_b_39 <X> T_13_13.lc_trk_g2_7
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 219)  (677 219)  routing T_13_13.sp4_v_b_46 <X> T_13_13.lc_trk_g2_6
 (24 11)  (678 219)  (678 219)  routing T_13_13.sp4_v_b_46 <X> T_13_13.lc_trk_g2_6
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 219)  (681 219)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 219)  (682 219)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 219)  (685 219)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 219)  (686 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 219)  (687 219)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.input_2_5
 (41 11)  (695 219)  (695 219)  LC_5 Logic Functioning bit
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (680 220)  (680 220)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (31 12)  (685 220)  (685 220)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 220)  (687 220)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 220)  (688 220)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 220)  (691 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (45 12)  (699 220)  (699 220)  LC_6 Logic Functioning bit
 (18 13)  (672 221)  (672 221)  routing T_13_13.sp4_r_v_b_41 <X> T_13_13.lc_trk_g3_1
 (27 13)  (681 221)  (681 221)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 221)  (686 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (690 221)  (690 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (672 222)  (672 222)  routing T_13_13.wire_logic_cluster/lc_5/out <X> T_13_13.lc_trk_g3_5
 (25 14)  (679 222)  (679 222)  routing T_13_13.wire_logic_cluster/lc_6/out <X> T_13_13.lc_trk_g3_6
 (26 14)  (680 222)  (680 222)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 222)  (681 222)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 222)  (684 222)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 222)  (687 222)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 222)  (688 222)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 222)  (690 222)  LC_7 Logic Functioning bit
 (37 14)  (691 222)  (691 222)  LC_7 Logic Functioning bit
 (38 14)  (692 222)  (692 222)  LC_7 Logic Functioning bit
 (39 14)  (693 222)  (693 222)  LC_7 Logic Functioning bit
 (41 14)  (695 222)  (695 222)  LC_7 Logic Functioning bit
 (43 14)  (697 222)  (697 222)  LC_7 Logic Functioning bit
 (47 14)  (701 222)  (701 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 223)  (680 223)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 223)  (682 223)  routing T_13_13.lc_trk_g2_7 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 223)  (690 223)  LC_7 Logic Functioning bit
 (38 15)  (692 223)  (692 223)  LC_7 Logic Functioning bit
 (40 15)  (694 223)  (694 223)  LC_7 Logic Functioning bit
 (41 15)  (695 223)  (695 223)  LC_7 Logic Functioning bit
 (42 15)  (696 223)  (696 223)  LC_7 Logic Functioning bit
 (43 15)  (697 223)  (697 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (0 0)  (708 208)  (708 208)  Negative Clock bit

 (26 0)  (734 208)  (734 208)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 208)  (735 208)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 208)  (739 208)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 208)  (743 208)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.input_2_0
 (37 0)  (745 208)  (745 208)  LC_0 Logic Functioning bit
 (40 0)  (748 208)  (748 208)  LC_0 Logic Functioning bit
 (42 0)  (750 208)  (750 208)  LC_0 Logic Functioning bit
 (45 0)  (753 208)  (753 208)  LC_0 Logic Functioning bit
 (27 1)  (735 209)  (735 209)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 209)  (743 209)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.input_2_0
 (40 1)  (748 209)  (748 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (45 1)  (753 209)  (753 209)  LC_0 Logic Functioning bit
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 211)  (733 211)  routing T_14_13.sp4_r_v_b_30 <X> T_14_13.lc_trk_g0_6
 (14 4)  (722 212)  (722 212)  routing T_14_13.wire_logic_cluster/lc_0/out <X> T_14_13.lc_trk_g1_0
 (12 5)  (720 213)  (720 213)  routing T_14_13.sp4_h_r_5 <X> T_14_13.sp4_v_b_5
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (25 6)  (733 214)  (733 214)  routing T_14_13.bnr_op_6 <X> T_14_13.lc_trk_g1_6
 (18 7)  (726 215)  (726 215)  routing T_14_13.sp4_r_v_b_29 <X> T_14_13.lc_trk_g1_5
 (22 7)  (730 215)  (730 215)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (733 215)  (733 215)  routing T_14_13.bnr_op_6 <X> T_14_13.lc_trk_g1_6
 (3 8)  (711 216)  (711 216)  routing T_14_13.sp12_v_t_22 <X> T_14_13.sp12_v_b_1
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 218)  (736 218)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 218)  (739 218)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 218)  (741 218)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 218)  (742 218)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (41 10)  (749 218)  (749 218)  LC_5 Logic Functioning bit
 (43 10)  (751 218)  (751 218)  LC_5 Logic Functioning bit
 (51 10)  (759 218)  (759 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (739 219)  (739 219)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (41 11)  (749 219)  (749 219)  LC_5 Logic Functioning bit
 (43 11)  (751 219)  (751 219)  LC_5 Logic Functioning bit
 (15 12)  (723 220)  (723 220)  routing T_14_13.sp4_v_t_28 <X> T_14_13.lc_trk_g3_1
 (16 12)  (724 220)  (724 220)  routing T_14_13.sp4_v_t_28 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (0 14)  (708 222)  (708 222)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (729 222)  (729 222)  routing T_14_13.sp4_v_t_26 <X> T_14_13.lc_trk_g3_7
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 222)  (731 222)  routing T_14_13.sp4_v_t_26 <X> T_14_13.lc_trk_g3_7
 (0 15)  (708 223)  (708 223)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 223)  (709 223)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (18 15)  (726 223)  (726 223)  routing T_14_13.sp4_r_v_b_45 <X> T_14_13.lc_trk_g3_5
 (21 15)  (729 223)  (729 223)  routing T_14_13.sp4_v_t_26 <X> T_14_13.lc_trk_g3_7


LogicTile_15_13

 (0 0)  (762 208)  (762 208)  Negative Clock bit

 (14 0)  (776 208)  (776 208)  routing T_15_13.lft_op_0 <X> T_15_13.lc_trk_g0_0
 (26 0)  (788 208)  (788 208)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g3_0 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 208)  (796 208)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (46 0)  (808 208)  (808 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (777 209)  (777 209)  routing T_15_13.lft_op_0 <X> T_15_13.lc_trk_g0_0
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (788 209)  (788 209)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 209)  (790 209)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (795 209)  (795 209)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.input_2_0
 (35 1)  (797 209)  (797 209)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.input_2_0
 (38 1)  (800 209)  (800 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (41 1)  (803 209)  (803 209)  LC_0 Logic Functioning bit
 (45 1)  (807 209)  (807 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 210)  (788 210)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 210)  (795 210)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (26 3)  (788 211)  (788 211)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 211)  (789 211)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 211)  (793 211)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (40 3)  (802 211)  (802 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (43 3)  (805 211)  (805 211)  LC_1 Logic Functioning bit
 (45 3)  (807 211)  (807 211)  LC_1 Logic Functioning bit
 (21 4)  (783 212)  (783 212)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g1_3
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 212)  (796 212)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (41 4)  (803 212)  (803 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (14 5)  (776 213)  (776 213)  routing T_15_13.top_op_0 <X> T_15_13.lc_trk_g1_0
 (15 5)  (777 213)  (777 213)  routing T_15_13.top_op_0 <X> T_15_13.lc_trk_g1_0
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 213)  (794 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 213)  (795 213)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.input_2_2
 (35 5)  (797 213)  (797 213)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.input_2_2
 (38 5)  (800 213)  (800 213)  LC_2 Logic Functioning bit
 (40 5)  (802 213)  (802 213)  LC_2 Logic Functioning bit
 (45 5)  (807 213)  (807 213)  LC_2 Logic Functioning bit
 (14 6)  (776 214)  (776 214)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g1_4
 (15 6)  (777 214)  (777 214)  routing T_15_13.top_op_5 <X> T_15_13.lc_trk_g1_5
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 214)  (796 214)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (17 7)  (779 215)  (779 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (780 215)  (780 215)  routing T_15_13.top_op_5 <X> T_15_13.lc_trk_g1_5
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 215)  (786 215)  routing T_15_13.top_op_6 <X> T_15_13.lc_trk_g1_6
 (25 7)  (787 215)  (787 215)  routing T_15_13.top_op_6 <X> T_15_13.lc_trk_g1_6
 (26 7)  (788 215)  (788 215)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 215)  (789 215)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 215)  (790 215)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 215)  (793 215)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (45 7)  (807 215)  (807 215)  LC_3 Logic Functioning bit
 (21 8)  (783 216)  (783 216)  routing T_15_13.bnl_op_3 <X> T_15_13.lc_trk_g2_3
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (787 216)  (787 216)  routing T_15_13.bnl_op_2 <X> T_15_13.lc_trk_g2_2
 (26 8)  (788 216)  (788 216)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 216)  (793 216)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 216)  (796 216)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (45 8)  (807 216)  (807 216)  LC_4 Logic Functioning bit
 (21 9)  (783 217)  (783 217)  routing T_15_13.bnl_op_3 <X> T_15_13.lc_trk_g2_3
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 217)  (787 217)  routing T_15_13.bnl_op_2 <X> T_15_13.lc_trk_g2_2
 (27 9)  (789 217)  (789 217)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 217)  (792 217)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 217)  (794 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (795 217)  (795 217)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.input_2_4
 (35 9)  (797 217)  (797 217)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.input_2_4
 (38 9)  (800 217)  (800 217)  LC_4 Logic Functioning bit
 (39 9)  (801 217)  (801 217)  LC_4 Logic Functioning bit
 (45 9)  (807 217)  (807 217)  LC_4 Logic Functioning bit
 (25 10)  (787 218)  (787 218)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g2_6
 (15 11)  (777 219)  (777 219)  routing T_15_13.sp4_v_t_33 <X> T_15_13.lc_trk_g2_4
 (16 11)  (778 219)  (778 219)  routing T_15_13.sp4_v_t_33 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (776 220)  (776 220)  routing T_15_13.wire_logic_cluster/lc_0/out <X> T_15_13.lc_trk_g3_0
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g3_1
 (25 12)  (787 220)  (787 220)  routing T_15_13.wire_logic_cluster/lc_2/out <X> T_15_13.lc_trk_g3_2
 (27 12)  (789 220)  (789 220)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 220)  (793 220)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 220)  (795 220)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (41 12)  (803 220)  (803 220)  LC_6 Logic Functioning bit
 (45 12)  (807 220)  (807 220)  LC_6 Logic Functioning bit
 (17 13)  (779 221)  (779 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (793 221)  (793 221)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (795 221)  (795 221)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.input_2_6
 (35 13)  (797 221)  (797 221)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.input_2_6
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (45 13)  (807 221)  (807 221)  LC_6 Logic Functioning bit
 (0 14)  (762 222)  (762 222)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (787 222)  (787 222)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g3_6
 (1 15)  (763 223)  (763 223)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 223)  (784 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_13

 (0 0)  (816 208)  (816 208)  Negative Clock bit

 (21 0)  (837 208)  (837 208)  routing T_16_13.wire_logic_cluster/lc_3/out <X> T_16_13.lc_trk_g0_3
 (22 0)  (838 208)  (838 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (830 214)  (830 214)  routing T_16_13.wire_logic_cluster/lc_4/out <X> T_16_13.lc_trk_g1_4
 (16 6)  (832 214)  (832 214)  routing T_16_13.sp12_h_r_13 <X> T_16_13.lc_trk_g1_5
 (17 6)  (833 214)  (833 214)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (843 214)  (843 214)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 214)  (844 214)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 214)  (847 214)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 214)  (850 214)  routing T_16_13.lc_trk_g1_5 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (43 6)  (859 214)  (859 214)  LC_3 Logic Functioning bit
 (45 6)  (861 214)  (861 214)  LC_3 Logic Functioning bit
 (17 7)  (833 215)  (833 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (842 215)  (842 215)  routing T_16_13.lc_trk_g0_3 <X> T_16_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 215)  (845 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 215)  (848 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (849 215)  (849 215)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.input_2_3
 (34 7)  (850 215)  (850 215)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.input_2_3
 (35 7)  (851 215)  (851 215)  routing T_16_13.lc_trk_g3_2 <X> T_16_13.input_2_3
 (36 7)  (852 215)  (852 215)  LC_3 Logic Functioning bit
 (38 7)  (854 215)  (854 215)  LC_3 Logic Functioning bit
 (43 7)  (859 215)  (859 215)  LC_3 Logic Functioning bit
 (47 7)  (863 215)  (863 215)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (867 215)  (867 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 216)  (847 216)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 216)  (850 216)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 216)  (853 216)  LC_4 Logic Functioning bit
 (39 8)  (855 216)  (855 216)  LC_4 Logic Functioning bit
 (41 8)  (857 216)  (857 216)  LC_4 Logic Functioning bit
 (43 8)  (859 216)  (859 216)  LC_4 Logic Functioning bit
 (45 8)  (861 216)  (861 216)  LC_4 Logic Functioning bit
 (30 9)  (846 217)  (846 217)  routing T_16_13.lc_trk_g0_3 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (37 9)  (853 217)  (853 217)  LC_4 Logic Functioning bit
 (39 9)  (855 217)  (855 217)  LC_4 Logic Functioning bit
 (41 9)  (857 217)  (857 217)  LC_4 Logic Functioning bit
 (43 9)  (859 217)  (859 217)  LC_4 Logic Functioning bit
 (47 9)  (863 217)  (863 217)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (14 10)  (830 218)  (830 218)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g2_4
 (14 11)  (830 219)  (830 219)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g2_4
 (16 11)  (832 219)  (832 219)  routing T_16_13.sp4_v_b_36 <X> T_16_13.lc_trk_g2_4
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (15 12)  (831 220)  (831 220)  routing T_16_13.sp4_v_t_28 <X> T_16_13.lc_trk_g3_1
 (16 12)  (832 220)  (832 220)  routing T_16_13.sp4_v_t_28 <X> T_16_13.lc_trk_g3_1
 (17 12)  (833 220)  (833 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (841 220)  (841 220)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g3_2
 (22 13)  (838 221)  (838 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (839 221)  (839 221)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g3_2
 (25 13)  (841 221)  (841 221)  routing T_16_13.sp4_v_t_23 <X> T_16_13.lc_trk_g3_2
 (0 14)  (816 222)  (816 222)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 223)  (817 223)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_7/s_r


LogicTile_17_13

 (0 0)  (874 208)  (874 208)  Negative Clock bit

 (21 0)  (895 208)  (895 208)  routing T_17_13.sp4_v_b_3 <X> T_17_13.lc_trk_g0_3
 (22 0)  (896 208)  (896 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (897 208)  (897 208)  routing T_17_13.sp4_v_b_3 <X> T_17_13.lc_trk_g0_3
 (26 0)  (900 208)  (900 208)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 208)  (904 208)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 208)  (905 208)  routing T_17_13.lc_trk_g0_5 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (911 208)  (911 208)  LC_0 Logic Functioning bit
 (40 0)  (914 208)  (914 208)  LC_0 Logic Functioning bit
 (41 0)  (915 208)  (915 208)  LC_0 Logic Functioning bit
 (42 0)  (916 208)  (916 208)  LC_0 Logic Functioning bit
 (26 1)  (900 209)  (900 209)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 209)  (904 209)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 209)  (906 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (907 209)  (907 209)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.input_2_0
 (34 1)  (908 209)  (908 209)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.input_2_0
 (40 1)  (914 209)  (914 209)  LC_0 Logic Functioning bit
 (41 1)  (915 209)  (915 209)  LC_0 Logic Functioning bit
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 210)  (889 210)  routing T_17_13.top_op_5 <X> T_17_13.lc_trk_g0_5
 (17 2)  (891 210)  (891 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (900 210)  (900 210)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 210)  (901 210)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 210)  (907 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 210)  (908 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (41 2)  (915 210)  (915 210)  LC_1 Logic Functioning bit
 (45 2)  (919 210)  (919 210)  LC_1 Logic Functioning bit
 (50 2)  (924 210)  (924 210)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (892 211)  (892 211)  routing T_17_13.top_op_5 <X> T_17_13.lc_trk_g0_5
 (22 3)  (896 211)  (896 211)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 211)  (898 211)  routing T_17_13.bot_op_6 <X> T_17_13.lc_trk_g0_6
 (26 3)  (900 211)  (900 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 211)  (901 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 211)  (902 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 211)  (903 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 211)  (904 211)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 211)  (910 211)  LC_1 Logic Functioning bit
 (38 3)  (912 211)  (912 211)  LC_1 Logic Functioning bit
 (48 3)  (922 211)  (922 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 4)  (895 212)  (895 212)  routing T_17_13.sp4_v_b_3 <X> T_17_13.lc_trk_g1_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (897 212)  (897 212)  routing T_17_13.sp4_v_b_3 <X> T_17_13.lc_trk_g1_3
 (3 5)  (877 213)  (877 213)  routing T_17_13.sp12_h_l_23 <X> T_17_13.sp12_h_r_0
 (22 6)  (896 214)  (896 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (898 214)  (898 214)  routing T_17_13.top_op_7 <X> T_17_13.lc_trk_g1_7
 (21 7)  (895 215)  (895 215)  routing T_17_13.top_op_7 <X> T_17_13.lc_trk_g1_7
 (22 7)  (896 215)  (896 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (898 215)  (898 215)  routing T_17_13.top_op_6 <X> T_17_13.lc_trk_g1_6
 (25 7)  (899 215)  (899 215)  routing T_17_13.top_op_6 <X> T_17_13.lc_trk_g1_6
 (21 10)  (895 218)  (895 218)  routing T_17_13.sp4_v_t_18 <X> T_17_13.lc_trk_g2_7
 (22 10)  (896 218)  (896 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (897 218)  (897 218)  routing T_17_13.sp4_v_t_18 <X> T_17_13.lc_trk_g2_7
 (26 10)  (900 218)  (900 218)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 218)  (904 218)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 218)  (905 218)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 218)  (908 218)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 218)  (909 218)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.input_2_5
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (40 10)  (914 218)  (914 218)  LC_5 Logic Functioning bit
 (41 10)  (915 218)  (915 218)  LC_5 Logic Functioning bit
 (42 10)  (916 218)  (916 218)  LC_5 Logic Functioning bit
 (13 11)  (887 219)  (887 219)  routing T_17_13.sp4_v_b_3 <X> T_17_13.sp4_h_l_45
 (26 11)  (900 219)  (900 219)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 219)  (902 219)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 219)  (904 219)  routing T_17_13.lc_trk_g0_6 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 219)  (905 219)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 219)  (906 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (907 219)  (907 219)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.input_2_5
 (34 11)  (908 219)  (908 219)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.input_2_5
 (35 11)  (909 219)  (909 219)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.input_2_5
 (40 11)  (914 219)  (914 219)  LC_5 Logic Functioning bit
 (41 11)  (915 219)  (915 219)  LC_5 Logic Functioning bit
 (17 12)  (891 220)  (891 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 220)  (892 220)  routing T_17_13.wire_logic_cluster/lc_1/out <X> T_17_13.lc_trk_g3_1
 (29 12)  (903 220)  (903 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 220)  (905 220)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 220)  (908 220)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (38 12)  (912 220)  (912 220)  LC_6 Logic Functioning bit
 (41 12)  (915 220)  (915 220)  LC_6 Logic Functioning bit
 (45 12)  (919 220)  (919 220)  LC_6 Logic Functioning bit
 (50 12)  (924 220)  (924 220)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (901 221)  (901 221)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 221)  (902 221)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 221)  (904 221)  routing T_17_13.lc_trk_g0_3 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 221)  (905 221)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 221)  (910 221)  LC_6 Logic Functioning bit
 (38 13)  (912 221)  (912 221)  LC_6 Logic Functioning bit
 (48 13)  (922 221)  (922 221)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (899 222)  (899 222)  routing T_17_13.wire_logic_cluster/lc_6/out <X> T_17_13.lc_trk_g3_6
 (22 15)  (896 223)  (896 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


RAM_Tile_25_13

 (3 7)  (1309 215)  (1309 215)  routing T_25_13.sp12_h_l_23 <X> T_25_13.sp12_v_t_23


LogicTile_29_13

 (3 7)  (1513 215)  (1513 215)  routing T_29_13.sp12_h_l_23 <X> T_29_13.sp12_v_t_23


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0



LogicTile_13_12

 (0 0)  (654 192)  (654 192)  Negative Clock bit

 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 192)  (687 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 192)  (688 192)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (37 0)  (691 192)  (691 192)  LC_0 Logic Functioning bit
 (38 0)  (692 192)  (692 192)  LC_0 Logic Functioning bit
 (39 0)  (693 192)  (693 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (22 1)  (676 193)  (676 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 193)  (677 193)  routing T_13_12.sp4_v_b_18 <X> T_13_12.lc_trk_g0_2
 (24 1)  (678 193)  (678 193)  routing T_13_12.sp4_v_b_18 <X> T_13_12.lc_trk_g0_2
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (37 1)  (691 193)  (691 193)  LC_0 Logic Functioning bit
 (38 1)  (692 193)  (692 193)  LC_0 Logic Functioning bit
 (39 1)  (693 193)  (693 193)  LC_0 Logic Functioning bit
 (45 1)  (699 193)  (699 193)  LC_0 Logic Functioning bit
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (655 196)  (655 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (655 197)  (655 197)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_7/cen
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (654 206)  (654 206)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 206)  (655 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (669 206)  (669 206)  routing T_13_12.sp4_h_l_16 <X> T_13_12.lc_trk_g3_5
 (16 14)  (670 206)  (670 206)  routing T_13_12.sp4_h_l_16 <X> T_13_12.lc_trk_g3_5
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (654 207)  (654 207)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 207)  (655 207)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (672 207)  (672 207)  routing T_13_12.sp4_h_l_16 <X> T_13_12.lc_trk_g3_5


LogicTile_14_12

 (0 0)  (708 192)  (708 192)  Negative Clock bit

 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (736 194)  (736 194)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 194)  (738 194)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 194)  (741 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 194)  (742 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 194)  (748 194)  LC_1 Logic Functioning bit
 (42 2)  (750 194)  (750 194)  LC_1 Logic Functioning bit
 (30 3)  (738 195)  (738 195)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (40 3)  (748 195)  (748 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (21 4)  (729 196)  (729 196)  routing T_14_12.wire_logic_cluster/lc_3/out <X> T_14_12.lc_trk_g1_3
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 196)  (735 196)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 196)  (736 196)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 196)  (742 196)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (50 4)  (758 196)  (758 196)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (722 197)  (722 197)  routing T_14_12.top_op_0 <X> T_14_12.lc_trk_g1_0
 (15 5)  (723 197)  (723 197)  routing T_14_12.top_op_0 <X> T_14_12.lc_trk_g1_0
 (17 5)  (725 197)  (725 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (734 197)  (734 197)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 197)  (735 197)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 197)  (736 197)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 197)  (737 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (38 5)  (746 197)  (746 197)  LC_2 Logic Functioning bit
 (39 5)  (747 197)  (747 197)  LC_2 Logic Functioning bit
 (40 5)  (748 197)  (748 197)  LC_2 Logic Functioning bit
 (28 6)  (736 198)  (736 198)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (41 6)  (749 198)  (749 198)  LC_3 Logic Functioning bit
 (45 6)  (753 198)  (753 198)  LC_3 Logic Functioning bit
 (50 6)  (758 198)  (758 198)  Cascade bit: LH_LC03_inmux02_5

 (30 7)  (738 199)  (738 199)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (39 7)  (747 199)  (747 199)  LC_3 Logic Functioning bit
 (41 7)  (749 199)  (749 199)  LC_3 Logic Functioning bit
 (45 7)  (753 199)  (753 199)  LC_3 Logic Functioning bit
 (53 7)  (761 199)  (761 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 9)  (730 201)  (730 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (733 201)  (733 201)  routing T_14_12.sp4_r_v_b_34 <X> T_14_12.lc_trk_g2_2
 (25 10)  (733 202)  (733 202)  routing T_14_12.rgt_op_6 <X> T_14_12.lc_trk_g2_6
 (22 11)  (730 203)  (730 203)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 203)  (732 203)  routing T_14_12.rgt_op_6 <X> T_14_12.lc_trk_g2_6
 (15 12)  (723 204)  (723 204)  routing T_14_12.rgt_op_1 <X> T_14_12.lc_trk_g3_1
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.rgt_op_1 <X> T_14_12.lc_trk_g3_1
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (14 13)  (722 205)  (722 205)  routing T_14_12.sp4_r_v_b_40 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (729 205)  (729 205)  routing T_14_12.sp4_r_v_b_43 <X> T_14_12.lc_trk_g3_3
 (0 14)  (708 206)  (708 206)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 206)  (709 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 206)  (723 206)  routing T_14_12.sp4_h_r_45 <X> T_14_12.lc_trk_g3_5
 (16 14)  (724 206)  (724 206)  routing T_14_12.sp4_h_r_45 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 206)  (726 206)  routing T_14_12.sp4_h_r_45 <X> T_14_12.lc_trk_g3_5
 (0 15)  (708 207)  (708 207)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 207)  (709 207)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (726 207)  (726 207)  routing T_14_12.sp4_h_r_45 <X> T_14_12.lc_trk_g3_5


LogicTile_15_12

 (15 0)  (777 192)  (777 192)  routing T_15_12.top_op_1 <X> T_15_12.lc_trk_g0_1
 (17 0)  (779 192)  (779 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (783 192)  (783 192)  routing T_15_12.lft_op_3 <X> T_15_12.lc_trk_g0_3
 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 192)  (786 192)  routing T_15_12.lft_op_3 <X> T_15_12.lc_trk_g0_3
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 192)  (797 192)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.input_2_0
 (36 0)  (798 192)  (798 192)  LC_0 Logic Functioning bit
 (14 1)  (776 193)  (776 193)  routing T_15_12.top_op_0 <X> T_15_12.lc_trk_g0_0
 (15 1)  (777 193)  (777 193)  routing T_15_12.top_op_0 <X> T_15_12.lc_trk_g0_0
 (17 1)  (779 193)  (779 193)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (780 193)  (780 193)  routing T_15_12.top_op_1 <X> T_15_12.lc_trk_g0_1
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 193)  (793 193)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (797 193)  (797 193)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.input_2_0
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 194)  (792 194)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 194)  (795 194)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (50 2)  (812 194)  (812 194)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (776 195)  (776 195)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g0_4
 (15 3)  (777 195)  (777 195)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g0_4
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (784 195)  (784 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 195)  (786 195)  routing T_15_12.top_op_6 <X> T_15_12.lc_trk_g0_6
 (25 3)  (787 195)  (787 195)  routing T_15_12.top_op_6 <X> T_15_12.lc_trk_g0_6
 (27 3)  (789 195)  (789 195)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 195)  (790 195)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 195)  (793 195)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 196)  (786 196)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g1_3
 (27 4)  (789 196)  (789 196)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (37 4)  (799 196)  (799 196)  LC_2 Logic Functioning bit
 (39 4)  (801 196)  (801 196)  LC_2 Logic Functioning bit
 (40 4)  (802 196)  (802 196)  LC_2 Logic Functioning bit
 (42 4)  (804 196)  (804 196)  LC_2 Logic Functioning bit
 (21 5)  (783 197)  (783 197)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g1_3
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 197)  (786 197)  routing T_15_12.top_op_2 <X> T_15_12.lc_trk_g1_2
 (25 5)  (787 197)  (787 197)  routing T_15_12.top_op_2 <X> T_15_12.lc_trk_g1_2
 (26 5)  (788 197)  (788 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 197)  (789 197)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (12 6)  (774 198)  (774 198)  routing T_15_12.sp4_v_t_40 <X> T_15_12.sp4_h_l_40
 (11 7)  (773 199)  (773 199)  routing T_15_12.sp4_v_t_40 <X> T_15_12.sp4_h_l_40
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 199)  (786 199)  routing T_15_12.top_op_6 <X> T_15_12.lc_trk_g1_6
 (25 7)  (787 199)  (787 199)  routing T_15_12.top_op_6 <X> T_15_12.lc_trk_g1_6
 (25 8)  (787 200)  (787 200)  routing T_15_12.wire_logic_cluster/lc_2/out <X> T_15_12.lc_trk_g2_2
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (12 10)  (774 202)  (774 202)  routing T_15_12.sp4_v_t_45 <X> T_15_12.sp4_h_l_45
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 202)  (793 202)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (797 202)  (797 202)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_5
 (40 10)  (802 202)  (802 202)  LC_5 Logic Functioning bit
 (11 11)  (773 203)  (773 203)  routing T_15_12.sp4_v_t_45 <X> T_15_12.sp4_h_l_45
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 203)  (794 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (796 203)  (796 203)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_5
 (35 11)  (797 203)  (797 203)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_5
 (27 12)  (789 204)  (789 204)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 204)  (790 204)  routing T_15_12.lc_trk_g3_0 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (50 12)  (812 204)  (812 204)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (776 205)  (776 205)  routing T_15_12.tnl_op_0 <X> T_15_12.lc_trk_g3_0
 (15 13)  (777 205)  (777 205)  routing T_15_12.tnl_op_0 <X> T_15_12.lc_trk_g3_0
 (17 13)  (779 205)  (779 205)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (26 13)  (788 205)  (788 205)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 205)  (790 205)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 205)  (793 205)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (42 13)  (804 205)  (804 205)  LC_6 Logic Functioning bit


LogicTile_16_12

 (9 0)  (825 192)  (825 192)  routing T_16_12.sp4_v_t_36 <X> T_16_12.sp4_h_r_1


LogicTile_17_12

 (0 0)  (874 192)  (874 192)  Negative Clock bit

 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 194)  (888 194)  routing T_17_12.sp4_h_l_1 <X> T_17_12.lc_trk_g0_4
 (15 3)  (889 195)  (889 195)  routing T_17_12.sp4_h_l_1 <X> T_17_12.lc_trk_g0_4
 (16 3)  (890 195)  (890 195)  routing T_17_12.sp4_h_l_1 <X> T_17_12.lc_trk_g0_4
 (17 3)  (891 195)  (891 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (25 6)  (899 198)  (899 198)  routing T_17_12.sp4_v_t_3 <X> T_17_12.lc_trk_g1_6
 (22 7)  (896 199)  (896 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (897 199)  (897 199)  routing T_17_12.sp4_v_t_3 <X> T_17_12.lc_trk_g1_6
 (25 7)  (899 199)  (899 199)  routing T_17_12.sp4_v_t_3 <X> T_17_12.lc_trk_g1_6
 (25 10)  (899 202)  (899 202)  routing T_17_12.wire_logic_cluster/lc_6/out <X> T_17_12.lc_trk_g2_6
 (31 10)  (905 202)  (905 202)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 202)  (907 202)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 202)  (910 202)  LC_5 Logic Functioning bit
 (37 10)  (911 202)  (911 202)  LC_5 Logic Functioning bit
 (38 10)  (912 202)  (912 202)  LC_5 Logic Functioning bit
 (39 10)  (913 202)  (913 202)  LC_5 Logic Functioning bit
 (45 10)  (919 202)  (919 202)  LC_5 Logic Functioning bit
 (51 10)  (925 202)  (925 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (896 203)  (896 203)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (905 203)  (905 203)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 203)  (910 203)  LC_5 Logic Functioning bit
 (37 11)  (911 203)  (911 203)  LC_5 Logic Functioning bit
 (38 11)  (912 203)  (912 203)  LC_5 Logic Functioning bit
 (39 11)  (913 203)  (913 203)  LC_5 Logic Functioning bit
 (26 12)  (900 204)  (900 204)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (31 12)  (905 204)  (905 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 204)  (908 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (38 12)  (912 204)  (912 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (51 12)  (925 204)  (925 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (901 205)  (901 205)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 205)  (902 205)  routing T_17_12.lc_trk_g3_5 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 205)  (905 205)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (911 205)  (911 205)  LC_6 Logic Functioning bit
 (39 13)  (913 205)  (913 205)  LC_6 Logic Functioning bit
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 206)  (891 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (1 15)  (875 207)  (875 207)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (18 15)  (892 207)  (892 207)  routing T_17_12.sp4_r_v_b_45 <X> T_17_12.lc_trk_g3_5


LogicTile_18_12

 (10 4)  (938 196)  (938 196)  routing T_18_12.sp4_v_t_46 <X> T_18_12.sp4_h_r_4


LogicTile_20_12

 (10 4)  (1046 196)  (1046 196)  routing T_20_12.sp4_v_t_46 <X> T_20_12.sp4_h_r_4


LogicTile_22_12

 (8 13)  (1152 205)  (1152 205)  routing T_22_12.sp4_h_l_41 <X> T_22_12.sp4_v_b_10
 (9 13)  (1153 205)  (1153 205)  routing T_22_12.sp4_h_l_41 <X> T_22_12.sp4_v_b_10
 (10 13)  (1154 205)  (1154 205)  routing T_22_12.sp4_h_l_41 <X> T_22_12.sp4_v_b_10


LogicTile_24_12

 (8 13)  (1260 205)  (1260 205)  routing T_24_12.sp4_h_l_41 <X> T_24_12.sp4_v_b_10
 (9 13)  (1261 205)  (1261 205)  routing T_24_12.sp4_h_l_41 <X> T_24_12.sp4_v_b_10
 (10 13)  (1262 205)  (1262 205)  routing T_24_12.sp4_h_l_41 <X> T_24_12.sp4_v_b_10


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_16_11

 (2 8)  (818 184)  (818 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_19_11

 (4 4)  (986 180)  (986 180)  routing T_19_11.sp4_h_l_44 <X> T_19_11.sp4_v_b_3
 (6 4)  (988 180)  (988 180)  routing T_19_11.sp4_h_l_44 <X> T_19_11.sp4_v_b_3
 (5 5)  (987 181)  (987 181)  routing T_19_11.sp4_h_l_44 <X> T_19_11.sp4_v_b_3


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_18_10

 (32 0)  (960 160)  (960 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 160)  (961 160)  routing T_18_10.lc_trk_g2_1 <X> T_18_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 160)  (964 160)  LC_0 Logic Functioning bit
 (38 0)  (966 160)  (966 160)  LC_0 Logic Functioning bit
 (40 0)  (968 160)  (968 160)  LC_0 Logic Functioning bit
 (41 0)  (969 160)  (969 160)  LC_0 Logic Functioning bit
 (42 0)  (970 160)  (970 160)  LC_0 Logic Functioning bit
 (43 0)  (971 160)  (971 160)  LC_0 Logic Functioning bit
 (47 0)  (975 160)  (975 160)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (956 161)  (956 161)  routing T_18_10.lc_trk_g2_0 <X> T_18_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 161)  (957 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (965 161)  (965 161)  LC_0 Logic Functioning bit
 (39 1)  (967 161)  (967 161)  LC_0 Logic Functioning bit
 (40 1)  (968 161)  (968 161)  LC_0 Logic Functioning bit
 (41 1)  (969 161)  (969 161)  LC_0 Logic Functioning bit
 (42 1)  (970 161)  (970 161)  LC_0 Logic Functioning bit
 (43 1)  (971 161)  (971 161)  LC_0 Logic Functioning bit
 (31 2)  (959 162)  (959 162)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 162)  (960 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 162)  (961 162)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 162)  (962 162)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 162)  (964 162)  LC_1 Logic Functioning bit
 (38 2)  (966 162)  (966 162)  LC_1 Logic Functioning bit
 (27 3)  (955 163)  (955 163)  routing T_18_10.lc_trk_g3_0 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 163)  (956 163)  routing T_18_10.lc_trk_g3_0 <X> T_18_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 163)  (957 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 163)  (959 163)  routing T_18_10.lc_trk_g3_7 <X> T_18_10.wire_logic_cluster/lc_1/in_3
 (37 3)  (965 163)  (965 163)  LC_1 Logic Functioning bit
 (39 3)  (967 163)  (967 163)  LC_1 Logic Functioning bit
 (26 4)  (954 164)  (954 164)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (36 4)  (964 164)  (964 164)  LC_2 Logic Functioning bit
 (38 4)  (966 164)  (966 164)  LC_2 Logic Functioning bit
 (39 4)  (967 164)  (967 164)  LC_2 Logic Functioning bit
 (40 4)  (968 164)  (968 164)  LC_2 Logic Functioning bit
 (41 4)  (969 164)  (969 164)  LC_2 Logic Functioning bit
 (43 4)  (971 164)  (971 164)  LC_2 Logic Functioning bit
 (50 4)  (978 164)  (978 164)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (980 164)  (980 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (954 165)  (954 165)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 165)  (956 165)  routing T_18_10.lc_trk_g2_6 <X> T_18_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 165)  (957 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (965 165)  (965 165)  LC_2 Logic Functioning bit
 (38 5)  (966 165)  (966 165)  LC_2 Logic Functioning bit
 (39 5)  (967 165)  (967 165)  LC_2 Logic Functioning bit
 (40 5)  (968 165)  (968 165)  LC_2 Logic Functioning bit
 (41 5)  (969 165)  (969 165)  LC_2 Logic Functioning bit
 (42 5)  (970 165)  (970 165)  LC_2 Logic Functioning bit
 (17 8)  (945 168)  (945 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 168)  (946 168)  routing T_18_10.wire_logic_cluster/lc_1/out <X> T_18_10.lc_trk_g2_1
 (14 9)  (942 169)  (942 169)  routing T_18_10.sp12_v_b_16 <X> T_18_10.lc_trk_g2_0
 (16 9)  (944 169)  (944 169)  routing T_18_10.sp12_v_b_16 <X> T_18_10.lc_trk_g2_0
 (17 9)  (945 169)  (945 169)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 11)  (950 171)  (950 171)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (14 13)  (942 173)  (942 173)  routing T_18_10.sp4_r_v_b_40 <X> T_18_10.lc_trk_g3_0
 (17 13)  (945 173)  (945 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 14)  (950 174)  (950 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (951 174)  (951 174)  routing T_18_10.sp12_v_b_23 <X> T_18_10.lc_trk_g3_7
 (21 15)  (949 175)  (949 175)  routing T_18_10.sp12_v_b_23 <X> T_18_10.lc_trk_g3_7


LogicTile_26_10

 (3 1)  (1351 161)  (1351 161)  routing T_26_10.sp12_h_l_23 <X> T_26_10.sp12_v_b_0


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (3 4)  (183 148)  (183 148)  routing T_4_9.sp12_v_b_0 <X> T_4_9.sp12_h_r_0
 (3 5)  (183 149)  (183 149)  routing T_4_9.sp12_v_b_0 <X> T_4_9.sp12_h_r_0
 (3 6)  (183 150)  (183 150)  routing T_4_9.sp12_v_b_0 <X> T_4_9.sp12_v_t_23


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9

 (2 0)  (398 144)  (398 144)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (10 15)  (556 159)  (556 159)  routing T_11_9.sp4_h_l_40 <X> T_11_9.sp4_v_t_47


LogicTile_12_9



LogicTile_13_9

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (3 6)  (819 150)  (819 150)  routing T_16_9.sp12_h_r_0 <X> T_16_9.sp12_v_t_23
 (3 7)  (819 151)  (819 151)  routing T_16_9.sp12_h_r_0 <X> T_16_9.sp12_v_t_23
 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (4 6)  (878 150)  (878 150)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_38
 (5 7)  (879 151)  (879 151)  routing T_17_9.sp4_h_r_3 <X> T_17_9.sp4_v_t_38
 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (19 15)  (947 159)  (947 159)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_9

 (13 6)  (995 150)  (995 150)  routing T_19_9.sp4_h_r_5 <X> T_19_9.sp4_v_t_40
 (12 7)  (994 151)  (994 151)  routing T_19_9.sp4_h_r_5 <X> T_19_9.sp4_v_t_40
 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (989 156)  (989 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_20_9

 (2 0)  (1038 144)  (1038 144)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9

 (3 3)  (1459 147)  (1459 147)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_h_l_23


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8

 (3 4)  (931 132)  (931 132)  routing T_18_8.sp12_v_t_23 <X> T_18_8.sp12_h_r_0


LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (9 13)  (1153 141)  (1153 141)  routing T_22_8.sp4_v_t_47 <X> T_22_8.sp4_v_b_10


LogicTile_23_8



LogicTile_24_8

 (9 13)  (1261 141)  (1261 141)  routing T_24_8.sp4_v_t_47 <X> T_24_8.sp4_v_b_10


RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (3 1)  (1567 129)  (1567 129)  routing T_30_8.sp12_h_l_23 <X> T_30_8.sp12_v_b_0


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_16_7

 (36 2)  (852 114)  (852 114)  LC_1 Logic Functioning bit
 (37 2)  (853 114)  (853 114)  LC_1 Logic Functioning bit
 (38 2)  (854 114)  (854 114)  LC_1 Logic Functioning bit
 (39 2)  (855 114)  (855 114)  LC_1 Logic Functioning bit
 (40 2)  (856 114)  (856 114)  LC_1 Logic Functioning bit
 (41 2)  (857 114)  (857 114)  LC_1 Logic Functioning bit
 (42 2)  (858 114)  (858 114)  LC_1 Logic Functioning bit
 (43 2)  (859 114)  (859 114)  LC_1 Logic Functioning bit
 (36 3)  (852 115)  (852 115)  LC_1 Logic Functioning bit
 (37 3)  (853 115)  (853 115)  LC_1 Logic Functioning bit
 (38 3)  (854 115)  (854 115)  LC_1 Logic Functioning bit
 (39 3)  (855 115)  (855 115)  LC_1 Logic Functioning bit
 (40 3)  (856 115)  (856 115)  LC_1 Logic Functioning bit
 (41 3)  (857 115)  (857 115)  LC_1 Logic Functioning bit
 (42 3)  (858 115)  (858 115)  LC_1 Logic Functioning bit
 (43 3)  (859 115)  (859 115)  LC_1 Logic Functioning bit
 (46 3)  (862 115)  (862 115)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2


LogicTile_20_7

 (13 0)  (1049 112)  (1049 112)  routing T_20_7.sp4_h_l_39 <X> T_20_7.sp4_v_b_2
 (12 1)  (1048 113)  (1048 113)  routing T_20_7.sp4_h_l_39 <X> T_20_7.sp4_v_b_2


LogicTile_26_7

 (19 2)  (1367 114)  (1367 114)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_18_6

 (3 7)  (931 103)  (931 103)  routing T_18_6.sp12_h_l_23 <X> T_18_6.sp12_v_t_23


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0



IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0



LogicTile_4_5

 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_v_t_23


LogicTile_9_5

 (3 4)  (441 84)  (441 84)  routing T_9_5.sp12_v_t_23 <X> T_9_5.sp12_h_r_0


LogicTile_14_5

 (19 9)  (727 89)  (727 89)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_21_5

 (3 5)  (1093 85)  (1093 85)  routing T_21_5.sp12_h_l_23 <X> T_21_5.sp12_h_r_0


LogicTile_27_5

 (2 4)  (1404 84)  (1404 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_28_5

 (3 6)  (1459 86)  (1459 86)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_v_t_23
 (3 7)  (1459 87)  (1459 87)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_v_t_23


LogicTile_30_5

 (8 8)  (1572 88)  (1572 88)  routing T_30_5.sp4_h_l_42 <X> T_30_5.sp4_h_r_7


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (13 3)  (1739 83)  (1739 83)  routing T_33_5.span4_horz_31 <X> T_33_5.span4_vert_b_1
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23


LogicTile_6_4

 (3 7)  (291 71)  (291 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23


LogicTile_7_4

 (3 0)  (345 64)  (345 64)  routing T_7_4.sp12_v_t_23 <X> T_7_4.sp12_v_b_0


LogicTile_16_4

 (19 10)  (835 74)  (835 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_22_4

 (4 8)  (1148 72)  (1148 72)  routing T_22_4.sp4_v_t_47 <X> T_22_4.sp4_v_b_6
 (6 8)  (1150 72)  (1150 72)  routing T_22_4.sp4_v_t_47 <X> T_22_4.sp4_v_b_6


LogicTile_24_4

 (8 1)  (1260 65)  (1260 65)  routing T_24_4.sp4_v_t_47 <X> T_24_4.sp4_v_b_1
 (10 1)  (1262 65)  (1262 65)  routing T_24_4.sp4_v_t_47 <X> T_24_4.sp4_v_b_1


LogicTile_26_4

 (10 8)  (1358 72)  (1358 72)  routing T_26_4.sp4_v_t_39 <X> T_26_4.sp4_h_r_7


LogicTile_30_4

 (8 8)  (1572 72)  (1572 72)  routing T_30_4.sp4_h_l_42 <X> T_30_4.sp4_h_r_7


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (5 4)  (1731 68)  (1731 68)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g0_5
 (7 4)  (1733 68)  (1733 68)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (8 5)  (1734 69)  (1734 69)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g0_5
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_5 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g1_7
 (6 14)  (1732 78)  (1732 78)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit
 (8 15)  (1734 79)  (1734 79)  routing T_33_4.span4_horz_31 <X> T_33_4.lc_trk_g1_7


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_7_3

 (19 0)  (361 48)  (361 48)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_20_3

 (13 0)  (1049 48)  (1049 48)  routing T_20_3.sp4_v_t_39 <X> T_20_3.sp4_v_b_2


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 50)  (1731 50)  routing T_33_3.span4_vert_b_3 <X> T_33_3.lc_trk_g0_3
 (7 2)  (1733 50)  (1733 50)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_3 lc_trk_g0_3
 (8 3)  (1734 51)  (1734 51)  routing T_33_3.span4_vert_b_3 <X> T_33_3.lc_trk_g0_3
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_3 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_14_2

 (6 0)  (714 32)  (714 32)  routing T_14_2.sp4_v_t_44 <X> T_14_2.sp4_v_b_0
 (5 1)  (713 33)  (713 33)  routing T_14_2.sp4_v_t_44 <X> T_14_2.sp4_v_b_0


IO_Tile_33_2

 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_16_1

 (8 1)  (824 17)  (824 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1
 (10 1)  (826 17)  (826 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1


LogicTile_30_1

 (19 6)  (1583 22)  (1583 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_1

 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0



GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (17 5)  (185 10)  (185 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (4 7)  (196 9)  (196 9)  routing T_4_0.span4_horz_r_6 <X> T_4_0.lc_trk_g0_6
 (5 7)  (197 9)  (197 9)  routing T_4_0.span4_horz_r_6 <X> T_4_0.lc_trk_g0_6
 (7 7)  (199 9)  (199 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (10 10)  (212 4)  (212 4)  routing T_4_0.lc_trk_g0_6 <X> T_4_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (10 11)  (212 5)  (212 5)  routing T_4_0.lc_trk_g0_6 <X> T_4_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (213 5)  (213 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (17 14)  (185 0)  (185 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (4 6)  (304 8)  (304 8)  routing T_6_0.span4_horz_r_14 <X> T_6_0.lc_trk_g0_6
 (5 7)  (305 9)  (305 9)  routing T_6_0.span4_horz_r_14 <X> T_6_0.lc_trk_g0_6
 (7 7)  (307 9)  (307 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (10 10)  (320 4)  (320 4)  routing T_6_0.lc_trk_g0_6 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (10 11)  (320 5)  (320 5)  routing T_6_0.lc_trk_g0_6 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (321 5)  (321 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (12 6)  (376 8)  (376 8)  routing T_7_0.span4_vert_37 <X> T_7_0.span4_horz_l_14
 (13 7)  (377 9)  (377 9)  routing T_7_0.span4_vert_37 <X> T_7_0.span4_horz_r_2
 (10 10)  (374 4)  (374 4)  routing T_7_0.lc_trk_g1_7 <X> T_7_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (375 4)  (375 4)  routing T_7_0.lc_trk_g1_7 <X> T_7_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (10 11)  (374 5)  (374 5)  routing T_7_0.lc_trk_g1_7 <X> T_7_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (375 5)  (375 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (5 14)  (359 0)  (359 0)  routing T_7_0.span12_vert_7 <X> T_7_0.lc_trk_g1_7
 (7 14)  (361 0)  (361 0)  Enable bit of Mux _local_links/g1_mux_7 => span12_vert_7 lc_trk_g1_7
 (8 14)  (362 0)  (362 0)  routing T_7_0.span12_vert_7 <X> T_7_0.lc_trk_g1_7
 (17 14)  (347 0)  (347 0)  IOB_1 IO Functioning bit
 (8 15)  (362 1)  (362 1)  routing T_7_0.span12_vert_7 <X> T_7_0.lc_trk_g1_7


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (10 4)  (428 11)  (428 11)  routing T_8_0.lc_trk_g1_6 <X> T_8_0.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (429 11)  (429 11)  routing T_8_0.lc_trk_g1_6 <X> T_8_0.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (401 11)  (401 11)  IOB_0 IO Functioning bit
 (10 5)  (428 10)  (428 10)  routing T_8_0.lc_trk_g1_6 <X> T_8_0.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (429 10)  (429 10)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (4 15)  (412 1)  (412 1)  routing T_8_0.span4_horz_r_6 <X> T_8_0.lc_trk_g1_6
 (5 15)  (413 1)  (413 1)  routing T_8_0.span4_horz_r_6 <X> T_8_0.lc_trk_g1_6
 (7 15)  (415 1)  (415 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (14 6)  (582 8)  (582 8)  routing T_11_0.span4_horz_l_14 <X> T_11_0.span4_vert_13
 (14 7)  (582 9)  (582 9)  routing T_11_0.span4_horz_l_14 <X> T_11_0.span4_horz_r_2
 (10 10)  (578 4)  (578 4)  routing T_11_0.lc_trk_g1_5 <X> T_11_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (579 4)  (579 4)  routing T_11_0.lc_trk_g1_5 <X> T_11_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (11 11)  (579 5)  (579 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (6 12)  (564 3)  (564 3)  routing T_11_0.span4_vert_13 <X> T_11_0.lc_trk_g1_5
 (7 12)  (565 3)  (565 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_13 lc_trk_g1_5
 (8 12)  (566 3)  (566 3)  routing T_11_0.span4_vert_13 <X> T_11_0.lc_trk_g1_5
 (8 13)  (566 2)  (566 2)  routing T_11_0.span4_vert_13 <X> T_11_0.lc_trk_g1_5
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (17 14)  (551 0)  (551 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (10 4)  (632 11)  (632 11)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (633 11)  (633 11)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (605 11)  (605 11)  IOB_0 IO Functioning bit
 (10 5)  (632 10)  (632 10)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (633 10)  (633 10)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (4 7)  (616 9)  (616 9)  routing T_12_0.span4_horz_r_6 <X> T_12_0.lc_trk_g0_6
 (5 7)  (617 9)  (617 9)  routing T_12_0.span4_horz_r_6 <X> T_12_0.lc_trk_g0_6
 (7 7)  (619 9)  (619 9)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (10 10)  (632 4)  (632 4)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (10 11)  (632 5)  (632 5)  routing T_12_0.lc_trk_g0_6 <X> T_12_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (633 5)  (633 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (17 14)  (605 0)  (605 0)  IOB_1 IO Functioning bit
 (4 15)  (616 1)  (616 1)  routing T_12_0.span4_horz_r_6 <X> T_12_0.lc_trk_g1_6
 (5 15)  (617 1)  (617 1)  routing T_12_0.span4_horz_r_6 <X> T_12_0.lc_trk_g1_6
 (7 15)  (619 1)  (619 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0

 (13 7)  (743 9)  (743 9)  routing T_14_0.span4_vert_13 <X> T_14_0.span4_horz_r_2
 (14 7)  (744 9)  (744 9)  routing T_14_0.span4_vert_13 <X> T_14_0.span4_horz_r_2


IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (4 3)  (778 13)  (778 13)  routing T_15_0.span4_horz_r_2 <X> T_15_0.lc_trk_g0_2
 (5 3)  (779 13)  (779 13)  routing T_15_0.span4_horz_r_2 <X> T_15_0.lc_trk_g0_2
 (7 3)  (781 13)  (781 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_2 lc_trk_g0_2
 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (14 7)  (798 9)  (798 9)  routing T_15_0.span4_horz_l_14 <X> T_15_0.span4_horz_r_2
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (10 11)  (794 5)  (794 5)  routing T_15_0.lc_trk_g0_2 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (11 0)  (849 15)  (849 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (12 0)  (850 15)  (850 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (4 2)  (832 12)  (832 12)  routing T_16_0.span4_horz_r_10 <X> T_16_0.lc_trk_g0_2
 (5 3)  (833 13)  (833 13)  routing T_16_0.span4_horz_r_10 <X> T_16_0.lc_trk_g0_2
 (7 3)  (835 13)  (835 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_2 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g1_2 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_2 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_2 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 11)  (1052 5)  (1052 5)  routing T_20_0.span4_vert_26 <X> T_20_0.lc_trk_g1_2
 (5 11)  (1053 5)  (1053 5)  routing T_20_0.span4_vert_26 <X> T_20_0.lc_trk_g1_2
 (6 11)  (1054 5)  (1054 5)  routing T_20_0.span4_vert_26 <X> T_20_0.lc_trk_g1_2
 (7 11)  (1055 5)  (1055 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_26 lc_trk_g1_2


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (8 3)  (1164 13)  (1164 13)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (4 4)  (1268 11)  (1268 11)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0



IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 5)  (1461 10)  (1461 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0

 (13 13)  (1599 2)  (1599 2)  routing T_30_0.span4_vert_19 <X> T_30_0.span4_horz_r_3
 (14 13)  (1600 2)  (1600 2)  routing T_30_0.span4_vert_19 <X> T_30_0.span4_horz_r_3


IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


