# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 6.1.0-17-amd64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim
# Load canceled
ls
# ex2.vhd
# sim.do
# tb.vhd
# transcript
# wave.do
do wave.do
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Copying /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 08:54:56 on Oct 10,2024
# vcom -reportprogress 300 -work work ex2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ex2
# -- Compiling architecture ex2 of ex2
# ** Error: ex2.vhd(21): Cannot drive signal 'S' of mode IN.
# ** Note: ex2.vhd(25): VHDL Compiler exiting
# End time: 08:54:56 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work ex2.vhd"
cd ..
# reading /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/../modelsim.ini
ls
# decod_elevator
# mux_cod
cd mux_cod
ls
# ex3.vhd
# sim.do
# tb.vhd
# wave.do
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Copying /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:22:38 on Oct 10,2024
# vcom -reportprogress 300 -work work ex3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ex3
# ** Error: ex3.vhd(15): near ")": (vcom-1576) expecting IDENTIFIER.
# ** Note: ex3.vhd(15): VHDL Compiler exiting
# End time: 09:22:38 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work ex3.vhd"
do sim.do
# Model Technology ModelSim SE-64 vmap 2021.3 Lib Mapping Utility 2021.07 Jul 13 2021
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 09:23:01 on Oct 10,2024
# vcom -reportprogress 300 -work work ex3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ex3
# -- Compiling architecture ex3 of ex3
# ** Error: ex3.vhd(33): Range expression must not be in parentheses.
# ** Warning: ex3.vhd(33): (vcom-1272) Length of expected is 4; length of actual is 8.
# ** Warning: ex3.vhd(34): (vcom-1272) Length of expected is 4; length of actual is 8.
# ** Warning: ex3.vhd(35): (vcom-1272) Length of expected is 4; length of actual is 8.
# ** Warning: ex3.vhd(36): (vcom-1272) Length of expected is 4; length of actual is 8.
# ** Note: ex3.vhd(38): VHDL Compiler exiting
# End time: 09:23:01 on Oct 10,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
# ** Error: /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
# Error in macro ./sim.do line 5
# /soft64/mentor/ferramentas/modelsim/2021/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work ex3.vhd"
