// Seed: 652317336
module module_0;
  wire id_2;
  always_latch @(negedge 1) id_1 = 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    output wor id_6,
    output uwire id_7,
    output tri0 id_8,
    output uwire id_9,
    input wor id_10,
    input wor id_11,
    output wand id_12,
    output supply1 id_13,
    output wor id_14
);
  wire id_16;
  module_0();
endmodule
