
test09.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006eb8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08007048  08007048  00017048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071c4  080071c4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080071c4  080071c4  000171c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080071cc  080071cc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071cc  080071cc  000171cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080071d0  080071d0  000171d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080071d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00004ae0  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004b54  20004b54  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b436  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ba2  00000000  00000000  0003b4da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015e8  00000000  00000000  0003f080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001470  00000000  00000000  00040668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025026  00000000  00000000  00041ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c899  00000000  00000000  00066afe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9470  00000000  00000000  00083397  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015c807  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000061a0  00000000  00000000  0015c858  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007030 	.word	0x08007030

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08007030 	.word	0x08007030

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b974 	b.w	80004d0 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468e      	mov	lr, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14d      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020e:	428a      	cmp	r2, r1
 8000210:	4694      	mov	ip, r2
 8000212:	d969      	bls.n	80002e8 <__udivmoddi4+0xe8>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b152      	cbz	r2, 8000230 <__udivmoddi4+0x30>
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	f1c2 0120 	rsb	r1, r2, #32
 8000222:	fa20 f101 	lsr.w	r1, r0, r1
 8000226:	fa0c fc02 	lsl.w	ip, ip, r2
 800022a:	ea41 0e03 	orr.w	lr, r1, r3
 800022e:	4094      	lsls	r4, r2
 8000230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000234:	0c21      	lsrs	r1, r4, #16
 8000236:	fbbe f6f8 	udiv	r6, lr, r8
 800023a:	fa1f f78c 	uxth.w	r7, ip
 800023e:	fb08 e316 	mls	r3, r8, r6, lr
 8000242:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000246:	fb06 f107 	mul.w	r1, r6, r7
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 811f 	bcs.w	8000498 <__udivmoddi4+0x298>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 811c 	bls.w	8000498 <__udivmoddi4+0x298>
 8000260:	3e02      	subs	r6, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 f707 	mul.w	r7, r0, r7
 8000278:	42a7      	cmp	r7, r4
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x92>
 800027c:	eb1c 0404 	adds.w	r4, ip, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 810a 	bcs.w	800049c <__udivmoddi4+0x29c>
 8000288:	42a7      	cmp	r7, r4
 800028a:	f240 8107 	bls.w	800049c <__udivmoddi4+0x29c>
 800028e:	4464      	add	r4, ip
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000296:	1be4      	subs	r4, r4, r7
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa4>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xc2>
 80002ae:	2d00      	cmp	r5, #0
 80002b0:	f000 80ef 	beq.w	8000492 <__udivmoddi4+0x292>
 80002b4:	2600      	movs	r6, #0
 80002b6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ba:	4630      	mov	r0, r6
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f683 	clz	r6, r3
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d14a      	bne.n	8000360 <__udivmoddi4+0x160>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd4>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80f9 	bhi.w	80004c6 <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469e      	mov	lr, r3
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa4>
 80002e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa4>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xec>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 8092 	bne.w	800041a <__udivmoddi4+0x21a>
 80002f6:	eba1 010c 	sub.w	r1, r1, ip
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2601      	movs	r6, #1
 8000304:	0c20      	lsrs	r0, r4, #16
 8000306:	fbb1 f3f7 	udiv	r3, r1, r7
 800030a:	fb07 1113 	mls	r1, r7, r3, r1
 800030e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000312:	fb0e f003 	mul.w	r0, lr, r3
 8000316:	4288      	cmp	r0, r1
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x12c>
 800031a:	eb1c 0101 	adds.w	r1, ip, r1
 800031e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x12a>
 8000324:	4288      	cmp	r0, r1
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2c0>
 800032a:	4643      	mov	r3, r8
 800032c:	1a09      	subs	r1, r1, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb1 f0f7 	udiv	r0, r1, r7
 8000334:	fb07 1110 	mls	r1, r7, r0, r1
 8000338:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x156>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 31ff 	add.w	r1, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x154>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 8000354:	4608      	mov	r0, r1
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035e:	e79c      	b.n	800029a <__udivmoddi4+0x9a>
 8000360:	f1c6 0720 	rsb	r7, r6, #32
 8000364:	40b3      	lsls	r3, r6
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa20 f407 	lsr.w	r4, r0, r7
 8000372:	fa01 f306 	lsl.w	r3, r1, r6
 8000376:	431c      	orrs	r4, r3
 8000378:	40f9      	lsrs	r1, r7
 800037a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037e:	fa00 f306 	lsl.w	r3, r0, r6
 8000382:	fbb1 f8f9 	udiv	r8, r1, r9
 8000386:	0c20      	lsrs	r0, r4, #16
 8000388:	fa1f fe8c 	uxth.w	lr, ip
 800038c:	fb09 1118 	mls	r1, r9, r8, r1
 8000390:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000394:	fb08 f00e 	mul.w	r0, r8, lr
 8000398:	4288      	cmp	r0, r1
 800039a:	fa02 f206 	lsl.w	r2, r2, r6
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b8>
 80003a0:	eb1c 0101 	adds.w	r1, ip, r1
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2bc>
 80003ac:	4288      	cmp	r0, r1
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2bc>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4461      	add	r1, ip
 80003b8:	1a09      	subs	r1, r1, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c0:	fb09 1110 	mls	r1, r9, r0, r1
 80003c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003cc:	458e      	cmp	lr, r1
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1e2>
 80003d0:	eb1c 0101 	adds.w	r1, ip, r1
 80003d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2b4>
 80003da:	458e      	cmp	lr, r1
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2b4>
 80003de:	3802      	subs	r0, #2
 80003e0:	4461      	add	r1, ip
 80003e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e6:	fba0 9402 	umull	r9, r4, r0, r2
 80003ea:	eba1 010e 	sub.w	r1, r1, lr
 80003ee:	42a1      	cmp	r1, r4
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46a6      	mov	lr, r4
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x2a4>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x2a0>
 80003f8:	b15d      	cbz	r5, 8000412 <__udivmoddi4+0x212>
 80003fa:	ebb3 0208 	subs.w	r2, r3, r8
 80003fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000402:	fa01 f707 	lsl.w	r7, r1, r7
 8000406:	fa22 f306 	lsr.w	r3, r2, r6
 800040a:	40f1      	lsrs	r1, r6
 800040c:	431f      	orrs	r7, r3
 800040e:	e9c5 7100 	strd	r7, r1, [r5]
 8000412:	2600      	movs	r6, #0
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	40d8      	lsrs	r0, r3
 8000420:	fa0c fc02 	lsl.w	ip, ip, r2
 8000424:	fa21 f303 	lsr.w	r3, r1, r3
 8000428:	4091      	lsls	r1, r2
 800042a:	4301      	orrs	r1, r0
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb3 f0f7 	udiv	r0, r3, r7
 8000438:	fb07 3610 	mls	r6, r7, r0, r3
 800043c:	0c0b      	lsrs	r3, r1, #16
 800043e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000442:	fb00 f60e 	mul.w	r6, r0, lr
 8000446:	429e      	cmp	r6, r3
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x260>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b8>
 8000458:	429e      	cmp	r6, r3
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b8>
 800045c:	3802      	subs	r0, #2
 800045e:	4463      	add	r3, ip
 8000460:	1b9b      	subs	r3, r3, r6
 8000462:	b289      	uxth	r1, r1
 8000464:	fbb3 f6f7 	udiv	r6, r3, r7
 8000468:	fb07 3316 	mls	r3, r7, r6, r3
 800046c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000470:	fb06 f30e 	mul.w	r3, r6, lr
 8000474:	428b      	cmp	r3, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x28a>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000482:	428b      	cmp	r3, r1
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000486:	3e02      	subs	r6, #2
 8000488:	4461      	add	r1, ip
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0x104>
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e705      	b.n	80002a4 <__udivmoddi4+0xa4>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e3      	b.n	8000264 <__udivmoddi4+0x64>
 800049c:	4618      	mov	r0, r3
 800049e:	e6f8      	b.n	8000292 <__udivmoddi4+0x92>
 80004a0:	454b      	cmp	r3, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f8>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f8>
 80004b0:	4646      	mov	r6, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x28a>
 80004b4:	4620      	mov	r0, r4
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e2>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x260>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b8>
 80004c0:	3b02      	subs	r3, #2
 80004c2:	4461      	add	r1, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x12c>
 80004c6:	4630      	mov	r0, r6
 80004c8:	e709      	b.n	80002de <__udivmoddi4+0xde>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x156>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LEDTask */
  LEDTaskHandle = osThreadNew(StartLEDTask, NULL, &LEDTask_attributes);
 80004d8:	4a0f      	ldr	r2, [pc, #60]	; (8000518 <MX_FREERTOS_Init+0x44>)
 80004da:	2100      	movs	r1, #0
 80004dc:	480f      	ldr	r0, [pc, #60]	; (800051c <MX_FREERTOS_Init+0x48>)
 80004de:	f002 ff1d 	bl	800331c <osThreadNew>
 80004e2:	4603      	mov	r3, r0
 80004e4:	4a0e      	ldr	r2, [pc, #56]	; (8000520 <MX_FREERTOS_Init+0x4c>)
 80004e6:	6013      	str	r3, [r2, #0]

  /* creation of Send */
  SendHandle = osThreadNew(SendTask, NULL, &Send_attributes);
 80004e8:	4a0e      	ldr	r2, [pc, #56]	; (8000524 <MX_FREERTOS_Init+0x50>)
 80004ea:	2100      	movs	r1, #0
 80004ec:	480e      	ldr	r0, [pc, #56]	; (8000528 <MX_FREERTOS_Init+0x54>)
 80004ee:	f002 ff15 	bl	800331c <osThreadNew>
 80004f2:	4603      	mov	r3, r0
 80004f4:	4a0d      	ldr	r2, [pc, #52]	; (800052c <MX_FREERTOS_Init+0x58>)
 80004f6:	6013      	str	r3, [r2, #0]

  /* creation of Receive */
  ReceiveHandle = osThreadNew(ReceiveTask, NULL, &Receive_attributes);
 80004f8:	4a0d      	ldr	r2, [pc, #52]	; (8000530 <MX_FREERTOS_Init+0x5c>)
 80004fa:	2100      	movs	r1, #0
 80004fc:	480d      	ldr	r0, [pc, #52]	; (8000534 <MX_FREERTOS_Init+0x60>)
 80004fe:	f002 ff0d 	bl	800331c <osThreadNew>
 8000502:	4603      	mov	r3, r0
 8000504:	4a0c      	ldr	r2, [pc, #48]	; (8000538 <MX_FREERTOS_Init+0x64>)
 8000506:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the event(s) */
  /* creation of Event */
  EventHandle = osEventFlagsNew(&Event_attributes);
 8000508:	480c      	ldr	r0, [pc, #48]	; (800053c <MX_FREERTOS_Init+0x68>)
 800050a:	f002 ffb4 	bl	8003476 <osEventFlagsNew>
 800050e:	4603      	mov	r3, r0
 8000510:	4a0b      	ldr	r2, [pc, #44]	; (8000540 <MX_FREERTOS_Init+0x6c>)
 8000512:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000514:	bf00      	nop
 8000516:	bd80      	pop	{r7, pc}
 8000518:	080070cc 	.word	0x080070cc
 800051c:	08000545 	.word	0x08000545
 8000520:	20000090 	.word	0x20000090
 8000524:	080070f0 	.word	0x080070f0
 8000528:	08000555 	.word	0x08000555
 800052c:	20000094 	.word	0x20000094
 8000530:	08007114 	.word	0x08007114
 8000534:	080005d9 	.word	0x080005d9
 8000538:	20000098 	.word	0x20000098
 800053c:	08007138 	.word	0x08007138
 8000540:	2000009c 	.word	0x2000009c

08000544 <StartLEDTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartLEDTask */
__weak void StartLEDTask(void *argument)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLEDTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800054c:	2001      	movs	r0, #1
 800054e:	f002 ff77 	bl	8003440 <osDelay>
 8000552:	e7fb      	b.n	800054c <StartLEDTask+0x8>

08000554 <SendTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SendTask */
void SendTask(void *argument)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b084      	sub	sp, #16
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SendTask */
  uint8_t count=1;
 800055c:	2301      	movs	r3, #1
 800055e:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	if(count%10==0)
 8000560:	7bfa      	ldrb	r2, [r7, #15]
 8000562:	4b19      	ldr	r3, [pc, #100]	; (80005c8 <SendTask+0x74>)
 8000564:	fba3 1302 	umull	r1, r3, r3, r2
 8000568:	08d9      	lsrs	r1, r3, #3
 800056a:	460b      	mov	r3, r1
 800056c:	009b      	lsls	r3, r3, #2
 800056e:	440b      	add	r3, r1
 8000570:	005b      	lsls	r3, r3, #1
 8000572:	1ad3      	subs	r3, r2, r3
 8000574:	b2db      	uxtb	r3, r3
 8000576:	2b00      	cmp	r3, #0
 8000578:	d108      	bne.n	800058c <SendTask+0x38>
	{
		printf("EVENT_2 Send!\r\n");
 800057a:	4814      	ldr	r0, [pc, #80]	; (80005cc <SendTask+0x78>)
 800057c:	f006 f9ea 	bl	8006954 <puts>
		osEventFlagsSet(EventHandle, EVENT_2);
 8000580:	4b13      	ldr	r3, [pc, #76]	; (80005d0 <SendTask+0x7c>)
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	2101      	movs	r1, #1
 8000586:	4618      	mov	r0, r3
 8000588:	f002 ffb4 	bl	80034f4 <osEventFlagsSet>
	}
	if(count%20==0)
 800058c:	7bfa      	ldrb	r2, [r7, #15]
 800058e:	4b0e      	ldr	r3, [pc, #56]	; (80005c8 <SendTask+0x74>)
 8000590:	fba3 1302 	umull	r1, r3, r3, r2
 8000594:	0919      	lsrs	r1, r3, #4
 8000596:	460b      	mov	r3, r1
 8000598:	009b      	lsls	r3, r3, #2
 800059a:	440b      	add	r3, r1
 800059c:	009b      	lsls	r3, r3, #2
 800059e:	1ad3      	subs	r3, r2, r3
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d108      	bne.n	80005b8 <SendTask+0x64>
	{
		printf("EVENT_3 Send!\r\n");
 80005a6:	480b      	ldr	r0, [pc, #44]	; (80005d4 <SendTask+0x80>)
 80005a8:	f006 f9d4 	bl	8006954 <puts>
		osEventFlagsSet(EventHandle, EVENT_3);
 80005ac:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <SendTask+0x7c>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	2102      	movs	r1, #2
 80005b2:	4618      	mov	r0, r3
 80005b4:	f002 ff9e 	bl	80034f4 <osEventFlagsSet>
	}
	count++;
 80005b8:	7bfb      	ldrb	r3, [r7, #15]
 80005ba:	3301      	adds	r3, #1
 80005bc:	73fb      	strb	r3, [r7, #15]
    osDelay(500);
 80005be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005c2:	f002 ff3d 	bl	8003440 <osDelay>
	if(count%10==0)
 80005c6:	e7cb      	b.n	8000560 <SendTask+0xc>
 80005c8:	cccccccd 	.word	0xcccccccd
 80005cc:	08007068 	.word	0x08007068
 80005d0:	2000009c 	.word	0x2000009c
 80005d4:	08007078 	.word	0x08007078

080005d8 <ReceiveTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ReceiveTask */
void ReceiveTask(void *argument)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ReceiveTask */
  uint32_t r_event;  //定义事件接收变量
  /* Infinite loop */
  for(;;)
  {
	 r_event= osEventFlagsWait(EventHandle, EVENT_2|EVENT_3, osFlagsWaitAll, osWaitForever);
 80005e0:	4b13      	ldr	r3, [pc, #76]	; (8000630 <ReceiveTask+0x58>)
 80005e2:	6818      	ldr	r0, [r3, #0]
 80005e4:	f04f 33ff 	mov.w	r3, #4294967295
 80005e8:	2201      	movs	r2, #1
 80005ea:	2103      	movs	r1, #3
 80005ec:	f002 ffc6 	bl	800357c <osEventFlagsWait>
 80005f0:	60f8      	str	r0, [r7, #12]
	//如果接收完成并且正确
	if((r_event & (EVENT_2|EVENT_3)) == (EVENT_2|EVENT_3))
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	f003 0303 	and.w	r3, r3, #3
 80005f8:	2b03      	cmp	r3, #3
 80005fa:	d111      	bne.n	8000620 <ReceiveTask+0x48>
	{
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,GPIO_PIN_SET);
 80005fc:	2201      	movs	r2, #1
 80005fe:	2110      	movs	r1, #16
 8000600:	480c      	ldr	r0, [pc, #48]	; (8000634 <ReceiveTask+0x5c>)
 8000602:	f000 fe97 	bl	8001334 <HAL_GPIO_WritePin>
		osDelay(1000);
 8000606:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800060a:	f002 ff19 	bl	8003440 <osDelay>
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,GPIO_PIN_RESET);
 800060e:	2200      	movs	r2, #0
 8000610:	2110      	movs	r1, #16
 8000612:	4808      	ldr	r0, [pc, #32]	; (8000634 <ReceiveTask+0x5c>)
 8000614:	f000 fe8e 	bl	8001334 <HAL_GPIO_WritePin>
		printf("EVENT_2 | EVENT_3 Done!\r\n");
 8000618:	4807      	ldr	r0, [pc, #28]	; (8000638 <ReceiveTask+0x60>)
 800061a:	f006 f99b 	bl	8006954 <puts>
 800061e:	e002      	b.n	8000626 <ReceiveTask+0x4e>
	}
	else
	{
		printf("Event Error!\r\n");
 8000620:	4806      	ldr	r0, [pc, #24]	; (800063c <ReceiveTask+0x64>)
 8000622:	f006 f997 	bl	8006954 <puts>
	}
    osDelay(1000);
 8000626:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800062a:	f002 ff09 	bl	8003440 <osDelay>
	 r_event= osEventFlagsWait(EventHandle, EVENT_2|EVENT_3, osFlagsWaitAll, osWaitForever);
 800062e:	e7d7      	b.n	80005e0 <ReceiveTask+0x8>
 8000630:	2000009c 	.word	0x2000009c
 8000634:	40020800 	.word	0x40020800
 8000638:	08007088 	.word	0x08007088
 800063c:	080070a4 	.word	0x080070a4

08000640 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b08a      	sub	sp, #40	; 0x28
 8000644:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000646:	f107 0314 	add.w	r3, r7, #20
 800064a:	2200      	movs	r2, #0
 800064c:	601a      	str	r2, [r3, #0]
 800064e:	605a      	str	r2, [r3, #4]
 8000650:	609a      	str	r2, [r3, #8]
 8000652:	60da      	str	r2, [r3, #12]
 8000654:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000656:	2300      	movs	r3, #0
 8000658:	613b      	str	r3, [r7, #16]
 800065a:	4b26      	ldr	r3, [pc, #152]	; (80006f4 <MX_GPIO_Init+0xb4>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065e:	4a25      	ldr	r2, [pc, #148]	; (80006f4 <MX_GPIO_Init+0xb4>)
 8000660:	f043 0310 	orr.w	r3, r3, #16
 8000664:	6313      	str	r3, [r2, #48]	; 0x30
 8000666:	4b23      	ldr	r3, [pc, #140]	; (80006f4 <MX_GPIO_Init+0xb4>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066a:	f003 0310 	and.w	r3, r3, #16
 800066e:	613b      	str	r3, [r7, #16]
 8000670:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000672:	2300      	movs	r3, #0
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	4b1f      	ldr	r3, [pc, #124]	; (80006f4 <MX_GPIO_Init+0xb4>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067a:	4a1e      	ldr	r2, [pc, #120]	; (80006f4 <MX_GPIO_Init+0xb4>)
 800067c:	f043 0304 	orr.w	r3, r3, #4
 8000680:	6313      	str	r3, [r2, #48]	; 0x30
 8000682:	4b1c      	ldr	r3, [pc, #112]	; (80006f4 <MX_GPIO_Init+0xb4>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000686:	f003 0304 	and.w	r3, r3, #4
 800068a:	60fb      	str	r3, [r7, #12]
 800068c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800068e:	2300      	movs	r3, #0
 8000690:	60bb      	str	r3, [r7, #8]
 8000692:	4b18      	ldr	r3, [pc, #96]	; (80006f4 <MX_GPIO_Init+0xb4>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000696:	4a17      	ldr	r2, [pc, #92]	; (80006f4 <MX_GPIO_Init+0xb4>)
 8000698:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800069c:	6313      	str	r3, [r2, #48]	; 0x30
 800069e:	4b15      	ldr	r3, [pc, #84]	; (80006f4 <MX_GPIO_Init+0xb4>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006aa:	2300      	movs	r3, #0
 80006ac:	607b      	str	r3, [r7, #4]
 80006ae:	4b11      	ldr	r3, [pc, #68]	; (80006f4 <MX_GPIO_Init+0xb4>)
 80006b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b2:	4a10      	ldr	r2, [pc, #64]	; (80006f4 <MX_GPIO_Init+0xb4>)
 80006b4:	f043 0301 	orr.w	r3, r3, #1
 80006b8:	6313      	str	r3, [r2, #48]	; 0x30
 80006ba:	4b0e      	ldr	r3, [pc, #56]	; (80006f4 <MX_GPIO_Init+0xb4>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006be:	f003 0301 	and.w	r3, r3, #1
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_SET);
 80006c6:	2201      	movs	r2, #1
 80006c8:	2130      	movs	r1, #48	; 0x30
 80006ca:	480b      	ldr	r0, [pc, #44]	; (80006f8 <MX_GPIO_Init+0xb8>)
 80006cc:	f000 fe32 	bl	8001334 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80006d0:	2330      	movs	r3, #48	; 0x30
 80006d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d4:	2301      	movs	r3, #1
 80006d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006d8:	2301      	movs	r3, #1
 80006da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006dc:	2302      	movs	r3, #2
 80006de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	4619      	mov	r1, r3
 80006e6:	4804      	ldr	r0, [pc, #16]	; (80006f8 <MX_GPIO_Init+0xb8>)
 80006e8:	f000 fc88 	bl	8000ffc <HAL_GPIO_Init>

}
 80006ec:	bf00      	nop
 80006ee:	3728      	adds	r7, #40	; 0x28
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	40023800 	.word	0x40023800
 80006f8:	40020800 	.word	0x40020800

080006fc <__io_putchar>:

#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)  //Keil

#endif
PUTCHAR_PROTOTYPE
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000704:	1d39      	adds	r1, r7, #4
 8000706:	f04f 33ff 	mov.w	r3, #4294967295
 800070a:	2201      	movs	r2, #1
 800070c:	4803      	ldr	r0, [pc, #12]	; (800071c <__io_putchar+0x20>)
 800070e:	f001 fdb0 	bl	8002272 <HAL_UART_Transmit>
	return ch;
 8000712:	687b      	ldr	r3, [r7, #4]
}
 8000714:	4618      	mov	r0, r3
 8000716:	3708      	adds	r7, #8
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	200000ec 	.word	0x200000ec

08000720 <_write>:

int _write(int file, char *ptr, int len)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b086      	sub	sp, #24
 8000724:	af00      	add	r7, sp, #0
 8000726:	60f8      	str	r0, [r7, #12]
 8000728:	60b9      	str	r1, [r7, #8]
 800072a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for(DataIdx=0; DataIdx<len; DataIdx++)
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
 8000730:	e009      	b.n	8000746 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000732:	68bb      	ldr	r3, [r7, #8]
 8000734:	1c5a      	adds	r2, r3, #1
 8000736:	60ba      	str	r2, [r7, #8]
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ffde 	bl	80006fc <__io_putchar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000740:	697b      	ldr	r3, [r7, #20]
 8000742:	3301      	adds	r3, #1
 8000744:	617b      	str	r3, [r7, #20]
 8000746:	697a      	ldr	r2, [r7, #20]
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	429a      	cmp	r2, r3
 800074c:	dbf1      	blt.n	8000732 <_write+0x12>
	}

	return len;
 800074e:	687b      	ldr	r3, [r7, #4]
}
 8000750:	4618      	mov	r0, r3
 8000752:	3718      	adds	r7, #24
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}

08000758 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800075c:	f000 fa98 	bl	8000c90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000760:	f000 f80c 	bl	800077c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000764:	f7ff ff6c 	bl	8000640 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000768:	f000 f9ee 	bl	8000b48 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 800076c:	f002 fd8c 	bl	8003288 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000770:	f7ff feb0 	bl	80004d4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000774:	f002 fdac 	bl	80032d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000778:	e7fe      	b.n	8000778 <main+0x20>
	...

0800077c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b094      	sub	sp, #80	; 0x50
 8000780:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000782:	f107 0320 	add.w	r3, r7, #32
 8000786:	2230      	movs	r2, #48	; 0x30
 8000788:	2100      	movs	r1, #0
 800078a:	4618      	mov	r0, r3
 800078c:	f005 ffd7 	bl	800673e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000790:	f107 030c 	add.w	r3, r7, #12
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	605a      	str	r2, [r3, #4]
 800079a:	609a      	str	r2, [r3, #8]
 800079c:	60da      	str	r2, [r3, #12]
 800079e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a0:	2300      	movs	r3, #0
 80007a2:	60bb      	str	r3, [r7, #8]
 80007a4:	4b28      	ldr	r3, [pc, #160]	; (8000848 <SystemClock_Config+0xcc>)
 80007a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a8:	4a27      	ldr	r2, [pc, #156]	; (8000848 <SystemClock_Config+0xcc>)
 80007aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007ae:	6413      	str	r3, [r2, #64]	; 0x40
 80007b0:	4b25      	ldr	r3, [pc, #148]	; (8000848 <SystemClock_Config+0xcc>)
 80007b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007b8:	60bb      	str	r3, [r7, #8]
 80007ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007bc:	2300      	movs	r3, #0
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	4b22      	ldr	r3, [pc, #136]	; (800084c <SystemClock_Config+0xd0>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a21      	ldr	r2, [pc, #132]	; (800084c <SystemClock_Config+0xd0>)
 80007c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007ca:	6013      	str	r3, [r2, #0]
 80007cc:	4b1f      	ldr	r3, [pc, #124]	; (800084c <SystemClock_Config+0xd0>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007d4:	607b      	str	r3, [r7, #4]
 80007d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007d8:	2301      	movs	r3, #1
 80007da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007e0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e2:	2302      	movs	r3, #2
 80007e4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007e6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80007ec:	230c      	movs	r3, #12
 80007ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80007f0:	23a8      	movs	r3, #168	; 0xa8
 80007f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007f4:	2302      	movs	r3, #2
 80007f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007f8:	2304      	movs	r3, #4
 80007fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007fc:	f107 0320 	add.w	r3, r7, #32
 8000800:	4618      	mov	r0, r3
 8000802:	f000 fdb1 	bl	8001368 <HAL_RCC_OscConfig>
 8000806:	4603      	mov	r3, r0
 8000808:	2b00      	cmp	r3, #0
 800080a:	d001      	beq.n	8000810 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800080c:	f000 f832 	bl	8000874 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000810:	230f      	movs	r3, #15
 8000812:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000814:	2302      	movs	r3, #2
 8000816:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000818:	2300      	movs	r3, #0
 800081a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800081c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000820:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000822:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000826:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000828:	f107 030c 	add.w	r3, r7, #12
 800082c:	2105      	movs	r1, #5
 800082e:	4618      	mov	r0, r3
 8000830:	f001 f812 	bl	8001858 <HAL_RCC_ClockConfig>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800083a:	f000 f81b 	bl	8000874 <Error_Handler>
  }
}
 800083e:	bf00      	nop
 8000840:	3750      	adds	r7, #80	; 0x50
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	40023800 	.word	0x40023800
 800084c:	40007000 	.word	0x40007000

08000850 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a04      	ldr	r2, [pc, #16]	; (8000870 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d101      	bne.n	8000866 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000862:	f000 fa37 	bl	8000cd4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000866:	bf00      	nop
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40010000 	.word	0x40010000

08000874 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000878:	b672      	cpsid	i
}
 800087a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800087c:	e7fe      	b.n	800087c <Error_Handler+0x8>
	...

08000880 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000886:	2300      	movs	r3, #0
 8000888:	607b      	str	r3, [r7, #4]
 800088a:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <HAL_MspInit+0x54>)
 800088c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800088e:	4a11      	ldr	r2, [pc, #68]	; (80008d4 <HAL_MspInit+0x54>)
 8000890:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000894:	6453      	str	r3, [r2, #68]	; 0x44
 8000896:	4b0f      	ldr	r3, [pc, #60]	; (80008d4 <HAL_MspInit+0x54>)
 8000898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800089a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008a2:	2300      	movs	r3, #0
 80008a4:	603b      	str	r3, [r7, #0]
 80008a6:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <HAL_MspInit+0x54>)
 80008a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008aa:	4a0a      	ldr	r2, [pc, #40]	; (80008d4 <HAL_MspInit+0x54>)
 80008ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008b0:	6413      	str	r3, [r2, #64]	; 0x40
 80008b2:	4b08      	ldr	r3, [pc, #32]	; (80008d4 <HAL_MspInit+0x54>)
 80008b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ba:	603b      	str	r3, [r7, #0]
 80008bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	210f      	movs	r1, #15
 80008c2:	f06f 0001 	mvn.w	r0, #1
 80008c6:	f000 fadd 	bl	8000e84 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ca:	bf00      	nop
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	40023800 	.word	0x40023800

080008d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08c      	sub	sp, #48	; 0x30
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80008e0:	2300      	movs	r3, #0
 80008e2:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80008e4:	2300      	movs	r3, #0
 80008e6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80008e8:	2300      	movs	r3, #0
 80008ea:	60bb      	str	r3, [r7, #8]
 80008ec:	4b2f      	ldr	r3, [pc, #188]	; (80009ac <HAL_InitTick+0xd4>)
 80008ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008f0:	4a2e      	ldr	r2, [pc, #184]	; (80009ac <HAL_InitTick+0xd4>)
 80008f2:	f043 0301 	orr.w	r3, r3, #1
 80008f6:	6453      	str	r3, [r2, #68]	; 0x44
 80008f8:	4b2c      	ldr	r3, [pc, #176]	; (80009ac <HAL_InitTick+0xd4>)
 80008fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008fc:	f003 0301 	and.w	r3, r3, #1
 8000900:	60bb      	str	r3, [r7, #8]
 8000902:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000904:	f107 020c 	add.w	r2, r7, #12
 8000908:	f107 0310 	add.w	r3, r7, #16
 800090c:	4611      	mov	r1, r2
 800090e:	4618      	mov	r0, r3
 8000910:	f001 f982 	bl	8001c18 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000914:	f001 f96c 	bl	8001bf0 <HAL_RCC_GetPCLK2Freq>
 8000918:	4603      	mov	r3, r0
 800091a:	005b      	lsls	r3, r3, #1
 800091c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800091e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000920:	4a23      	ldr	r2, [pc, #140]	; (80009b0 <HAL_InitTick+0xd8>)
 8000922:	fba2 2303 	umull	r2, r3, r2, r3
 8000926:	0c9b      	lsrs	r3, r3, #18
 8000928:	3b01      	subs	r3, #1
 800092a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800092c:	4b21      	ldr	r3, [pc, #132]	; (80009b4 <HAL_InitTick+0xdc>)
 800092e:	4a22      	ldr	r2, [pc, #136]	; (80009b8 <HAL_InitTick+0xe0>)
 8000930:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000932:	4b20      	ldr	r3, [pc, #128]	; (80009b4 <HAL_InitTick+0xdc>)
 8000934:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000938:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800093a:	4a1e      	ldr	r2, [pc, #120]	; (80009b4 <HAL_InitTick+0xdc>)
 800093c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800093e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000940:	4b1c      	ldr	r3, [pc, #112]	; (80009b4 <HAL_InitTick+0xdc>)
 8000942:	2200      	movs	r2, #0
 8000944:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000946:	4b1b      	ldr	r3, [pc, #108]	; (80009b4 <HAL_InitTick+0xdc>)
 8000948:	2200      	movs	r2, #0
 800094a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800094c:	4b19      	ldr	r3, [pc, #100]	; (80009b4 <HAL_InitTick+0xdc>)
 800094e:	2200      	movs	r2, #0
 8000950:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000952:	4818      	ldr	r0, [pc, #96]	; (80009b4 <HAL_InitTick+0xdc>)
 8000954:	f001 f992 	bl	8001c7c <HAL_TIM_Base_Init>
 8000958:	4603      	mov	r3, r0
 800095a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800095e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000962:	2b00      	cmp	r3, #0
 8000964:	d11b      	bne.n	800099e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000966:	4813      	ldr	r0, [pc, #76]	; (80009b4 <HAL_InitTick+0xdc>)
 8000968:	f001 f9e2 	bl	8001d30 <HAL_TIM_Base_Start_IT>
 800096c:	4603      	mov	r3, r0
 800096e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000972:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000976:	2b00      	cmp	r3, #0
 8000978:	d111      	bne.n	800099e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800097a:	2019      	movs	r0, #25
 800097c:	f000 fa9e 	bl	8000ebc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	2b0f      	cmp	r3, #15
 8000984:	d808      	bhi.n	8000998 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000986:	2200      	movs	r2, #0
 8000988:	6879      	ldr	r1, [r7, #4]
 800098a:	2019      	movs	r0, #25
 800098c:	f000 fa7a 	bl	8000e84 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000990:	4a0a      	ldr	r2, [pc, #40]	; (80009bc <HAL_InitTick+0xe4>)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	6013      	str	r3, [r2, #0]
 8000996:	e002      	b.n	800099e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000998:	2301      	movs	r3, #1
 800099a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800099e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3730      	adds	r7, #48	; 0x30
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	40023800 	.word	0x40023800
 80009b0:	431bde83 	.word	0x431bde83
 80009b4:	200000a0 	.word	0x200000a0
 80009b8:	40010000 	.word	0x40010000
 80009bc:	20000004 	.word	0x20000004

080009c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009c4:	e7fe      	b.n	80009c4 <NMI_Handler+0x4>

080009c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009c6:	b480      	push	{r7}
 80009c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009ca:	e7fe      	b.n	80009ca <HardFault_Handler+0x4>

080009cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009d0:	e7fe      	b.n	80009d0 <MemManage_Handler+0x4>

080009d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009d2:	b480      	push	{r7}
 80009d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009d6:	e7fe      	b.n	80009d6 <BusFault_Handler+0x4>

080009d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009dc:	e7fe      	b.n	80009dc <UsageFault_Handler+0x4>

080009de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009de:	b480      	push	{r7}
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009e2:	bf00      	nop
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr

080009ec <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80009f0:	4802      	ldr	r0, [pc, #8]	; (80009fc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80009f2:	f001 fa0d 	bl	8001e10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	200000a0 	.word	0x200000a0

08000a00 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000a04:	4802      	ldr	r0, [pc, #8]	; (8000a10 <USART1_IRQHandler+0x10>)
 8000a06:	f001 fcc7 	bl	8002398 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	200000ec 	.word	0x200000ec

08000a14 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b086      	sub	sp, #24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	60f8      	str	r0, [r7, #12]
 8000a1c:	60b9      	str	r1, [r7, #8]
 8000a1e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a20:	2300      	movs	r3, #0
 8000a22:	617b      	str	r3, [r7, #20]
 8000a24:	e00a      	b.n	8000a3c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000a26:	f3af 8000 	nop.w
 8000a2a:	4601      	mov	r1, r0
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	1c5a      	adds	r2, r3, #1
 8000a30:	60ba      	str	r2, [r7, #8]
 8000a32:	b2ca      	uxtb	r2, r1
 8000a34:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	3301      	adds	r3, #1
 8000a3a:	617b      	str	r3, [r7, #20]
 8000a3c:	697a      	ldr	r2, [r7, #20]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	dbf0      	blt.n	8000a26 <_read+0x12>
	}

return len;
 8000a44:	687b      	ldr	r3, [r7, #4]
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3718      	adds	r7, #24
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}

08000a4e <_close>:
	}
	return len;
}

int _close(int file)
{
 8000a4e:	b480      	push	{r7}
 8000a50:	b083      	sub	sp, #12
 8000a52:	af00      	add	r7, sp, #0
 8000a54:	6078      	str	r0, [r7, #4]
	return -1;
 8000a56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	370c      	adds	r7, #12
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr

08000a66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a66:	b480      	push	{r7}
 8000a68:	b083      	sub	sp, #12
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
 8000a6e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a76:	605a      	str	r2, [r3, #4]
	return 0;
 8000a78:	2300      	movs	r3, #0
}
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	370c      	adds	r7, #12
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr

08000a86 <_isatty>:

int _isatty(int file)
{
 8000a86:	b480      	push	{r7}
 8000a88:	b083      	sub	sp, #12
 8000a8a:	af00      	add	r7, sp, #0
 8000a8c:	6078      	str	r0, [r7, #4]
	return 1;
 8000a8e:	2301      	movs	r3, #1
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	370c      	adds	r7, #12
 8000a94:	46bd      	mov	sp, r7
 8000a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9a:	4770      	bx	lr

08000a9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b085      	sub	sp, #20
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	60f8      	str	r0, [r7, #12]
 8000aa4:	60b9      	str	r1, [r7, #8]
 8000aa6:	607a      	str	r2, [r7, #4]
	return 0;
 8000aa8:	2300      	movs	r3, #0
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3714      	adds	r7, #20
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
	...

08000ab8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b086      	sub	sp, #24
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ac0:	4a14      	ldr	r2, [pc, #80]	; (8000b14 <_sbrk+0x5c>)
 8000ac2:	4b15      	ldr	r3, [pc, #84]	; (8000b18 <_sbrk+0x60>)
 8000ac4:	1ad3      	subs	r3, r2, r3
 8000ac6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000acc:	4b13      	ldr	r3, [pc, #76]	; (8000b1c <_sbrk+0x64>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d102      	bne.n	8000ada <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ad4:	4b11      	ldr	r3, [pc, #68]	; (8000b1c <_sbrk+0x64>)
 8000ad6:	4a12      	ldr	r2, [pc, #72]	; (8000b20 <_sbrk+0x68>)
 8000ad8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ada:	4b10      	ldr	r3, [pc, #64]	; (8000b1c <_sbrk+0x64>)
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	4413      	add	r3, r2
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	d207      	bcs.n	8000af8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ae8:	f005 fcf8 	bl	80064dc <__errno>
 8000aec:	4603      	mov	r3, r0
 8000aee:	220c      	movs	r2, #12
 8000af0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000af2:	f04f 33ff 	mov.w	r3, #4294967295
 8000af6:	e009      	b.n	8000b0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000af8:	4b08      	ldr	r3, [pc, #32]	; (8000b1c <_sbrk+0x64>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000afe:	4b07      	ldr	r3, [pc, #28]	; (8000b1c <_sbrk+0x64>)
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4413      	add	r3, r2
 8000b06:	4a05      	ldr	r2, [pc, #20]	; (8000b1c <_sbrk+0x64>)
 8000b08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b0a:	68fb      	ldr	r3, [r7, #12]
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3718      	adds	r7, #24
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	20020000 	.word	0x20020000
 8000b18:	00000400 	.word	0x00000400
 8000b1c:	200000e8 	.word	0x200000e8
 8000b20:	20004b58 	.word	0x20004b58

08000b24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b28:	4b06      	ldr	r3, [pc, #24]	; (8000b44 <SystemInit+0x20>)
 8000b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b2e:	4a05      	ldr	r2, [pc, #20]	; (8000b44 <SystemInit+0x20>)
 8000b30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b38:	bf00      	nop
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	e000ed00 	.word	0xe000ed00

08000b48 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b4c:	4b11      	ldr	r3, [pc, #68]	; (8000b94 <MX_USART1_UART_Init+0x4c>)
 8000b4e:	4a12      	ldr	r2, [pc, #72]	; (8000b98 <MX_USART1_UART_Init+0x50>)
 8000b50:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b52:	4b10      	ldr	r3, [pc, #64]	; (8000b94 <MX_USART1_UART_Init+0x4c>)
 8000b54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b58:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b5a:	4b0e      	ldr	r3, [pc, #56]	; (8000b94 <MX_USART1_UART_Init+0x4c>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b60:	4b0c      	ldr	r3, [pc, #48]	; (8000b94 <MX_USART1_UART_Init+0x4c>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b66:	4b0b      	ldr	r3, [pc, #44]	; (8000b94 <MX_USART1_UART_Init+0x4c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b6c:	4b09      	ldr	r3, [pc, #36]	; (8000b94 <MX_USART1_UART_Init+0x4c>)
 8000b6e:	220c      	movs	r2, #12
 8000b70:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b72:	4b08      	ldr	r3, [pc, #32]	; (8000b94 <MX_USART1_UART_Init+0x4c>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b78:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <MX_USART1_UART_Init+0x4c>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b7e:	4805      	ldr	r0, [pc, #20]	; (8000b94 <MX_USART1_UART_Init+0x4c>)
 8000b80:	f001 fb2a 	bl	80021d8 <HAL_UART_Init>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b8a:	f7ff fe73 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b8e:	bf00      	nop
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	200000ec 	.word	0x200000ec
 8000b98:	40011000 	.word	0x40011000

08000b9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b08a      	sub	sp, #40	; 0x28
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba4:	f107 0314 	add.w	r3, r7, #20
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]
 8000bb2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a1d      	ldr	r2, [pc, #116]	; (8000c30 <HAL_UART_MspInit+0x94>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d134      	bne.n	8000c28 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	613b      	str	r3, [r7, #16]
 8000bc2:	4b1c      	ldr	r3, [pc, #112]	; (8000c34 <HAL_UART_MspInit+0x98>)
 8000bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bc6:	4a1b      	ldr	r2, [pc, #108]	; (8000c34 <HAL_UART_MspInit+0x98>)
 8000bc8:	f043 0310 	orr.w	r3, r3, #16
 8000bcc:	6453      	str	r3, [r2, #68]	; 0x44
 8000bce:	4b19      	ldr	r3, [pc, #100]	; (8000c34 <HAL_UART_MspInit+0x98>)
 8000bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bd2:	f003 0310 	and.w	r3, r3, #16
 8000bd6:	613b      	str	r3, [r7, #16]
 8000bd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bda:	2300      	movs	r3, #0
 8000bdc:	60fb      	str	r3, [r7, #12]
 8000bde:	4b15      	ldr	r3, [pc, #84]	; (8000c34 <HAL_UART_MspInit+0x98>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be2:	4a14      	ldr	r2, [pc, #80]	; (8000c34 <HAL_UART_MspInit+0x98>)
 8000be4:	f043 0301 	orr.w	r3, r3, #1
 8000be8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bea:	4b12      	ldr	r3, [pc, #72]	; (8000c34 <HAL_UART_MspInit+0x98>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	f003 0301 	and.w	r3, r3, #1
 8000bf2:	60fb      	str	r3, [r7, #12]
 8000bf4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bf6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000bfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c00:	2301      	movs	r3, #1
 8000c02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c04:	2302      	movs	r3, #2
 8000c06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c08:	2307      	movs	r3, #7
 8000c0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0c:	f107 0314 	add.w	r3, r7, #20
 8000c10:	4619      	mov	r1, r3
 8000c12:	4809      	ldr	r0, [pc, #36]	; (8000c38 <HAL_UART_MspInit+0x9c>)
 8000c14:	f000 f9f2 	bl	8000ffc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000c18:	2200      	movs	r2, #0
 8000c1a:	2105      	movs	r1, #5
 8000c1c:	2025      	movs	r0, #37	; 0x25
 8000c1e:	f000 f931 	bl	8000e84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c22:	2025      	movs	r0, #37	; 0x25
 8000c24:	f000 f94a 	bl	8000ebc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000c28:	bf00      	nop
 8000c2a:	3728      	adds	r7, #40	; 0x28
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40011000 	.word	0x40011000
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40020000 	.word	0x40020000

08000c3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c74 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c40:	480d      	ldr	r0, [pc, #52]	; (8000c78 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c42:	490e      	ldr	r1, [pc, #56]	; (8000c7c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c44:	4a0e      	ldr	r2, [pc, #56]	; (8000c80 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c48:	e002      	b.n	8000c50 <LoopCopyDataInit>

08000c4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c4e:	3304      	adds	r3, #4

08000c50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c54:	d3f9      	bcc.n	8000c4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c56:	4a0b      	ldr	r2, [pc, #44]	; (8000c84 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c58:	4c0b      	ldr	r4, [pc, #44]	; (8000c88 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c5c:	e001      	b.n	8000c62 <LoopFillZerobss>

08000c5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c60:	3204      	adds	r2, #4

08000c62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c64:	d3fb      	bcc.n	8000c5e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c66:	f7ff ff5d 	bl	8000b24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c6a:	f005 fd33 	bl	80066d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c6e:	f7ff fd73 	bl	8000758 <main>
  bx  lr    
 8000c72:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c7c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000c80:	080071d4 	.word	0x080071d4
  ldr r2, =_sbss
 8000c84:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000c88:	20004b54 	.word	0x20004b54

08000c8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c8c:	e7fe      	b.n	8000c8c <ADC_IRQHandler>
	...

08000c90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c94:	4b0e      	ldr	r3, [pc, #56]	; (8000cd0 <HAL_Init+0x40>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a0d      	ldr	r2, [pc, #52]	; (8000cd0 <HAL_Init+0x40>)
 8000c9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ca0:	4b0b      	ldr	r3, [pc, #44]	; (8000cd0 <HAL_Init+0x40>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a0a      	ldr	r2, [pc, #40]	; (8000cd0 <HAL_Init+0x40>)
 8000ca6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000caa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cac:	4b08      	ldr	r3, [pc, #32]	; (8000cd0 <HAL_Init+0x40>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a07      	ldr	r2, [pc, #28]	; (8000cd0 <HAL_Init+0x40>)
 8000cb2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb8:	2003      	movs	r0, #3
 8000cba:	f000 f8d8 	bl	8000e6e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cbe:	200f      	movs	r0, #15
 8000cc0:	f7ff fe0a 	bl	80008d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cc4:	f7ff fddc 	bl	8000880 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cc8:	2300      	movs	r3, #0
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40023c00 	.word	0x40023c00

08000cd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cd8:	4b06      	ldr	r3, [pc, #24]	; (8000cf4 <HAL_IncTick+0x20>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	461a      	mov	r2, r3
 8000cde:	4b06      	ldr	r3, [pc, #24]	; (8000cf8 <HAL_IncTick+0x24>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	4a04      	ldr	r2, [pc, #16]	; (8000cf8 <HAL_IncTick+0x24>)
 8000ce6:	6013      	str	r3, [r2, #0]
}
 8000ce8:	bf00      	nop
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	20000008 	.word	0x20000008
 8000cf8:	20000130 	.word	0x20000130

08000cfc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  return uwTick;
 8000d00:	4b03      	ldr	r3, [pc, #12]	; (8000d10 <HAL_GetTick+0x14>)
 8000d02:	681b      	ldr	r3, [r3, #0]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	20000130 	.word	0x20000130

08000d14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	f003 0307 	and.w	r3, r3, #7
 8000d22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d24:	4b0c      	ldr	r3, [pc, #48]	; (8000d58 <__NVIC_SetPriorityGrouping+0x44>)
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d2a:	68ba      	ldr	r2, [r7, #8]
 8000d2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d30:	4013      	ands	r3, r2
 8000d32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d46:	4a04      	ldr	r2, [pc, #16]	; (8000d58 <__NVIC_SetPriorityGrouping+0x44>)
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	60d3      	str	r3, [r2, #12]
}
 8000d4c:	bf00      	nop
 8000d4e:	3714      	adds	r7, #20
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d60:	4b04      	ldr	r3, [pc, #16]	; (8000d74 <__NVIC_GetPriorityGrouping+0x18>)
 8000d62:	68db      	ldr	r3, [r3, #12]
 8000d64:	0a1b      	lsrs	r3, r3, #8
 8000d66:	f003 0307 	and.w	r3, r3, #7
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	e000ed00 	.word	0xe000ed00

08000d78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	db0b      	blt.n	8000da2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	f003 021f 	and.w	r2, r3, #31
 8000d90:	4907      	ldr	r1, [pc, #28]	; (8000db0 <__NVIC_EnableIRQ+0x38>)
 8000d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d96:	095b      	lsrs	r3, r3, #5
 8000d98:	2001      	movs	r0, #1
 8000d9a:	fa00 f202 	lsl.w	r2, r0, r2
 8000d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000da2:	bf00      	nop
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	e000e100 	.word	0xe000e100

08000db4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	4603      	mov	r3, r0
 8000dbc:	6039      	str	r1, [r7, #0]
 8000dbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	db0a      	blt.n	8000dde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	b2da      	uxtb	r2, r3
 8000dcc:	490c      	ldr	r1, [pc, #48]	; (8000e00 <__NVIC_SetPriority+0x4c>)
 8000dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd2:	0112      	lsls	r2, r2, #4
 8000dd4:	b2d2      	uxtb	r2, r2
 8000dd6:	440b      	add	r3, r1
 8000dd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ddc:	e00a      	b.n	8000df4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	b2da      	uxtb	r2, r3
 8000de2:	4908      	ldr	r1, [pc, #32]	; (8000e04 <__NVIC_SetPriority+0x50>)
 8000de4:	79fb      	ldrb	r3, [r7, #7]
 8000de6:	f003 030f 	and.w	r3, r3, #15
 8000dea:	3b04      	subs	r3, #4
 8000dec:	0112      	lsls	r2, r2, #4
 8000dee:	b2d2      	uxtb	r2, r2
 8000df0:	440b      	add	r3, r1
 8000df2:	761a      	strb	r2, [r3, #24]
}
 8000df4:	bf00      	nop
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	e000e100 	.word	0xe000e100
 8000e04:	e000ed00 	.word	0xe000ed00

08000e08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b089      	sub	sp, #36	; 0x24
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	60f8      	str	r0, [r7, #12]
 8000e10:	60b9      	str	r1, [r7, #8]
 8000e12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	f003 0307 	and.w	r3, r3, #7
 8000e1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e1c:	69fb      	ldr	r3, [r7, #28]
 8000e1e:	f1c3 0307 	rsb	r3, r3, #7
 8000e22:	2b04      	cmp	r3, #4
 8000e24:	bf28      	it	cs
 8000e26:	2304      	movcs	r3, #4
 8000e28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	3304      	adds	r3, #4
 8000e2e:	2b06      	cmp	r3, #6
 8000e30:	d902      	bls.n	8000e38 <NVIC_EncodePriority+0x30>
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	3b03      	subs	r3, #3
 8000e36:	e000      	b.n	8000e3a <NVIC_EncodePriority+0x32>
 8000e38:	2300      	movs	r3, #0
 8000e3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e40:	69bb      	ldr	r3, [r7, #24]
 8000e42:	fa02 f303 	lsl.w	r3, r2, r3
 8000e46:	43da      	mvns	r2, r3
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	401a      	ands	r2, r3
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e50:	f04f 31ff 	mov.w	r1, #4294967295
 8000e54:	697b      	ldr	r3, [r7, #20]
 8000e56:	fa01 f303 	lsl.w	r3, r1, r3
 8000e5a:	43d9      	mvns	r1, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e60:	4313      	orrs	r3, r2
         );
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3724      	adds	r7, #36	; 0x24
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr

08000e6e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	b082      	sub	sp, #8
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e76:	6878      	ldr	r0, [r7, #4]
 8000e78:	f7ff ff4c 	bl	8000d14 <__NVIC_SetPriorityGrouping>
}
 8000e7c:	bf00      	nop
 8000e7e:	3708      	adds	r7, #8
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
 8000e90:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e92:	2300      	movs	r3, #0
 8000e94:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e96:	f7ff ff61 	bl	8000d5c <__NVIC_GetPriorityGrouping>
 8000e9a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e9c:	687a      	ldr	r2, [r7, #4]
 8000e9e:	68b9      	ldr	r1, [r7, #8]
 8000ea0:	6978      	ldr	r0, [r7, #20]
 8000ea2:	f7ff ffb1 	bl	8000e08 <NVIC_EncodePriority>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eac:	4611      	mov	r1, r2
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff ff80 	bl	8000db4 <__NVIC_SetPriority>
}
 8000eb4:	bf00      	nop
 8000eb6:	3718      	adds	r7, #24
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff ff54 	bl	8000d78 <__NVIC_EnableIRQ>
}
 8000ed0:	bf00      	nop
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ee4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000ee6:	f7ff ff09 	bl	8000cfc <HAL_GetTick>
 8000eea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	2b02      	cmp	r3, #2
 8000ef6:	d008      	beq.n	8000f0a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2280      	movs	r2, #128	; 0x80
 8000efc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2200      	movs	r2, #0
 8000f02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
 8000f08:	e052      	b.n	8000fb0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f022 0216 	bic.w	r2, r2, #22
 8000f18:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	695a      	ldr	r2, [r3, #20]
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000f28:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d103      	bne.n	8000f3a <HAL_DMA_Abort+0x62>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d007      	beq.n	8000f4a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f022 0208 	bic.w	r2, r2, #8
 8000f48:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f022 0201 	bic.w	r2, r2, #1
 8000f58:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f5a:	e013      	b.n	8000f84 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000f5c:	f7ff fece 	bl	8000cfc <HAL_GetTick>
 8000f60:	4602      	mov	r2, r0
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	2b05      	cmp	r3, #5
 8000f68:	d90c      	bls.n	8000f84 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2220      	movs	r2, #32
 8000f6e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	2203      	movs	r2, #3
 8000f74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8000f80:	2303      	movs	r3, #3
 8000f82:	e015      	b.n	8000fb0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f003 0301 	and.w	r3, r3, #1
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d1e4      	bne.n	8000f5c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f96:	223f      	movs	r2, #63	; 0x3f
 8000f98:	409a      	lsls	r2, r3
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8000fae:	2300      	movs	r3, #0
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d004      	beq.n	8000fd6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2280      	movs	r2, #128	; 0x80
 8000fd0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e00c      	b.n	8000ff0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2205      	movs	r2, #5
 8000fda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f022 0201 	bic.w	r2, r2, #1
 8000fec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000fee:	2300      	movs	r3, #0
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr

08000ffc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b089      	sub	sp, #36	; 0x24
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
 8001004:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001006:	2300      	movs	r3, #0
 8001008:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800100a:	2300      	movs	r3, #0
 800100c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800100e:	2300      	movs	r3, #0
 8001010:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001012:	2300      	movs	r3, #0
 8001014:	61fb      	str	r3, [r7, #28]
 8001016:	e16b      	b.n	80012f0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001018:	2201      	movs	r2, #1
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	697a      	ldr	r2, [r7, #20]
 8001028:	4013      	ands	r3, r2
 800102a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	429a      	cmp	r2, r3
 8001032:	f040 815a 	bne.w	80012ea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f003 0303 	and.w	r3, r3, #3
 800103e:	2b01      	cmp	r3, #1
 8001040:	d005      	beq.n	800104e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800104a:	2b02      	cmp	r3, #2
 800104c:	d130      	bne.n	80010b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	2203      	movs	r2, #3
 800105a:	fa02 f303 	lsl.w	r3, r2, r3
 800105e:	43db      	mvns	r3, r3
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	4013      	ands	r3, r2
 8001064:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	68da      	ldr	r2, [r3, #12]
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	4313      	orrs	r3, r2
 8001076:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	69ba      	ldr	r2, [r7, #24]
 800107c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001084:	2201      	movs	r2, #1
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	43db      	mvns	r3, r3
 800108e:	69ba      	ldr	r2, [r7, #24]
 8001090:	4013      	ands	r3, r2
 8001092:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	091b      	lsrs	r3, r3, #4
 800109a:	f003 0201 	and.w	r2, r3, #1
 800109e:	69fb      	ldr	r3, [r7, #28]
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	69ba      	ldr	r2, [r7, #24]
 80010a6:	4313      	orrs	r3, r2
 80010a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	f003 0303 	and.w	r3, r3, #3
 80010b8:	2b03      	cmp	r3, #3
 80010ba:	d017      	beq.n	80010ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	005b      	lsls	r3, r3, #1
 80010c6:	2203      	movs	r2, #3
 80010c8:	fa02 f303 	lsl.w	r3, r2, r3
 80010cc:	43db      	mvns	r3, r3
 80010ce:	69ba      	ldr	r2, [r7, #24]
 80010d0:	4013      	ands	r3, r2
 80010d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	689a      	ldr	r2, [r3, #8]
 80010d8:	69fb      	ldr	r3, [r7, #28]
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f003 0303 	and.w	r3, r3, #3
 80010f4:	2b02      	cmp	r3, #2
 80010f6:	d123      	bne.n	8001140 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	08da      	lsrs	r2, r3, #3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3208      	adds	r2, #8
 8001100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001104:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	f003 0307 	and.w	r3, r3, #7
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	220f      	movs	r2, #15
 8001110:	fa02 f303 	lsl.w	r3, r2, r3
 8001114:	43db      	mvns	r3, r3
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	4013      	ands	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	691a      	ldr	r2, [r3, #16]
 8001120:	69fb      	ldr	r3, [r7, #28]
 8001122:	f003 0307 	and.w	r3, r3, #7
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	4313      	orrs	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	08da      	lsrs	r2, r3, #3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	3208      	adds	r2, #8
 800113a:	69b9      	ldr	r1, [r7, #24]
 800113c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	2203      	movs	r2, #3
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	43db      	mvns	r3, r3
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	4013      	ands	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f003 0203 	and.w	r2, r3, #3
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4313      	orrs	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800117c:	2b00      	cmp	r3, #0
 800117e:	f000 80b4 	beq.w	80012ea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	4b60      	ldr	r3, [pc, #384]	; (8001308 <HAL_GPIO_Init+0x30c>)
 8001188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800118a:	4a5f      	ldr	r2, [pc, #380]	; (8001308 <HAL_GPIO_Init+0x30c>)
 800118c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001190:	6453      	str	r3, [r2, #68]	; 0x44
 8001192:	4b5d      	ldr	r3, [pc, #372]	; (8001308 <HAL_GPIO_Init+0x30c>)
 8001194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001196:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800119e:	4a5b      	ldr	r2, [pc, #364]	; (800130c <HAL_GPIO_Init+0x310>)
 80011a0:	69fb      	ldr	r3, [r7, #28]
 80011a2:	089b      	lsrs	r3, r3, #2
 80011a4:	3302      	adds	r3, #2
 80011a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011ac:	69fb      	ldr	r3, [r7, #28]
 80011ae:	f003 0303 	and.w	r3, r3, #3
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	220f      	movs	r2, #15
 80011b6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ba:	43db      	mvns	r3, r3
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	4013      	ands	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a52      	ldr	r2, [pc, #328]	; (8001310 <HAL_GPIO_Init+0x314>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d02b      	beq.n	8001222 <HAL_GPIO_Init+0x226>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4a51      	ldr	r2, [pc, #324]	; (8001314 <HAL_GPIO_Init+0x318>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d025      	beq.n	800121e <HAL_GPIO_Init+0x222>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4a50      	ldr	r2, [pc, #320]	; (8001318 <HAL_GPIO_Init+0x31c>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d01f      	beq.n	800121a <HAL_GPIO_Init+0x21e>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a4f      	ldr	r2, [pc, #316]	; (800131c <HAL_GPIO_Init+0x320>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d019      	beq.n	8001216 <HAL_GPIO_Init+0x21a>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a4e      	ldr	r2, [pc, #312]	; (8001320 <HAL_GPIO_Init+0x324>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d013      	beq.n	8001212 <HAL_GPIO_Init+0x216>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4a4d      	ldr	r2, [pc, #308]	; (8001324 <HAL_GPIO_Init+0x328>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d00d      	beq.n	800120e <HAL_GPIO_Init+0x212>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4a4c      	ldr	r2, [pc, #304]	; (8001328 <HAL_GPIO_Init+0x32c>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d007      	beq.n	800120a <HAL_GPIO_Init+0x20e>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4a4b      	ldr	r2, [pc, #300]	; (800132c <HAL_GPIO_Init+0x330>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d101      	bne.n	8001206 <HAL_GPIO_Init+0x20a>
 8001202:	2307      	movs	r3, #7
 8001204:	e00e      	b.n	8001224 <HAL_GPIO_Init+0x228>
 8001206:	2308      	movs	r3, #8
 8001208:	e00c      	b.n	8001224 <HAL_GPIO_Init+0x228>
 800120a:	2306      	movs	r3, #6
 800120c:	e00a      	b.n	8001224 <HAL_GPIO_Init+0x228>
 800120e:	2305      	movs	r3, #5
 8001210:	e008      	b.n	8001224 <HAL_GPIO_Init+0x228>
 8001212:	2304      	movs	r3, #4
 8001214:	e006      	b.n	8001224 <HAL_GPIO_Init+0x228>
 8001216:	2303      	movs	r3, #3
 8001218:	e004      	b.n	8001224 <HAL_GPIO_Init+0x228>
 800121a:	2302      	movs	r3, #2
 800121c:	e002      	b.n	8001224 <HAL_GPIO_Init+0x228>
 800121e:	2301      	movs	r3, #1
 8001220:	e000      	b.n	8001224 <HAL_GPIO_Init+0x228>
 8001222:	2300      	movs	r3, #0
 8001224:	69fa      	ldr	r2, [r7, #28]
 8001226:	f002 0203 	and.w	r2, r2, #3
 800122a:	0092      	lsls	r2, r2, #2
 800122c:	4093      	lsls	r3, r2
 800122e:	69ba      	ldr	r2, [r7, #24]
 8001230:	4313      	orrs	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001234:	4935      	ldr	r1, [pc, #212]	; (800130c <HAL_GPIO_Init+0x310>)
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	089b      	lsrs	r3, r3, #2
 800123a:	3302      	adds	r3, #2
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001242:	4b3b      	ldr	r3, [pc, #236]	; (8001330 <HAL_GPIO_Init+0x334>)
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	43db      	mvns	r3, r3
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	4013      	ands	r3, r2
 8001250:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d003      	beq.n	8001266 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	4313      	orrs	r3, r2
 8001264:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001266:	4a32      	ldr	r2, [pc, #200]	; (8001330 <HAL_GPIO_Init+0x334>)
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800126c:	4b30      	ldr	r3, [pc, #192]	; (8001330 <HAL_GPIO_Init+0x334>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	43db      	mvns	r3, r3
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	4013      	ands	r3, r2
 800127a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001284:	2b00      	cmp	r3, #0
 8001286:	d003      	beq.n	8001290 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	4313      	orrs	r3, r2
 800128e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001290:	4a27      	ldr	r2, [pc, #156]	; (8001330 <HAL_GPIO_Init+0x334>)
 8001292:	69bb      	ldr	r3, [r7, #24]
 8001294:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001296:	4b26      	ldr	r3, [pc, #152]	; (8001330 <HAL_GPIO_Init+0x334>)
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	43db      	mvns	r3, r3
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	4013      	ands	r3, r2
 80012a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d003      	beq.n	80012ba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012ba:	4a1d      	ldr	r2, [pc, #116]	; (8001330 <HAL_GPIO_Init+0x334>)
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012c0:	4b1b      	ldr	r3, [pc, #108]	; (8001330 <HAL_GPIO_Init+0x334>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	43db      	mvns	r3, r3
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	4013      	ands	r3, r2
 80012ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d003      	beq.n	80012e4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012e4:	4a12      	ldr	r2, [pc, #72]	; (8001330 <HAL_GPIO_Init+0x334>)
 80012e6:	69bb      	ldr	r3, [r7, #24]
 80012e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	3301      	adds	r3, #1
 80012ee:	61fb      	str	r3, [r7, #28]
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	2b0f      	cmp	r3, #15
 80012f4:	f67f ae90 	bls.w	8001018 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012f8:	bf00      	nop
 80012fa:	bf00      	nop
 80012fc:	3724      	adds	r7, #36	; 0x24
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	40023800 	.word	0x40023800
 800130c:	40013800 	.word	0x40013800
 8001310:	40020000 	.word	0x40020000
 8001314:	40020400 	.word	0x40020400
 8001318:	40020800 	.word	0x40020800
 800131c:	40020c00 	.word	0x40020c00
 8001320:	40021000 	.word	0x40021000
 8001324:	40021400 	.word	0x40021400
 8001328:	40021800 	.word	0x40021800
 800132c:	40021c00 	.word	0x40021c00
 8001330:	40013c00 	.word	0x40013c00

08001334 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	460b      	mov	r3, r1
 800133e:	807b      	strh	r3, [r7, #2]
 8001340:	4613      	mov	r3, r2
 8001342:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001344:	787b      	ldrb	r3, [r7, #1]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d003      	beq.n	8001352 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800134a:	887a      	ldrh	r2, [r7, #2]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001350:	e003      	b.n	800135a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001352:	887b      	ldrh	r3, [r7, #2]
 8001354:	041a      	lsls	r2, r3, #16
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	619a      	str	r2, [r3, #24]
}
 800135a:	bf00      	nop
 800135c:	370c      	adds	r7, #12
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
	...

08001368 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b086      	sub	sp, #24
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d101      	bne.n	800137a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	e267      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	2b00      	cmp	r3, #0
 8001384:	d075      	beq.n	8001472 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001386:	4b88      	ldr	r3, [pc, #544]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	f003 030c 	and.w	r3, r3, #12
 800138e:	2b04      	cmp	r3, #4
 8001390:	d00c      	beq.n	80013ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001392:	4b85      	ldr	r3, [pc, #532]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800139a:	2b08      	cmp	r3, #8
 800139c:	d112      	bne.n	80013c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800139e:	4b82      	ldr	r3, [pc, #520]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80013aa:	d10b      	bne.n	80013c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013ac:	4b7e      	ldr	r3, [pc, #504]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d05b      	beq.n	8001470 <HAL_RCC_OscConfig+0x108>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d157      	bne.n	8001470 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e242      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013cc:	d106      	bne.n	80013dc <HAL_RCC_OscConfig+0x74>
 80013ce:	4b76      	ldr	r3, [pc, #472]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a75      	ldr	r2, [pc, #468]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 80013d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013d8:	6013      	str	r3, [r2, #0]
 80013da:	e01d      	b.n	8001418 <HAL_RCC_OscConfig+0xb0>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013e4:	d10c      	bne.n	8001400 <HAL_RCC_OscConfig+0x98>
 80013e6:	4b70      	ldr	r3, [pc, #448]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a6f      	ldr	r2, [pc, #444]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 80013ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	4b6d      	ldr	r3, [pc, #436]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a6c      	ldr	r2, [pc, #432]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 80013f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013fc:	6013      	str	r3, [r2, #0]
 80013fe:	e00b      	b.n	8001418 <HAL_RCC_OscConfig+0xb0>
 8001400:	4b69      	ldr	r3, [pc, #420]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a68      	ldr	r2, [pc, #416]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 8001406:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800140a:	6013      	str	r3, [r2, #0]
 800140c:	4b66      	ldr	r3, [pc, #408]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	4a65      	ldr	r2, [pc, #404]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 8001412:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001416:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d013      	beq.n	8001448 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001420:	f7ff fc6c 	bl	8000cfc <HAL_GetTick>
 8001424:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001426:	e008      	b.n	800143a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001428:	f7ff fc68 	bl	8000cfc <HAL_GetTick>
 800142c:	4602      	mov	r2, r0
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	1ad3      	subs	r3, r2, r3
 8001432:	2b64      	cmp	r3, #100	; 0x64
 8001434:	d901      	bls.n	800143a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001436:	2303      	movs	r3, #3
 8001438:	e207      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800143a:	4b5b      	ldr	r3, [pc, #364]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d0f0      	beq.n	8001428 <HAL_RCC_OscConfig+0xc0>
 8001446:	e014      	b.n	8001472 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001448:	f7ff fc58 	bl	8000cfc <HAL_GetTick>
 800144c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800144e:	e008      	b.n	8001462 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001450:	f7ff fc54 	bl	8000cfc <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	2b64      	cmp	r3, #100	; 0x64
 800145c:	d901      	bls.n	8001462 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800145e:	2303      	movs	r3, #3
 8001460:	e1f3      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001462:	4b51      	ldr	r3, [pc, #324]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d1f0      	bne.n	8001450 <HAL_RCC_OscConfig+0xe8>
 800146e:	e000      	b.n	8001472 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001470:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d063      	beq.n	8001546 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800147e:	4b4a      	ldr	r3, [pc, #296]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	f003 030c 	and.w	r3, r3, #12
 8001486:	2b00      	cmp	r3, #0
 8001488:	d00b      	beq.n	80014a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800148a:	4b47      	ldr	r3, [pc, #284]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001492:	2b08      	cmp	r3, #8
 8001494:	d11c      	bne.n	80014d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001496:	4b44      	ldr	r3, [pc, #272]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d116      	bne.n	80014d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014a2:	4b41      	ldr	r3, [pc, #260]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d005      	beq.n	80014ba <HAL_RCC_OscConfig+0x152>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	68db      	ldr	r3, [r3, #12]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d001      	beq.n	80014ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e1c7      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ba:	4b3b      	ldr	r3, [pc, #236]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	691b      	ldr	r3, [r3, #16]
 80014c6:	00db      	lsls	r3, r3, #3
 80014c8:	4937      	ldr	r1, [pc, #220]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 80014ca:	4313      	orrs	r3, r2
 80014cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ce:	e03a      	b.n	8001546 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	68db      	ldr	r3, [r3, #12]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d020      	beq.n	800151a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014d8:	4b34      	ldr	r3, [pc, #208]	; (80015ac <HAL_RCC_OscConfig+0x244>)
 80014da:	2201      	movs	r2, #1
 80014dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014de:	f7ff fc0d 	bl	8000cfc <HAL_GetTick>
 80014e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014e4:	e008      	b.n	80014f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014e6:	f7ff fc09 	bl	8000cfc <HAL_GetTick>
 80014ea:	4602      	mov	r2, r0
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	d901      	bls.n	80014f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014f4:	2303      	movs	r3, #3
 80014f6:	e1a8      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014f8:	4b2b      	ldr	r3, [pc, #172]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 0302 	and.w	r3, r3, #2
 8001500:	2b00      	cmp	r3, #0
 8001502:	d0f0      	beq.n	80014e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001504:	4b28      	ldr	r3, [pc, #160]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	691b      	ldr	r3, [r3, #16]
 8001510:	00db      	lsls	r3, r3, #3
 8001512:	4925      	ldr	r1, [pc, #148]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 8001514:	4313      	orrs	r3, r2
 8001516:	600b      	str	r3, [r1, #0]
 8001518:	e015      	b.n	8001546 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800151a:	4b24      	ldr	r3, [pc, #144]	; (80015ac <HAL_RCC_OscConfig+0x244>)
 800151c:	2200      	movs	r2, #0
 800151e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001520:	f7ff fbec 	bl	8000cfc <HAL_GetTick>
 8001524:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001526:	e008      	b.n	800153a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001528:	f7ff fbe8 	bl	8000cfc <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	2b02      	cmp	r3, #2
 8001534:	d901      	bls.n	800153a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001536:	2303      	movs	r3, #3
 8001538:	e187      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800153a:	4b1b      	ldr	r3, [pc, #108]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0302 	and.w	r3, r3, #2
 8001542:	2b00      	cmp	r3, #0
 8001544:	d1f0      	bne.n	8001528 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f003 0308 	and.w	r3, r3, #8
 800154e:	2b00      	cmp	r3, #0
 8001550:	d036      	beq.n	80015c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	695b      	ldr	r3, [r3, #20]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d016      	beq.n	8001588 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800155a:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <HAL_RCC_OscConfig+0x248>)
 800155c:	2201      	movs	r2, #1
 800155e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001560:	f7ff fbcc 	bl	8000cfc <HAL_GetTick>
 8001564:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001568:	f7ff fbc8 	bl	8000cfc <HAL_GetTick>
 800156c:	4602      	mov	r2, r0
 800156e:	693b      	ldr	r3, [r7, #16]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b02      	cmp	r3, #2
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e167      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800157a:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <HAL_RCC_OscConfig+0x240>)
 800157c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800157e:	f003 0302 	and.w	r3, r3, #2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d0f0      	beq.n	8001568 <HAL_RCC_OscConfig+0x200>
 8001586:	e01b      	b.n	80015c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001588:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <HAL_RCC_OscConfig+0x248>)
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800158e:	f7ff fbb5 	bl	8000cfc <HAL_GetTick>
 8001592:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001594:	e00e      	b.n	80015b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001596:	f7ff fbb1 	bl	8000cfc <HAL_GetTick>
 800159a:	4602      	mov	r2, r0
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d907      	bls.n	80015b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e150      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
 80015a8:	40023800 	.word	0x40023800
 80015ac:	42470000 	.word	0x42470000
 80015b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015b4:	4b88      	ldr	r3, [pc, #544]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 80015b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015b8:	f003 0302 	and.w	r3, r3, #2
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d1ea      	bne.n	8001596 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f003 0304 	and.w	r3, r3, #4
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	f000 8097 	beq.w	80016fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015ce:	2300      	movs	r3, #0
 80015d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015d2:	4b81      	ldr	r3, [pc, #516]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 80015d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d10f      	bne.n	80015fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	4b7d      	ldr	r3, [pc, #500]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 80015e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e6:	4a7c      	ldr	r2, [pc, #496]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 80015e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015ec:	6413      	str	r3, [r2, #64]	; 0x40
 80015ee:	4b7a      	ldr	r3, [pc, #488]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f6:	60bb      	str	r3, [r7, #8]
 80015f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015fa:	2301      	movs	r3, #1
 80015fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015fe:	4b77      	ldr	r3, [pc, #476]	; (80017dc <HAL_RCC_OscConfig+0x474>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001606:	2b00      	cmp	r3, #0
 8001608:	d118      	bne.n	800163c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800160a:	4b74      	ldr	r3, [pc, #464]	; (80017dc <HAL_RCC_OscConfig+0x474>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a73      	ldr	r2, [pc, #460]	; (80017dc <HAL_RCC_OscConfig+0x474>)
 8001610:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001614:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001616:	f7ff fb71 	bl	8000cfc <HAL_GetTick>
 800161a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800161c:	e008      	b.n	8001630 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800161e:	f7ff fb6d 	bl	8000cfc <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d901      	bls.n	8001630 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800162c:	2303      	movs	r3, #3
 800162e:	e10c      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001630:	4b6a      	ldr	r3, [pc, #424]	; (80017dc <HAL_RCC_OscConfig+0x474>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001638:	2b00      	cmp	r3, #0
 800163a:	d0f0      	beq.n	800161e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	2b01      	cmp	r3, #1
 8001642:	d106      	bne.n	8001652 <HAL_RCC_OscConfig+0x2ea>
 8001644:	4b64      	ldr	r3, [pc, #400]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 8001646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001648:	4a63      	ldr	r2, [pc, #396]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 800164a:	f043 0301 	orr.w	r3, r3, #1
 800164e:	6713      	str	r3, [r2, #112]	; 0x70
 8001650:	e01c      	b.n	800168c <HAL_RCC_OscConfig+0x324>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	2b05      	cmp	r3, #5
 8001658:	d10c      	bne.n	8001674 <HAL_RCC_OscConfig+0x30c>
 800165a:	4b5f      	ldr	r3, [pc, #380]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 800165c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800165e:	4a5e      	ldr	r2, [pc, #376]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 8001660:	f043 0304 	orr.w	r3, r3, #4
 8001664:	6713      	str	r3, [r2, #112]	; 0x70
 8001666:	4b5c      	ldr	r3, [pc, #368]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 8001668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800166a:	4a5b      	ldr	r2, [pc, #364]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 800166c:	f043 0301 	orr.w	r3, r3, #1
 8001670:	6713      	str	r3, [r2, #112]	; 0x70
 8001672:	e00b      	b.n	800168c <HAL_RCC_OscConfig+0x324>
 8001674:	4b58      	ldr	r3, [pc, #352]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 8001676:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001678:	4a57      	ldr	r2, [pc, #348]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 800167a:	f023 0301 	bic.w	r3, r3, #1
 800167e:	6713      	str	r3, [r2, #112]	; 0x70
 8001680:	4b55      	ldr	r3, [pc, #340]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 8001682:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001684:	4a54      	ldr	r2, [pc, #336]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 8001686:	f023 0304 	bic.w	r3, r3, #4
 800168a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d015      	beq.n	80016c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001694:	f7ff fb32 	bl	8000cfc <HAL_GetTick>
 8001698:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800169a:	e00a      	b.n	80016b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800169c:	f7ff fb2e 	bl	8000cfc <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e0cb      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b2:	4b49      	ldr	r3, [pc, #292]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 80016b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d0ee      	beq.n	800169c <HAL_RCC_OscConfig+0x334>
 80016be:	e014      	b.n	80016ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016c0:	f7ff fb1c 	bl	8000cfc <HAL_GetTick>
 80016c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016c6:	e00a      	b.n	80016de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016c8:	f7ff fb18 	bl	8000cfc <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d901      	bls.n	80016de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e0b5      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016de:	4b3e      	ldr	r3, [pc, #248]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 80016e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016e2:	f003 0302 	and.w	r3, r3, #2
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d1ee      	bne.n	80016c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80016ea:	7dfb      	ldrb	r3, [r7, #23]
 80016ec:	2b01      	cmp	r3, #1
 80016ee:	d105      	bne.n	80016fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016f0:	4b39      	ldr	r3, [pc, #228]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 80016f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f4:	4a38      	ldr	r2, [pc, #224]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 80016f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	2b00      	cmp	r3, #0
 8001702:	f000 80a1 	beq.w	8001848 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001706:	4b34      	ldr	r3, [pc, #208]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 8001708:	689b      	ldr	r3, [r3, #8]
 800170a:	f003 030c 	and.w	r3, r3, #12
 800170e:	2b08      	cmp	r3, #8
 8001710:	d05c      	beq.n	80017cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	699b      	ldr	r3, [r3, #24]
 8001716:	2b02      	cmp	r3, #2
 8001718:	d141      	bne.n	800179e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800171a:	4b31      	ldr	r3, [pc, #196]	; (80017e0 <HAL_RCC_OscConfig+0x478>)
 800171c:	2200      	movs	r2, #0
 800171e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001720:	f7ff faec 	bl	8000cfc <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001726:	e008      	b.n	800173a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001728:	f7ff fae8 	bl	8000cfc <HAL_GetTick>
 800172c:	4602      	mov	r2, r0
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	2b02      	cmp	r3, #2
 8001734:	d901      	bls.n	800173a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e087      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800173a:	4b27      	ldr	r3, [pc, #156]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d1f0      	bne.n	8001728 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	69da      	ldr	r2, [r3, #28]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6a1b      	ldr	r3, [r3, #32]
 800174e:	431a      	orrs	r2, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001754:	019b      	lsls	r3, r3, #6
 8001756:	431a      	orrs	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800175c:	085b      	lsrs	r3, r3, #1
 800175e:	3b01      	subs	r3, #1
 8001760:	041b      	lsls	r3, r3, #16
 8001762:	431a      	orrs	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001768:	061b      	lsls	r3, r3, #24
 800176a:	491b      	ldr	r1, [pc, #108]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 800176c:	4313      	orrs	r3, r2
 800176e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001770:	4b1b      	ldr	r3, [pc, #108]	; (80017e0 <HAL_RCC_OscConfig+0x478>)
 8001772:	2201      	movs	r2, #1
 8001774:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001776:	f7ff fac1 	bl	8000cfc <HAL_GetTick>
 800177a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800177c:	e008      	b.n	8001790 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800177e:	f7ff fabd 	bl	8000cfc <HAL_GetTick>
 8001782:	4602      	mov	r2, r0
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	2b02      	cmp	r3, #2
 800178a:	d901      	bls.n	8001790 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	e05c      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001790:	4b11      	ldr	r3, [pc, #68]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d0f0      	beq.n	800177e <HAL_RCC_OscConfig+0x416>
 800179c:	e054      	b.n	8001848 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800179e:	4b10      	ldr	r3, [pc, #64]	; (80017e0 <HAL_RCC_OscConfig+0x478>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a4:	f7ff faaa 	bl	8000cfc <HAL_GetTick>
 80017a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017ac:	f7ff faa6 	bl	8000cfc <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e045      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017be:	4b06      	ldr	r3, [pc, #24]	; (80017d8 <HAL_RCC_OscConfig+0x470>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1f0      	bne.n	80017ac <HAL_RCC_OscConfig+0x444>
 80017ca:	e03d      	b.n	8001848 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	699b      	ldr	r3, [r3, #24]
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d107      	bne.n	80017e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e038      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
 80017d8:	40023800 	.word	0x40023800
 80017dc:	40007000 	.word	0x40007000
 80017e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017e4:	4b1b      	ldr	r3, [pc, #108]	; (8001854 <HAL_RCC_OscConfig+0x4ec>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	699b      	ldr	r3, [r3, #24]
 80017ee:	2b01      	cmp	r3, #1
 80017f0:	d028      	beq.n	8001844 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d121      	bne.n	8001844 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800180a:	429a      	cmp	r2, r3
 800180c:	d11a      	bne.n	8001844 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001814:	4013      	ands	r3, r2
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800181a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800181c:	4293      	cmp	r3, r2
 800181e:	d111      	bne.n	8001844 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800182a:	085b      	lsrs	r3, r3, #1
 800182c:	3b01      	subs	r3, #1
 800182e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001830:	429a      	cmp	r2, r3
 8001832:	d107      	bne.n	8001844 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800183e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001840:	429a      	cmp	r2, r3
 8001842:	d001      	beq.n	8001848 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001844:	2301      	movs	r3, #1
 8001846:	e000      	b.n	800184a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3718      	adds	r7, #24
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40023800 	.word	0x40023800

08001858 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d101      	bne.n	800186c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e0cc      	b.n	8001a06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800186c:	4b68      	ldr	r3, [pc, #416]	; (8001a10 <HAL_RCC_ClockConfig+0x1b8>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f003 0307 	and.w	r3, r3, #7
 8001874:	683a      	ldr	r2, [r7, #0]
 8001876:	429a      	cmp	r2, r3
 8001878:	d90c      	bls.n	8001894 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800187a:	4b65      	ldr	r3, [pc, #404]	; (8001a10 <HAL_RCC_ClockConfig+0x1b8>)
 800187c:	683a      	ldr	r2, [r7, #0]
 800187e:	b2d2      	uxtb	r2, r2
 8001880:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001882:	4b63      	ldr	r3, [pc, #396]	; (8001a10 <HAL_RCC_ClockConfig+0x1b8>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f003 0307 	and.w	r3, r3, #7
 800188a:	683a      	ldr	r2, [r7, #0]
 800188c:	429a      	cmp	r2, r3
 800188e:	d001      	beq.n	8001894 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	e0b8      	b.n	8001a06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 0302 	and.w	r3, r3, #2
 800189c:	2b00      	cmp	r3, #0
 800189e:	d020      	beq.n	80018e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0304 	and.w	r3, r3, #4
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d005      	beq.n	80018b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018ac:	4b59      	ldr	r3, [pc, #356]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	4a58      	ldr	r2, [pc, #352]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 80018b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80018b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f003 0308 	and.w	r3, r3, #8
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d005      	beq.n	80018d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018c4:	4b53      	ldr	r3, [pc, #332]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	4a52      	ldr	r2, [pc, #328]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 80018ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80018ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018d0:	4b50      	ldr	r3, [pc, #320]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	494d      	ldr	r1, [pc, #308]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 80018de:	4313      	orrs	r3, r2
 80018e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0301 	and.w	r3, r3, #1
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d044      	beq.n	8001978 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d107      	bne.n	8001906 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018f6:	4b47      	ldr	r3, [pc, #284]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d119      	bne.n	8001936 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e07f      	b.n	8001a06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	2b02      	cmp	r3, #2
 800190c:	d003      	beq.n	8001916 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001912:	2b03      	cmp	r3, #3
 8001914:	d107      	bne.n	8001926 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001916:	4b3f      	ldr	r3, [pc, #252]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d109      	bne.n	8001936 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e06f      	b.n	8001a06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001926:	4b3b      	ldr	r3, [pc, #236]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d101      	bne.n	8001936 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e067      	b.n	8001a06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001936:	4b37      	ldr	r3, [pc, #220]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	f023 0203 	bic.w	r2, r3, #3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	4934      	ldr	r1, [pc, #208]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 8001944:	4313      	orrs	r3, r2
 8001946:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001948:	f7ff f9d8 	bl	8000cfc <HAL_GetTick>
 800194c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800194e:	e00a      	b.n	8001966 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001950:	f7ff f9d4 	bl	8000cfc <HAL_GetTick>
 8001954:	4602      	mov	r2, r0
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	f241 3288 	movw	r2, #5000	; 0x1388
 800195e:	4293      	cmp	r3, r2
 8001960:	d901      	bls.n	8001966 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e04f      	b.n	8001a06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001966:	4b2b      	ldr	r3, [pc, #172]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	f003 020c 	and.w	r2, r3, #12
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	429a      	cmp	r2, r3
 8001976:	d1eb      	bne.n	8001950 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001978:	4b25      	ldr	r3, [pc, #148]	; (8001a10 <HAL_RCC_ClockConfig+0x1b8>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0307 	and.w	r3, r3, #7
 8001980:	683a      	ldr	r2, [r7, #0]
 8001982:	429a      	cmp	r2, r3
 8001984:	d20c      	bcs.n	80019a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001986:	4b22      	ldr	r3, [pc, #136]	; (8001a10 <HAL_RCC_ClockConfig+0x1b8>)
 8001988:	683a      	ldr	r2, [r7, #0]
 800198a:	b2d2      	uxtb	r2, r2
 800198c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800198e:	4b20      	ldr	r3, [pc, #128]	; (8001a10 <HAL_RCC_ClockConfig+0x1b8>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	683a      	ldr	r2, [r7, #0]
 8001998:	429a      	cmp	r2, r3
 800199a:	d001      	beq.n	80019a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800199c:	2301      	movs	r3, #1
 800199e:	e032      	b.n	8001a06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0304 	and.w	r3, r3, #4
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d008      	beq.n	80019be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019ac:	4b19      	ldr	r3, [pc, #100]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	4916      	ldr	r1, [pc, #88]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 80019ba:	4313      	orrs	r3, r2
 80019bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 0308 	and.w	r3, r3, #8
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d009      	beq.n	80019de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019ca:	4b12      	ldr	r3, [pc, #72]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 80019cc:	689b      	ldr	r3, [r3, #8]
 80019ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	691b      	ldr	r3, [r3, #16]
 80019d6:	00db      	lsls	r3, r3, #3
 80019d8:	490e      	ldr	r1, [pc, #56]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 80019da:	4313      	orrs	r3, r2
 80019dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019de:	f000 f821 	bl	8001a24 <HAL_RCC_GetSysClockFreq>
 80019e2:	4602      	mov	r2, r0
 80019e4:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <HAL_RCC_ClockConfig+0x1bc>)
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	091b      	lsrs	r3, r3, #4
 80019ea:	f003 030f 	and.w	r3, r3, #15
 80019ee:	490a      	ldr	r1, [pc, #40]	; (8001a18 <HAL_RCC_ClockConfig+0x1c0>)
 80019f0:	5ccb      	ldrb	r3, [r1, r3]
 80019f2:	fa22 f303 	lsr.w	r3, r2, r3
 80019f6:	4a09      	ldr	r2, [pc, #36]	; (8001a1c <HAL_RCC_ClockConfig+0x1c4>)
 80019f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80019fa:	4b09      	ldr	r3, [pc, #36]	; (8001a20 <HAL_RCC_ClockConfig+0x1c8>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7fe ff6a 	bl	80008d8 <HAL_InitTick>

  return HAL_OK;
 8001a04:	2300      	movs	r3, #0
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40023c00 	.word	0x40023c00
 8001a14:	40023800 	.word	0x40023800
 8001a18:	08007148 	.word	0x08007148
 8001a1c:	20000000 	.word	0x20000000
 8001a20:	20000004 	.word	0x20000004

08001a24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a28:	b090      	sub	sp, #64	; 0x40
 8001a2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	637b      	str	r3, [r7, #52]	; 0x34
 8001a30:	2300      	movs	r3, #0
 8001a32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001a34:	2300      	movs	r3, #0
 8001a36:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a3c:	4b59      	ldr	r3, [pc, #356]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f003 030c 	and.w	r3, r3, #12
 8001a44:	2b08      	cmp	r3, #8
 8001a46:	d00d      	beq.n	8001a64 <HAL_RCC_GetSysClockFreq+0x40>
 8001a48:	2b08      	cmp	r3, #8
 8001a4a:	f200 80a1 	bhi.w	8001b90 <HAL_RCC_GetSysClockFreq+0x16c>
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d002      	beq.n	8001a58 <HAL_RCC_GetSysClockFreq+0x34>
 8001a52:	2b04      	cmp	r3, #4
 8001a54:	d003      	beq.n	8001a5e <HAL_RCC_GetSysClockFreq+0x3a>
 8001a56:	e09b      	b.n	8001b90 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a58:	4b53      	ldr	r3, [pc, #332]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001a5a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001a5c:	e09b      	b.n	8001b96 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a5e:	4b53      	ldr	r3, [pc, #332]	; (8001bac <HAL_RCC_GetSysClockFreq+0x188>)
 8001a60:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001a62:	e098      	b.n	8001b96 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a64:	4b4f      	ldr	r3, [pc, #316]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a6c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a6e:	4b4d      	ldr	r3, [pc, #308]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d028      	beq.n	8001acc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a7a:	4b4a      	ldr	r3, [pc, #296]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	099b      	lsrs	r3, r3, #6
 8001a80:	2200      	movs	r2, #0
 8001a82:	623b      	str	r3, [r7, #32]
 8001a84:	627a      	str	r2, [r7, #36]	; 0x24
 8001a86:	6a3b      	ldr	r3, [r7, #32]
 8001a88:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4b47      	ldr	r3, [pc, #284]	; (8001bac <HAL_RCC_GetSysClockFreq+0x188>)
 8001a90:	fb03 f201 	mul.w	r2, r3, r1
 8001a94:	2300      	movs	r3, #0
 8001a96:	fb00 f303 	mul.w	r3, r0, r3
 8001a9a:	4413      	add	r3, r2
 8001a9c:	4a43      	ldr	r2, [pc, #268]	; (8001bac <HAL_RCC_GetSysClockFreq+0x188>)
 8001a9e:	fba0 1202 	umull	r1, r2, r0, r2
 8001aa2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001aa4:	460a      	mov	r2, r1
 8001aa6:	62ba      	str	r2, [r7, #40]	; 0x28
 8001aa8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001aaa:	4413      	add	r3, r2
 8001aac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	61bb      	str	r3, [r7, #24]
 8001ab4:	61fa      	str	r2, [r7, #28]
 8001ab6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001aba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001abe:	f7fe fb87 	bl	80001d0 <__aeabi_uldivmod>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001aca:	e053      	b.n	8001b74 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001acc:	4b35      	ldr	r3, [pc, #212]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	099b      	lsrs	r3, r3, #6
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	613b      	str	r3, [r7, #16]
 8001ad6:	617a      	str	r2, [r7, #20]
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001ade:	f04f 0b00 	mov.w	fp, #0
 8001ae2:	4652      	mov	r2, sl
 8001ae4:	465b      	mov	r3, fp
 8001ae6:	f04f 0000 	mov.w	r0, #0
 8001aea:	f04f 0100 	mov.w	r1, #0
 8001aee:	0159      	lsls	r1, r3, #5
 8001af0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001af4:	0150      	lsls	r0, r2, #5
 8001af6:	4602      	mov	r2, r0
 8001af8:	460b      	mov	r3, r1
 8001afa:	ebb2 080a 	subs.w	r8, r2, sl
 8001afe:	eb63 090b 	sbc.w	r9, r3, fp
 8001b02:	f04f 0200 	mov.w	r2, #0
 8001b06:	f04f 0300 	mov.w	r3, #0
 8001b0a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001b0e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001b12:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001b16:	ebb2 0408 	subs.w	r4, r2, r8
 8001b1a:	eb63 0509 	sbc.w	r5, r3, r9
 8001b1e:	f04f 0200 	mov.w	r2, #0
 8001b22:	f04f 0300 	mov.w	r3, #0
 8001b26:	00eb      	lsls	r3, r5, #3
 8001b28:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b2c:	00e2      	lsls	r2, r4, #3
 8001b2e:	4614      	mov	r4, r2
 8001b30:	461d      	mov	r5, r3
 8001b32:	eb14 030a 	adds.w	r3, r4, sl
 8001b36:	603b      	str	r3, [r7, #0]
 8001b38:	eb45 030b 	adc.w	r3, r5, fp
 8001b3c:	607b      	str	r3, [r7, #4]
 8001b3e:	f04f 0200 	mov.w	r2, #0
 8001b42:	f04f 0300 	mov.w	r3, #0
 8001b46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b4a:	4629      	mov	r1, r5
 8001b4c:	028b      	lsls	r3, r1, #10
 8001b4e:	4621      	mov	r1, r4
 8001b50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b54:	4621      	mov	r1, r4
 8001b56:	028a      	lsls	r2, r1, #10
 8001b58:	4610      	mov	r0, r2
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b5e:	2200      	movs	r2, #0
 8001b60:	60bb      	str	r3, [r7, #8]
 8001b62:	60fa      	str	r2, [r7, #12]
 8001b64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b68:	f7fe fb32 	bl	80001d0 <__aeabi_uldivmod>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	460b      	mov	r3, r1
 8001b70:	4613      	mov	r3, r2
 8001b72:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b74:	4b0b      	ldr	r3, [pc, #44]	; (8001ba4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	0c1b      	lsrs	r3, r3, #16
 8001b7a:	f003 0303 	and.w	r3, r3, #3
 8001b7e:	3301      	adds	r3, #1
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001b84:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001b86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b8c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001b8e:	e002      	b.n	8001b96 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b90:	4b05      	ldr	r3, [pc, #20]	; (8001ba8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001b92:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001b94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3740      	adds	r7, #64	; 0x40
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ba2:	bf00      	nop
 8001ba4:	40023800 	.word	0x40023800
 8001ba8:	00f42400 	.word	0x00f42400
 8001bac:	016e3600 	.word	0x016e3600

08001bb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bb4:	4b03      	ldr	r3, [pc, #12]	; (8001bc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	20000000 	.word	0x20000000

08001bc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001bcc:	f7ff fff0 	bl	8001bb0 <HAL_RCC_GetHCLKFreq>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	4b05      	ldr	r3, [pc, #20]	; (8001be8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	0a9b      	lsrs	r3, r3, #10
 8001bd8:	f003 0307 	and.w	r3, r3, #7
 8001bdc:	4903      	ldr	r1, [pc, #12]	; (8001bec <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bde:	5ccb      	ldrb	r3, [r1, r3]
 8001be0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	40023800 	.word	0x40023800
 8001bec:	08007158 	.word	0x08007158

08001bf0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001bf4:	f7ff ffdc 	bl	8001bb0 <HAL_RCC_GetHCLKFreq>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	4b05      	ldr	r3, [pc, #20]	; (8001c10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	0b5b      	lsrs	r3, r3, #13
 8001c00:	f003 0307 	and.w	r3, r3, #7
 8001c04:	4903      	ldr	r1, [pc, #12]	; (8001c14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c06:	5ccb      	ldrb	r3, [r1, r3]
 8001c08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40023800 	.word	0x40023800
 8001c14:	08007158 	.word	0x08007158

08001c18 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	220f      	movs	r2, #15
 8001c26:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c28:	4b12      	ldr	r3, [pc, #72]	; (8001c74 <HAL_RCC_GetClockConfig+0x5c>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f003 0203 	and.w	r2, r3, #3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c34:	4b0f      	ldr	r3, [pc, #60]	; (8001c74 <HAL_RCC_GetClockConfig+0x5c>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c40:	4b0c      	ldr	r3, [pc, #48]	; (8001c74 <HAL_RCC_GetClockConfig+0x5c>)
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c4c:	4b09      	ldr	r3, [pc, #36]	; (8001c74 <HAL_RCC_GetClockConfig+0x5c>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	08db      	lsrs	r3, r3, #3
 8001c52:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c5a:	4b07      	ldr	r3, [pc, #28]	; (8001c78 <HAL_RCC_GetClockConfig+0x60>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0207 	and.w	r2, r3, #7
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	601a      	str	r2, [r3, #0]
}
 8001c66:	bf00      	nop
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	40023800 	.word	0x40023800
 8001c78:	40023c00 	.word	0x40023c00

08001c7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d101      	bne.n	8001c8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e041      	b.n	8001d12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d106      	bne.n	8001ca8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f000 f839 	bl	8001d1a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2202      	movs	r2, #2
 8001cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	3304      	adds	r3, #4
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4610      	mov	r0, r2
 8001cbc:	f000 f9d8 	bl	8002070 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	b083      	sub	sp, #12
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d22:	bf00      	nop
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
	...

08001d30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b085      	sub	sp, #20
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d001      	beq.n	8001d48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e04e      	b.n	8001de6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2202      	movs	r2, #2
 8001d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	68da      	ldr	r2, [r3, #12]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f042 0201 	orr.w	r2, r2, #1
 8001d5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a23      	ldr	r2, [pc, #140]	; (8001df4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d022      	beq.n	8001db0 <HAL_TIM_Base_Start_IT+0x80>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d72:	d01d      	beq.n	8001db0 <HAL_TIM_Base_Start_IT+0x80>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a1f      	ldr	r2, [pc, #124]	; (8001df8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d018      	beq.n	8001db0 <HAL_TIM_Base_Start_IT+0x80>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a1e      	ldr	r2, [pc, #120]	; (8001dfc <HAL_TIM_Base_Start_IT+0xcc>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d013      	beq.n	8001db0 <HAL_TIM_Base_Start_IT+0x80>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a1c      	ldr	r2, [pc, #112]	; (8001e00 <HAL_TIM_Base_Start_IT+0xd0>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d00e      	beq.n	8001db0 <HAL_TIM_Base_Start_IT+0x80>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a1b      	ldr	r2, [pc, #108]	; (8001e04 <HAL_TIM_Base_Start_IT+0xd4>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d009      	beq.n	8001db0 <HAL_TIM_Base_Start_IT+0x80>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a19      	ldr	r2, [pc, #100]	; (8001e08 <HAL_TIM_Base_Start_IT+0xd8>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d004      	beq.n	8001db0 <HAL_TIM_Base_Start_IT+0x80>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a18      	ldr	r2, [pc, #96]	; (8001e0c <HAL_TIM_Base_Start_IT+0xdc>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d111      	bne.n	8001dd4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f003 0307 	and.w	r3, r3, #7
 8001dba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2b06      	cmp	r3, #6
 8001dc0:	d010      	beq.n	8001de4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f042 0201 	orr.w	r2, r2, #1
 8001dd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dd2:	e007      	b.n	8001de4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f042 0201 	orr.w	r2, r2, #1
 8001de2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	40010000 	.word	0x40010000
 8001df8:	40000400 	.word	0x40000400
 8001dfc:	40000800 	.word	0x40000800
 8001e00:	40000c00 	.word	0x40000c00
 8001e04:	40010400 	.word	0x40010400
 8001e08:	40014000 	.word	0x40014000
 8001e0c:	40001800 	.word	0x40001800

08001e10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	691b      	ldr	r3, [r3, #16]
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d122      	bne.n	8001e6c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	f003 0302 	and.w	r3, r3, #2
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d11b      	bne.n	8001e6c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f06f 0202 	mvn.w	r2, #2
 8001e3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2201      	movs	r2, #1
 8001e42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	699b      	ldr	r3, [r3, #24]
 8001e4a:	f003 0303 	and.w	r3, r3, #3
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d003      	beq.n	8001e5a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f000 f8ee 	bl	8002034 <HAL_TIM_IC_CaptureCallback>
 8001e58:	e005      	b.n	8001e66 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 f8e0 	bl	8002020 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f000 f8f1 	bl	8002048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	691b      	ldr	r3, [r3, #16]
 8001e72:	f003 0304 	and.w	r3, r3, #4
 8001e76:	2b04      	cmp	r3, #4
 8001e78:	d122      	bne.n	8001ec0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	f003 0304 	and.w	r3, r3, #4
 8001e84:	2b04      	cmp	r3, #4
 8001e86:	d11b      	bne.n	8001ec0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f06f 0204 	mvn.w	r2, #4
 8001e90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2202      	movs	r2, #2
 8001e96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	699b      	ldr	r3, [r3, #24]
 8001e9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f000 f8c4 	bl	8002034 <HAL_TIM_IC_CaptureCallback>
 8001eac:	e005      	b.n	8001eba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f000 f8b6 	bl	8002020 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f000 f8c7 	bl	8002048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	691b      	ldr	r3, [r3, #16]
 8001ec6:	f003 0308 	and.w	r3, r3, #8
 8001eca:	2b08      	cmp	r3, #8
 8001ecc:	d122      	bne.n	8001f14 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	f003 0308 	and.w	r3, r3, #8
 8001ed8:	2b08      	cmp	r3, #8
 8001eda:	d11b      	bne.n	8001f14 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f06f 0208 	mvn.w	r2, #8
 8001ee4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2204      	movs	r2, #4
 8001eea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	69db      	ldr	r3, [r3, #28]
 8001ef2:	f003 0303 	and.w	r3, r3, #3
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d003      	beq.n	8001f02 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f000 f89a 	bl	8002034 <HAL_TIM_IC_CaptureCallback>
 8001f00:	e005      	b.n	8001f0e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f000 f88c 	bl	8002020 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	f000 f89d 	bl	8002048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2200      	movs	r2, #0
 8001f12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	f003 0310 	and.w	r3, r3, #16
 8001f1e:	2b10      	cmp	r3, #16
 8001f20:	d122      	bne.n	8001f68 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	68db      	ldr	r3, [r3, #12]
 8001f28:	f003 0310 	and.w	r3, r3, #16
 8001f2c:	2b10      	cmp	r3, #16
 8001f2e:	d11b      	bne.n	8001f68 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f06f 0210 	mvn.w	r2, #16
 8001f38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2208      	movs	r2, #8
 8001f3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d003      	beq.n	8001f56 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f000 f870 	bl	8002034 <HAL_TIM_IC_CaptureCallback>
 8001f54:	e005      	b.n	8001f62 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f000 f862 	bl	8002020 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f000 f873 	bl	8002048 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	f003 0301 	and.w	r3, r3, #1
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d10e      	bne.n	8001f94 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	f003 0301 	and.w	r3, r3, #1
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d107      	bne.n	8001f94 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f06f 0201 	mvn.w	r2, #1
 8001f8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f7fe fc5e 	bl	8000850 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f9e:	2b80      	cmp	r3, #128	; 0x80
 8001fa0:	d10e      	bne.n	8001fc0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fac:	2b80      	cmp	r3, #128	; 0x80
 8001fae:	d107      	bne.n	8001fc0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001fb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f000 f902 	bl	80021c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	691b      	ldr	r3, [r3, #16]
 8001fc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fca:	2b40      	cmp	r3, #64	; 0x40
 8001fcc:	d10e      	bne.n	8001fec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fd8:	2b40      	cmp	r3, #64	; 0x40
 8001fda:	d107      	bne.n	8001fec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001fe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 f838 	bl	800205c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	691b      	ldr	r3, [r3, #16]
 8001ff2:	f003 0320 	and.w	r3, r3, #32
 8001ff6:	2b20      	cmp	r3, #32
 8001ff8:	d10e      	bne.n	8002018 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	f003 0320 	and.w	r3, r3, #32
 8002004:	2b20      	cmp	r3, #32
 8002006:	d107      	bne.n	8002018 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f06f 0220 	mvn.w	r2, #32
 8002010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f000 f8cc 	bl	80021b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002018:	bf00      	nop
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002050:	bf00      	nop
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002070:	b480      	push	{r7}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	4a40      	ldr	r2, [pc, #256]	; (8002184 <TIM_Base_SetConfig+0x114>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d013      	beq.n	80020b0 <TIM_Base_SetConfig+0x40>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800208e:	d00f      	beq.n	80020b0 <TIM_Base_SetConfig+0x40>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4a3d      	ldr	r2, [pc, #244]	; (8002188 <TIM_Base_SetConfig+0x118>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d00b      	beq.n	80020b0 <TIM_Base_SetConfig+0x40>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	4a3c      	ldr	r2, [pc, #240]	; (800218c <TIM_Base_SetConfig+0x11c>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d007      	beq.n	80020b0 <TIM_Base_SetConfig+0x40>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a3b      	ldr	r2, [pc, #236]	; (8002190 <TIM_Base_SetConfig+0x120>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d003      	beq.n	80020b0 <TIM_Base_SetConfig+0x40>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a3a      	ldr	r2, [pc, #232]	; (8002194 <TIM_Base_SetConfig+0x124>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d108      	bne.n	80020c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	68fa      	ldr	r2, [r7, #12]
 80020be:	4313      	orrs	r3, r2
 80020c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a2f      	ldr	r2, [pc, #188]	; (8002184 <TIM_Base_SetConfig+0x114>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d02b      	beq.n	8002122 <TIM_Base_SetConfig+0xb2>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020d0:	d027      	beq.n	8002122 <TIM_Base_SetConfig+0xb2>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a2c      	ldr	r2, [pc, #176]	; (8002188 <TIM_Base_SetConfig+0x118>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d023      	beq.n	8002122 <TIM_Base_SetConfig+0xb2>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a2b      	ldr	r2, [pc, #172]	; (800218c <TIM_Base_SetConfig+0x11c>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d01f      	beq.n	8002122 <TIM_Base_SetConfig+0xb2>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a2a      	ldr	r2, [pc, #168]	; (8002190 <TIM_Base_SetConfig+0x120>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d01b      	beq.n	8002122 <TIM_Base_SetConfig+0xb2>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a29      	ldr	r2, [pc, #164]	; (8002194 <TIM_Base_SetConfig+0x124>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d017      	beq.n	8002122 <TIM_Base_SetConfig+0xb2>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a28      	ldr	r2, [pc, #160]	; (8002198 <TIM_Base_SetConfig+0x128>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d013      	beq.n	8002122 <TIM_Base_SetConfig+0xb2>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a27      	ldr	r2, [pc, #156]	; (800219c <TIM_Base_SetConfig+0x12c>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d00f      	beq.n	8002122 <TIM_Base_SetConfig+0xb2>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a26      	ldr	r2, [pc, #152]	; (80021a0 <TIM_Base_SetConfig+0x130>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d00b      	beq.n	8002122 <TIM_Base_SetConfig+0xb2>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a25      	ldr	r2, [pc, #148]	; (80021a4 <TIM_Base_SetConfig+0x134>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d007      	beq.n	8002122 <TIM_Base_SetConfig+0xb2>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4a24      	ldr	r2, [pc, #144]	; (80021a8 <TIM_Base_SetConfig+0x138>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d003      	beq.n	8002122 <TIM_Base_SetConfig+0xb2>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a23      	ldr	r2, [pc, #140]	; (80021ac <TIM_Base_SetConfig+0x13c>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d108      	bne.n	8002134 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002128:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	68fa      	ldr	r2, [r7, #12]
 8002130:	4313      	orrs	r3, r2
 8002132:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	695b      	ldr	r3, [r3, #20]
 800213e:	4313      	orrs	r3, r2
 8002140:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	68fa      	ldr	r2, [r7, #12]
 8002146:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	689a      	ldr	r2, [r3, #8]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4a0a      	ldr	r2, [pc, #40]	; (8002184 <TIM_Base_SetConfig+0x114>)
 800215c:	4293      	cmp	r3, r2
 800215e:	d003      	beq.n	8002168 <TIM_Base_SetConfig+0xf8>
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	4a0c      	ldr	r2, [pc, #48]	; (8002194 <TIM_Base_SetConfig+0x124>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d103      	bne.n	8002170 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	691a      	ldr	r2, [r3, #16]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2201      	movs	r2, #1
 8002174:	615a      	str	r2, [r3, #20]
}
 8002176:	bf00      	nop
 8002178:	3714      	adds	r7, #20
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	40010000 	.word	0x40010000
 8002188:	40000400 	.word	0x40000400
 800218c:	40000800 	.word	0x40000800
 8002190:	40000c00 	.word	0x40000c00
 8002194:	40010400 	.word	0x40010400
 8002198:	40014000 	.word	0x40014000
 800219c:	40014400 	.word	0x40014400
 80021a0:	40014800 	.word	0x40014800
 80021a4:	40001800 	.word	0x40001800
 80021a8:	40001c00 	.word	0x40001c00
 80021ac:	40002000 	.word	0x40002000

080021b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d101      	bne.n	80021ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e03f      	b.n	800226a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d106      	bne.n	8002204 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f7fe fccc 	bl	8000b9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2224      	movs	r2, #36	; 0x24
 8002208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	68da      	ldr	r2, [r3, #12]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800221a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f000 fd7b 	bl	8002d18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	691a      	ldr	r2, [r3, #16]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002230:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	695a      	ldr	r2, [r3, #20]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002240:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	68da      	ldr	r2, [r3, #12]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002250:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2220      	movs	r2, #32
 800225c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2220      	movs	r2, #32
 8002264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002272:	b580      	push	{r7, lr}
 8002274:	b08a      	sub	sp, #40	; 0x28
 8002276:	af02      	add	r7, sp, #8
 8002278:	60f8      	str	r0, [r7, #12]
 800227a:	60b9      	str	r1, [r7, #8]
 800227c:	603b      	str	r3, [r7, #0]
 800227e:	4613      	mov	r3, r2
 8002280:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b20      	cmp	r3, #32
 8002290:	d17c      	bne.n	800238c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d002      	beq.n	800229e <HAL_UART_Transmit+0x2c>
 8002298:	88fb      	ldrh	r3, [r7, #6]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d101      	bne.n	80022a2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e075      	b.n	800238e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d101      	bne.n	80022b0 <HAL_UART_Transmit+0x3e>
 80022ac:	2302      	movs	r3, #2
 80022ae:	e06e      	b.n	800238e <HAL_UART_Transmit+0x11c>
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2200      	movs	r2, #0
 80022bc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2221      	movs	r2, #33	; 0x21
 80022c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80022c6:	f7fe fd19 	bl	8000cfc <HAL_GetTick>
 80022ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	88fa      	ldrh	r2, [r7, #6]
 80022d0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	88fa      	ldrh	r2, [r7, #6]
 80022d6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022e0:	d108      	bne.n	80022f4 <HAL_UART_Transmit+0x82>
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d104      	bne.n	80022f4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80022ea:	2300      	movs	r3, #0
 80022ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	61bb      	str	r3, [r7, #24]
 80022f2:	e003      	b.n	80022fc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022f8:	2300      	movs	r3, #0
 80022fa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2200      	movs	r2, #0
 8002300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002304:	e02a      	b.n	800235c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	9300      	str	r3, [sp, #0]
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	2200      	movs	r2, #0
 800230e:	2180      	movs	r1, #128	; 0x80
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	f000 faf9 	bl	8002908 <UART_WaitOnFlagUntilTimeout>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e036      	b.n	800238e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d10b      	bne.n	800233e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	881b      	ldrh	r3, [r3, #0]
 800232a:	461a      	mov	r2, r3
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002334:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	3302      	adds	r3, #2
 800233a:	61bb      	str	r3, [r7, #24]
 800233c:	e007      	b.n	800234e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	781a      	ldrb	r2, [r3, #0]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	3301      	adds	r3, #1
 800234c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002352:	b29b      	uxth	r3, r3
 8002354:	3b01      	subs	r3, #1
 8002356:	b29a      	uxth	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002360:	b29b      	uxth	r3, r3
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1cf      	bne.n	8002306 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	9300      	str	r3, [sp, #0]
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	2200      	movs	r2, #0
 800236e:	2140      	movs	r1, #64	; 0x40
 8002370:	68f8      	ldr	r0, [r7, #12]
 8002372:	f000 fac9 	bl	8002908 <UART_WaitOnFlagUntilTimeout>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800237c:	2303      	movs	r3, #3
 800237e:	e006      	b.n	800238e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2220      	movs	r2, #32
 8002384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002388:	2300      	movs	r3, #0
 800238a:	e000      	b.n	800238e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800238c:	2302      	movs	r3, #2
  }
}
 800238e:	4618      	mov	r0, r3
 8002390:	3720      	adds	r7, #32
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
	...

08002398 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b0ba      	sub	sp, #232	; 0xe8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80023be:	2300      	movs	r3, #0
 80023c0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80023c4:	2300      	movs	r3, #0
 80023c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80023ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023ce:	f003 030f 	and.w	r3, r3, #15
 80023d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80023d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d10f      	bne.n	80023fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80023de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023e2:	f003 0320 	and.w	r3, r3, #32
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d009      	beq.n	80023fe <HAL_UART_IRQHandler+0x66>
 80023ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023ee:	f003 0320 	and.w	r3, r3, #32
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d003      	beq.n	80023fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f000 fbd3 	bl	8002ba2 <UART_Receive_IT>
      return;
 80023fc:	e256      	b.n	80028ac <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80023fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002402:	2b00      	cmp	r3, #0
 8002404:	f000 80de 	beq.w	80025c4 <HAL_UART_IRQHandler+0x22c>
 8002408:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800240c:	f003 0301 	and.w	r3, r3, #1
 8002410:	2b00      	cmp	r3, #0
 8002412:	d106      	bne.n	8002422 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002418:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800241c:	2b00      	cmp	r3, #0
 800241e:	f000 80d1 	beq.w	80025c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002426:	f003 0301 	and.w	r3, r3, #1
 800242a:	2b00      	cmp	r3, #0
 800242c:	d00b      	beq.n	8002446 <HAL_UART_IRQHandler+0xae>
 800242e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002436:	2b00      	cmp	r3, #0
 8002438:	d005      	beq.n	8002446 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243e:	f043 0201 	orr.w	r2, r3, #1
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800244a:	f003 0304 	and.w	r3, r3, #4
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00b      	beq.n	800246a <HAL_UART_IRQHandler+0xd2>
 8002452:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b00      	cmp	r3, #0
 800245c:	d005      	beq.n	800246a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	f043 0202 	orr.w	r2, r3, #2
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800246a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800246e:	f003 0302 	and.w	r3, r3, #2
 8002472:	2b00      	cmp	r3, #0
 8002474:	d00b      	beq.n	800248e <HAL_UART_IRQHandler+0xf6>
 8002476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b00      	cmp	r3, #0
 8002480:	d005      	beq.n	800248e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002486:	f043 0204 	orr.w	r2, r3, #4
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800248e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002492:	f003 0308 	and.w	r3, r3, #8
 8002496:	2b00      	cmp	r3, #0
 8002498:	d011      	beq.n	80024be <HAL_UART_IRQHandler+0x126>
 800249a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800249e:	f003 0320 	and.w	r3, r3, #32
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d105      	bne.n	80024b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80024a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d005      	beq.n	80024be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b6:	f043 0208 	orr.w	r2, r3, #8
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	f000 81ed 	beq.w	80028a2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024cc:	f003 0320 	and.w	r3, r3, #32
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d008      	beq.n	80024e6 <HAL_UART_IRQHandler+0x14e>
 80024d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024d8:	f003 0320 	and.w	r3, r3, #32
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d002      	beq.n	80024e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f000 fb5e 	bl	8002ba2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	695b      	ldr	r3, [r3, #20]
 80024ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024f0:	2b40      	cmp	r3, #64	; 0x40
 80024f2:	bf0c      	ite	eq
 80024f4:	2301      	moveq	r3, #1
 80024f6:	2300      	movne	r3, #0
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002502:	f003 0308 	and.w	r3, r3, #8
 8002506:	2b00      	cmp	r3, #0
 8002508:	d103      	bne.n	8002512 <HAL_UART_IRQHandler+0x17a>
 800250a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800250e:	2b00      	cmp	r3, #0
 8002510:	d04f      	beq.n	80025b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f000 fa66 	bl	80029e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	695b      	ldr	r3, [r3, #20]
 800251e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002522:	2b40      	cmp	r3, #64	; 0x40
 8002524:	d141      	bne.n	80025aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	3314      	adds	r3, #20
 800252c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002530:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002534:	e853 3f00 	ldrex	r3, [r3]
 8002538:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800253c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002540:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002544:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	3314      	adds	r3, #20
 800254e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002552:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002556:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800255a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800255e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002562:	e841 2300 	strex	r3, r2, [r1]
 8002566:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800256a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d1d9      	bne.n	8002526 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002576:	2b00      	cmp	r3, #0
 8002578:	d013      	beq.n	80025a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800257e:	4a7d      	ldr	r2, [pc, #500]	; (8002774 <HAL_UART_IRQHandler+0x3dc>)
 8002580:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002586:	4618      	mov	r0, r3
 8002588:	f7fe fd16 	bl	8000fb8 <HAL_DMA_Abort_IT>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d016      	beq.n	80025c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002596:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800259c:	4610      	mov	r0, r2
 800259e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025a0:	e00e      	b.n	80025c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f000 f99a 	bl	80028dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025a8:	e00a      	b.n	80025c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f000 f996 	bl	80028dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025b0:	e006      	b.n	80025c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f000 f992 	bl	80028dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80025be:	e170      	b.n	80028a2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025c0:	bf00      	nop
    return;
 80025c2:	e16e      	b.n	80028a2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	f040 814a 	bne.w	8002862 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80025ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80025d2:	f003 0310 	and.w	r3, r3, #16
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	f000 8143 	beq.w	8002862 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80025dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80025e0:	f003 0310 	and.w	r3, r3, #16
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	f000 813c 	beq.w	8002862 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80025ea:	2300      	movs	r3, #0
 80025ec:	60bb      	str	r3, [r7, #8]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	60bb      	str	r3, [r7, #8]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	60bb      	str	r3, [r7, #8]
 80025fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	695b      	ldr	r3, [r3, #20]
 8002606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800260a:	2b40      	cmp	r3, #64	; 0x40
 800260c:	f040 80b4 	bne.w	8002778 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800261c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002620:	2b00      	cmp	r3, #0
 8002622:	f000 8140 	beq.w	80028a6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800262a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800262e:	429a      	cmp	r2, r3
 8002630:	f080 8139 	bcs.w	80028a6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800263a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002640:	69db      	ldr	r3, [r3, #28]
 8002642:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002646:	f000 8088 	beq.w	800275a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	330c      	adds	r3, #12
 8002650:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002654:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002658:	e853 3f00 	ldrex	r3, [r3]
 800265c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002660:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002664:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002668:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	330c      	adds	r3, #12
 8002672:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002676:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800267a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800267e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002682:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002686:	e841 2300 	strex	r3, r2, [r1]
 800268a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800268e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1d9      	bne.n	800264a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	3314      	adds	r3, #20
 800269c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800269e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026a0:	e853 3f00 	ldrex	r3, [r3]
 80026a4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80026a6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80026a8:	f023 0301 	bic.w	r3, r3, #1
 80026ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	3314      	adds	r3, #20
 80026b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80026ba:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80026be:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026c0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80026c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80026c6:	e841 2300 	strex	r3, r2, [r1]
 80026ca:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80026cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1e1      	bne.n	8002696 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	3314      	adds	r3, #20
 80026d8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026dc:	e853 3f00 	ldrex	r3, [r3]
 80026e0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80026e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80026e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026e8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	3314      	adds	r3, #20
 80026f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80026f6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80026f8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026fa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80026fc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80026fe:	e841 2300 	strex	r3, r2, [r1]
 8002702:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002704:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002706:	2b00      	cmp	r3, #0
 8002708:	d1e3      	bne.n	80026d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2220      	movs	r2, #32
 800270e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	330c      	adds	r3, #12
 800271e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002720:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002722:	e853 3f00 	ldrex	r3, [r3]
 8002726:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002728:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800272a:	f023 0310 	bic.w	r3, r3, #16
 800272e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	330c      	adds	r3, #12
 8002738:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800273c:	65ba      	str	r2, [r7, #88]	; 0x58
 800273e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002740:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002742:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002744:	e841 2300 	strex	r3, r2, [r1]
 8002748:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800274a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800274c:	2b00      	cmp	r3, #0
 800274e:	d1e3      	bne.n	8002718 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002754:	4618      	mov	r0, r3
 8002756:	f7fe fbbf 	bl	8000ed8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002762:	b29b      	uxth	r3, r3
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	b29b      	uxth	r3, r3
 8002768:	4619      	mov	r1, r3
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f000 f8c0 	bl	80028f0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002770:	e099      	b.n	80028a6 <HAL_UART_IRQHandler+0x50e>
 8002772:	bf00      	nop
 8002774:	08002aab 	.word	0x08002aab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002780:	b29b      	uxth	r3, r3
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800278c:	b29b      	uxth	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	f000 808b 	beq.w	80028aa <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002794:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002798:	2b00      	cmp	r3, #0
 800279a:	f000 8086 	beq.w	80028aa <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	330c      	adds	r3, #12
 80027a4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027a8:	e853 3f00 	ldrex	r3, [r3]
 80027ac:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80027ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027b0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80027b4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	330c      	adds	r3, #12
 80027be:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80027c2:	647a      	str	r2, [r7, #68]	; 0x44
 80027c4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027c6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80027c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80027ca:	e841 2300 	strex	r3, r2, [r1]
 80027ce:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80027d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d1e3      	bne.n	800279e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	3314      	adds	r3, #20
 80027dc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e0:	e853 3f00 	ldrex	r3, [r3]
 80027e4:	623b      	str	r3, [r7, #32]
   return(result);
 80027e6:	6a3b      	ldr	r3, [r7, #32]
 80027e8:	f023 0301 	bic.w	r3, r3, #1
 80027ec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	3314      	adds	r3, #20
 80027f6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80027fa:	633a      	str	r2, [r7, #48]	; 0x30
 80027fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002800:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002802:	e841 2300 	strex	r3, r2, [r1]
 8002806:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800280a:	2b00      	cmp	r3, #0
 800280c:	d1e3      	bne.n	80027d6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2220      	movs	r2, #32
 8002812:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	330c      	adds	r3, #12
 8002822:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	e853 3f00 	ldrex	r3, [r3]
 800282a:	60fb      	str	r3, [r7, #12]
   return(result);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f023 0310 	bic.w	r3, r3, #16
 8002832:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	330c      	adds	r3, #12
 800283c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002840:	61fa      	str	r2, [r7, #28]
 8002842:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002844:	69b9      	ldr	r1, [r7, #24]
 8002846:	69fa      	ldr	r2, [r7, #28]
 8002848:	e841 2300 	strex	r3, r2, [r1]
 800284c:	617b      	str	r3, [r7, #20]
   return(result);
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d1e3      	bne.n	800281c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002854:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002858:	4619      	mov	r1, r3
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f000 f848 	bl	80028f0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002860:	e023      	b.n	80028aa <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002862:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800286a:	2b00      	cmp	r3, #0
 800286c:	d009      	beq.n	8002882 <HAL_UART_IRQHandler+0x4ea>
 800286e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002876:	2b00      	cmp	r3, #0
 8002878:	d003      	beq.n	8002882 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f000 f929 	bl	8002ad2 <UART_Transmit_IT>
    return;
 8002880:	e014      	b.n	80028ac <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002886:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800288a:	2b00      	cmp	r3, #0
 800288c:	d00e      	beq.n	80028ac <HAL_UART_IRQHandler+0x514>
 800288e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002896:	2b00      	cmp	r3, #0
 8002898:	d008      	beq.n	80028ac <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f000 f969 	bl	8002b72 <UART_EndTransmit_IT>
    return;
 80028a0:	e004      	b.n	80028ac <HAL_UART_IRQHandler+0x514>
    return;
 80028a2:	bf00      	nop
 80028a4:	e002      	b.n	80028ac <HAL_UART_IRQHandler+0x514>
      return;
 80028a6:	bf00      	nop
 80028a8:	e000      	b.n	80028ac <HAL_UART_IRQHandler+0x514>
      return;
 80028aa:	bf00      	nop
  }
}
 80028ac:	37e8      	adds	r7, #232	; 0xe8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop

080028b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80028e4:	bf00      	nop
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	460b      	mov	r3, r1
 80028fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80028fc:	bf00      	nop
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b090      	sub	sp, #64	; 0x40
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	603b      	str	r3, [r7, #0]
 8002914:	4613      	mov	r3, r2
 8002916:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002918:	e050      	b.n	80029bc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800291a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800291c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002920:	d04c      	beq.n	80029bc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002922:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002924:	2b00      	cmp	r3, #0
 8002926:	d007      	beq.n	8002938 <UART_WaitOnFlagUntilTimeout+0x30>
 8002928:	f7fe f9e8 	bl	8000cfc <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002934:	429a      	cmp	r2, r3
 8002936:	d241      	bcs.n	80029bc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	330c      	adds	r3, #12
 800293e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002942:	e853 3f00 	ldrex	r3, [r3]
 8002946:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800294e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	330c      	adds	r3, #12
 8002956:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002958:	637a      	str	r2, [r7, #52]	; 0x34
 800295a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800295c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800295e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002960:	e841 2300 	strex	r3, r2, [r1]
 8002964:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002968:	2b00      	cmp	r3, #0
 800296a:	d1e5      	bne.n	8002938 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	3314      	adds	r3, #20
 8002972:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	e853 3f00 	ldrex	r3, [r3]
 800297a:	613b      	str	r3, [r7, #16]
   return(result);
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	f023 0301 	bic.w	r3, r3, #1
 8002982:	63bb      	str	r3, [r7, #56]	; 0x38
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	3314      	adds	r3, #20
 800298a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800298c:	623a      	str	r2, [r7, #32]
 800298e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002990:	69f9      	ldr	r1, [r7, #28]
 8002992:	6a3a      	ldr	r2, [r7, #32]
 8002994:	e841 2300 	strex	r3, r2, [r1]
 8002998:	61bb      	str	r3, [r7, #24]
   return(result);
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d1e5      	bne.n	800296c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2220      	movs	r2, #32
 80029a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	2220      	movs	r2, #32
 80029ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e00f      	b.n	80029dc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	4013      	ands	r3, r2
 80029c6:	68ba      	ldr	r2, [r7, #8]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	bf0c      	ite	eq
 80029cc:	2301      	moveq	r3, #1
 80029ce:	2300      	movne	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	461a      	mov	r2, r3
 80029d4:	79fb      	ldrb	r3, [r7, #7]
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d09f      	beq.n	800291a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80029da:	2300      	movs	r3, #0
}
 80029dc:	4618      	mov	r0, r3
 80029de:	3740      	adds	r7, #64	; 0x40
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b095      	sub	sp, #84	; 0x54
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	330c      	adds	r3, #12
 80029f2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029f6:	e853 3f00 	ldrex	r3, [r3]
 80029fa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80029fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029fe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002a02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	330c      	adds	r3, #12
 8002a0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a0c:	643a      	str	r2, [r7, #64]	; 0x40
 8002a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a10:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002a12:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002a14:	e841 2300 	strex	r3, r2, [r1]
 8002a18:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002a1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d1e5      	bne.n	80029ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	3314      	adds	r3, #20
 8002a26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a28:	6a3b      	ldr	r3, [r7, #32]
 8002a2a:	e853 3f00 	ldrex	r3, [r3]
 8002a2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	f023 0301 	bic.w	r3, r3, #1
 8002a36:	64bb      	str	r3, [r7, #72]	; 0x48
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	3314      	adds	r3, #20
 8002a3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a40:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002a42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a48:	e841 2300 	strex	r3, r2, [r1]
 8002a4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1e5      	bne.n	8002a20 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d119      	bne.n	8002a90 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	330c      	adds	r3, #12
 8002a62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	e853 3f00 	ldrex	r3, [r3]
 8002a6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	f023 0310 	bic.w	r3, r3, #16
 8002a72:	647b      	str	r3, [r7, #68]	; 0x44
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	330c      	adds	r3, #12
 8002a7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002a7c:	61ba      	str	r2, [r7, #24]
 8002a7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a80:	6979      	ldr	r1, [r7, #20]
 8002a82:	69ba      	ldr	r2, [r7, #24]
 8002a84:	e841 2300 	strex	r3, r2, [r1]
 8002a88:	613b      	str	r3, [r7, #16]
   return(result);
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d1e5      	bne.n	8002a5c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2220      	movs	r2, #32
 8002a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002a9e:	bf00      	nop
 8002aa0:	3754      	adds	r7, #84	; 0x54
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr

08002aaa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002aaa:	b580      	push	{r7, lr}
 8002aac:	b084      	sub	sp, #16
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ab6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2200      	movs	r2, #0
 8002abc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002ac4:	68f8      	ldr	r0, [r7, #12]
 8002ac6:	f7ff ff09 	bl	80028dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002aca:	bf00      	nop
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	b085      	sub	sp, #20
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	2b21      	cmp	r3, #33	; 0x21
 8002ae4:	d13e      	bne.n	8002b64 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aee:	d114      	bne.n	8002b1a <UART_Transmit_IT+0x48>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	691b      	ldr	r3, [r3, #16]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d110      	bne.n	8002b1a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6a1b      	ldr	r3, [r3, #32]
 8002afc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	881b      	ldrh	r3, [r3, #0]
 8002b02:	461a      	mov	r2, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b0c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a1b      	ldr	r3, [r3, #32]
 8002b12:	1c9a      	adds	r2, r3, #2
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	621a      	str	r2, [r3, #32]
 8002b18:	e008      	b.n	8002b2c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	1c59      	adds	r1, r3, #1
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	6211      	str	r1, [r2, #32]
 8002b24:	781a      	ldrb	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	3b01      	subs	r3, #1
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	4619      	mov	r1, r3
 8002b3a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d10f      	bne.n	8002b60 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b4e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68da      	ldr	r2, [r3, #12]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b5e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002b60:	2300      	movs	r3, #0
 8002b62:	e000      	b.n	8002b66 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002b64:	2302      	movs	r3, #2
  }
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3714      	adds	r7, #20
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b082      	sub	sp, #8
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	68da      	ldr	r2, [r3, #12]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b88:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2220      	movs	r2, #32
 8002b8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002b92:	6878      	ldr	r0, [r7, #4]
 8002b94:	f7ff fe8e 	bl	80028b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b08c      	sub	sp, #48	; 0x30
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	2b22      	cmp	r3, #34	; 0x22
 8002bb4:	f040 80ab 	bne.w	8002d0e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bc0:	d117      	bne.n	8002bf2 <UART_Receive_IT+0x50>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d113      	bne.n	8002bf2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bd2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002be0:	b29a      	uxth	r2, r3
 8002be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002be4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bea:	1c9a      	adds	r2, r3, #2
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	629a      	str	r2, [r3, #40]	; 0x28
 8002bf0:	e026      	b.n	8002c40 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c04:	d007      	beq.n	8002c16 <UART_Receive_IT+0x74>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d10a      	bne.n	8002c24 <UART_Receive_IT+0x82>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d106      	bne.n	8002c24 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	b2da      	uxtb	r2, r3
 8002c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c20:	701a      	strb	r2, [r3, #0]
 8002c22:	e008      	b.n	8002c36 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c30:	b2da      	uxtb	r2, r3
 8002c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c34:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c3a:	1c5a      	adds	r2, r3, #1
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	3b01      	subs	r3, #1
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d15a      	bne.n	8002d0a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	68da      	ldr	r2, [r3, #12]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f022 0220 	bic.w	r2, r2, #32
 8002c62:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	68da      	ldr	r2, [r3, #12]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c72:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	695a      	ldr	r2, [r3, #20]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f022 0201 	bic.w	r2, r2, #1
 8002c82:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2220      	movs	r2, #32
 8002c88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d135      	bne.n	8002d00 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	330c      	adds	r3, #12
 8002ca0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	e853 3f00 	ldrex	r3, [r3]
 8002ca8:	613b      	str	r3, [r7, #16]
   return(result);
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	f023 0310 	bic.w	r3, r3, #16
 8002cb0:	627b      	str	r3, [r7, #36]	; 0x24
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	330c      	adds	r3, #12
 8002cb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cba:	623a      	str	r2, [r7, #32]
 8002cbc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cbe:	69f9      	ldr	r1, [r7, #28]
 8002cc0:	6a3a      	ldr	r2, [r7, #32]
 8002cc2:	e841 2300 	strex	r3, r2, [r1]
 8002cc6:	61bb      	str	r3, [r7, #24]
   return(result);
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d1e5      	bne.n	8002c9a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 0310 	and.w	r3, r3, #16
 8002cd8:	2b10      	cmp	r3, #16
 8002cda:	d10a      	bne.n	8002cf2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002cdc:	2300      	movs	r3, #0
 8002cde:	60fb      	str	r3, [r7, #12]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	60fb      	str	r3, [r7, #12]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f7ff fdf9 	bl	80028f0 <HAL_UARTEx_RxEventCallback>
 8002cfe:	e002      	b.n	8002d06 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002d00:	6878      	ldr	r0, [r7, #4]
 8002d02:	f7ff fde1 	bl	80028c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002d06:	2300      	movs	r3, #0
 8002d08:	e002      	b.n	8002d10 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	e000      	b.n	8002d10 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002d0e:	2302      	movs	r3, #2
  }
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3730      	adds	r7, #48	; 0x30
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d1c:	b0c0      	sub	sp, #256	; 0x100
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	691b      	ldr	r3, [r3, #16]
 8002d2c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d34:	68d9      	ldr	r1, [r3, #12]
 8002d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	ea40 0301 	orr.w	r3, r0, r1
 8002d40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d46:	689a      	ldr	r2, [r3, #8]
 8002d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d54:	695b      	ldr	r3, [r3, #20]
 8002d56:	431a      	orrs	r2, r3
 8002d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d5c:	69db      	ldr	r3, [r3, #28]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002d70:	f021 010c 	bic.w	r1, r1, #12
 8002d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002d7e:	430b      	orrs	r3, r1
 8002d80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002d8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d92:	6999      	ldr	r1, [r3, #24]
 8002d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	ea40 0301 	orr.w	r3, r0, r1
 8002d9e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	4b8f      	ldr	r3, [pc, #572]	; (8002fe4 <UART_SetConfig+0x2cc>)
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d005      	beq.n	8002db8 <UART_SetConfig+0xa0>
 8002dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	4b8d      	ldr	r3, [pc, #564]	; (8002fe8 <UART_SetConfig+0x2d0>)
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d104      	bne.n	8002dc2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002db8:	f7fe ff1a 	bl	8001bf0 <HAL_RCC_GetPCLK2Freq>
 8002dbc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002dc0:	e003      	b.n	8002dca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002dc2:	f7fe ff01 	bl	8001bc8 <HAL_RCC_GetPCLK1Freq>
 8002dc6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dce:	69db      	ldr	r3, [r3, #28]
 8002dd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002dd4:	f040 810c 	bne.w	8002ff0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002dd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002de2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002de6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002dea:	4622      	mov	r2, r4
 8002dec:	462b      	mov	r3, r5
 8002dee:	1891      	adds	r1, r2, r2
 8002df0:	65b9      	str	r1, [r7, #88]	; 0x58
 8002df2:	415b      	adcs	r3, r3
 8002df4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002df6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002dfa:	4621      	mov	r1, r4
 8002dfc:	eb12 0801 	adds.w	r8, r2, r1
 8002e00:	4629      	mov	r1, r5
 8002e02:	eb43 0901 	adc.w	r9, r3, r1
 8002e06:	f04f 0200 	mov.w	r2, #0
 8002e0a:	f04f 0300 	mov.w	r3, #0
 8002e0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e1a:	4690      	mov	r8, r2
 8002e1c:	4699      	mov	r9, r3
 8002e1e:	4623      	mov	r3, r4
 8002e20:	eb18 0303 	adds.w	r3, r8, r3
 8002e24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002e28:	462b      	mov	r3, r5
 8002e2a:	eb49 0303 	adc.w	r3, r9, r3
 8002e2e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002e3e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002e42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002e46:	460b      	mov	r3, r1
 8002e48:	18db      	adds	r3, r3, r3
 8002e4a:	653b      	str	r3, [r7, #80]	; 0x50
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	eb42 0303 	adc.w	r3, r2, r3
 8002e52:	657b      	str	r3, [r7, #84]	; 0x54
 8002e54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002e58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002e5c:	f7fd f9b8 	bl	80001d0 <__aeabi_uldivmod>
 8002e60:	4602      	mov	r2, r0
 8002e62:	460b      	mov	r3, r1
 8002e64:	4b61      	ldr	r3, [pc, #388]	; (8002fec <UART_SetConfig+0x2d4>)
 8002e66:	fba3 2302 	umull	r2, r3, r3, r2
 8002e6a:	095b      	lsrs	r3, r3, #5
 8002e6c:	011c      	lsls	r4, r3, #4
 8002e6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e72:	2200      	movs	r2, #0
 8002e74:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002e78:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002e7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002e80:	4642      	mov	r2, r8
 8002e82:	464b      	mov	r3, r9
 8002e84:	1891      	adds	r1, r2, r2
 8002e86:	64b9      	str	r1, [r7, #72]	; 0x48
 8002e88:	415b      	adcs	r3, r3
 8002e8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002e90:	4641      	mov	r1, r8
 8002e92:	eb12 0a01 	adds.w	sl, r2, r1
 8002e96:	4649      	mov	r1, r9
 8002e98:	eb43 0b01 	adc.w	fp, r3, r1
 8002e9c:	f04f 0200 	mov.w	r2, #0
 8002ea0:	f04f 0300 	mov.w	r3, #0
 8002ea4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002ea8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002eac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002eb0:	4692      	mov	sl, r2
 8002eb2:	469b      	mov	fp, r3
 8002eb4:	4643      	mov	r3, r8
 8002eb6:	eb1a 0303 	adds.w	r3, sl, r3
 8002eba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002ebe:	464b      	mov	r3, r9
 8002ec0:	eb4b 0303 	adc.w	r3, fp, r3
 8002ec4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002ed4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002ed8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002edc:	460b      	mov	r3, r1
 8002ede:	18db      	adds	r3, r3, r3
 8002ee0:	643b      	str	r3, [r7, #64]	; 0x40
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	eb42 0303 	adc.w	r3, r2, r3
 8002ee8:	647b      	str	r3, [r7, #68]	; 0x44
 8002eea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002eee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002ef2:	f7fd f96d 	bl	80001d0 <__aeabi_uldivmod>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	460b      	mov	r3, r1
 8002efa:	4611      	mov	r1, r2
 8002efc:	4b3b      	ldr	r3, [pc, #236]	; (8002fec <UART_SetConfig+0x2d4>)
 8002efe:	fba3 2301 	umull	r2, r3, r3, r1
 8002f02:	095b      	lsrs	r3, r3, #5
 8002f04:	2264      	movs	r2, #100	; 0x64
 8002f06:	fb02 f303 	mul.w	r3, r2, r3
 8002f0a:	1acb      	subs	r3, r1, r3
 8002f0c:	00db      	lsls	r3, r3, #3
 8002f0e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002f12:	4b36      	ldr	r3, [pc, #216]	; (8002fec <UART_SetConfig+0x2d4>)
 8002f14:	fba3 2302 	umull	r2, r3, r3, r2
 8002f18:	095b      	lsrs	r3, r3, #5
 8002f1a:	005b      	lsls	r3, r3, #1
 8002f1c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002f20:	441c      	add	r4, r3
 8002f22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f26:	2200      	movs	r2, #0
 8002f28:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002f2c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002f30:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002f34:	4642      	mov	r2, r8
 8002f36:	464b      	mov	r3, r9
 8002f38:	1891      	adds	r1, r2, r2
 8002f3a:	63b9      	str	r1, [r7, #56]	; 0x38
 8002f3c:	415b      	adcs	r3, r3
 8002f3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f40:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002f44:	4641      	mov	r1, r8
 8002f46:	1851      	adds	r1, r2, r1
 8002f48:	6339      	str	r1, [r7, #48]	; 0x30
 8002f4a:	4649      	mov	r1, r9
 8002f4c:	414b      	adcs	r3, r1
 8002f4e:	637b      	str	r3, [r7, #52]	; 0x34
 8002f50:	f04f 0200 	mov.w	r2, #0
 8002f54:	f04f 0300 	mov.w	r3, #0
 8002f58:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002f5c:	4659      	mov	r1, fp
 8002f5e:	00cb      	lsls	r3, r1, #3
 8002f60:	4651      	mov	r1, sl
 8002f62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f66:	4651      	mov	r1, sl
 8002f68:	00ca      	lsls	r2, r1, #3
 8002f6a:	4610      	mov	r0, r2
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	4603      	mov	r3, r0
 8002f70:	4642      	mov	r2, r8
 8002f72:	189b      	adds	r3, r3, r2
 8002f74:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002f78:	464b      	mov	r3, r9
 8002f7a:	460a      	mov	r2, r1
 8002f7c:	eb42 0303 	adc.w	r3, r2, r3
 8002f80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002f90:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002f94:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002f98:	460b      	mov	r3, r1
 8002f9a:	18db      	adds	r3, r3, r3
 8002f9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	eb42 0303 	adc.w	r3, r2, r3
 8002fa4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fa6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002faa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002fae:	f7fd f90f 	bl	80001d0 <__aeabi_uldivmod>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	460b      	mov	r3, r1
 8002fb6:	4b0d      	ldr	r3, [pc, #52]	; (8002fec <UART_SetConfig+0x2d4>)
 8002fb8:	fba3 1302 	umull	r1, r3, r3, r2
 8002fbc:	095b      	lsrs	r3, r3, #5
 8002fbe:	2164      	movs	r1, #100	; 0x64
 8002fc0:	fb01 f303 	mul.w	r3, r1, r3
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	00db      	lsls	r3, r3, #3
 8002fc8:	3332      	adds	r3, #50	; 0x32
 8002fca:	4a08      	ldr	r2, [pc, #32]	; (8002fec <UART_SetConfig+0x2d4>)
 8002fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd0:	095b      	lsrs	r3, r3, #5
 8002fd2:	f003 0207 	and.w	r2, r3, #7
 8002fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4422      	add	r2, r4
 8002fde:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002fe0:	e105      	b.n	80031ee <UART_SetConfig+0x4d6>
 8002fe2:	bf00      	nop
 8002fe4:	40011000 	.word	0x40011000
 8002fe8:	40011400 	.word	0x40011400
 8002fec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ff0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002ffa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002ffe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003002:	4642      	mov	r2, r8
 8003004:	464b      	mov	r3, r9
 8003006:	1891      	adds	r1, r2, r2
 8003008:	6239      	str	r1, [r7, #32]
 800300a:	415b      	adcs	r3, r3
 800300c:	627b      	str	r3, [r7, #36]	; 0x24
 800300e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003012:	4641      	mov	r1, r8
 8003014:	1854      	adds	r4, r2, r1
 8003016:	4649      	mov	r1, r9
 8003018:	eb43 0501 	adc.w	r5, r3, r1
 800301c:	f04f 0200 	mov.w	r2, #0
 8003020:	f04f 0300 	mov.w	r3, #0
 8003024:	00eb      	lsls	r3, r5, #3
 8003026:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800302a:	00e2      	lsls	r2, r4, #3
 800302c:	4614      	mov	r4, r2
 800302e:	461d      	mov	r5, r3
 8003030:	4643      	mov	r3, r8
 8003032:	18e3      	adds	r3, r4, r3
 8003034:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003038:	464b      	mov	r3, r9
 800303a:	eb45 0303 	adc.w	r3, r5, r3
 800303e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800304e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003052:	f04f 0200 	mov.w	r2, #0
 8003056:	f04f 0300 	mov.w	r3, #0
 800305a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800305e:	4629      	mov	r1, r5
 8003060:	008b      	lsls	r3, r1, #2
 8003062:	4621      	mov	r1, r4
 8003064:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003068:	4621      	mov	r1, r4
 800306a:	008a      	lsls	r2, r1, #2
 800306c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003070:	f7fd f8ae 	bl	80001d0 <__aeabi_uldivmod>
 8003074:	4602      	mov	r2, r0
 8003076:	460b      	mov	r3, r1
 8003078:	4b60      	ldr	r3, [pc, #384]	; (80031fc <UART_SetConfig+0x4e4>)
 800307a:	fba3 2302 	umull	r2, r3, r3, r2
 800307e:	095b      	lsrs	r3, r3, #5
 8003080:	011c      	lsls	r4, r3, #4
 8003082:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003086:	2200      	movs	r2, #0
 8003088:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800308c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003090:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003094:	4642      	mov	r2, r8
 8003096:	464b      	mov	r3, r9
 8003098:	1891      	adds	r1, r2, r2
 800309a:	61b9      	str	r1, [r7, #24]
 800309c:	415b      	adcs	r3, r3
 800309e:	61fb      	str	r3, [r7, #28]
 80030a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030a4:	4641      	mov	r1, r8
 80030a6:	1851      	adds	r1, r2, r1
 80030a8:	6139      	str	r1, [r7, #16]
 80030aa:	4649      	mov	r1, r9
 80030ac:	414b      	adcs	r3, r1
 80030ae:	617b      	str	r3, [r7, #20]
 80030b0:	f04f 0200 	mov.w	r2, #0
 80030b4:	f04f 0300 	mov.w	r3, #0
 80030b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030bc:	4659      	mov	r1, fp
 80030be:	00cb      	lsls	r3, r1, #3
 80030c0:	4651      	mov	r1, sl
 80030c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030c6:	4651      	mov	r1, sl
 80030c8:	00ca      	lsls	r2, r1, #3
 80030ca:	4610      	mov	r0, r2
 80030cc:	4619      	mov	r1, r3
 80030ce:	4603      	mov	r3, r0
 80030d0:	4642      	mov	r2, r8
 80030d2:	189b      	adds	r3, r3, r2
 80030d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80030d8:	464b      	mov	r3, r9
 80030da:	460a      	mov	r2, r1
 80030dc:	eb42 0303 	adc.w	r3, r2, r3
 80030e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80030e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80030ee:	67fa      	str	r2, [r7, #124]	; 0x7c
 80030f0:	f04f 0200 	mov.w	r2, #0
 80030f4:	f04f 0300 	mov.w	r3, #0
 80030f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80030fc:	4649      	mov	r1, r9
 80030fe:	008b      	lsls	r3, r1, #2
 8003100:	4641      	mov	r1, r8
 8003102:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003106:	4641      	mov	r1, r8
 8003108:	008a      	lsls	r2, r1, #2
 800310a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800310e:	f7fd f85f 	bl	80001d0 <__aeabi_uldivmod>
 8003112:	4602      	mov	r2, r0
 8003114:	460b      	mov	r3, r1
 8003116:	4b39      	ldr	r3, [pc, #228]	; (80031fc <UART_SetConfig+0x4e4>)
 8003118:	fba3 1302 	umull	r1, r3, r3, r2
 800311c:	095b      	lsrs	r3, r3, #5
 800311e:	2164      	movs	r1, #100	; 0x64
 8003120:	fb01 f303 	mul.w	r3, r1, r3
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	011b      	lsls	r3, r3, #4
 8003128:	3332      	adds	r3, #50	; 0x32
 800312a:	4a34      	ldr	r2, [pc, #208]	; (80031fc <UART_SetConfig+0x4e4>)
 800312c:	fba2 2303 	umull	r2, r3, r2, r3
 8003130:	095b      	lsrs	r3, r3, #5
 8003132:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003136:	441c      	add	r4, r3
 8003138:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800313c:	2200      	movs	r2, #0
 800313e:	673b      	str	r3, [r7, #112]	; 0x70
 8003140:	677a      	str	r2, [r7, #116]	; 0x74
 8003142:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003146:	4642      	mov	r2, r8
 8003148:	464b      	mov	r3, r9
 800314a:	1891      	adds	r1, r2, r2
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	415b      	adcs	r3, r3
 8003150:	60fb      	str	r3, [r7, #12]
 8003152:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003156:	4641      	mov	r1, r8
 8003158:	1851      	adds	r1, r2, r1
 800315a:	6039      	str	r1, [r7, #0]
 800315c:	4649      	mov	r1, r9
 800315e:	414b      	adcs	r3, r1
 8003160:	607b      	str	r3, [r7, #4]
 8003162:	f04f 0200 	mov.w	r2, #0
 8003166:	f04f 0300 	mov.w	r3, #0
 800316a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800316e:	4659      	mov	r1, fp
 8003170:	00cb      	lsls	r3, r1, #3
 8003172:	4651      	mov	r1, sl
 8003174:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003178:	4651      	mov	r1, sl
 800317a:	00ca      	lsls	r2, r1, #3
 800317c:	4610      	mov	r0, r2
 800317e:	4619      	mov	r1, r3
 8003180:	4603      	mov	r3, r0
 8003182:	4642      	mov	r2, r8
 8003184:	189b      	adds	r3, r3, r2
 8003186:	66bb      	str	r3, [r7, #104]	; 0x68
 8003188:	464b      	mov	r3, r9
 800318a:	460a      	mov	r2, r1
 800318c:	eb42 0303 	adc.w	r3, r2, r3
 8003190:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003192:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	2200      	movs	r2, #0
 800319a:	663b      	str	r3, [r7, #96]	; 0x60
 800319c:	667a      	str	r2, [r7, #100]	; 0x64
 800319e:	f04f 0200 	mov.w	r2, #0
 80031a2:	f04f 0300 	mov.w	r3, #0
 80031a6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80031aa:	4649      	mov	r1, r9
 80031ac:	008b      	lsls	r3, r1, #2
 80031ae:	4641      	mov	r1, r8
 80031b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031b4:	4641      	mov	r1, r8
 80031b6:	008a      	lsls	r2, r1, #2
 80031b8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80031bc:	f7fd f808 	bl	80001d0 <__aeabi_uldivmod>
 80031c0:	4602      	mov	r2, r0
 80031c2:	460b      	mov	r3, r1
 80031c4:	4b0d      	ldr	r3, [pc, #52]	; (80031fc <UART_SetConfig+0x4e4>)
 80031c6:	fba3 1302 	umull	r1, r3, r3, r2
 80031ca:	095b      	lsrs	r3, r3, #5
 80031cc:	2164      	movs	r1, #100	; 0x64
 80031ce:	fb01 f303 	mul.w	r3, r1, r3
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	011b      	lsls	r3, r3, #4
 80031d6:	3332      	adds	r3, #50	; 0x32
 80031d8:	4a08      	ldr	r2, [pc, #32]	; (80031fc <UART_SetConfig+0x4e4>)
 80031da:	fba2 2303 	umull	r2, r3, r2, r3
 80031de:	095b      	lsrs	r3, r3, #5
 80031e0:	f003 020f 	and.w	r2, r3, #15
 80031e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4422      	add	r2, r4
 80031ec:	609a      	str	r2, [r3, #8]
}
 80031ee:	bf00      	nop
 80031f0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80031f4:	46bd      	mov	sp, r7
 80031f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031fa:	bf00      	nop
 80031fc:	51eb851f 	.word	0x51eb851f

08003200 <__NVIC_SetPriority>:
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	4603      	mov	r3, r0
 8003208:	6039      	str	r1, [r7, #0]
 800320a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800320c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003210:	2b00      	cmp	r3, #0
 8003212:	db0a      	blt.n	800322a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	b2da      	uxtb	r2, r3
 8003218:	490c      	ldr	r1, [pc, #48]	; (800324c <__NVIC_SetPriority+0x4c>)
 800321a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800321e:	0112      	lsls	r2, r2, #4
 8003220:	b2d2      	uxtb	r2, r2
 8003222:	440b      	add	r3, r1
 8003224:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003228:	e00a      	b.n	8003240 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	b2da      	uxtb	r2, r3
 800322e:	4908      	ldr	r1, [pc, #32]	; (8003250 <__NVIC_SetPriority+0x50>)
 8003230:	79fb      	ldrb	r3, [r7, #7]
 8003232:	f003 030f 	and.w	r3, r3, #15
 8003236:	3b04      	subs	r3, #4
 8003238:	0112      	lsls	r2, r2, #4
 800323a:	b2d2      	uxtb	r2, r2
 800323c:	440b      	add	r3, r1
 800323e:	761a      	strb	r2, [r3, #24]
}
 8003240:	bf00      	nop
 8003242:	370c      	adds	r7, #12
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr
 800324c:	e000e100 	.word	0xe000e100
 8003250:	e000ed00 	.word	0xe000ed00

08003254 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003258:	4b05      	ldr	r3, [pc, #20]	; (8003270 <SysTick_Handler+0x1c>)
 800325a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800325c:	f002 f89c 	bl	8005398 <xTaskGetSchedulerState>
 8003260:	4603      	mov	r3, r0
 8003262:	2b01      	cmp	r3, #1
 8003264:	d001      	beq.n	800326a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003266:	f002 febf 	bl	8005fe8 <xPortSysTickHandler>
  }
}
 800326a:	bf00      	nop
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	e000e010 	.word	0xe000e010

08003274 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003278:	2100      	movs	r1, #0
 800327a:	f06f 0004 	mvn.w	r0, #4
 800327e:	f7ff ffbf 	bl	8003200 <__NVIC_SetPriority>
#endif
}
 8003282:	bf00      	nop
 8003284:	bd80      	pop	{r7, pc}
	...

08003288 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800328e:	f3ef 8305 	mrs	r3, IPSR
 8003292:	603b      	str	r3, [r7, #0]
  return(result);
 8003294:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003296:	2b00      	cmp	r3, #0
 8003298:	d003      	beq.n	80032a2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800329a:	f06f 0305 	mvn.w	r3, #5
 800329e:	607b      	str	r3, [r7, #4]
 80032a0:	e00c      	b.n	80032bc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80032a2:	4b0a      	ldr	r3, [pc, #40]	; (80032cc <osKernelInitialize+0x44>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d105      	bne.n	80032b6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80032aa:	4b08      	ldr	r3, [pc, #32]	; (80032cc <osKernelInitialize+0x44>)
 80032ac:	2201      	movs	r2, #1
 80032ae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80032b0:	2300      	movs	r3, #0
 80032b2:	607b      	str	r3, [r7, #4]
 80032b4:	e002      	b.n	80032bc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80032b6:	f04f 33ff 	mov.w	r3, #4294967295
 80032ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80032bc:	687b      	ldr	r3, [r7, #4]
}
 80032be:	4618      	mov	r0, r3
 80032c0:	370c      	adds	r7, #12
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	20000134 	.word	0x20000134

080032d0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80032d6:	f3ef 8305 	mrs	r3, IPSR
 80032da:	603b      	str	r3, [r7, #0]
  return(result);
 80032dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d003      	beq.n	80032ea <osKernelStart+0x1a>
    stat = osErrorISR;
 80032e2:	f06f 0305 	mvn.w	r3, #5
 80032e6:	607b      	str	r3, [r7, #4]
 80032e8:	e010      	b.n	800330c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80032ea:	4b0b      	ldr	r3, [pc, #44]	; (8003318 <osKernelStart+0x48>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d109      	bne.n	8003306 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80032f2:	f7ff ffbf 	bl	8003274 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80032f6:	4b08      	ldr	r3, [pc, #32]	; (8003318 <osKernelStart+0x48>)
 80032f8:	2202      	movs	r2, #2
 80032fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80032fc:	f001 fb52 	bl	80049a4 <vTaskStartScheduler>
      stat = osOK;
 8003300:	2300      	movs	r3, #0
 8003302:	607b      	str	r3, [r7, #4]
 8003304:	e002      	b.n	800330c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003306:	f04f 33ff 	mov.w	r3, #4294967295
 800330a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800330c:	687b      	ldr	r3, [r7, #4]
}
 800330e:	4618      	mov	r0, r3
 8003310:	3708      	adds	r7, #8
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	20000134 	.word	0x20000134

0800331c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800331c:	b580      	push	{r7, lr}
 800331e:	b08e      	sub	sp, #56	; 0x38
 8003320:	af04      	add	r7, sp, #16
 8003322:	60f8      	str	r0, [r7, #12]
 8003324:	60b9      	str	r1, [r7, #8]
 8003326:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003328:	2300      	movs	r3, #0
 800332a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800332c:	f3ef 8305 	mrs	r3, IPSR
 8003330:	617b      	str	r3, [r7, #20]
  return(result);
 8003332:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003334:	2b00      	cmp	r3, #0
 8003336:	d17e      	bne.n	8003436 <osThreadNew+0x11a>
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d07b      	beq.n	8003436 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800333e:	2380      	movs	r3, #128	; 0x80
 8003340:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003342:	2318      	movs	r3, #24
 8003344:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003346:	2300      	movs	r3, #0
 8003348:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800334a:	f04f 33ff 	mov.w	r3, #4294967295
 800334e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d045      	beq.n	80033e2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d002      	beq.n	8003364 <osThreadNew+0x48>
        name = attr->name;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	699b      	ldr	r3, [r3, #24]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d002      	beq.n	8003372 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d008      	beq.n	800338a <osThreadNew+0x6e>
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	2b38      	cmp	r3, #56	; 0x38
 800337c:	d805      	bhi.n	800338a <osThreadNew+0x6e>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f003 0301 	and.w	r3, r3, #1
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <osThreadNew+0x72>
        return (NULL);
 800338a:	2300      	movs	r3, #0
 800338c:	e054      	b.n	8003438 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	695b      	ldr	r3, [r3, #20]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d003      	beq.n	800339e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	089b      	lsrs	r3, r3, #2
 800339c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d00e      	beq.n	80033c4 <osThreadNew+0xa8>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	2bbb      	cmp	r3, #187	; 0xbb
 80033ac:	d90a      	bls.n	80033c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d006      	beq.n	80033c4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d002      	beq.n	80033c4 <osThreadNew+0xa8>
        mem = 1;
 80033be:	2301      	movs	r3, #1
 80033c0:	61bb      	str	r3, [r7, #24]
 80033c2:	e010      	b.n	80033e6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d10c      	bne.n	80033e6 <osThreadNew+0xca>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d108      	bne.n	80033e6 <osThreadNew+0xca>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	691b      	ldr	r3, [r3, #16]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d104      	bne.n	80033e6 <osThreadNew+0xca>
          mem = 0;
 80033dc:	2300      	movs	r3, #0
 80033de:	61bb      	str	r3, [r7, #24]
 80033e0:	e001      	b.n	80033e6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80033e2:	2300      	movs	r3, #0
 80033e4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d110      	bne.n	800340e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80033f4:	9202      	str	r2, [sp, #8]
 80033f6:	9301      	str	r3, [sp, #4]
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	6a3a      	ldr	r2, [r7, #32]
 8003400:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003402:	68f8      	ldr	r0, [r7, #12]
 8003404:	f001 f8e2 	bl	80045cc <xTaskCreateStatic>
 8003408:	4603      	mov	r3, r0
 800340a:	613b      	str	r3, [r7, #16]
 800340c:	e013      	b.n	8003436 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d110      	bne.n	8003436 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003414:	6a3b      	ldr	r3, [r7, #32]
 8003416:	b29a      	uxth	r2, r3
 8003418:	f107 0310 	add.w	r3, r7, #16
 800341c:	9301      	str	r3, [sp, #4]
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003426:	68f8      	ldr	r0, [r7, #12]
 8003428:	f001 f92d 	bl	8004686 <xTaskCreate>
 800342c:	4603      	mov	r3, r0
 800342e:	2b01      	cmp	r3, #1
 8003430:	d001      	beq.n	8003436 <osThreadNew+0x11a>
            hTask = NULL;
 8003432:	2300      	movs	r3, #0
 8003434:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003436:	693b      	ldr	r3, [r7, #16]
}
 8003438:	4618      	mov	r0, r3
 800343a:	3728      	adds	r7, #40	; 0x28
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003448:	f3ef 8305 	mrs	r3, IPSR
 800344c:	60bb      	str	r3, [r7, #8]
  return(result);
 800344e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003450:	2b00      	cmp	r3, #0
 8003452:	d003      	beq.n	800345c <osDelay+0x1c>
    stat = osErrorISR;
 8003454:	f06f 0305 	mvn.w	r3, #5
 8003458:	60fb      	str	r3, [r7, #12]
 800345a:	e007      	b.n	800346c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800345c:	2300      	movs	r3, #0
 800345e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d002      	beq.n	800346c <osDelay+0x2c>
      vTaskDelay(ticks);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f001 fa68 	bl	800493c <vTaskDelay>
    }
  }

  return (stat);
 800346c:	68fb      	ldr	r3, [r7, #12]
}
 800346e:	4618      	mov	r0, r3
 8003470:	3710      	adds	r7, #16
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}

08003476 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8003476:	b580      	push	{r7, lr}
 8003478:	b086      	sub	sp, #24
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 800347e:	2300      	movs	r3, #0
 8003480:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003482:	f3ef 8305 	mrs	r3, IPSR
 8003486:	60fb      	str	r3, [r7, #12]
  return(result);
 8003488:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 800348a:	2b00      	cmp	r3, #0
 800348c:	d12d      	bne.n	80034ea <osEventFlagsNew+0x74>
    mem = -1;
 800348e:	f04f 33ff 	mov.w	r3, #4294967295
 8003492:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d015      	beq.n	80034c6 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d006      	beq.n	80034b0 <osEventFlagsNew+0x3a>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	2b1f      	cmp	r3, #31
 80034a8:	d902      	bls.n	80034b0 <osEventFlagsNew+0x3a>
        mem = 1;
 80034aa:	2301      	movs	r3, #1
 80034ac:	613b      	str	r3, [r7, #16]
 80034ae:	e00c      	b.n	80034ca <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d108      	bne.n	80034ca <osEventFlagsNew+0x54>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d104      	bne.n	80034ca <osEventFlagsNew+0x54>
          mem = 0;
 80034c0:	2300      	movs	r3, #0
 80034c2:	613b      	str	r3, [r7, #16]
 80034c4:	e001      	b.n	80034ca <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 80034c6:	2300      	movs	r3, #0
 80034c8:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d106      	bne.n	80034de <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	4618      	mov	r0, r3
 80034d6:	f000 f8eb 	bl	80036b0 <xEventGroupCreateStatic>
 80034da:	6178      	str	r0, [r7, #20]
 80034dc:	e005      	b.n	80034ea <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d102      	bne.n	80034ea <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 80034e4:	f000 f91b 	bl	800371e <xEventGroupCreate>
 80034e8:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 80034ea:	697b      	ldr	r3, [r7, #20]
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3718      	adds	r7, #24
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b086      	sub	sp, #24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d004      	beq.n	8003512 <osEventFlagsSet+0x1e>
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d003      	beq.n	800351a <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8003512:	f06f 0303 	mvn.w	r3, #3
 8003516:	617b      	str	r3, [r7, #20]
 8003518:	e028      	b.n	800356c <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800351a:	f3ef 8305 	mrs	r3, IPSR
 800351e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003520:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8003522:	2b00      	cmp	r3, #0
 8003524:	d01d      	beq.n	8003562 <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8003526:	2300      	movs	r3, #0
 8003528:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 800352a:	f107 0308 	add.w	r3, r7, #8
 800352e:	461a      	mov	r2, r3
 8003530:	6839      	ldr	r1, [r7, #0]
 8003532:	6938      	ldr	r0, [r7, #16]
 8003534:	f000 fa96 	bl	8003a64 <xEventGroupSetBitsFromISR>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d103      	bne.n	8003546 <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 800353e:	f06f 0302 	mvn.w	r3, #2
 8003542:	617b      	str	r3, [r7, #20]
 8003544:	e012      	b.n	800356c <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00d      	beq.n	800356c <osEventFlagsSet+0x78>
 8003550:	4b09      	ldr	r3, [pc, #36]	; (8003578 <osEventFlagsSet+0x84>)
 8003552:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003556:	601a      	str	r2, [r3, #0]
 8003558:	f3bf 8f4f 	dsb	sy
 800355c:	f3bf 8f6f 	isb	sy
 8003560:	e004      	b.n	800356c <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8003562:	6839      	ldr	r1, [r7, #0]
 8003564:	6938      	ldr	r0, [r7, #16]
 8003566:	f000 f9c3 	bl	80038f0 <xEventGroupSetBits>
 800356a:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800356c:	697b      	ldr	r3, [r7, #20]
}
 800356e:	4618      	mov	r0, r3
 8003570:	3718      	adds	r7, #24
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	e000ed04 	.word	0xe000ed04

0800357c <osEventFlagsWait>:
  }

  return (rflags);
}

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 800357c:	b580      	push	{r7, lr}
 800357e:	b08c      	sub	sp, #48	; 0x30
 8003580:	af02      	add	r7, sp, #8
 8003582:	60f8      	str	r0, [r7, #12]
 8003584:	60b9      	str	r1, [r7, #8]
 8003586:	607a      	str	r2, [r7, #4]
 8003588:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d004      	beq.n	800359e <osEventFlagsWait+0x22>
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800359e:	f06f 0303 	mvn.w	r3, #3
 80035a2:	61fb      	str	r3, [r7, #28]
 80035a4:	e04b      	b.n	800363e <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80035a6:	f3ef 8305 	mrs	r3, IPSR
 80035aa:	617b      	str	r3, [r7, #20]
  return(result);
 80035ac:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d003      	beq.n	80035ba <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 80035b2:	f06f 0305 	mvn.w	r3, #5
 80035b6:	61fb      	str	r3, [r7, #28]
 80035b8:	e041      	b.n	800363e <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f003 0301 	and.w	r3, r3, #1
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d002      	beq.n	80035ca <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 80035c4:	2301      	movs	r3, #1
 80035c6:	627b      	str	r3, [r7, #36]	; 0x24
 80035c8:	e001      	b.n	80035ce <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 80035ca:	2300      	movs	r3, #0
 80035cc:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f003 0302 	and.w	r3, r3, #2
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d002      	beq.n	80035de <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 80035d8:	2300      	movs	r3, #0
 80035da:	623b      	str	r3, [r7, #32]
 80035dc:	e001      	b.n	80035e2 <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 80035de:	2301      	movs	r3, #1
 80035e0:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e8:	6a3a      	ldr	r2, [r7, #32]
 80035ea:	68b9      	ldr	r1, [r7, #8]
 80035ec:	69b8      	ldr	r0, [r7, #24]
 80035ee:	f000 f8b1 	bl	8003754 <xEventGroupWaitBits>
 80035f2:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	f003 0301 	and.w	r3, r3, #1
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d010      	beq.n	8003620 <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 80035fe:	68ba      	ldr	r2, [r7, #8]
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	4013      	ands	r3, r2
 8003604:	68ba      	ldr	r2, [r7, #8]
 8003606:	429a      	cmp	r2, r3
 8003608:	d019      	beq.n	800363e <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d003      	beq.n	8003618 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 8003610:	f06f 0301 	mvn.w	r3, #1
 8003614:	61fb      	str	r3, [r7, #28]
 8003616:	e012      	b.n	800363e <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8003618:	f06f 0302 	mvn.w	r3, #2
 800361c:	61fb      	str	r3, [r7, #28]
 800361e:	e00e      	b.n	800363e <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 8003620:	68ba      	ldr	r2, [r7, #8]
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	4013      	ands	r3, r2
 8003626:	2b00      	cmp	r3, #0
 8003628:	d109      	bne.n	800363e <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d003      	beq.n	8003638 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 8003630:	f06f 0301 	mvn.w	r3, #1
 8003634:	61fb      	str	r3, [r7, #28]
 8003636:	e002      	b.n	800363e <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8003638:	f06f 0302 	mvn.w	r3, #2
 800363c:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 800363e:	69fb      	ldr	r3, [r7, #28]
}
 8003640:	4618      	mov	r0, r3
 8003642:	3728      	adds	r7, #40	; 0x28
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	4a07      	ldr	r2, [pc, #28]	; (8003674 <vApplicationGetIdleTaskMemory+0x2c>)
 8003658:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	4a06      	ldr	r2, [pc, #24]	; (8003678 <vApplicationGetIdleTaskMemory+0x30>)
 800365e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2280      	movs	r2, #128	; 0x80
 8003664:	601a      	str	r2, [r3, #0]
}
 8003666:	bf00      	nop
 8003668:	3714      	adds	r7, #20
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	20000138 	.word	0x20000138
 8003678:	200001f4 	.word	0x200001f4

0800367c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800367c:	b480      	push	{r7}
 800367e:	b085      	sub	sp, #20
 8003680:	af00      	add	r7, sp, #0
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	60b9      	str	r1, [r7, #8]
 8003686:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	4a07      	ldr	r2, [pc, #28]	; (80036a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800368c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	4a06      	ldr	r2, [pc, #24]	; (80036ac <vApplicationGetTimerTaskMemory+0x30>)
 8003692:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f44f 7280 	mov.w	r2, #256	; 0x100
 800369a:	601a      	str	r2, [r3, #0]
}
 800369c:	bf00      	nop
 800369e:	3714      	adds	r7, #20
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr
 80036a8:	200003f4 	.word	0x200003f4
 80036ac:	200004b0 	.word	0x200004b0

080036b0 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b086      	sub	sp, #24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d10a      	bne.n	80036d4 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80036be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036c2:	f383 8811 	msr	BASEPRI, r3
 80036c6:	f3bf 8f6f 	isb	sy
 80036ca:	f3bf 8f4f 	dsb	sy
 80036ce:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80036d0:	bf00      	nop
 80036d2:	e7fe      	b.n	80036d2 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80036d4:	2320      	movs	r3, #32
 80036d6:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	2b20      	cmp	r3, #32
 80036dc:	d00a      	beq.n	80036f4 <xEventGroupCreateStatic+0x44>
	__asm volatile
 80036de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036e2:	f383 8811 	msr	BASEPRI, r3
 80036e6:	f3bf 8f6f 	isb	sy
 80036ea:	f3bf 8f4f 	dsb	sy
 80036ee:	60fb      	str	r3, [r7, #12]
}
 80036f0:	bf00      	nop
 80036f2:	e7fe      	b.n	80036f2 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00a      	beq.n	8003714 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	3304      	adds	r3, #4
 8003708:	4618      	mov	r0, r3
 800370a:	f000 f9bf 	bl	8003a8c <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	2201      	movs	r2, #1
 8003712:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8003714:	697b      	ldr	r3, [r7, #20]
	}
 8003716:	4618      	mov	r0, r3
 8003718:	3718      	adds	r7, #24
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800371e:	b580      	push	{r7, lr}
 8003720:	b082      	sub	sp, #8
 8003722:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8003724:	2020      	movs	r0, #32
 8003726:	f002 fcef 	bl	8006108 <pvPortMalloc>
 800372a:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00a      	beq.n	8003748 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	3304      	adds	r3, #4
 800373c:	4618      	mov	r0, r3
 800373e:	f000 f9a5 	bl	8003a8c <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8003748:	687b      	ldr	r3, [r7, #4]
	}
 800374a:	4618      	mov	r0, r3
 800374c:	3708      	adds	r7, #8
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
	...

08003754 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b090      	sub	sp, #64	; 0x40
 8003758:	af00      	add	r7, sp, #0
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	607a      	str	r2, [r7, #4]
 8003760:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8003766:	2300      	movs	r3, #0
 8003768:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 800376a:	2300      	movs	r3, #0
 800376c:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d10a      	bne.n	800378a <xEventGroupWaitBits+0x36>
	__asm volatile
 8003774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003778:	f383 8811 	msr	BASEPRI, r3
 800377c:	f3bf 8f6f 	isb	sy
 8003780:	f3bf 8f4f 	dsb	sy
 8003784:	623b      	str	r3, [r7, #32]
}
 8003786:	bf00      	nop
 8003788:	e7fe      	b.n	8003788 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00a      	beq.n	80037aa <xEventGroupWaitBits+0x56>
	__asm volatile
 8003794:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003798:	f383 8811 	msr	BASEPRI, r3
 800379c:	f3bf 8f6f 	isb	sy
 80037a0:	f3bf 8f4f 	dsb	sy
 80037a4:	61fb      	str	r3, [r7, #28]
}
 80037a6:	bf00      	nop
 80037a8:	e7fe      	b.n	80037a8 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d10a      	bne.n	80037c6 <xEventGroupWaitBits+0x72>
	__asm volatile
 80037b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037b4:	f383 8811 	msr	BASEPRI, r3
 80037b8:	f3bf 8f6f 	isb	sy
 80037bc:	f3bf 8f4f 	dsb	sy
 80037c0:	61bb      	str	r3, [r7, #24]
}
 80037c2:	bf00      	nop
 80037c4:	e7fe      	b.n	80037c4 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80037c6:	f001 fde7 	bl	8005398 <xTaskGetSchedulerState>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d102      	bne.n	80037d6 <xEventGroupWaitBits+0x82>
 80037d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d101      	bne.n	80037da <xEventGroupWaitBits+0x86>
 80037d6:	2301      	movs	r3, #1
 80037d8:	e000      	b.n	80037dc <xEventGroupWaitBits+0x88>
 80037da:	2300      	movs	r3, #0
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d10a      	bne.n	80037f6 <xEventGroupWaitBits+0xa2>
	__asm volatile
 80037e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037e4:	f383 8811 	msr	BASEPRI, r3
 80037e8:	f3bf 8f6f 	isb	sy
 80037ec:	f3bf 8f4f 	dsb	sy
 80037f0:	617b      	str	r3, [r7, #20]
}
 80037f2:	bf00      	nop
 80037f4:	e7fe      	b.n	80037f4 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 80037f6:	f001 f945 	bl	8004a84 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80037fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8003800:	683a      	ldr	r2, [r7, #0]
 8003802:	68b9      	ldr	r1, [r7, #8]
 8003804:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003806:	f000 f90b 	bl	8003a20 <prvTestWaitCondition>
 800380a:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 800380c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00e      	beq.n	8003830 <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8003812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003814:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8003816:	2300      	movs	r3, #0
 8003818:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d028      	beq.n	8003872 <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8003820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	43db      	mvns	r3, r3
 8003828:	401a      	ands	r2, r3
 800382a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800382c:	601a      	str	r2, [r3, #0]
 800382e:	e020      	b.n	8003872 <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8003830:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003832:	2b00      	cmp	r3, #0
 8003834:	d104      	bne.n	8003840 <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8003836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003838:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800383a:	2301      	movs	r3, #1
 800383c:	633b      	str	r3, [r7, #48]	; 0x30
 800383e:	e018      	b.n	8003872 <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d003      	beq.n	800384e <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8003846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003848:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800384c:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d003      	beq.n	800385c <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8003854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003856:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800385a:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800385c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800385e:	1d18      	adds	r0, r3, #4
 8003860:	68ba      	ldr	r2, [r7, #8]
 8003862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003864:	4313      	orrs	r3, r2
 8003866:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003868:	4619      	mov	r1, r3
 800386a:	f001 fb09 	bl	8004e80 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800386e:	2300      	movs	r3, #0
 8003870:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8003872:	f001 f915 	bl	8004aa0 <xTaskResumeAll>
 8003876:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8003878:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800387a:	2b00      	cmp	r3, #0
 800387c:	d031      	beq.n	80038e2 <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 800387e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003880:	2b00      	cmp	r3, #0
 8003882:	d107      	bne.n	8003894 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8003884:	4b19      	ldr	r3, [pc, #100]	; (80038ec <xEventGroupWaitBits+0x198>)
 8003886:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	f3bf 8f4f 	dsb	sy
 8003890:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8003894:	f001 fe0c 	bl	80054b0 <uxTaskResetEventItemValue>
 8003898:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800389a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800389c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d11a      	bne.n	80038da <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 80038a4:	f002 fb0e 	bl	8005ec4 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 80038a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 80038ae:	683a      	ldr	r2, [r7, #0]
 80038b0:	68b9      	ldr	r1, [r7, #8]
 80038b2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80038b4:	f000 f8b4 	bl	8003a20 <prvTestWaitCondition>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d009      	beq.n	80038d2 <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d006      	beq.n	80038d2 <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80038c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	43db      	mvns	r3, r3
 80038cc:	401a      	ands	r2, r3
 80038ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038d0:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80038d2:	2301      	movs	r3, #1
 80038d4:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 80038d6:	f002 fb25 	bl	8005f24 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80038da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80038e0:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80038e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3740      	adds	r7, #64	; 0x40
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	e000ed04 	.word	0xe000ed04

080038f0 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b08e      	sub	sp, #56	; 0x38
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80038fa:	2300      	movs	r3, #0
 80038fc:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8003902:	2300      	movs	r3, #0
 8003904:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d10a      	bne.n	8003922 <xEventGroupSetBits+0x32>
	__asm volatile
 800390c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003910:	f383 8811 	msr	BASEPRI, r3
 8003914:	f3bf 8f6f 	isb	sy
 8003918:	f3bf 8f4f 	dsb	sy
 800391c:	613b      	str	r3, [r7, #16]
}
 800391e:	bf00      	nop
 8003920:	e7fe      	b.n	8003920 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00a      	beq.n	8003942 <xEventGroupSetBits+0x52>
	__asm volatile
 800392c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003930:	f383 8811 	msr	BASEPRI, r3
 8003934:	f3bf 8f6f 	isb	sy
 8003938:	f3bf 8f4f 	dsb	sy
 800393c:	60fb      	str	r3, [r7, #12]
}
 800393e:	bf00      	nop
 8003940:	e7fe      	b.n	8003940 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8003942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003944:	3304      	adds	r3, #4
 8003946:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800394a:	3308      	adds	r3, #8
 800394c:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800394e:	f001 f899 	bl	8004a84 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8003952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8003958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	431a      	orrs	r2, r3
 8003960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003962:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8003964:	e03c      	b.n	80039e0 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8003966:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800396c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8003972:	2300      	movs	r3, #0
 8003974:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8003976:	69bb      	ldr	r3, [r7, #24]
 8003978:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800397c:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003984:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800398c:	2b00      	cmp	r3, #0
 800398e:	d108      	bne.n	80039a2 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8003990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	4013      	ands	r3, r2
 8003998:	2b00      	cmp	r3, #0
 800399a:	d00b      	beq.n	80039b4 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 800399c:	2301      	movs	r3, #1
 800399e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039a0:	e008      	b.n	80039b4 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80039a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	69bb      	ldr	r3, [r7, #24]
 80039a8:	4013      	ands	r3, r2
 80039aa:	69ba      	ldr	r2, [r7, #24]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d101      	bne.n	80039b4 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80039b0:	2301      	movs	r3, #1
 80039b2:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80039b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d010      	beq.n	80039dc <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d003      	beq.n	80039cc <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80039c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80039cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80039d4:	4619      	mov	r1, r3
 80039d6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80039d8:	f001 fb1e 	bl	8005018 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 80039e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80039e2:	6a3b      	ldr	r3, [r7, #32]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d1be      	bne.n	8003966 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80039e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ee:	43db      	mvns	r3, r3
 80039f0:	401a      	ands	r2, r3
 80039f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039f4:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80039f6:	f001 f853 	bl	8004aa0 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80039fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039fc:	681b      	ldr	r3, [r3, #0]
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3738      	adds	r7, #56	; 0x38
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}

08003a06 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8003a06:	b580      	push	{r7, lr}
 8003a08:	b082      	sub	sp, #8
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	6078      	str	r0, [r7, #4]
 8003a0e:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8003a10:	6839      	ldr	r1, [r7, #0]
 8003a12:	6878      	ldr	r0, [r7, #4]
 8003a14:	f7ff ff6c 	bl	80038f0 <xEventGroupSetBits>
}
 8003a18:	bf00      	nop
 8003a1a:	3708      	adds	r7, #8
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8003a20:	b480      	push	{r7}
 8003a22:	b087      	sub	sp, #28
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d107      	bne.n	8003a46 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8003a36:	68fa      	ldr	r2, [r7, #12]
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d00a      	beq.n	8003a56 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8003a40:	2301      	movs	r3, #1
 8003a42:	617b      	str	r3, [r7, #20]
 8003a44:	e007      	b.n	8003a56 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8003a46:	68fa      	ldr	r2, [r7, #12]
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	68ba      	ldr	r2, [r7, #8]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d101      	bne.n	8003a56 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8003a52:	2301      	movs	r3, #1
 8003a54:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8003a56:	697b      	ldr	r3, [r7, #20]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	371c      	adds	r7, #28
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b086      	sub	sp, #24
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	60b9      	str	r1, [r7, #8]
 8003a6e:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	68ba      	ldr	r2, [r7, #8]
 8003a74:	68f9      	ldr	r1, [r7, #12]
 8003a76:	4804      	ldr	r0, [pc, #16]	; (8003a88 <xEventGroupSetBitsFromISR+0x24>)
 8003a78:	f002 f8d4 	bl	8005c24 <xTimerPendFunctionCallFromISR>
 8003a7c:	6178      	str	r0, [r7, #20]

		return xReturn;
 8003a7e:	697b      	ldr	r3, [r7, #20]
	}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3718      	adds	r7, #24
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	08003a07 	.word	0x08003a07

08003a8c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f103 0208 	add.w	r2, r3, #8
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8003aa4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f103 0208 	add.w	r2, r3, #8
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f103 0208 	add.w	r2, r3, #8
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003ac0:	bf00      	nop
 8003ac2:	370c      	adds	r7, #12
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr

08003acc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003ada:	bf00      	nop
 8003adc:	370c      	adds	r7, #12
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr

08003ae6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003ae6:	b480      	push	{r7}
 8003ae8:	b085      	sub	sp, #20
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	6078      	str	r0, [r7, #4]
 8003aee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	68fa      	ldr	r2, [r7, #12]
 8003afa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	689a      	ldr	r2, [r3, #8]
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	683a      	ldr	r2, [r7, #0]
 8003b0a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	683a      	ldr	r2, [r7, #0]
 8003b10:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	1c5a      	adds	r2, r3, #1
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	601a      	str	r2, [r3, #0]
}
 8003b22:	bf00      	nop
 8003b24:	3714      	adds	r7, #20
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr

08003b2e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003b2e:	b480      	push	{r7}
 8003b30:	b085      	sub	sp, #20
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
 8003b36:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b44:	d103      	bne.n	8003b4e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	60fb      	str	r3, [r7, #12]
 8003b4c:	e00c      	b.n	8003b68 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	3308      	adds	r3, #8
 8003b52:	60fb      	str	r3, [r7, #12]
 8003b54:	e002      	b.n	8003b5c <vListInsert+0x2e>
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	60fb      	str	r3, [r7, #12]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	68ba      	ldr	r2, [r7, #8]
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d2f6      	bcs.n	8003b56 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	685a      	ldr	r2, [r3, #4]
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	683a      	ldr	r2, [r7, #0]
 8003b76:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	68fa      	ldr	r2, [r7, #12]
 8003b7c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	683a      	ldr	r2, [r7, #0]
 8003b82:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	1c5a      	adds	r2, r3, #1
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	601a      	str	r2, [r3, #0]
}
 8003b94:	bf00      	nop
 8003b96:	3714      	adds	r7, #20
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b085      	sub	sp, #20
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	691b      	ldr	r3, [r3, #16]
 8003bac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	6892      	ldr	r2, [r2, #8]
 8003bb6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	6852      	ldr	r2, [r2, #4]
 8003bc0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d103      	bne.n	8003bd4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689a      	ldr	r2, [r3, #8]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	1e5a      	subs	r2, r3, #1
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3714      	adds	r7, #20
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d10a      	bne.n	8003c1e <xQueueGenericReset+0x2a>
	__asm volatile
 8003c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c0c:	f383 8811 	msr	BASEPRI, r3
 8003c10:	f3bf 8f6f 	isb	sy
 8003c14:	f3bf 8f4f 	dsb	sy
 8003c18:	60bb      	str	r3, [r7, #8]
}
 8003c1a:	bf00      	nop
 8003c1c:	e7fe      	b.n	8003c1c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003c1e:	f002 f951 	bl	8005ec4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c2a:	68f9      	ldr	r1, [r7, #12]
 8003c2c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003c2e:	fb01 f303 	mul.w	r3, r1, r3
 8003c32:	441a      	add	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	68f9      	ldr	r1, [r7, #12]
 8003c52:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003c54:	fb01 f303 	mul.w	r3, r1, r3
 8003c58:	441a      	add	r2, r3
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	22ff      	movs	r2, #255	; 0xff
 8003c62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	22ff      	movs	r2, #255	; 0xff
 8003c6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d114      	bne.n	8003c9e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	691b      	ldr	r3, [r3, #16]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d01a      	beq.n	8003cb2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	3310      	adds	r3, #16
 8003c80:	4618      	mov	r0, r3
 8003c82:	f001 f965 	bl	8004f50 <xTaskRemoveFromEventList>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d012      	beq.n	8003cb2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003c8c:	4b0c      	ldr	r3, [pc, #48]	; (8003cc0 <xQueueGenericReset+0xcc>)
 8003c8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c92:	601a      	str	r2, [r3, #0]
 8003c94:	f3bf 8f4f 	dsb	sy
 8003c98:	f3bf 8f6f 	isb	sy
 8003c9c:	e009      	b.n	8003cb2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	3310      	adds	r3, #16
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f7ff fef2 	bl	8003a8c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	3324      	adds	r3, #36	; 0x24
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7ff feed 	bl	8003a8c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003cb2:	f002 f937 	bl	8005f24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003cb6:	2301      	movs	r3, #1
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3710      	adds	r7, #16
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	e000ed04 	.word	0xe000ed04

08003cc4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b08e      	sub	sp, #56	; 0x38
 8003cc8:	af02      	add	r7, sp, #8
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	607a      	str	r2, [r7, #4]
 8003cd0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d10a      	bne.n	8003cee <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8003cd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cdc:	f383 8811 	msr	BASEPRI, r3
 8003ce0:	f3bf 8f6f 	isb	sy
 8003ce4:	f3bf 8f4f 	dsb	sy
 8003ce8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003cea:	bf00      	nop
 8003cec:	e7fe      	b.n	8003cec <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d10a      	bne.n	8003d0a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8003cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cf8:	f383 8811 	msr	BASEPRI, r3
 8003cfc:	f3bf 8f6f 	isb	sy
 8003d00:	f3bf 8f4f 	dsb	sy
 8003d04:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003d06:	bf00      	nop
 8003d08:	e7fe      	b.n	8003d08 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d002      	beq.n	8003d16 <xQueueGenericCreateStatic+0x52>
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d001      	beq.n	8003d1a <xQueueGenericCreateStatic+0x56>
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <xQueueGenericCreateStatic+0x58>
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d10a      	bne.n	8003d36 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d24:	f383 8811 	msr	BASEPRI, r3
 8003d28:	f3bf 8f6f 	isb	sy
 8003d2c:	f3bf 8f4f 	dsb	sy
 8003d30:	623b      	str	r3, [r7, #32]
}
 8003d32:	bf00      	nop
 8003d34:	e7fe      	b.n	8003d34 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d102      	bne.n	8003d42 <xQueueGenericCreateStatic+0x7e>
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d101      	bne.n	8003d46 <xQueueGenericCreateStatic+0x82>
 8003d42:	2301      	movs	r3, #1
 8003d44:	e000      	b.n	8003d48 <xQueueGenericCreateStatic+0x84>
 8003d46:	2300      	movs	r3, #0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d10a      	bne.n	8003d62 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003d4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d50:	f383 8811 	msr	BASEPRI, r3
 8003d54:	f3bf 8f6f 	isb	sy
 8003d58:	f3bf 8f4f 	dsb	sy
 8003d5c:	61fb      	str	r3, [r7, #28]
}
 8003d5e:	bf00      	nop
 8003d60:	e7fe      	b.n	8003d60 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003d62:	2350      	movs	r3, #80	; 0x50
 8003d64:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	2b50      	cmp	r3, #80	; 0x50
 8003d6a:	d00a      	beq.n	8003d82 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d70:	f383 8811 	msr	BASEPRI, r3
 8003d74:	f3bf 8f6f 	isb	sy
 8003d78:	f3bf 8f4f 	dsb	sy
 8003d7c:	61bb      	str	r3, [r7, #24]
}
 8003d7e:	bf00      	nop
 8003d80:	e7fe      	b.n	8003d80 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003d82:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00d      	beq.n	8003daa <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003d96:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003d9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d9c:	9300      	str	r3, [sp, #0]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	68b9      	ldr	r1, [r7, #8]
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 f805 	bl	8003db4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3730      	adds	r7, #48	; 0x30
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	60f8      	str	r0, [r7, #12]
 8003dbc:	60b9      	str	r1, [r7, #8]
 8003dbe:	607a      	str	r2, [r7, #4]
 8003dc0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d103      	bne.n	8003dd0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	69ba      	ldr	r2, [r7, #24]
 8003dcc:	601a      	str	r2, [r3, #0]
 8003dce:	e002      	b.n	8003dd6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	68fa      	ldr	r2, [r7, #12]
 8003dda:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003ddc:	69bb      	ldr	r3, [r7, #24]
 8003dde:	68ba      	ldr	r2, [r7, #8]
 8003de0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003de2:	2101      	movs	r1, #1
 8003de4:	69b8      	ldr	r0, [r7, #24]
 8003de6:	f7ff ff05 	bl	8003bf4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003dea:	69bb      	ldr	r3, [r7, #24]
 8003dec:	78fa      	ldrb	r2, [r7, #3]
 8003dee:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003df2:	bf00      	nop
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
	...

08003dfc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b08e      	sub	sp, #56	; 0x38
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	60b9      	str	r1, [r7, #8]
 8003e06:	607a      	str	r2, [r7, #4]
 8003e08:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8003e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d10a      	bne.n	8003e2e <xQueueGenericSend+0x32>
	__asm volatile
 8003e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e1c:	f383 8811 	msr	BASEPRI, r3
 8003e20:	f3bf 8f6f 	isb	sy
 8003e24:	f3bf 8f4f 	dsb	sy
 8003e28:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003e2a:	bf00      	nop
 8003e2c:	e7fe      	b.n	8003e2c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d103      	bne.n	8003e3c <xQueueGenericSend+0x40>
 8003e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d101      	bne.n	8003e40 <xQueueGenericSend+0x44>
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e000      	b.n	8003e42 <xQueueGenericSend+0x46>
 8003e40:	2300      	movs	r3, #0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d10a      	bne.n	8003e5c <xQueueGenericSend+0x60>
	__asm volatile
 8003e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e4a:	f383 8811 	msr	BASEPRI, r3
 8003e4e:	f3bf 8f6f 	isb	sy
 8003e52:	f3bf 8f4f 	dsb	sy
 8003e56:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003e58:	bf00      	nop
 8003e5a:	e7fe      	b.n	8003e5a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d103      	bne.n	8003e6a <xQueueGenericSend+0x6e>
 8003e62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d101      	bne.n	8003e6e <xQueueGenericSend+0x72>
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e000      	b.n	8003e70 <xQueueGenericSend+0x74>
 8003e6e:	2300      	movs	r3, #0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d10a      	bne.n	8003e8a <xQueueGenericSend+0x8e>
	__asm volatile
 8003e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e78:	f383 8811 	msr	BASEPRI, r3
 8003e7c:	f3bf 8f6f 	isb	sy
 8003e80:	f3bf 8f4f 	dsb	sy
 8003e84:	623b      	str	r3, [r7, #32]
}
 8003e86:	bf00      	nop
 8003e88:	e7fe      	b.n	8003e88 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003e8a:	f001 fa85 	bl	8005398 <xTaskGetSchedulerState>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d102      	bne.n	8003e9a <xQueueGenericSend+0x9e>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d101      	bne.n	8003e9e <xQueueGenericSend+0xa2>
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e000      	b.n	8003ea0 <xQueueGenericSend+0xa4>
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10a      	bne.n	8003eba <xQueueGenericSend+0xbe>
	__asm volatile
 8003ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea8:	f383 8811 	msr	BASEPRI, r3
 8003eac:	f3bf 8f6f 	isb	sy
 8003eb0:	f3bf 8f4f 	dsb	sy
 8003eb4:	61fb      	str	r3, [r7, #28]
}
 8003eb6:	bf00      	nop
 8003eb8:	e7fe      	b.n	8003eb8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003eba:	f002 f803 	bl	8005ec4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ec0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ec4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d302      	bcc.n	8003ed0 <xQueueGenericSend+0xd4>
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d129      	bne.n	8003f24 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003ed0:	683a      	ldr	r2, [r7, #0]
 8003ed2:	68b9      	ldr	r1, [r7, #8]
 8003ed4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003ed6:	f000 fa0b 	bl	80042f0 <prvCopyDataToQueue>
 8003eda:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d010      	beq.n	8003f06 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ee6:	3324      	adds	r3, #36	; 0x24
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f001 f831 	bl	8004f50 <xTaskRemoveFromEventList>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d013      	beq.n	8003f1c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003ef4:	4b3f      	ldr	r3, [pc, #252]	; (8003ff4 <xQueueGenericSend+0x1f8>)
 8003ef6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003efa:	601a      	str	r2, [r3, #0]
 8003efc:	f3bf 8f4f 	dsb	sy
 8003f00:	f3bf 8f6f 	isb	sy
 8003f04:	e00a      	b.n	8003f1c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d007      	beq.n	8003f1c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003f0c:	4b39      	ldr	r3, [pc, #228]	; (8003ff4 <xQueueGenericSend+0x1f8>)
 8003f0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f12:	601a      	str	r2, [r3, #0]
 8003f14:	f3bf 8f4f 	dsb	sy
 8003f18:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003f1c:	f002 f802 	bl	8005f24 <vPortExitCritical>
				return pdPASS;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e063      	b.n	8003fec <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d103      	bne.n	8003f32 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003f2a:	f001 fffb 	bl	8005f24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	e05c      	b.n	8003fec <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003f32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d106      	bne.n	8003f46 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003f38:	f107 0314 	add.w	r3, r7, #20
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f001 f8cd 	bl	80050dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003f42:	2301      	movs	r3, #1
 8003f44:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003f46:	f001 ffed 	bl	8005f24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003f4a:	f000 fd9b 	bl	8004a84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003f4e:	f001 ffb9 	bl	8005ec4 <vPortEnterCritical>
 8003f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f54:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003f58:	b25b      	sxtb	r3, r3
 8003f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f5e:	d103      	bne.n	8003f68 <xQueueGenericSend+0x16c>
 8003f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f62:	2200      	movs	r2, #0
 8003f64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f6a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003f6e:	b25b      	sxtb	r3, r3
 8003f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f74:	d103      	bne.n	8003f7e <xQueueGenericSend+0x182>
 8003f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f7e:	f001 ffd1 	bl	8005f24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003f82:	1d3a      	adds	r2, r7, #4
 8003f84:	f107 0314 	add.w	r3, r7, #20
 8003f88:	4611      	mov	r1, r2
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f001 f8bc 	bl	8005108 <xTaskCheckForTimeOut>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d124      	bne.n	8003fe0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003f96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f98:	f000 faa2 	bl	80044e0 <prvIsQueueFull>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d018      	beq.n	8003fd4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fa4:	3310      	adds	r3, #16
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	4611      	mov	r1, r2
 8003faa:	4618      	mov	r0, r3
 8003fac:	f000 ff44 	bl	8004e38 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003fb0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003fb2:	f000 fa2d 	bl	8004410 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003fb6:	f000 fd73 	bl	8004aa0 <xTaskResumeAll>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f47f af7c 	bne.w	8003eba <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003fc2:	4b0c      	ldr	r3, [pc, #48]	; (8003ff4 <xQueueGenericSend+0x1f8>)
 8003fc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fc8:	601a      	str	r2, [r3, #0]
 8003fca:	f3bf 8f4f 	dsb	sy
 8003fce:	f3bf 8f6f 	isb	sy
 8003fd2:	e772      	b.n	8003eba <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003fd4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003fd6:	f000 fa1b 	bl	8004410 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003fda:	f000 fd61 	bl	8004aa0 <xTaskResumeAll>
 8003fde:	e76c      	b.n	8003eba <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003fe0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003fe2:	f000 fa15 	bl	8004410 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003fe6:	f000 fd5b 	bl	8004aa0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003fea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3738      	adds	r7, #56	; 0x38
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	e000ed04 	.word	0xe000ed04

08003ff8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b090      	sub	sp, #64	; 0x40
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	607a      	str	r2, [r7, #4]
 8004004:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800400a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800400c:	2b00      	cmp	r3, #0
 800400e:	d10a      	bne.n	8004026 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004014:	f383 8811 	msr	BASEPRI, r3
 8004018:	f3bf 8f6f 	isb	sy
 800401c:	f3bf 8f4f 	dsb	sy
 8004020:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004022:	bf00      	nop
 8004024:	e7fe      	b.n	8004024 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d103      	bne.n	8004034 <xQueueGenericSendFromISR+0x3c>
 800402c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800402e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004030:	2b00      	cmp	r3, #0
 8004032:	d101      	bne.n	8004038 <xQueueGenericSendFromISR+0x40>
 8004034:	2301      	movs	r3, #1
 8004036:	e000      	b.n	800403a <xQueueGenericSendFromISR+0x42>
 8004038:	2300      	movs	r3, #0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d10a      	bne.n	8004054 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800403e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004042:	f383 8811 	msr	BASEPRI, r3
 8004046:	f3bf 8f6f 	isb	sy
 800404a:	f3bf 8f4f 	dsb	sy
 800404e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004050:	bf00      	nop
 8004052:	e7fe      	b.n	8004052 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	2b02      	cmp	r3, #2
 8004058:	d103      	bne.n	8004062 <xQueueGenericSendFromISR+0x6a>
 800405a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800405c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800405e:	2b01      	cmp	r3, #1
 8004060:	d101      	bne.n	8004066 <xQueueGenericSendFromISR+0x6e>
 8004062:	2301      	movs	r3, #1
 8004064:	e000      	b.n	8004068 <xQueueGenericSendFromISR+0x70>
 8004066:	2300      	movs	r3, #0
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10a      	bne.n	8004082 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800406c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004070:	f383 8811 	msr	BASEPRI, r3
 8004074:	f3bf 8f6f 	isb	sy
 8004078:	f3bf 8f4f 	dsb	sy
 800407c:	623b      	str	r3, [r7, #32]
}
 800407e:	bf00      	nop
 8004080:	e7fe      	b.n	8004080 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004082:	f002 f801 	bl	8006088 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004086:	f3ef 8211 	mrs	r2, BASEPRI
 800408a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800408e:	f383 8811 	msr	BASEPRI, r3
 8004092:	f3bf 8f6f 	isb	sy
 8004096:	f3bf 8f4f 	dsb	sy
 800409a:	61fa      	str	r2, [r7, #28]
 800409c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800409e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80040a0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80040a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d302      	bcc.n	80040b4 <xQueueGenericSendFromISR+0xbc>
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d12f      	bne.n	8004114 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80040b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80040ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80040be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80040c4:	683a      	ldr	r2, [r7, #0]
 80040c6:	68b9      	ldr	r1, [r7, #8]
 80040c8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80040ca:	f000 f911 	bl	80042f0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80040ce:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80040d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d6:	d112      	bne.n	80040fe <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80040d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d016      	beq.n	800410e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80040e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e2:	3324      	adds	r3, #36	; 0x24
 80040e4:	4618      	mov	r0, r3
 80040e6:	f000 ff33 	bl	8004f50 <xTaskRemoveFromEventList>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d00e      	beq.n	800410e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00b      	beq.n	800410e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2201      	movs	r2, #1
 80040fa:	601a      	str	r2, [r3, #0]
 80040fc:	e007      	b.n	800410e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80040fe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004102:	3301      	adds	r3, #1
 8004104:	b2db      	uxtb	r3, r3
 8004106:	b25a      	sxtb	r2, r3
 8004108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800410a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800410e:	2301      	movs	r3, #1
 8004110:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004112:	e001      	b.n	8004118 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004114:	2300      	movs	r3, #0
 8004116:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004118:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800411a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004122:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004126:	4618      	mov	r0, r3
 8004128:	3740      	adds	r7, #64	; 0x40
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
	...

08004130 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b08c      	sub	sp, #48	; 0x30
 8004134:	af00      	add	r7, sp, #0
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800413c:	2300      	movs	r3, #0
 800413e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004146:	2b00      	cmp	r3, #0
 8004148:	d10a      	bne.n	8004160 <xQueueReceive+0x30>
	__asm volatile
 800414a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800414e:	f383 8811 	msr	BASEPRI, r3
 8004152:	f3bf 8f6f 	isb	sy
 8004156:	f3bf 8f4f 	dsb	sy
 800415a:	623b      	str	r3, [r7, #32]
}
 800415c:	bf00      	nop
 800415e:	e7fe      	b.n	800415e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d103      	bne.n	800416e <xQueueReceive+0x3e>
 8004166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416a:	2b00      	cmp	r3, #0
 800416c:	d101      	bne.n	8004172 <xQueueReceive+0x42>
 800416e:	2301      	movs	r3, #1
 8004170:	e000      	b.n	8004174 <xQueueReceive+0x44>
 8004172:	2300      	movs	r3, #0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d10a      	bne.n	800418e <xQueueReceive+0x5e>
	__asm volatile
 8004178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800417c:	f383 8811 	msr	BASEPRI, r3
 8004180:	f3bf 8f6f 	isb	sy
 8004184:	f3bf 8f4f 	dsb	sy
 8004188:	61fb      	str	r3, [r7, #28]
}
 800418a:	bf00      	nop
 800418c:	e7fe      	b.n	800418c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800418e:	f001 f903 	bl	8005398 <xTaskGetSchedulerState>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d102      	bne.n	800419e <xQueueReceive+0x6e>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <xQueueReceive+0x72>
 800419e:	2301      	movs	r3, #1
 80041a0:	e000      	b.n	80041a4 <xQueueReceive+0x74>
 80041a2:	2300      	movs	r3, #0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d10a      	bne.n	80041be <xQueueReceive+0x8e>
	__asm volatile
 80041a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ac:	f383 8811 	msr	BASEPRI, r3
 80041b0:	f3bf 8f6f 	isb	sy
 80041b4:	f3bf 8f4f 	dsb	sy
 80041b8:	61bb      	str	r3, [r7, #24]
}
 80041ba:	bf00      	nop
 80041bc:	e7fe      	b.n	80041bc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80041be:	f001 fe81 	bl	8005ec4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80041c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041c6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80041c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d01f      	beq.n	800420e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80041ce:	68b9      	ldr	r1, [r7, #8]
 80041d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80041d2:	f000 f8f7 	bl	80043c4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80041d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d8:	1e5a      	subs	r2, r3, #1
 80041da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041dc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00f      	beq.n	8004206 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041e8:	3310      	adds	r3, #16
 80041ea:	4618      	mov	r0, r3
 80041ec:	f000 feb0 	bl	8004f50 <xTaskRemoveFromEventList>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d007      	beq.n	8004206 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80041f6:	4b3d      	ldr	r3, [pc, #244]	; (80042ec <xQueueReceive+0x1bc>)
 80041f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041fc:	601a      	str	r2, [r3, #0]
 80041fe:	f3bf 8f4f 	dsb	sy
 8004202:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004206:	f001 fe8d 	bl	8005f24 <vPortExitCritical>
				return pdPASS;
 800420a:	2301      	movs	r3, #1
 800420c:	e069      	b.n	80042e2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d103      	bne.n	800421c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004214:	f001 fe86 	bl	8005f24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004218:	2300      	movs	r3, #0
 800421a:	e062      	b.n	80042e2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800421c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800421e:	2b00      	cmp	r3, #0
 8004220:	d106      	bne.n	8004230 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004222:	f107 0310 	add.w	r3, r7, #16
 8004226:	4618      	mov	r0, r3
 8004228:	f000 ff58 	bl	80050dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800422c:	2301      	movs	r3, #1
 800422e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004230:	f001 fe78 	bl	8005f24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004234:	f000 fc26 	bl	8004a84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004238:	f001 fe44 	bl	8005ec4 <vPortEnterCritical>
 800423c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800423e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004242:	b25b      	sxtb	r3, r3
 8004244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004248:	d103      	bne.n	8004252 <xQueueReceive+0x122>
 800424a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800424c:	2200      	movs	r2, #0
 800424e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004254:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004258:	b25b      	sxtb	r3, r3
 800425a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800425e:	d103      	bne.n	8004268 <xQueueReceive+0x138>
 8004260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004262:	2200      	movs	r2, #0
 8004264:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004268:	f001 fe5c 	bl	8005f24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800426c:	1d3a      	adds	r2, r7, #4
 800426e:	f107 0310 	add.w	r3, r7, #16
 8004272:	4611      	mov	r1, r2
 8004274:	4618      	mov	r0, r3
 8004276:	f000 ff47 	bl	8005108 <xTaskCheckForTimeOut>
 800427a:	4603      	mov	r3, r0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d123      	bne.n	80042c8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004280:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004282:	f000 f917 	bl	80044b4 <prvIsQueueEmpty>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d017      	beq.n	80042bc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800428c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800428e:	3324      	adds	r3, #36	; 0x24
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	4611      	mov	r1, r2
 8004294:	4618      	mov	r0, r3
 8004296:	f000 fdcf 	bl	8004e38 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800429a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800429c:	f000 f8b8 	bl	8004410 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80042a0:	f000 fbfe 	bl	8004aa0 <xTaskResumeAll>
 80042a4:	4603      	mov	r3, r0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d189      	bne.n	80041be <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80042aa:	4b10      	ldr	r3, [pc, #64]	; (80042ec <xQueueReceive+0x1bc>)
 80042ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042b0:	601a      	str	r2, [r3, #0]
 80042b2:	f3bf 8f4f 	dsb	sy
 80042b6:	f3bf 8f6f 	isb	sy
 80042ba:	e780      	b.n	80041be <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80042bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80042be:	f000 f8a7 	bl	8004410 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80042c2:	f000 fbed 	bl	8004aa0 <xTaskResumeAll>
 80042c6:	e77a      	b.n	80041be <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80042c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80042ca:	f000 f8a1 	bl	8004410 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80042ce:	f000 fbe7 	bl	8004aa0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80042d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80042d4:	f000 f8ee 	bl	80044b4 <prvIsQueueEmpty>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	f43f af6f 	beq.w	80041be <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80042e0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3730      	adds	r7, #48	; 0x30
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
 80042ea:	bf00      	nop
 80042ec:	e000ed04 	.word	0xe000ed04

080042f0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b086      	sub	sp, #24
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80042fc:	2300      	movs	r3, #0
 80042fe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004304:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430a:	2b00      	cmp	r3, #0
 800430c:	d10d      	bne.n	800432a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d14d      	bne.n	80043b2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	4618      	mov	r0, r3
 800431c:	f001 f85a 	bl	80053d4 <xTaskPriorityDisinherit>
 8004320:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2200      	movs	r2, #0
 8004326:	609a      	str	r2, [r3, #8]
 8004328:	e043      	b.n	80043b2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d119      	bne.n	8004364 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6858      	ldr	r0, [r3, #4]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004338:	461a      	mov	r2, r3
 800433a:	68b9      	ldr	r1, [r7, #8]
 800433c:	f002 f9f1 	bl	8006722 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	685a      	ldr	r2, [r3, #4]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004348:	441a      	add	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	685a      	ldr	r2, [r3, #4]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	429a      	cmp	r2, r3
 8004358:	d32b      	bcc.n	80043b2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	605a      	str	r2, [r3, #4]
 8004362:	e026      	b.n	80043b2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	68d8      	ldr	r0, [r3, #12]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436c:	461a      	mov	r2, r3
 800436e:	68b9      	ldr	r1, [r7, #8]
 8004370:	f002 f9d7 	bl	8006722 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	68da      	ldr	r2, [r3, #12]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437c:	425b      	negs	r3, r3
 800437e:	441a      	add	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	68da      	ldr	r2, [r3, #12]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	429a      	cmp	r2, r3
 800438e:	d207      	bcs.n	80043a0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	689a      	ldr	r2, [r3, #8]
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004398:	425b      	negs	r3, r3
 800439a:	441a      	add	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d105      	bne.n	80043b2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80043a6:	693b      	ldr	r3, [r7, #16]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d002      	beq.n	80043b2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	3b01      	subs	r3, #1
 80043b0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	1c5a      	adds	r2, r3, #1
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80043ba:	697b      	ldr	r3, [r7, #20]
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3718      	adds	r7, #24
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}

080043c4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d018      	beq.n	8004408 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	68da      	ldr	r2, [r3, #12]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043de:	441a      	add	r2, r3
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	68da      	ldr	r2, [r3, #12]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d303      	bcc.n	80043f8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	68d9      	ldr	r1, [r3, #12]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004400:	461a      	mov	r2, r3
 8004402:	6838      	ldr	r0, [r7, #0]
 8004404:	f002 f98d 	bl	8006722 <memcpy>
	}
}
 8004408:	bf00      	nop
 800440a:	3708      	adds	r7, #8
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004418:	f001 fd54 	bl	8005ec4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004422:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004424:	e011      	b.n	800444a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442a:	2b00      	cmp	r3, #0
 800442c:	d012      	beq.n	8004454 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	3324      	adds	r3, #36	; 0x24
 8004432:	4618      	mov	r0, r3
 8004434:	f000 fd8c 	bl	8004f50 <xTaskRemoveFromEventList>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d001      	beq.n	8004442 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800443e:	f000 fec5 	bl	80051cc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004442:	7bfb      	ldrb	r3, [r7, #15]
 8004444:	3b01      	subs	r3, #1
 8004446:	b2db      	uxtb	r3, r3
 8004448:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800444a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800444e:	2b00      	cmp	r3, #0
 8004450:	dce9      	bgt.n	8004426 <prvUnlockQueue+0x16>
 8004452:	e000      	b.n	8004456 <prvUnlockQueue+0x46>
					break;
 8004454:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	22ff      	movs	r2, #255	; 0xff
 800445a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800445e:	f001 fd61 	bl	8005f24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004462:	f001 fd2f 	bl	8005ec4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800446c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800446e:	e011      	b.n	8004494 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d012      	beq.n	800449e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	3310      	adds	r3, #16
 800447c:	4618      	mov	r0, r3
 800447e:	f000 fd67 	bl	8004f50 <xTaskRemoveFromEventList>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004488:	f000 fea0 	bl	80051cc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800448c:	7bbb      	ldrb	r3, [r7, #14]
 800448e:	3b01      	subs	r3, #1
 8004490:	b2db      	uxtb	r3, r3
 8004492:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004494:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004498:	2b00      	cmp	r3, #0
 800449a:	dce9      	bgt.n	8004470 <prvUnlockQueue+0x60>
 800449c:	e000      	b.n	80044a0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800449e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	22ff      	movs	r2, #255	; 0xff
 80044a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80044a8:	f001 fd3c 	bl	8005f24 <vPortExitCritical>
}
 80044ac:	bf00      	nop
 80044ae:	3710      	adds	r7, #16
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80044bc:	f001 fd02 	bl	8005ec4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d102      	bne.n	80044ce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80044c8:	2301      	movs	r3, #1
 80044ca:	60fb      	str	r3, [r7, #12]
 80044cc:	e001      	b.n	80044d2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80044ce:	2300      	movs	r3, #0
 80044d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80044d2:	f001 fd27 	bl	8005f24 <vPortExitCritical>

	return xReturn;
 80044d6:	68fb      	ldr	r3, [r7, #12]
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3710      	adds	r7, #16
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80044e8:	f001 fcec 	bl	8005ec4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d102      	bne.n	80044fe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80044f8:	2301      	movs	r3, #1
 80044fa:	60fb      	str	r3, [r7, #12]
 80044fc:	e001      	b.n	8004502 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80044fe:	2300      	movs	r3, #0
 8004500:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004502:	f001 fd0f 	bl	8005f24 <vPortExitCritical>

	return xReturn;
 8004506:	68fb      	ldr	r3, [r7, #12]
}
 8004508:	4618      	mov	r0, r3
 800450a:	3710      	adds	r7, #16
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}

08004510 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004510:	b480      	push	{r7}
 8004512:	b085      	sub	sp, #20
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800451a:	2300      	movs	r3, #0
 800451c:	60fb      	str	r3, [r7, #12]
 800451e:	e014      	b.n	800454a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004520:	4a0f      	ldr	r2, [pc, #60]	; (8004560 <vQueueAddToRegistry+0x50>)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d10b      	bne.n	8004544 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800452c:	490c      	ldr	r1, [pc, #48]	; (8004560 <vQueueAddToRegistry+0x50>)
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	683a      	ldr	r2, [r7, #0]
 8004532:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004536:	4a0a      	ldr	r2, [pc, #40]	; (8004560 <vQueueAddToRegistry+0x50>)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	00db      	lsls	r3, r3, #3
 800453c:	4413      	add	r3, r2
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004542:	e006      	b.n	8004552 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	3301      	adds	r3, #1
 8004548:	60fb      	str	r3, [r7, #12]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2b07      	cmp	r3, #7
 800454e:	d9e7      	bls.n	8004520 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004550:	bf00      	nop
 8004552:	bf00      	nop
 8004554:	3714      	adds	r7, #20
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	200008b0 	.word	0x200008b0

08004564 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004564:	b580      	push	{r7, lr}
 8004566:	b086      	sub	sp, #24
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004574:	f001 fca6 	bl	8005ec4 <vPortEnterCritical>
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800457e:	b25b      	sxtb	r3, r3
 8004580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004584:	d103      	bne.n	800458e <vQueueWaitForMessageRestricted+0x2a>
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	2200      	movs	r2, #0
 800458a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004594:	b25b      	sxtb	r3, r3
 8004596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800459a:	d103      	bne.n	80045a4 <vQueueWaitForMessageRestricted+0x40>
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	2200      	movs	r2, #0
 80045a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80045a4:	f001 fcbe 	bl	8005f24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d106      	bne.n	80045be <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	3324      	adds	r3, #36	; 0x24
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	68b9      	ldr	r1, [r7, #8]
 80045b8:	4618      	mov	r0, r3
 80045ba:	f000 fc9d 	bl	8004ef8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80045be:	6978      	ldr	r0, [r7, #20]
 80045c0:	f7ff ff26 	bl	8004410 <prvUnlockQueue>
	}
 80045c4:	bf00      	nop
 80045c6:	3718      	adds	r7, #24
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}

080045cc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b08e      	sub	sp, #56	; 0x38
 80045d0:	af04      	add	r7, sp, #16
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
 80045d8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80045da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10a      	bne.n	80045f6 <xTaskCreateStatic+0x2a>
	__asm volatile
 80045e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045e4:	f383 8811 	msr	BASEPRI, r3
 80045e8:	f3bf 8f6f 	isb	sy
 80045ec:	f3bf 8f4f 	dsb	sy
 80045f0:	623b      	str	r3, [r7, #32]
}
 80045f2:	bf00      	nop
 80045f4:	e7fe      	b.n	80045f4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80045f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d10a      	bne.n	8004612 <xTaskCreateStatic+0x46>
	__asm volatile
 80045fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004600:	f383 8811 	msr	BASEPRI, r3
 8004604:	f3bf 8f6f 	isb	sy
 8004608:	f3bf 8f4f 	dsb	sy
 800460c:	61fb      	str	r3, [r7, #28]
}
 800460e:	bf00      	nop
 8004610:	e7fe      	b.n	8004610 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004612:	23bc      	movs	r3, #188	; 0xbc
 8004614:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	2bbc      	cmp	r3, #188	; 0xbc
 800461a:	d00a      	beq.n	8004632 <xTaskCreateStatic+0x66>
	__asm volatile
 800461c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004620:	f383 8811 	msr	BASEPRI, r3
 8004624:	f3bf 8f6f 	isb	sy
 8004628:	f3bf 8f4f 	dsb	sy
 800462c:	61bb      	str	r3, [r7, #24]
}
 800462e:	bf00      	nop
 8004630:	e7fe      	b.n	8004630 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004632:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004636:	2b00      	cmp	r3, #0
 8004638:	d01e      	beq.n	8004678 <xTaskCreateStatic+0xac>
 800463a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800463c:	2b00      	cmp	r3, #0
 800463e:	d01b      	beq.n	8004678 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004642:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004646:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004648:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800464a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800464c:	2202      	movs	r2, #2
 800464e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004652:	2300      	movs	r3, #0
 8004654:	9303      	str	r3, [sp, #12]
 8004656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004658:	9302      	str	r3, [sp, #8]
 800465a:	f107 0314 	add.w	r3, r7, #20
 800465e:	9301      	str	r3, [sp, #4]
 8004660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004662:	9300      	str	r3, [sp, #0]
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	68b9      	ldr	r1, [r7, #8]
 800466a:	68f8      	ldr	r0, [r7, #12]
 800466c:	f000 f850 	bl	8004710 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004670:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004672:	f000 f8f3 	bl	800485c <prvAddNewTaskToReadyList>
 8004676:	e001      	b.n	800467c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004678:	2300      	movs	r3, #0
 800467a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800467c:	697b      	ldr	r3, [r7, #20]
	}
 800467e:	4618      	mov	r0, r3
 8004680:	3728      	adds	r7, #40	; 0x28
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}

08004686 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004686:	b580      	push	{r7, lr}
 8004688:	b08c      	sub	sp, #48	; 0x30
 800468a:	af04      	add	r7, sp, #16
 800468c:	60f8      	str	r0, [r7, #12]
 800468e:	60b9      	str	r1, [r7, #8]
 8004690:	603b      	str	r3, [r7, #0]
 8004692:	4613      	mov	r3, r2
 8004694:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004696:	88fb      	ldrh	r3, [r7, #6]
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	4618      	mov	r0, r3
 800469c:	f001 fd34 	bl	8006108 <pvPortMalloc>
 80046a0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00e      	beq.n	80046c6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80046a8:	20bc      	movs	r0, #188	; 0xbc
 80046aa:	f001 fd2d 	bl	8006108 <pvPortMalloc>
 80046ae:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80046b0:	69fb      	ldr	r3, [r7, #28]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d003      	beq.n	80046be <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	697a      	ldr	r2, [r7, #20]
 80046ba:	631a      	str	r2, [r3, #48]	; 0x30
 80046bc:	e005      	b.n	80046ca <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80046be:	6978      	ldr	r0, [r7, #20]
 80046c0:	f001 fdee 	bl	80062a0 <vPortFree>
 80046c4:	e001      	b.n	80046ca <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80046c6:	2300      	movs	r3, #0
 80046c8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d017      	beq.n	8004700 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80046d8:	88fa      	ldrh	r2, [r7, #6]
 80046da:	2300      	movs	r3, #0
 80046dc:	9303      	str	r3, [sp, #12]
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	9302      	str	r3, [sp, #8]
 80046e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046e4:	9301      	str	r3, [sp, #4]
 80046e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046e8:	9300      	str	r3, [sp, #0]
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	68b9      	ldr	r1, [r7, #8]
 80046ee:	68f8      	ldr	r0, [r7, #12]
 80046f0:	f000 f80e 	bl	8004710 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80046f4:	69f8      	ldr	r0, [r7, #28]
 80046f6:	f000 f8b1 	bl	800485c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80046fa:	2301      	movs	r3, #1
 80046fc:	61bb      	str	r3, [r7, #24]
 80046fe:	e002      	b.n	8004706 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004700:	f04f 33ff 	mov.w	r3, #4294967295
 8004704:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004706:	69bb      	ldr	r3, [r7, #24]
	}
 8004708:	4618      	mov	r0, r3
 800470a:	3720      	adds	r7, #32
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}

08004710 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b088      	sub	sp, #32
 8004714:	af00      	add	r7, sp, #0
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	607a      	str	r2, [r7, #4]
 800471c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800471e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004720:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	461a      	mov	r2, r3
 8004728:	21a5      	movs	r1, #165	; 0xa5
 800472a:	f002 f808 	bl	800673e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800472e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004730:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004738:	3b01      	subs	r3, #1
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	4413      	add	r3, r2
 800473e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004740:	69bb      	ldr	r3, [r7, #24]
 8004742:	f023 0307 	bic.w	r3, r3, #7
 8004746:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	f003 0307 	and.w	r3, r3, #7
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00a      	beq.n	8004768 <prvInitialiseNewTask+0x58>
	__asm volatile
 8004752:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004756:	f383 8811 	msr	BASEPRI, r3
 800475a:	f3bf 8f6f 	isb	sy
 800475e:	f3bf 8f4f 	dsb	sy
 8004762:	617b      	str	r3, [r7, #20]
}
 8004764:	bf00      	nop
 8004766:	e7fe      	b.n	8004766 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d01f      	beq.n	80047ae <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800476e:	2300      	movs	r3, #0
 8004770:	61fb      	str	r3, [r7, #28]
 8004772:	e012      	b.n	800479a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	4413      	add	r3, r2
 800477a:	7819      	ldrb	r1, [r3, #0]
 800477c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	4413      	add	r3, r2
 8004782:	3334      	adds	r3, #52	; 0x34
 8004784:	460a      	mov	r2, r1
 8004786:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004788:	68ba      	ldr	r2, [r7, #8]
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	4413      	add	r3, r2
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d006      	beq.n	80047a2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	3301      	adds	r3, #1
 8004798:	61fb      	str	r3, [r7, #28]
 800479a:	69fb      	ldr	r3, [r7, #28]
 800479c:	2b0f      	cmp	r3, #15
 800479e:	d9e9      	bls.n	8004774 <prvInitialiseNewTask+0x64>
 80047a0:	e000      	b.n	80047a4 <prvInitialiseNewTask+0x94>
			{
				break;
 80047a2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80047a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047ac:	e003      	b.n	80047b6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80047ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80047b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b8:	2b37      	cmp	r3, #55	; 0x37
 80047ba:	d901      	bls.n	80047c0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80047bc:	2337      	movs	r3, #55	; 0x37
 80047be:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80047c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047c4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80047c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047ca:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80047cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ce:	2200      	movs	r2, #0
 80047d0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80047d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047d4:	3304      	adds	r3, #4
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7ff f978 	bl	8003acc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80047dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047de:	3318      	adds	r3, #24
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7ff f973 	bl	8003acc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80047e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047ea:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ee:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80047f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047f4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80047f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047fa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80047fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047fe:	2200      	movs	r2, #0
 8004800:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004806:	2200      	movs	r2, #0
 8004808:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800480c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800480e:	3354      	adds	r3, #84	; 0x54
 8004810:	2260      	movs	r2, #96	; 0x60
 8004812:	2100      	movs	r1, #0
 8004814:	4618      	mov	r0, r3
 8004816:	f001 ff92 	bl	800673e <memset>
 800481a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800481c:	4a0c      	ldr	r2, [pc, #48]	; (8004850 <prvInitialiseNewTask+0x140>)
 800481e:	659a      	str	r2, [r3, #88]	; 0x58
 8004820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004822:	4a0c      	ldr	r2, [pc, #48]	; (8004854 <prvInitialiseNewTask+0x144>)
 8004824:	65da      	str	r2, [r3, #92]	; 0x5c
 8004826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004828:	4a0b      	ldr	r2, [pc, #44]	; (8004858 <prvInitialiseNewTask+0x148>)
 800482a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800482c:	683a      	ldr	r2, [r7, #0]
 800482e:	68f9      	ldr	r1, [r7, #12]
 8004830:	69b8      	ldr	r0, [r7, #24]
 8004832:	f001 fa17 	bl	8005c64 <pxPortInitialiseStack>
 8004836:	4602      	mov	r2, r0
 8004838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800483a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800483c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800483e:	2b00      	cmp	r3, #0
 8004840:	d002      	beq.n	8004848 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004844:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004846:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004848:	bf00      	nop
 800484a:	3720      	adds	r7, #32
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}
 8004850:	08007180 	.word	0x08007180
 8004854:	080071a0 	.word	0x080071a0
 8004858:	08007160 	.word	0x08007160

0800485c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004864:	f001 fb2e 	bl	8005ec4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004868:	4b2d      	ldr	r3, [pc, #180]	; (8004920 <prvAddNewTaskToReadyList+0xc4>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	3301      	adds	r3, #1
 800486e:	4a2c      	ldr	r2, [pc, #176]	; (8004920 <prvAddNewTaskToReadyList+0xc4>)
 8004870:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004872:	4b2c      	ldr	r3, [pc, #176]	; (8004924 <prvAddNewTaskToReadyList+0xc8>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d109      	bne.n	800488e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800487a:	4a2a      	ldr	r2, [pc, #168]	; (8004924 <prvAddNewTaskToReadyList+0xc8>)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004880:	4b27      	ldr	r3, [pc, #156]	; (8004920 <prvAddNewTaskToReadyList+0xc4>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2b01      	cmp	r3, #1
 8004886:	d110      	bne.n	80048aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004888:	f000 fcc4 	bl	8005214 <prvInitialiseTaskLists>
 800488c:	e00d      	b.n	80048aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800488e:	4b26      	ldr	r3, [pc, #152]	; (8004928 <prvAddNewTaskToReadyList+0xcc>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d109      	bne.n	80048aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004896:	4b23      	ldr	r3, [pc, #140]	; (8004924 <prvAddNewTaskToReadyList+0xc8>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d802      	bhi.n	80048aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80048a4:	4a1f      	ldr	r2, [pc, #124]	; (8004924 <prvAddNewTaskToReadyList+0xc8>)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80048aa:	4b20      	ldr	r3, [pc, #128]	; (800492c <prvAddNewTaskToReadyList+0xd0>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	3301      	adds	r3, #1
 80048b0:	4a1e      	ldr	r2, [pc, #120]	; (800492c <prvAddNewTaskToReadyList+0xd0>)
 80048b2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80048b4:	4b1d      	ldr	r3, [pc, #116]	; (800492c <prvAddNewTaskToReadyList+0xd0>)
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048c0:	4b1b      	ldr	r3, [pc, #108]	; (8004930 <prvAddNewTaskToReadyList+0xd4>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d903      	bls.n	80048d0 <prvAddNewTaskToReadyList+0x74>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048cc:	4a18      	ldr	r2, [pc, #96]	; (8004930 <prvAddNewTaskToReadyList+0xd4>)
 80048ce:	6013      	str	r3, [r2, #0]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048d4:	4613      	mov	r3, r2
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	4413      	add	r3, r2
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	4a15      	ldr	r2, [pc, #84]	; (8004934 <prvAddNewTaskToReadyList+0xd8>)
 80048de:	441a      	add	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	3304      	adds	r3, #4
 80048e4:	4619      	mov	r1, r3
 80048e6:	4610      	mov	r0, r2
 80048e8:	f7ff f8fd 	bl	8003ae6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80048ec:	f001 fb1a 	bl	8005f24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80048f0:	4b0d      	ldr	r3, [pc, #52]	; (8004928 <prvAddNewTaskToReadyList+0xcc>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00e      	beq.n	8004916 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80048f8:	4b0a      	ldr	r3, [pc, #40]	; (8004924 <prvAddNewTaskToReadyList+0xc8>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004902:	429a      	cmp	r2, r3
 8004904:	d207      	bcs.n	8004916 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004906:	4b0c      	ldr	r3, [pc, #48]	; (8004938 <prvAddNewTaskToReadyList+0xdc>)
 8004908:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800490c:	601a      	str	r2, [r3, #0]
 800490e:	f3bf 8f4f 	dsb	sy
 8004912:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004916:	bf00      	nop
 8004918:	3708      	adds	r7, #8
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	20000dc4 	.word	0x20000dc4
 8004924:	200008f0 	.word	0x200008f0
 8004928:	20000dd0 	.word	0x20000dd0
 800492c:	20000de0 	.word	0x20000de0
 8004930:	20000dcc 	.word	0x20000dcc
 8004934:	200008f4 	.word	0x200008f4
 8004938:	e000ed04 	.word	0xe000ed04

0800493c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004944:	2300      	movs	r3, #0
 8004946:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d017      	beq.n	800497e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800494e:	4b13      	ldr	r3, [pc, #76]	; (800499c <vTaskDelay+0x60>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00a      	beq.n	800496c <vTaskDelay+0x30>
	__asm volatile
 8004956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800495a:	f383 8811 	msr	BASEPRI, r3
 800495e:	f3bf 8f6f 	isb	sy
 8004962:	f3bf 8f4f 	dsb	sy
 8004966:	60bb      	str	r3, [r7, #8]
}
 8004968:	bf00      	nop
 800496a:	e7fe      	b.n	800496a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800496c:	f000 f88a 	bl	8004a84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004970:	2100      	movs	r1, #0
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 fdb4 	bl	80054e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004978:	f000 f892 	bl	8004aa0 <xTaskResumeAll>
 800497c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d107      	bne.n	8004994 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004984:	4b06      	ldr	r3, [pc, #24]	; (80049a0 <vTaskDelay+0x64>)
 8004986:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800498a:	601a      	str	r2, [r3, #0]
 800498c:	f3bf 8f4f 	dsb	sy
 8004990:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004994:	bf00      	nop
 8004996:	3710      	adds	r7, #16
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}
 800499c:	20000dec 	.word	0x20000dec
 80049a0:	e000ed04 	.word	0xe000ed04

080049a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b08a      	sub	sp, #40	; 0x28
 80049a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80049aa:	2300      	movs	r3, #0
 80049ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80049ae:	2300      	movs	r3, #0
 80049b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80049b2:	463a      	mov	r2, r7
 80049b4:	1d39      	adds	r1, r7, #4
 80049b6:	f107 0308 	add.w	r3, r7, #8
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7fe fe44 	bl	8003648 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80049c0:	6839      	ldr	r1, [r7, #0]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	68ba      	ldr	r2, [r7, #8]
 80049c6:	9202      	str	r2, [sp, #8]
 80049c8:	9301      	str	r3, [sp, #4]
 80049ca:	2300      	movs	r3, #0
 80049cc:	9300      	str	r3, [sp, #0]
 80049ce:	2300      	movs	r3, #0
 80049d0:	460a      	mov	r2, r1
 80049d2:	4924      	ldr	r1, [pc, #144]	; (8004a64 <vTaskStartScheduler+0xc0>)
 80049d4:	4824      	ldr	r0, [pc, #144]	; (8004a68 <vTaskStartScheduler+0xc4>)
 80049d6:	f7ff fdf9 	bl	80045cc <xTaskCreateStatic>
 80049da:	4603      	mov	r3, r0
 80049dc:	4a23      	ldr	r2, [pc, #140]	; (8004a6c <vTaskStartScheduler+0xc8>)
 80049de:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80049e0:	4b22      	ldr	r3, [pc, #136]	; (8004a6c <vTaskStartScheduler+0xc8>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d002      	beq.n	80049ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80049e8:	2301      	movs	r3, #1
 80049ea:	617b      	str	r3, [r7, #20]
 80049ec:	e001      	b.n	80049f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80049ee:	2300      	movs	r3, #0
 80049f0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d102      	bne.n	80049fe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80049f8:	f000 fdc6 	bl	8005588 <xTimerCreateTimerTask>
 80049fc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d11b      	bne.n	8004a3c <vTaskStartScheduler+0x98>
	__asm volatile
 8004a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a08:	f383 8811 	msr	BASEPRI, r3
 8004a0c:	f3bf 8f6f 	isb	sy
 8004a10:	f3bf 8f4f 	dsb	sy
 8004a14:	613b      	str	r3, [r7, #16]
}
 8004a16:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004a18:	4b15      	ldr	r3, [pc, #84]	; (8004a70 <vTaskStartScheduler+0xcc>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	3354      	adds	r3, #84	; 0x54
 8004a1e:	4a15      	ldr	r2, [pc, #84]	; (8004a74 <vTaskStartScheduler+0xd0>)
 8004a20:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004a22:	4b15      	ldr	r3, [pc, #84]	; (8004a78 <vTaskStartScheduler+0xd4>)
 8004a24:	f04f 32ff 	mov.w	r2, #4294967295
 8004a28:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004a2a:	4b14      	ldr	r3, [pc, #80]	; (8004a7c <vTaskStartScheduler+0xd8>)
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004a30:	4b13      	ldr	r3, [pc, #76]	; (8004a80 <vTaskStartScheduler+0xdc>)
 8004a32:	2200      	movs	r2, #0
 8004a34:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004a36:	f001 f9a3 	bl	8005d80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004a3a:	e00e      	b.n	8004a5a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a42:	d10a      	bne.n	8004a5a <vTaskStartScheduler+0xb6>
	__asm volatile
 8004a44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a48:	f383 8811 	msr	BASEPRI, r3
 8004a4c:	f3bf 8f6f 	isb	sy
 8004a50:	f3bf 8f4f 	dsb	sy
 8004a54:	60fb      	str	r3, [r7, #12]
}
 8004a56:	bf00      	nop
 8004a58:	e7fe      	b.n	8004a58 <vTaskStartScheduler+0xb4>
}
 8004a5a:	bf00      	nop
 8004a5c:	3718      	adds	r7, #24
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	080070b4 	.word	0x080070b4
 8004a68:	080051e5 	.word	0x080051e5
 8004a6c:	20000de8 	.word	0x20000de8
 8004a70:	200008f0 	.word	0x200008f0
 8004a74:	20000010 	.word	0x20000010
 8004a78:	20000de4 	.word	0x20000de4
 8004a7c:	20000dd0 	.word	0x20000dd0
 8004a80:	20000dc8 	.word	0x20000dc8

08004a84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004a84:	b480      	push	{r7}
 8004a86:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004a88:	4b04      	ldr	r3, [pc, #16]	; (8004a9c <vTaskSuspendAll+0x18>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	4a03      	ldr	r2, [pc, #12]	; (8004a9c <vTaskSuspendAll+0x18>)
 8004a90:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004a92:	bf00      	nop
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr
 8004a9c:	20000dec 	.word	0x20000dec

08004aa0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004aae:	4b42      	ldr	r3, [pc, #264]	; (8004bb8 <xTaskResumeAll+0x118>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d10a      	bne.n	8004acc <xTaskResumeAll+0x2c>
	__asm volatile
 8004ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aba:	f383 8811 	msr	BASEPRI, r3
 8004abe:	f3bf 8f6f 	isb	sy
 8004ac2:	f3bf 8f4f 	dsb	sy
 8004ac6:	603b      	str	r3, [r7, #0]
}
 8004ac8:	bf00      	nop
 8004aca:	e7fe      	b.n	8004aca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004acc:	f001 f9fa 	bl	8005ec4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004ad0:	4b39      	ldr	r3, [pc, #228]	; (8004bb8 <xTaskResumeAll+0x118>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	3b01      	subs	r3, #1
 8004ad6:	4a38      	ldr	r2, [pc, #224]	; (8004bb8 <xTaskResumeAll+0x118>)
 8004ad8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ada:	4b37      	ldr	r3, [pc, #220]	; (8004bb8 <xTaskResumeAll+0x118>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d162      	bne.n	8004ba8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004ae2:	4b36      	ldr	r3, [pc, #216]	; (8004bbc <xTaskResumeAll+0x11c>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d05e      	beq.n	8004ba8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004aea:	e02f      	b.n	8004b4c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004aec:	4b34      	ldr	r3, [pc, #208]	; (8004bc0 <xTaskResumeAll+0x120>)
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	3318      	adds	r3, #24
 8004af8:	4618      	mov	r0, r3
 8004afa:	f7ff f851 	bl	8003ba0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	3304      	adds	r3, #4
 8004b02:	4618      	mov	r0, r3
 8004b04:	f7ff f84c 	bl	8003ba0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b0c:	4b2d      	ldr	r3, [pc, #180]	; (8004bc4 <xTaskResumeAll+0x124>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d903      	bls.n	8004b1c <xTaskResumeAll+0x7c>
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b18:	4a2a      	ldr	r2, [pc, #168]	; (8004bc4 <xTaskResumeAll+0x124>)
 8004b1a:	6013      	str	r3, [r2, #0]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b20:	4613      	mov	r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	4413      	add	r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	4a27      	ldr	r2, [pc, #156]	; (8004bc8 <xTaskResumeAll+0x128>)
 8004b2a:	441a      	add	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	3304      	adds	r3, #4
 8004b30:	4619      	mov	r1, r3
 8004b32:	4610      	mov	r0, r2
 8004b34:	f7fe ffd7 	bl	8003ae6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b3c:	4b23      	ldr	r3, [pc, #140]	; (8004bcc <xTaskResumeAll+0x12c>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d302      	bcc.n	8004b4c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004b46:	4b22      	ldr	r3, [pc, #136]	; (8004bd0 <xTaskResumeAll+0x130>)
 8004b48:	2201      	movs	r2, #1
 8004b4a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004b4c:	4b1c      	ldr	r3, [pc, #112]	; (8004bc0 <xTaskResumeAll+0x120>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d1cb      	bne.n	8004aec <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d001      	beq.n	8004b5e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004b5a:	f000 fbfd 	bl	8005358 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004b5e:	4b1d      	ldr	r3, [pc, #116]	; (8004bd4 <xTaskResumeAll+0x134>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d010      	beq.n	8004b8c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004b6a:	f000 f847 	bl	8004bfc <xTaskIncrementTick>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d002      	beq.n	8004b7a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004b74:	4b16      	ldr	r3, [pc, #88]	; (8004bd0 <xTaskResumeAll+0x130>)
 8004b76:	2201      	movs	r2, #1
 8004b78:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1f1      	bne.n	8004b6a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004b86:	4b13      	ldr	r3, [pc, #76]	; (8004bd4 <xTaskResumeAll+0x134>)
 8004b88:	2200      	movs	r2, #0
 8004b8a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004b8c:	4b10      	ldr	r3, [pc, #64]	; (8004bd0 <xTaskResumeAll+0x130>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d009      	beq.n	8004ba8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004b94:	2301      	movs	r3, #1
 8004b96:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004b98:	4b0f      	ldr	r3, [pc, #60]	; (8004bd8 <xTaskResumeAll+0x138>)
 8004b9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b9e:	601a      	str	r2, [r3, #0]
 8004ba0:	f3bf 8f4f 	dsb	sy
 8004ba4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004ba8:	f001 f9bc 	bl	8005f24 <vPortExitCritical>

	return xAlreadyYielded;
 8004bac:	68bb      	ldr	r3, [r7, #8]
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3710      	adds	r7, #16
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	20000dec 	.word	0x20000dec
 8004bbc:	20000dc4 	.word	0x20000dc4
 8004bc0:	20000d84 	.word	0x20000d84
 8004bc4:	20000dcc 	.word	0x20000dcc
 8004bc8:	200008f4 	.word	0x200008f4
 8004bcc:	200008f0 	.word	0x200008f0
 8004bd0:	20000dd8 	.word	0x20000dd8
 8004bd4:	20000dd4 	.word	0x20000dd4
 8004bd8:	e000ed04 	.word	0xe000ed04

08004bdc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004be2:	4b05      	ldr	r3, [pc, #20]	; (8004bf8 <xTaskGetTickCount+0x1c>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004be8:	687b      	ldr	r3, [r7, #4]
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	370c      	adds	r7, #12
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	20000dc8 	.word	0x20000dc8

08004bfc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b086      	sub	sp, #24
 8004c00:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004c02:	2300      	movs	r3, #0
 8004c04:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c06:	4b4f      	ldr	r3, [pc, #316]	; (8004d44 <xTaskIncrementTick+0x148>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	f040 808f 	bne.w	8004d2e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004c10:	4b4d      	ldr	r3, [pc, #308]	; (8004d48 <xTaskIncrementTick+0x14c>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	3301      	adds	r3, #1
 8004c16:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004c18:	4a4b      	ldr	r2, [pc, #300]	; (8004d48 <xTaskIncrementTick+0x14c>)
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d120      	bne.n	8004c66 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004c24:	4b49      	ldr	r3, [pc, #292]	; (8004d4c <xTaskIncrementTick+0x150>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00a      	beq.n	8004c44 <xTaskIncrementTick+0x48>
	__asm volatile
 8004c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c32:	f383 8811 	msr	BASEPRI, r3
 8004c36:	f3bf 8f6f 	isb	sy
 8004c3a:	f3bf 8f4f 	dsb	sy
 8004c3e:	603b      	str	r3, [r7, #0]
}
 8004c40:	bf00      	nop
 8004c42:	e7fe      	b.n	8004c42 <xTaskIncrementTick+0x46>
 8004c44:	4b41      	ldr	r3, [pc, #260]	; (8004d4c <xTaskIncrementTick+0x150>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	60fb      	str	r3, [r7, #12]
 8004c4a:	4b41      	ldr	r3, [pc, #260]	; (8004d50 <xTaskIncrementTick+0x154>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a3f      	ldr	r2, [pc, #252]	; (8004d4c <xTaskIncrementTick+0x150>)
 8004c50:	6013      	str	r3, [r2, #0]
 8004c52:	4a3f      	ldr	r2, [pc, #252]	; (8004d50 <xTaskIncrementTick+0x154>)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6013      	str	r3, [r2, #0]
 8004c58:	4b3e      	ldr	r3, [pc, #248]	; (8004d54 <xTaskIncrementTick+0x158>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	4a3d      	ldr	r2, [pc, #244]	; (8004d54 <xTaskIncrementTick+0x158>)
 8004c60:	6013      	str	r3, [r2, #0]
 8004c62:	f000 fb79 	bl	8005358 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004c66:	4b3c      	ldr	r3, [pc, #240]	; (8004d58 <xTaskIncrementTick+0x15c>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d349      	bcc.n	8004d04 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c70:	4b36      	ldr	r3, [pc, #216]	; (8004d4c <xTaskIncrementTick+0x150>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d104      	bne.n	8004c84 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c7a:	4b37      	ldr	r3, [pc, #220]	; (8004d58 <xTaskIncrementTick+0x15c>)
 8004c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8004c80:	601a      	str	r2, [r3, #0]
					break;
 8004c82:	e03f      	b.n	8004d04 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c84:	4b31      	ldr	r3, [pc, #196]	; (8004d4c <xTaskIncrementTick+0x150>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d203      	bcs.n	8004ca4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004c9c:	4a2e      	ldr	r2, [pc, #184]	; (8004d58 <xTaskIncrementTick+0x15c>)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004ca2:	e02f      	b.n	8004d04 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	3304      	adds	r3, #4
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7fe ff79 	bl	8003ba0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d004      	beq.n	8004cc0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	3318      	adds	r3, #24
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f7fe ff70 	bl	8003ba0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cc4:	4b25      	ldr	r3, [pc, #148]	; (8004d5c <xTaskIncrementTick+0x160>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d903      	bls.n	8004cd4 <xTaskIncrementTick+0xd8>
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd0:	4a22      	ldr	r2, [pc, #136]	; (8004d5c <xTaskIncrementTick+0x160>)
 8004cd2:	6013      	str	r3, [r2, #0]
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cd8:	4613      	mov	r3, r2
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	4413      	add	r3, r2
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	4a1f      	ldr	r2, [pc, #124]	; (8004d60 <xTaskIncrementTick+0x164>)
 8004ce2:	441a      	add	r2, r3
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	3304      	adds	r3, #4
 8004ce8:	4619      	mov	r1, r3
 8004cea:	4610      	mov	r0, r2
 8004cec:	f7fe fefb 	bl	8003ae6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cf4:	4b1b      	ldr	r3, [pc, #108]	; (8004d64 <xTaskIncrementTick+0x168>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d3b8      	bcc.n	8004c70 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d02:	e7b5      	b.n	8004c70 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004d04:	4b17      	ldr	r3, [pc, #92]	; (8004d64 <xTaskIncrementTick+0x168>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d0a:	4915      	ldr	r1, [pc, #84]	; (8004d60 <xTaskIncrementTick+0x164>)
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	4413      	add	r3, r2
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	440b      	add	r3, r1
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d901      	bls.n	8004d20 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004d20:	4b11      	ldr	r3, [pc, #68]	; (8004d68 <xTaskIncrementTick+0x16c>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d007      	beq.n	8004d38 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	617b      	str	r3, [r7, #20]
 8004d2c:	e004      	b.n	8004d38 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004d2e:	4b0f      	ldr	r3, [pc, #60]	; (8004d6c <xTaskIncrementTick+0x170>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	3301      	adds	r3, #1
 8004d34:	4a0d      	ldr	r2, [pc, #52]	; (8004d6c <xTaskIncrementTick+0x170>)
 8004d36:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004d38:	697b      	ldr	r3, [r7, #20]
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3718      	adds	r7, #24
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}
 8004d42:	bf00      	nop
 8004d44:	20000dec 	.word	0x20000dec
 8004d48:	20000dc8 	.word	0x20000dc8
 8004d4c:	20000d7c 	.word	0x20000d7c
 8004d50:	20000d80 	.word	0x20000d80
 8004d54:	20000ddc 	.word	0x20000ddc
 8004d58:	20000de4 	.word	0x20000de4
 8004d5c:	20000dcc 	.word	0x20000dcc
 8004d60:	200008f4 	.word	0x200008f4
 8004d64:	200008f0 	.word	0x200008f0
 8004d68:	20000dd8 	.word	0x20000dd8
 8004d6c:	20000dd4 	.word	0x20000dd4

08004d70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004d70:	b480      	push	{r7}
 8004d72:	b085      	sub	sp, #20
 8004d74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004d76:	4b2a      	ldr	r3, [pc, #168]	; (8004e20 <vTaskSwitchContext+0xb0>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d003      	beq.n	8004d86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004d7e:	4b29      	ldr	r3, [pc, #164]	; (8004e24 <vTaskSwitchContext+0xb4>)
 8004d80:	2201      	movs	r2, #1
 8004d82:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004d84:	e046      	b.n	8004e14 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8004d86:	4b27      	ldr	r3, [pc, #156]	; (8004e24 <vTaskSwitchContext+0xb4>)
 8004d88:	2200      	movs	r2, #0
 8004d8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d8c:	4b26      	ldr	r3, [pc, #152]	; (8004e28 <vTaskSwitchContext+0xb8>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	60fb      	str	r3, [r7, #12]
 8004d92:	e010      	b.n	8004db6 <vTaskSwitchContext+0x46>
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d10a      	bne.n	8004db0 <vTaskSwitchContext+0x40>
	__asm volatile
 8004d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d9e:	f383 8811 	msr	BASEPRI, r3
 8004da2:	f3bf 8f6f 	isb	sy
 8004da6:	f3bf 8f4f 	dsb	sy
 8004daa:	607b      	str	r3, [r7, #4]
}
 8004dac:	bf00      	nop
 8004dae:	e7fe      	b.n	8004dae <vTaskSwitchContext+0x3e>
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	3b01      	subs	r3, #1
 8004db4:	60fb      	str	r3, [r7, #12]
 8004db6:	491d      	ldr	r1, [pc, #116]	; (8004e2c <vTaskSwitchContext+0xbc>)
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	4413      	add	r3, r2
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	440b      	add	r3, r1
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d0e4      	beq.n	8004d94 <vTaskSwitchContext+0x24>
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	4413      	add	r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	4a15      	ldr	r2, [pc, #84]	; (8004e2c <vTaskSwitchContext+0xbc>)
 8004dd6:	4413      	add	r3, r2
 8004dd8:	60bb      	str	r3, [r7, #8]
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	685a      	ldr	r2, [r3, #4]
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	605a      	str	r2, [r3, #4]
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	685a      	ldr	r2, [r3, #4]
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	3308      	adds	r3, #8
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d104      	bne.n	8004dfa <vTaskSwitchContext+0x8a>
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	685a      	ldr	r2, [r3, #4]
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	605a      	str	r2, [r3, #4]
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	4a0b      	ldr	r2, [pc, #44]	; (8004e30 <vTaskSwitchContext+0xc0>)
 8004e02:	6013      	str	r3, [r2, #0]
 8004e04:	4a08      	ldr	r2, [pc, #32]	; (8004e28 <vTaskSwitchContext+0xb8>)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004e0a:	4b09      	ldr	r3, [pc, #36]	; (8004e30 <vTaskSwitchContext+0xc0>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	3354      	adds	r3, #84	; 0x54
 8004e10:	4a08      	ldr	r2, [pc, #32]	; (8004e34 <vTaskSwitchContext+0xc4>)
 8004e12:	6013      	str	r3, [r2, #0]
}
 8004e14:	bf00      	nop
 8004e16:	3714      	adds	r7, #20
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr
 8004e20:	20000dec 	.word	0x20000dec
 8004e24:	20000dd8 	.word	0x20000dd8
 8004e28:	20000dcc 	.word	0x20000dcc
 8004e2c:	200008f4 	.word	0x200008f4
 8004e30:	200008f0 	.word	0x200008f0
 8004e34:	20000010 	.word	0x20000010

08004e38 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b084      	sub	sp, #16
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d10a      	bne.n	8004e5e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8004e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e4c:	f383 8811 	msr	BASEPRI, r3
 8004e50:	f3bf 8f6f 	isb	sy
 8004e54:	f3bf 8f4f 	dsb	sy
 8004e58:	60fb      	str	r3, [r7, #12]
}
 8004e5a:	bf00      	nop
 8004e5c:	e7fe      	b.n	8004e5c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004e5e:	4b07      	ldr	r3, [pc, #28]	; (8004e7c <vTaskPlaceOnEventList+0x44>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	3318      	adds	r3, #24
 8004e64:	4619      	mov	r1, r3
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f7fe fe61 	bl	8003b2e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004e6c:	2101      	movs	r1, #1
 8004e6e:	6838      	ldr	r0, [r7, #0]
 8004e70:	f000 fb36 	bl	80054e0 <prvAddCurrentTaskToDelayedList>
}
 8004e74:	bf00      	nop
 8004e76:	3710      	adds	r7, #16
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	200008f0 	.word	0x200008f0

08004e80 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b086      	sub	sp, #24
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d10a      	bne.n	8004ea8 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8004e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e96:	f383 8811 	msr	BASEPRI, r3
 8004e9a:	f3bf 8f6f 	isb	sy
 8004e9e:	f3bf 8f4f 	dsb	sy
 8004ea2:	617b      	str	r3, [r7, #20]
}
 8004ea4:	bf00      	nop
 8004ea6:	e7fe      	b.n	8004ea6 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8004ea8:	4b11      	ldr	r3, [pc, #68]	; (8004ef0 <vTaskPlaceOnUnorderedEventList+0x70>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d10a      	bne.n	8004ec6 <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8004eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eb4:	f383 8811 	msr	BASEPRI, r3
 8004eb8:	f3bf 8f6f 	isb	sy
 8004ebc:	f3bf 8f4f 	dsb	sy
 8004ec0:	613b      	str	r3, [r7, #16]
}
 8004ec2:	bf00      	nop
 8004ec4:	e7fe      	b.n	8004ec4 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8004ec6:	4b0b      	ldr	r3, [pc, #44]	; (8004ef4 <vTaskPlaceOnUnorderedEventList+0x74>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68ba      	ldr	r2, [r7, #8]
 8004ecc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004ed0:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004ed2:	4b08      	ldr	r3, [pc, #32]	; (8004ef4 <vTaskPlaceOnUnorderedEventList+0x74>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	3318      	adds	r3, #24
 8004ed8:	4619      	mov	r1, r3
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	f7fe fe03 	bl	8003ae6 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004ee0:	2101      	movs	r1, #1
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f000 fafc 	bl	80054e0 <prvAddCurrentTaskToDelayedList>
}
 8004ee8:	bf00      	nop
 8004eea:	3718      	adds	r7, #24
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	20000dec 	.word	0x20000dec
 8004ef4:	200008f0 	.word	0x200008f0

08004ef8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b086      	sub	sp, #24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10a      	bne.n	8004f20 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8004f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f0e:	f383 8811 	msr	BASEPRI, r3
 8004f12:	f3bf 8f6f 	isb	sy
 8004f16:	f3bf 8f4f 	dsb	sy
 8004f1a:	617b      	str	r3, [r7, #20]
}
 8004f1c:	bf00      	nop
 8004f1e:	e7fe      	b.n	8004f1e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004f20:	4b0a      	ldr	r3, [pc, #40]	; (8004f4c <vTaskPlaceOnEventListRestricted+0x54>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	3318      	adds	r3, #24
 8004f26:	4619      	mov	r1, r3
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f7fe fddc 	bl	8003ae6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d002      	beq.n	8004f3a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004f34:	f04f 33ff 	mov.w	r3, #4294967295
 8004f38:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004f3a:	6879      	ldr	r1, [r7, #4]
 8004f3c:	68b8      	ldr	r0, [r7, #8]
 8004f3e:	f000 facf 	bl	80054e0 <prvAddCurrentTaskToDelayedList>
	}
 8004f42:	bf00      	nop
 8004f44:	3718      	adds	r7, #24
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	200008f0 	.word	0x200008f0

08004f50 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	68db      	ldr	r3, [r3, #12]
 8004f5e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10a      	bne.n	8004f7c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f6a:	f383 8811 	msr	BASEPRI, r3
 8004f6e:	f3bf 8f6f 	isb	sy
 8004f72:	f3bf 8f4f 	dsb	sy
 8004f76:	60fb      	str	r3, [r7, #12]
}
 8004f78:	bf00      	nop
 8004f7a:	e7fe      	b.n	8004f7a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	3318      	adds	r3, #24
 8004f80:	4618      	mov	r0, r3
 8004f82:	f7fe fe0d 	bl	8003ba0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f86:	4b1e      	ldr	r3, [pc, #120]	; (8005000 <xTaskRemoveFromEventList+0xb0>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d11d      	bne.n	8004fca <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	3304      	adds	r3, #4
 8004f92:	4618      	mov	r0, r3
 8004f94:	f7fe fe04 	bl	8003ba0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f9c:	4b19      	ldr	r3, [pc, #100]	; (8005004 <xTaskRemoveFromEventList+0xb4>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d903      	bls.n	8004fac <xTaskRemoveFromEventList+0x5c>
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fa8:	4a16      	ldr	r2, [pc, #88]	; (8005004 <xTaskRemoveFromEventList+0xb4>)
 8004faa:	6013      	str	r3, [r2, #0]
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	4413      	add	r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	4a13      	ldr	r2, [pc, #76]	; (8005008 <xTaskRemoveFromEventList+0xb8>)
 8004fba:	441a      	add	r2, r3
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	3304      	adds	r3, #4
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	4610      	mov	r0, r2
 8004fc4:	f7fe fd8f 	bl	8003ae6 <vListInsertEnd>
 8004fc8:	e005      	b.n	8004fd6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	3318      	adds	r3, #24
 8004fce:	4619      	mov	r1, r3
 8004fd0:	480e      	ldr	r0, [pc, #56]	; (800500c <xTaskRemoveFromEventList+0xbc>)
 8004fd2:	f7fe fd88 	bl	8003ae6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fda:	4b0d      	ldr	r3, [pc, #52]	; (8005010 <xTaskRemoveFromEventList+0xc0>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d905      	bls.n	8004ff0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004fe8:	4b0a      	ldr	r3, [pc, #40]	; (8005014 <xTaskRemoveFromEventList+0xc4>)
 8004fea:	2201      	movs	r2, #1
 8004fec:	601a      	str	r2, [r3, #0]
 8004fee:	e001      	b.n	8004ff4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004ff4:	697b      	ldr	r3, [r7, #20]
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3718      	adds	r7, #24
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	20000dec 	.word	0x20000dec
 8005004:	20000dcc 	.word	0x20000dcc
 8005008:	200008f4 	.word	0x200008f4
 800500c:	20000d84 	.word	0x20000d84
 8005010:	200008f0 	.word	0x200008f0
 8005014:	20000dd8 	.word	0x20000dd8

08005018 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b086      	sub	sp, #24
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8005022:	4b29      	ldr	r3, [pc, #164]	; (80050c8 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d10a      	bne.n	8005040 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 800502a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800502e:	f383 8811 	msr	BASEPRI, r3
 8005032:	f3bf 8f6f 	isb	sy
 8005036:	f3bf 8f4f 	dsb	sy
 800503a:	613b      	str	r3, [r7, #16]
}
 800503c:	bf00      	nop
 800503e:	e7fe      	b.n	800503e <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d10a      	bne.n	800506c <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8005056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800505a:	f383 8811 	msr	BASEPRI, r3
 800505e:	f3bf 8f6f 	isb	sy
 8005062:	f3bf 8f4f 	dsb	sy
 8005066:	60fb      	str	r3, [r7, #12]
}
 8005068:	bf00      	nop
 800506a:	e7fe      	b.n	800506a <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f7fe fd97 	bl	8003ba0 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	3304      	adds	r3, #4
 8005076:	4618      	mov	r0, r3
 8005078:	f7fe fd92 	bl	8003ba0 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005080:	4b12      	ldr	r3, [pc, #72]	; (80050cc <vTaskRemoveFromUnorderedEventList+0xb4>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	429a      	cmp	r2, r3
 8005086:	d903      	bls.n	8005090 <vTaskRemoveFromUnorderedEventList+0x78>
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800508c:	4a0f      	ldr	r2, [pc, #60]	; (80050cc <vTaskRemoveFromUnorderedEventList+0xb4>)
 800508e:	6013      	str	r3, [r2, #0]
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005094:	4613      	mov	r3, r2
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	4413      	add	r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	4a0c      	ldr	r2, [pc, #48]	; (80050d0 <vTaskRemoveFromUnorderedEventList+0xb8>)
 800509e:	441a      	add	r2, r3
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	3304      	adds	r3, #4
 80050a4:	4619      	mov	r1, r3
 80050a6:	4610      	mov	r0, r2
 80050a8:	f7fe fd1d 	bl	8003ae6 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050b0:	4b08      	ldr	r3, [pc, #32]	; (80050d4 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d902      	bls.n	80050c0 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 80050ba:	4b07      	ldr	r3, [pc, #28]	; (80050d8 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80050bc:	2201      	movs	r2, #1
 80050be:	601a      	str	r2, [r3, #0]
	}
}
 80050c0:	bf00      	nop
 80050c2:	3718      	adds	r7, #24
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	20000dec 	.word	0x20000dec
 80050cc:	20000dcc 	.word	0x20000dcc
 80050d0:	200008f4 	.word	0x200008f4
 80050d4:	200008f0 	.word	0x200008f0
 80050d8:	20000dd8 	.word	0x20000dd8

080050dc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80050e4:	4b06      	ldr	r3, [pc, #24]	; (8005100 <vTaskInternalSetTimeOutState+0x24>)
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80050ec:	4b05      	ldr	r3, [pc, #20]	; (8005104 <vTaskInternalSetTimeOutState+0x28>)
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	605a      	str	r2, [r3, #4]
}
 80050f4:	bf00      	nop
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr
 8005100:	20000ddc 	.word	0x20000ddc
 8005104:	20000dc8 	.word	0x20000dc8

08005108 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b088      	sub	sp, #32
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d10a      	bne.n	800512e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511c:	f383 8811 	msr	BASEPRI, r3
 8005120:	f3bf 8f6f 	isb	sy
 8005124:	f3bf 8f4f 	dsb	sy
 8005128:	613b      	str	r3, [r7, #16]
}
 800512a:	bf00      	nop
 800512c:	e7fe      	b.n	800512c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d10a      	bne.n	800514a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005134:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005138:	f383 8811 	msr	BASEPRI, r3
 800513c:	f3bf 8f6f 	isb	sy
 8005140:	f3bf 8f4f 	dsb	sy
 8005144:	60fb      	str	r3, [r7, #12]
}
 8005146:	bf00      	nop
 8005148:	e7fe      	b.n	8005148 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800514a:	f000 febb 	bl	8005ec4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800514e:	4b1d      	ldr	r3, [pc, #116]	; (80051c4 <xTaskCheckForTimeOut+0xbc>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	69ba      	ldr	r2, [r7, #24]
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005166:	d102      	bne.n	800516e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005168:	2300      	movs	r3, #0
 800516a:	61fb      	str	r3, [r7, #28]
 800516c:	e023      	b.n	80051b6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	4b15      	ldr	r3, [pc, #84]	; (80051c8 <xTaskCheckForTimeOut+0xc0>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	429a      	cmp	r2, r3
 8005178:	d007      	beq.n	800518a <xTaskCheckForTimeOut+0x82>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	69ba      	ldr	r2, [r7, #24]
 8005180:	429a      	cmp	r2, r3
 8005182:	d302      	bcc.n	800518a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005184:	2301      	movs	r3, #1
 8005186:	61fb      	str	r3, [r7, #28]
 8005188:	e015      	b.n	80051b6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	697a      	ldr	r2, [r7, #20]
 8005190:	429a      	cmp	r2, r3
 8005192:	d20b      	bcs.n	80051ac <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	1ad2      	subs	r2, r2, r3
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f7ff ff9b 	bl	80050dc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80051a6:	2300      	movs	r3, #0
 80051a8:	61fb      	str	r3, [r7, #28]
 80051aa:	e004      	b.n	80051b6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	2200      	movs	r2, #0
 80051b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80051b2:	2301      	movs	r3, #1
 80051b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80051b6:	f000 feb5 	bl	8005f24 <vPortExitCritical>

	return xReturn;
 80051ba:	69fb      	ldr	r3, [r7, #28]
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3720      	adds	r7, #32
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	20000dc8 	.word	0x20000dc8
 80051c8:	20000ddc 	.word	0x20000ddc

080051cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80051cc:	b480      	push	{r7}
 80051ce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80051d0:	4b03      	ldr	r3, [pc, #12]	; (80051e0 <vTaskMissedYield+0x14>)
 80051d2:	2201      	movs	r2, #1
 80051d4:	601a      	str	r2, [r3, #0]
}
 80051d6:	bf00      	nop
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr
 80051e0:	20000dd8 	.word	0x20000dd8

080051e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80051ec:	f000 f852 	bl	8005294 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80051f0:	4b06      	ldr	r3, [pc, #24]	; (800520c <prvIdleTask+0x28>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d9f9      	bls.n	80051ec <prvIdleTask+0x8>
			{
				taskYIELD();
 80051f8:	4b05      	ldr	r3, [pc, #20]	; (8005210 <prvIdleTask+0x2c>)
 80051fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051fe:	601a      	str	r2, [r3, #0]
 8005200:	f3bf 8f4f 	dsb	sy
 8005204:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005208:	e7f0      	b.n	80051ec <prvIdleTask+0x8>
 800520a:	bf00      	nop
 800520c:	200008f4 	.word	0x200008f4
 8005210:	e000ed04 	.word	0xe000ed04

08005214 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b082      	sub	sp, #8
 8005218:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800521a:	2300      	movs	r3, #0
 800521c:	607b      	str	r3, [r7, #4]
 800521e:	e00c      	b.n	800523a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	4613      	mov	r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	4413      	add	r3, r2
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	4a12      	ldr	r2, [pc, #72]	; (8005274 <prvInitialiseTaskLists+0x60>)
 800522c:	4413      	add	r3, r2
 800522e:	4618      	mov	r0, r3
 8005230:	f7fe fc2c 	bl	8003a8c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	3301      	adds	r3, #1
 8005238:	607b      	str	r3, [r7, #4]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2b37      	cmp	r3, #55	; 0x37
 800523e:	d9ef      	bls.n	8005220 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005240:	480d      	ldr	r0, [pc, #52]	; (8005278 <prvInitialiseTaskLists+0x64>)
 8005242:	f7fe fc23 	bl	8003a8c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005246:	480d      	ldr	r0, [pc, #52]	; (800527c <prvInitialiseTaskLists+0x68>)
 8005248:	f7fe fc20 	bl	8003a8c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800524c:	480c      	ldr	r0, [pc, #48]	; (8005280 <prvInitialiseTaskLists+0x6c>)
 800524e:	f7fe fc1d 	bl	8003a8c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005252:	480c      	ldr	r0, [pc, #48]	; (8005284 <prvInitialiseTaskLists+0x70>)
 8005254:	f7fe fc1a 	bl	8003a8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005258:	480b      	ldr	r0, [pc, #44]	; (8005288 <prvInitialiseTaskLists+0x74>)
 800525a:	f7fe fc17 	bl	8003a8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800525e:	4b0b      	ldr	r3, [pc, #44]	; (800528c <prvInitialiseTaskLists+0x78>)
 8005260:	4a05      	ldr	r2, [pc, #20]	; (8005278 <prvInitialiseTaskLists+0x64>)
 8005262:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005264:	4b0a      	ldr	r3, [pc, #40]	; (8005290 <prvInitialiseTaskLists+0x7c>)
 8005266:	4a05      	ldr	r2, [pc, #20]	; (800527c <prvInitialiseTaskLists+0x68>)
 8005268:	601a      	str	r2, [r3, #0]
}
 800526a:	bf00      	nop
 800526c:	3708      	adds	r7, #8
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
 8005272:	bf00      	nop
 8005274:	200008f4 	.word	0x200008f4
 8005278:	20000d54 	.word	0x20000d54
 800527c:	20000d68 	.word	0x20000d68
 8005280:	20000d84 	.word	0x20000d84
 8005284:	20000d98 	.word	0x20000d98
 8005288:	20000db0 	.word	0x20000db0
 800528c:	20000d7c 	.word	0x20000d7c
 8005290:	20000d80 	.word	0x20000d80

08005294 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800529a:	e019      	b.n	80052d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800529c:	f000 fe12 	bl	8005ec4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052a0:	4b10      	ldr	r3, [pc, #64]	; (80052e4 <prvCheckTasksWaitingTermination+0x50>)
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	3304      	adds	r3, #4
 80052ac:	4618      	mov	r0, r3
 80052ae:	f7fe fc77 	bl	8003ba0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80052b2:	4b0d      	ldr	r3, [pc, #52]	; (80052e8 <prvCheckTasksWaitingTermination+0x54>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	3b01      	subs	r3, #1
 80052b8:	4a0b      	ldr	r2, [pc, #44]	; (80052e8 <prvCheckTasksWaitingTermination+0x54>)
 80052ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80052bc:	4b0b      	ldr	r3, [pc, #44]	; (80052ec <prvCheckTasksWaitingTermination+0x58>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	3b01      	subs	r3, #1
 80052c2:	4a0a      	ldr	r2, [pc, #40]	; (80052ec <prvCheckTasksWaitingTermination+0x58>)
 80052c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80052c6:	f000 fe2d 	bl	8005f24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 f810 	bl	80052f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052d0:	4b06      	ldr	r3, [pc, #24]	; (80052ec <prvCheckTasksWaitingTermination+0x58>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d1e1      	bne.n	800529c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80052d8:	bf00      	nop
 80052da:	bf00      	nop
 80052dc:	3708      	adds	r7, #8
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	20000d98 	.word	0x20000d98
 80052e8:	20000dc4 	.word	0x20000dc4
 80052ec:	20000dac 	.word	0x20000dac

080052f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	3354      	adds	r3, #84	; 0x54
 80052fc:	4618      	mov	r0, r3
 80052fe:	f001 fb3f 	bl	8006980 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005308:	2b00      	cmp	r3, #0
 800530a:	d108      	bne.n	800531e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005310:	4618      	mov	r0, r3
 8005312:	f000 ffc5 	bl	80062a0 <vPortFree>
				vPortFree( pxTCB );
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 ffc2 	bl	80062a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800531c:	e018      	b.n	8005350 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005324:	2b01      	cmp	r3, #1
 8005326:	d103      	bne.n	8005330 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f000 ffb9 	bl	80062a0 <vPortFree>
	}
 800532e:	e00f      	b.n	8005350 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8005336:	2b02      	cmp	r3, #2
 8005338:	d00a      	beq.n	8005350 <prvDeleteTCB+0x60>
	__asm volatile
 800533a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800533e:	f383 8811 	msr	BASEPRI, r3
 8005342:	f3bf 8f6f 	isb	sy
 8005346:	f3bf 8f4f 	dsb	sy
 800534a:	60fb      	str	r3, [r7, #12]
}
 800534c:	bf00      	nop
 800534e:	e7fe      	b.n	800534e <prvDeleteTCB+0x5e>
	}
 8005350:	bf00      	nop
 8005352:	3710      	adds	r7, #16
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}

08005358 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800535e:	4b0c      	ldr	r3, [pc, #48]	; (8005390 <prvResetNextTaskUnblockTime+0x38>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d104      	bne.n	8005372 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005368:	4b0a      	ldr	r3, [pc, #40]	; (8005394 <prvResetNextTaskUnblockTime+0x3c>)
 800536a:	f04f 32ff 	mov.w	r2, #4294967295
 800536e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005370:	e008      	b.n	8005384 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005372:	4b07      	ldr	r3, [pc, #28]	; (8005390 <prvResetNextTaskUnblockTime+0x38>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	4a04      	ldr	r2, [pc, #16]	; (8005394 <prvResetNextTaskUnblockTime+0x3c>)
 8005382:	6013      	str	r3, [r2, #0]
}
 8005384:	bf00      	nop
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr
 8005390:	20000d7c 	.word	0x20000d7c
 8005394:	20000de4 	.word	0x20000de4

08005398 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800539e:	4b0b      	ldr	r3, [pc, #44]	; (80053cc <xTaskGetSchedulerState+0x34>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d102      	bne.n	80053ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80053a6:	2301      	movs	r3, #1
 80053a8:	607b      	str	r3, [r7, #4]
 80053aa:	e008      	b.n	80053be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053ac:	4b08      	ldr	r3, [pc, #32]	; (80053d0 <xTaskGetSchedulerState+0x38>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d102      	bne.n	80053ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80053b4:	2302      	movs	r3, #2
 80053b6:	607b      	str	r3, [r7, #4]
 80053b8:	e001      	b.n	80053be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80053ba:	2300      	movs	r3, #0
 80053bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80053be:	687b      	ldr	r3, [r7, #4]
	}
 80053c0:	4618      	mov	r0, r3
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr
 80053cc:	20000dd0 	.word	0x20000dd0
 80053d0:	20000dec 	.word	0x20000dec

080053d4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b086      	sub	sp, #24
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80053e0:	2300      	movs	r3, #0
 80053e2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d056      	beq.n	8005498 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80053ea:	4b2e      	ldr	r3, [pc, #184]	; (80054a4 <xTaskPriorityDisinherit+0xd0>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	693a      	ldr	r2, [r7, #16]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d00a      	beq.n	800540a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80053f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053f8:	f383 8811 	msr	BASEPRI, r3
 80053fc:	f3bf 8f6f 	isb	sy
 8005400:	f3bf 8f4f 	dsb	sy
 8005404:	60fb      	str	r3, [r7, #12]
}
 8005406:	bf00      	nop
 8005408:	e7fe      	b.n	8005408 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800540e:	2b00      	cmp	r3, #0
 8005410:	d10a      	bne.n	8005428 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005416:	f383 8811 	msr	BASEPRI, r3
 800541a:	f3bf 8f6f 	isb	sy
 800541e:	f3bf 8f4f 	dsb	sy
 8005422:	60bb      	str	r3, [r7, #8]
}
 8005424:	bf00      	nop
 8005426:	e7fe      	b.n	8005426 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800542c:	1e5a      	subs	r2, r3, #1
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005436:	693b      	ldr	r3, [r7, #16]
 8005438:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800543a:	429a      	cmp	r2, r3
 800543c:	d02c      	beq.n	8005498 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005442:	2b00      	cmp	r3, #0
 8005444:	d128      	bne.n	8005498 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	3304      	adds	r3, #4
 800544a:	4618      	mov	r0, r3
 800544c:	f7fe fba8 	bl	8003ba0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800545c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005468:	4b0f      	ldr	r3, [pc, #60]	; (80054a8 <xTaskPriorityDisinherit+0xd4>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	429a      	cmp	r2, r3
 800546e:	d903      	bls.n	8005478 <xTaskPriorityDisinherit+0xa4>
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005474:	4a0c      	ldr	r2, [pc, #48]	; (80054a8 <xTaskPriorityDisinherit+0xd4>)
 8005476:	6013      	str	r3, [r2, #0]
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800547c:	4613      	mov	r3, r2
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	4413      	add	r3, r2
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	4a09      	ldr	r2, [pc, #36]	; (80054ac <xTaskPriorityDisinherit+0xd8>)
 8005486:	441a      	add	r2, r3
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	3304      	adds	r3, #4
 800548c:	4619      	mov	r1, r3
 800548e:	4610      	mov	r0, r2
 8005490:	f7fe fb29 	bl	8003ae6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005494:	2301      	movs	r3, #1
 8005496:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005498:	697b      	ldr	r3, [r7, #20]
	}
 800549a:	4618      	mov	r0, r3
 800549c:	3718      	adds	r7, #24
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	200008f0 	.word	0x200008f0
 80054a8:	20000dcc 	.word	0x20000dcc
 80054ac:	200008f4 	.word	0x200008f4

080054b0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80054b6:	4b09      	ldr	r3, [pc, #36]	; (80054dc <uxTaskResetEventItemValue+0x2c>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054be:	4b07      	ldr	r3, [pc, #28]	; (80054dc <uxTaskResetEventItemValue+0x2c>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054c4:	4b05      	ldr	r3, [pc, #20]	; (80054dc <uxTaskResetEventItemValue+0x2c>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 80054cc:	619a      	str	r2, [r3, #24]

	return uxReturn;
 80054ce:	687b      	ldr	r3, [r7, #4]
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	370c      	adds	r7, #12
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr
 80054dc:	200008f0 	.word	0x200008f0

080054e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
 80054e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80054ea:	4b21      	ldr	r3, [pc, #132]	; (8005570 <prvAddCurrentTaskToDelayedList+0x90>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80054f0:	4b20      	ldr	r3, [pc, #128]	; (8005574 <prvAddCurrentTaskToDelayedList+0x94>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	3304      	adds	r3, #4
 80054f6:	4618      	mov	r0, r3
 80054f8:	f7fe fb52 	bl	8003ba0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005502:	d10a      	bne.n	800551a <prvAddCurrentTaskToDelayedList+0x3a>
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d007      	beq.n	800551a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800550a:	4b1a      	ldr	r3, [pc, #104]	; (8005574 <prvAddCurrentTaskToDelayedList+0x94>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	3304      	adds	r3, #4
 8005510:	4619      	mov	r1, r3
 8005512:	4819      	ldr	r0, [pc, #100]	; (8005578 <prvAddCurrentTaskToDelayedList+0x98>)
 8005514:	f7fe fae7 	bl	8003ae6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005518:	e026      	b.n	8005568 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4413      	add	r3, r2
 8005520:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005522:	4b14      	ldr	r3, [pc, #80]	; (8005574 <prvAddCurrentTaskToDelayedList+0x94>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	68ba      	ldr	r2, [r7, #8]
 8005528:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	429a      	cmp	r2, r3
 8005530:	d209      	bcs.n	8005546 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005532:	4b12      	ldr	r3, [pc, #72]	; (800557c <prvAddCurrentTaskToDelayedList+0x9c>)
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	4b0f      	ldr	r3, [pc, #60]	; (8005574 <prvAddCurrentTaskToDelayedList+0x94>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	3304      	adds	r3, #4
 800553c:	4619      	mov	r1, r3
 800553e:	4610      	mov	r0, r2
 8005540:	f7fe faf5 	bl	8003b2e <vListInsert>
}
 8005544:	e010      	b.n	8005568 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005546:	4b0e      	ldr	r3, [pc, #56]	; (8005580 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	4b0a      	ldr	r3, [pc, #40]	; (8005574 <prvAddCurrentTaskToDelayedList+0x94>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	3304      	adds	r3, #4
 8005550:	4619      	mov	r1, r3
 8005552:	4610      	mov	r0, r2
 8005554:	f7fe faeb 	bl	8003b2e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005558:	4b0a      	ldr	r3, [pc, #40]	; (8005584 <prvAddCurrentTaskToDelayedList+0xa4>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	68ba      	ldr	r2, [r7, #8]
 800555e:	429a      	cmp	r2, r3
 8005560:	d202      	bcs.n	8005568 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005562:	4a08      	ldr	r2, [pc, #32]	; (8005584 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	6013      	str	r3, [r2, #0]
}
 8005568:	bf00      	nop
 800556a:	3710      	adds	r7, #16
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}
 8005570:	20000dc8 	.word	0x20000dc8
 8005574:	200008f0 	.word	0x200008f0
 8005578:	20000db0 	.word	0x20000db0
 800557c:	20000d80 	.word	0x20000d80
 8005580:	20000d7c 	.word	0x20000d7c
 8005584:	20000de4 	.word	0x20000de4

08005588 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b08a      	sub	sp, #40	; 0x28
 800558c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800558e:	2300      	movs	r3, #0
 8005590:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005592:	f000 fb07 	bl	8005ba4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005596:	4b1c      	ldr	r3, [pc, #112]	; (8005608 <xTimerCreateTimerTask+0x80>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d021      	beq.n	80055e2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800559e:	2300      	movs	r3, #0
 80055a0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80055a2:	2300      	movs	r3, #0
 80055a4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80055a6:	1d3a      	adds	r2, r7, #4
 80055a8:	f107 0108 	add.w	r1, r7, #8
 80055ac:	f107 030c 	add.w	r3, r7, #12
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7fe f863 	bl	800367c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80055b6:	6879      	ldr	r1, [r7, #4]
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	68fa      	ldr	r2, [r7, #12]
 80055bc:	9202      	str	r2, [sp, #8]
 80055be:	9301      	str	r3, [sp, #4]
 80055c0:	2302      	movs	r3, #2
 80055c2:	9300      	str	r3, [sp, #0]
 80055c4:	2300      	movs	r3, #0
 80055c6:	460a      	mov	r2, r1
 80055c8:	4910      	ldr	r1, [pc, #64]	; (800560c <xTimerCreateTimerTask+0x84>)
 80055ca:	4811      	ldr	r0, [pc, #68]	; (8005610 <xTimerCreateTimerTask+0x88>)
 80055cc:	f7fe fffe 	bl	80045cc <xTaskCreateStatic>
 80055d0:	4603      	mov	r3, r0
 80055d2:	4a10      	ldr	r2, [pc, #64]	; (8005614 <xTimerCreateTimerTask+0x8c>)
 80055d4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80055d6:	4b0f      	ldr	r3, [pc, #60]	; (8005614 <xTimerCreateTimerTask+0x8c>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d001      	beq.n	80055e2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80055de:	2301      	movs	r3, #1
 80055e0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d10a      	bne.n	80055fe <xTimerCreateTimerTask+0x76>
	__asm volatile
 80055e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ec:	f383 8811 	msr	BASEPRI, r3
 80055f0:	f3bf 8f6f 	isb	sy
 80055f4:	f3bf 8f4f 	dsb	sy
 80055f8:	613b      	str	r3, [r7, #16]
}
 80055fa:	bf00      	nop
 80055fc:	e7fe      	b.n	80055fc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80055fe:	697b      	ldr	r3, [r7, #20]
}
 8005600:	4618      	mov	r0, r3
 8005602:	3718      	adds	r7, #24
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}
 8005608:	20000e20 	.word	0x20000e20
 800560c:	080070bc 	.word	0x080070bc
 8005610:	0800574d 	.word	0x0800574d
 8005614:	20000e24 	.word	0x20000e24

08005618 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b08a      	sub	sp, #40	; 0x28
 800561c:	af00      	add	r7, sp, #0
 800561e:	60f8      	str	r0, [r7, #12]
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	607a      	str	r2, [r7, #4]
 8005624:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005626:	2300      	movs	r3, #0
 8005628:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d10a      	bne.n	8005646 <xTimerGenericCommand+0x2e>
	__asm volatile
 8005630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005634:	f383 8811 	msr	BASEPRI, r3
 8005638:	f3bf 8f6f 	isb	sy
 800563c:	f3bf 8f4f 	dsb	sy
 8005640:	623b      	str	r3, [r7, #32]
}
 8005642:	bf00      	nop
 8005644:	e7fe      	b.n	8005644 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005646:	4b1a      	ldr	r3, [pc, #104]	; (80056b0 <xTimerGenericCommand+0x98>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d02a      	beq.n	80056a4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	2b05      	cmp	r3, #5
 800565e:	dc18      	bgt.n	8005692 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005660:	f7ff fe9a 	bl	8005398 <xTaskGetSchedulerState>
 8005664:	4603      	mov	r3, r0
 8005666:	2b02      	cmp	r3, #2
 8005668:	d109      	bne.n	800567e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800566a:	4b11      	ldr	r3, [pc, #68]	; (80056b0 <xTimerGenericCommand+0x98>)
 800566c:	6818      	ldr	r0, [r3, #0]
 800566e:	f107 0110 	add.w	r1, r7, #16
 8005672:	2300      	movs	r3, #0
 8005674:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005676:	f7fe fbc1 	bl	8003dfc <xQueueGenericSend>
 800567a:	6278      	str	r0, [r7, #36]	; 0x24
 800567c:	e012      	b.n	80056a4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800567e:	4b0c      	ldr	r3, [pc, #48]	; (80056b0 <xTimerGenericCommand+0x98>)
 8005680:	6818      	ldr	r0, [r3, #0]
 8005682:	f107 0110 	add.w	r1, r7, #16
 8005686:	2300      	movs	r3, #0
 8005688:	2200      	movs	r2, #0
 800568a:	f7fe fbb7 	bl	8003dfc <xQueueGenericSend>
 800568e:	6278      	str	r0, [r7, #36]	; 0x24
 8005690:	e008      	b.n	80056a4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005692:	4b07      	ldr	r3, [pc, #28]	; (80056b0 <xTimerGenericCommand+0x98>)
 8005694:	6818      	ldr	r0, [r3, #0]
 8005696:	f107 0110 	add.w	r1, r7, #16
 800569a:	2300      	movs	r3, #0
 800569c:	683a      	ldr	r2, [r7, #0]
 800569e:	f7fe fcab 	bl	8003ff8 <xQueueGenericSendFromISR>
 80056a2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80056a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80056a6:	4618      	mov	r0, r3
 80056a8:	3728      	adds	r7, #40	; 0x28
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	20000e20 	.word	0x20000e20

080056b4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b088      	sub	sp, #32
 80056b8:	af02      	add	r7, sp, #8
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056be:	4b22      	ldr	r3, [pc, #136]	; (8005748 <prvProcessExpiredTimer+0x94>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	68db      	ldr	r3, [r3, #12]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	3304      	adds	r3, #4
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7fe fa67 	bl	8003ba0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80056d8:	f003 0304 	and.w	r3, r3, #4
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d022      	beq.n	8005726 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	699a      	ldr	r2, [r3, #24]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	18d1      	adds	r1, r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	683a      	ldr	r2, [r7, #0]
 80056ec:	6978      	ldr	r0, [r7, #20]
 80056ee:	f000 f8d1 	bl	8005894 <prvInsertTimerInActiveList>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d01f      	beq.n	8005738 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80056f8:	2300      	movs	r3, #0
 80056fa:	9300      	str	r3, [sp, #0]
 80056fc:	2300      	movs	r3, #0
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	2100      	movs	r1, #0
 8005702:	6978      	ldr	r0, [r7, #20]
 8005704:	f7ff ff88 	bl	8005618 <xTimerGenericCommand>
 8005708:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d113      	bne.n	8005738 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005714:	f383 8811 	msr	BASEPRI, r3
 8005718:	f3bf 8f6f 	isb	sy
 800571c:	f3bf 8f4f 	dsb	sy
 8005720:	60fb      	str	r3, [r7, #12]
}
 8005722:	bf00      	nop
 8005724:	e7fe      	b.n	8005724 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800572c:	f023 0301 	bic.w	r3, r3, #1
 8005730:	b2da      	uxtb	r2, r3
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	6a1b      	ldr	r3, [r3, #32]
 800573c:	6978      	ldr	r0, [r7, #20]
 800573e:	4798      	blx	r3
}
 8005740:	bf00      	nop
 8005742:	3718      	adds	r7, #24
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	20000e18 	.word	0x20000e18

0800574c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b084      	sub	sp, #16
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005754:	f107 0308 	add.w	r3, r7, #8
 8005758:	4618      	mov	r0, r3
 800575a:	f000 f857 	bl	800580c <prvGetNextExpireTime>
 800575e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	4619      	mov	r1, r3
 8005764:	68f8      	ldr	r0, [r7, #12]
 8005766:	f000 f803 	bl	8005770 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800576a:	f000 f8d5 	bl	8005918 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800576e:	e7f1      	b.n	8005754 <prvTimerTask+0x8>

08005770 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b084      	sub	sp, #16
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
 8005778:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800577a:	f7ff f983 	bl	8004a84 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800577e:	f107 0308 	add.w	r3, r7, #8
 8005782:	4618      	mov	r0, r3
 8005784:	f000 f866 	bl	8005854 <prvSampleTimeNow>
 8005788:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d130      	bne.n	80057f2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10a      	bne.n	80057ac <prvProcessTimerOrBlockTask+0x3c>
 8005796:	687a      	ldr	r2, [r7, #4]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	429a      	cmp	r2, r3
 800579c:	d806      	bhi.n	80057ac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800579e:	f7ff f97f 	bl	8004aa0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80057a2:	68f9      	ldr	r1, [r7, #12]
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f7ff ff85 	bl	80056b4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80057aa:	e024      	b.n	80057f6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d008      	beq.n	80057c4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80057b2:	4b13      	ldr	r3, [pc, #76]	; (8005800 <prvProcessTimerOrBlockTask+0x90>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d101      	bne.n	80057c0 <prvProcessTimerOrBlockTask+0x50>
 80057bc:	2301      	movs	r3, #1
 80057be:	e000      	b.n	80057c2 <prvProcessTimerOrBlockTask+0x52>
 80057c0:	2300      	movs	r3, #0
 80057c2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80057c4:	4b0f      	ldr	r3, [pc, #60]	; (8005804 <prvProcessTimerOrBlockTask+0x94>)
 80057c6:	6818      	ldr	r0, [r3, #0]
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	1ad3      	subs	r3, r2, r3
 80057ce:	683a      	ldr	r2, [r7, #0]
 80057d0:	4619      	mov	r1, r3
 80057d2:	f7fe fec7 	bl	8004564 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80057d6:	f7ff f963 	bl	8004aa0 <xTaskResumeAll>
 80057da:	4603      	mov	r3, r0
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d10a      	bne.n	80057f6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80057e0:	4b09      	ldr	r3, [pc, #36]	; (8005808 <prvProcessTimerOrBlockTask+0x98>)
 80057e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057e6:	601a      	str	r2, [r3, #0]
 80057e8:	f3bf 8f4f 	dsb	sy
 80057ec:	f3bf 8f6f 	isb	sy
}
 80057f0:	e001      	b.n	80057f6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80057f2:	f7ff f955 	bl	8004aa0 <xTaskResumeAll>
}
 80057f6:	bf00      	nop
 80057f8:	3710      	adds	r7, #16
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}
 80057fe:	bf00      	nop
 8005800:	20000e1c 	.word	0x20000e1c
 8005804:	20000e20 	.word	0x20000e20
 8005808:	e000ed04 	.word	0xe000ed04

0800580c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005814:	4b0e      	ldr	r3, [pc, #56]	; (8005850 <prvGetNextExpireTime+0x44>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d101      	bne.n	8005822 <prvGetNextExpireTime+0x16>
 800581e:	2201      	movs	r2, #1
 8005820:	e000      	b.n	8005824 <prvGetNextExpireTime+0x18>
 8005822:	2200      	movs	r2, #0
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d105      	bne.n	800583c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005830:	4b07      	ldr	r3, [pc, #28]	; (8005850 <prvGetNextExpireTime+0x44>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	60fb      	str	r3, [r7, #12]
 800583a:	e001      	b.n	8005840 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800583c:	2300      	movs	r3, #0
 800583e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005840:	68fb      	ldr	r3, [r7, #12]
}
 8005842:	4618      	mov	r0, r3
 8005844:	3714      	adds	r7, #20
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	20000e18 	.word	0x20000e18

08005854 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800585c:	f7ff f9be 	bl	8004bdc <xTaskGetTickCount>
 8005860:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005862:	4b0b      	ldr	r3, [pc, #44]	; (8005890 <prvSampleTimeNow+0x3c>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68fa      	ldr	r2, [r7, #12]
 8005868:	429a      	cmp	r2, r3
 800586a:	d205      	bcs.n	8005878 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800586c:	f000 f936 	bl	8005adc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	601a      	str	r2, [r3, #0]
 8005876:	e002      	b.n	800587e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800587e:	4a04      	ldr	r2, [pc, #16]	; (8005890 <prvSampleTimeNow+0x3c>)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005884:	68fb      	ldr	r3, [r7, #12]
}
 8005886:	4618      	mov	r0, r3
 8005888:	3710      	adds	r7, #16
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}
 800588e:	bf00      	nop
 8005890:	20000e28 	.word	0x20000e28

08005894 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b086      	sub	sp, #24
 8005898:	af00      	add	r7, sp, #0
 800589a:	60f8      	str	r0, [r7, #12]
 800589c:	60b9      	str	r1, [r7, #8]
 800589e:	607a      	str	r2, [r7, #4]
 80058a0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80058a2:	2300      	movs	r3, #0
 80058a4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	68ba      	ldr	r2, [r7, #8]
 80058aa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	68fa      	ldr	r2, [r7, #12]
 80058b0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80058b2:	68ba      	ldr	r2, [r7, #8]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d812      	bhi.n	80058e0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058ba:	687a      	ldr	r2, [r7, #4]
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	1ad2      	subs	r2, r2, r3
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	699b      	ldr	r3, [r3, #24]
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d302      	bcc.n	80058ce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80058c8:	2301      	movs	r3, #1
 80058ca:	617b      	str	r3, [r7, #20]
 80058cc:	e01b      	b.n	8005906 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80058ce:	4b10      	ldr	r3, [pc, #64]	; (8005910 <prvInsertTimerInActiveList+0x7c>)
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	3304      	adds	r3, #4
 80058d6:	4619      	mov	r1, r3
 80058d8:	4610      	mov	r0, r2
 80058da:	f7fe f928 	bl	8003b2e <vListInsert>
 80058de:	e012      	b.n	8005906 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d206      	bcs.n	80058f6 <prvInsertTimerInActiveList+0x62>
 80058e8:	68ba      	ldr	r2, [r7, #8]
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d302      	bcc.n	80058f6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80058f0:	2301      	movs	r3, #1
 80058f2:	617b      	str	r3, [r7, #20]
 80058f4:	e007      	b.n	8005906 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80058f6:	4b07      	ldr	r3, [pc, #28]	; (8005914 <prvInsertTimerInActiveList+0x80>)
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	3304      	adds	r3, #4
 80058fe:	4619      	mov	r1, r3
 8005900:	4610      	mov	r0, r2
 8005902:	f7fe f914 	bl	8003b2e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005906:	697b      	ldr	r3, [r7, #20]
}
 8005908:	4618      	mov	r0, r3
 800590a:	3718      	adds	r7, #24
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	20000e1c 	.word	0x20000e1c
 8005914:	20000e18 	.word	0x20000e18

08005918 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b08e      	sub	sp, #56	; 0x38
 800591c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800591e:	e0ca      	b.n	8005ab6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2b00      	cmp	r3, #0
 8005924:	da18      	bge.n	8005958 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005926:	1d3b      	adds	r3, r7, #4
 8005928:	3304      	adds	r3, #4
 800592a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800592c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800592e:	2b00      	cmp	r3, #0
 8005930:	d10a      	bne.n	8005948 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005936:	f383 8811 	msr	BASEPRI, r3
 800593a:	f3bf 8f6f 	isb	sy
 800593e:	f3bf 8f4f 	dsb	sy
 8005942:	61fb      	str	r3, [r7, #28]
}
 8005944:	bf00      	nop
 8005946:	e7fe      	b.n	8005946 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800594e:	6850      	ldr	r0, [r2, #4]
 8005950:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005952:	6892      	ldr	r2, [r2, #8]
 8005954:	4611      	mov	r1, r2
 8005956:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2b00      	cmp	r3, #0
 800595c:	f2c0 80aa 	blt.w	8005ab4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005966:	695b      	ldr	r3, [r3, #20]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d004      	beq.n	8005976 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800596c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800596e:	3304      	adds	r3, #4
 8005970:	4618      	mov	r0, r3
 8005972:	f7fe f915 	bl	8003ba0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005976:	463b      	mov	r3, r7
 8005978:	4618      	mov	r0, r3
 800597a:	f7ff ff6b 	bl	8005854 <prvSampleTimeNow>
 800597e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2b09      	cmp	r3, #9
 8005984:	f200 8097 	bhi.w	8005ab6 <prvProcessReceivedCommands+0x19e>
 8005988:	a201      	add	r2, pc, #4	; (adr r2, 8005990 <prvProcessReceivedCommands+0x78>)
 800598a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800598e:	bf00      	nop
 8005990:	080059b9 	.word	0x080059b9
 8005994:	080059b9 	.word	0x080059b9
 8005998:	080059b9 	.word	0x080059b9
 800599c:	08005a2d 	.word	0x08005a2d
 80059a0:	08005a41 	.word	0x08005a41
 80059a4:	08005a8b 	.word	0x08005a8b
 80059a8:	080059b9 	.word	0x080059b9
 80059ac:	080059b9 	.word	0x080059b9
 80059b0:	08005a2d 	.word	0x08005a2d
 80059b4:	08005a41 	.word	0x08005a41
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80059b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80059be:	f043 0301 	orr.w	r3, r3, #1
 80059c2:	b2da      	uxtb	r2, r3
 80059c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80059ca:	68ba      	ldr	r2, [r7, #8]
 80059cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ce:	699b      	ldr	r3, [r3, #24]
 80059d0:	18d1      	adds	r1, r2, r3
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059d8:	f7ff ff5c 	bl	8005894 <prvInsertTimerInActiveList>
 80059dc:	4603      	mov	r3, r0
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d069      	beq.n	8005ab6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80059e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059e8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80059ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80059f0:	f003 0304 	and.w	r3, r3, #4
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d05e      	beq.n	8005ab6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80059f8:	68ba      	ldr	r2, [r7, #8]
 80059fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059fc:	699b      	ldr	r3, [r3, #24]
 80059fe:	441a      	add	r2, r3
 8005a00:	2300      	movs	r3, #0
 8005a02:	9300      	str	r3, [sp, #0]
 8005a04:	2300      	movs	r3, #0
 8005a06:	2100      	movs	r1, #0
 8005a08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a0a:	f7ff fe05 	bl	8005618 <xTimerGenericCommand>
 8005a0e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005a10:	6a3b      	ldr	r3, [r7, #32]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d14f      	bne.n	8005ab6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8005a16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a1a:	f383 8811 	msr	BASEPRI, r3
 8005a1e:	f3bf 8f6f 	isb	sy
 8005a22:	f3bf 8f4f 	dsb	sy
 8005a26:	61bb      	str	r3, [r7, #24]
}
 8005a28:	bf00      	nop
 8005a2a:	e7fe      	b.n	8005a2a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005a32:	f023 0301 	bic.w	r3, r3, #1
 8005a36:	b2da      	uxtb	r2, r3
 8005a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a3a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005a3e:	e03a      	b.n	8005ab6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005a46:	f043 0301 	orr.w	r3, r3, #1
 8005a4a:	b2da      	uxtb	r2, r3
 8005a4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005a52:	68ba      	ldr	r2, [r7, #8]
 8005a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a56:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005a58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d10a      	bne.n	8005a76 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8005a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a64:	f383 8811 	msr	BASEPRI, r3
 8005a68:	f3bf 8f6f 	isb	sy
 8005a6c:	f3bf 8f4f 	dsb	sy
 8005a70:	617b      	str	r3, [r7, #20]
}
 8005a72:	bf00      	nop
 8005a74:	e7fe      	b.n	8005a74 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a78:	699a      	ldr	r2, [r3, #24]
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7c:	18d1      	adds	r1, r2, r3
 8005a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a84:	f7ff ff06 	bl	8005894 <prvInsertTimerInActiveList>
					break;
 8005a88:	e015      	b.n	8005ab6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005a90:	f003 0302 	and.w	r3, r3, #2
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d103      	bne.n	8005aa0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8005a98:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005a9a:	f000 fc01 	bl	80062a0 <vPortFree>
 8005a9e:	e00a      	b.n	8005ab6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aa2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005aa6:	f023 0301 	bic.w	r3, r3, #1
 8005aaa:	b2da      	uxtb	r2, r3
 8005aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005ab2:	e000      	b.n	8005ab6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005ab4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005ab6:	4b08      	ldr	r3, [pc, #32]	; (8005ad8 <prvProcessReceivedCommands+0x1c0>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	1d39      	adds	r1, r7, #4
 8005abc:	2200      	movs	r2, #0
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7fe fb36 	bl	8004130 <xQueueReceive>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	f47f af2a 	bne.w	8005920 <prvProcessReceivedCommands+0x8>
	}
}
 8005acc:	bf00      	nop
 8005ace:	bf00      	nop
 8005ad0:	3730      	adds	r7, #48	; 0x30
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
 8005ad6:	bf00      	nop
 8005ad8:	20000e20 	.word	0x20000e20

08005adc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b088      	sub	sp, #32
 8005ae0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005ae2:	e048      	b.n	8005b76 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005ae4:	4b2d      	ldr	r3, [pc, #180]	; (8005b9c <prvSwitchTimerLists+0xc0>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005aee:	4b2b      	ldr	r3, [pc, #172]	; (8005b9c <prvSwitchTimerLists+0xc0>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68db      	ldr	r3, [r3, #12]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	3304      	adds	r3, #4
 8005afc:	4618      	mov	r0, r3
 8005afe:	f7fe f84f 	bl	8003ba0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	6a1b      	ldr	r3, [r3, #32]
 8005b06:	68f8      	ldr	r0, [r7, #12]
 8005b08:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005b10:	f003 0304 	and.w	r3, r3, #4
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d02e      	beq.n	8005b76 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	699b      	ldr	r3, [r3, #24]
 8005b1c:	693a      	ldr	r2, [r7, #16]
 8005b1e:	4413      	add	r3, r2
 8005b20:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005b22:	68ba      	ldr	r2, [r7, #8]
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d90e      	bls.n	8005b48 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	68ba      	ldr	r2, [r7, #8]
 8005b2e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005b36:	4b19      	ldr	r3, [pc, #100]	; (8005b9c <prvSwitchTimerLists+0xc0>)
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	3304      	adds	r3, #4
 8005b3e:	4619      	mov	r1, r3
 8005b40:	4610      	mov	r0, r2
 8005b42:	f7fd fff4 	bl	8003b2e <vListInsert>
 8005b46:	e016      	b.n	8005b76 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005b48:	2300      	movs	r3, #0
 8005b4a:	9300      	str	r3, [sp, #0]
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	693a      	ldr	r2, [r7, #16]
 8005b50:	2100      	movs	r1, #0
 8005b52:	68f8      	ldr	r0, [r7, #12]
 8005b54:	f7ff fd60 	bl	8005618 <xTimerGenericCommand>
 8005b58:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d10a      	bne.n	8005b76 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8005b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b64:	f383 8811 	msr	BASEPRI, r3
 8005b68:	f3bf 8f6f 	isb	sy
 8005b6c:	f3bf 8f4f 	dsb	sy
 8005b70:	603b      	str	r3, [r7, #0]
}
 8005b72:	bf00      	nop
 8005b74:	e7fe      	b.n	8005b74 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005b76:	4b09      	ldr	r3, [pc, #36]	; (8005b9c <prvSwitchTimerLists+0xc0>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d1b1      	bne.n	8005ae4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005b80:	4b06      	ldr	r3, [pc, #24]	; (8005b9c <prvSwitchTimerLists+0xc0>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005b86:	4b06      	ldr	r3, [pc, #24]	; (8005ba0 <prvSwitchTimerLists+0xc4>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a04      	ldr	r2, [pc, #16]	; (8005b9c <prvSwitchTimerLists+0xc0>)
 8005b8c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005b8e:	4a04      	ldr	r2, [pc, #16]	; (8005ba0 <prvSwitchTimerLists+0xc4>)
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	6013      	str	r3, [r2, #0]
}
 8005b94:	bf00      	nop
 8005b96:	3718      	adds	r7, #24
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	20000e18 	.word	0x20000e18
 8005ba0:	20000e1c 	.word	0x20000e1c

08005ba4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005baa:	f000 f98b 	bl	8005ec4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005bae:	4b15      	ldr	r3, [pc, #84]	; (8005c04 <prvCheckForValidListAndQueue+0x60>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d120      	bne.n	8005bf8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005bb6:	4814      	ldr	r0, [pc, #80]	; (8005c08 <prvCheckForValidListAndQueue+0x64>)
 8005bb8:	f7fd ff68 	bl	8003a8c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005bbc:	4813      	ldr	r0, [pc, #76]	; (8005c0c <prvCheckForValidListAndQueue+0x68>)
 8005bbe:	f7fd ff65 	bl	8003a8c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005bc2:	4b13      	ldr	r3, [pc, #76]	; (8005c10 <prvCheckForValidListAndQueue+0x6c>)
 8005bc4:	4a10      	ldr	r2, [pc, #64]	; (8005c08 <prvCheckForValidListAndQueue+0x64>)
 8005bc6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005bc8:	4b12      	ldr	r3, [pc, #72]	; (8005c14 <prvCheckForValidListAndQueue+0x70>)
 8005bca:	4a10      	ldr	r2, [pc, #64]	; (8005c0c <prvCheckForValidListAndQueue+0x68>)
 8005bcc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005bce:	2300      	movs	r3, #0
 8005bd0:	9300      	str	r3, [sp, #0]
 8005bd2:	4b11      	ldr	r3, [pc, #68]	; (8005c18 <prvCheckForValidListAndQueue+0x74>)
 8005bd4:	4a11      	ldr	r2, [pc, #68]	; (8005c1c <prvCheckForValidListAndQueue+0x78>)
 8005bd6:	2110      	movs	r1, #16
 8005bd8:	200a      	movs	r0, #10
 8005bda:	f7fe f873 	bl	8003cc4 <xQueueGenericCreateStatic>
 8005bde:	4603      	mov	r3, r0
 8005be0:	4a08      	ldr	r2, [pc, #32]	; (8005c04 <prvCheckForValidListAndQueue+0x60>)
 8005be2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005be4:	4b07      	ldr	r3, [pc, #28]	; (8005c04 <prvCheckForValidListAndQueue+0x60>)
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d005      	beq.n	8005bf8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005bec:	4b05      	ldr	r3, [pc, #20]	; (8005c04 <prvCheckForValidListAndQueue+0x60>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	490b      	ldr	r1, [pc, #44]	; (8005c20 <prvCheckForValidListAndQueue+0x7c>)
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f7fe fc8c 	bl	8004510 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005bf8:	f000 f994 	bl	8005f24 <vPortExitCritical>
}
 8005bfc:	bf00      	nop
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
 8005c02:	bf00      	nop
 8005c04:	20000e20 	.word	0x20000e20
 8005c08:	20000df0 	.word	0x20000df0
 8005c0c:	20000e04 	.word	0x20000e04
 8005c10:	20000e18 	.word	0x20000e18
 8005c14:	20000e1c 	.word	0x20000e1c
 8005c18:	20000ecc 	.word	0x20000ecc
 8005c1c:	20000e2c 	.word	0x20000e2c
 8005c20:	080070c4 	.word	0x080070c4

08005c24 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b08a      	sub	sp, #40	; 0x28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	607a      	str	r2, [r7, #4]
 8005c30:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 8005c32:	f06f 0301 	mvn.w	r3, #1
 8005c36:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005c44:	4b06      	ldr	r3, [pc, #24]	; (8005c60 <xTimerPendFunctionCallFromISR+0x3c>)
 8005c46:	6818      	ldr	r0, [r3, #0]
 8005c48:	f107 0114 	add.w	r1, r7, #20
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	683a      	ldr	r2, [r7, #0]
 8005c50:	f7fe f9d2 	bl	8003ff8 <xQueueGenericSendFromISR>
 8005c54:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8005c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3728      	adds	r7, #40	; 0x28
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}
 8005c60:	20000e20 	.word	0x20000e20

08005c64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005c64:	b480      	push	{r7}
 8005c66:	b085      	sub	sp, #20
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	60b9      	str	r1, [r7, #8]
 8005c6e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	3b04      	subs	r3, #4
 8005c74:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005c7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	3b04      	subs	r3, #4
 8005c82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	f023 0201 	bic.w	r2, r3, #1
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	3b04      	subs	r3, #4
 8005c92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005c94:	4a0c      	ldr	r2, [pc, #48]	; (8005cc8 <pxPortInitialiseStack+0x64>)
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	3b14      	subs	r3, #20
 8005c9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005ca0:	687a      	ldr	r2, [r7, #4]
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	3b04      	subs	r3, #4
 8005caa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f06f 0202 	mvn.w	r2, #2
 8005cb2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	3b20      	subs	r3, #32
 8005cb8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005cba:	68fb      	ldr	r3, [r7, #12]
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3714      	adds	r7, #20
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr
 8005cc8:	08005ccd 	.word	0x08005ccd

08005ccc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005cd6:	4b12      	ldr	r3, [pc, #72]	; (8005d20 <prvTaskExitError+0x54>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cde:	d00a      	beq.n	8005cf6 <prvTaskExitError+0x2a>
	__asm volatile
 8005ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ce4:	f383 8811 	msr	BASEPRI, r3
 8005ce8:	f3bf 8f6f 	isb	sy
 8005cec:	f3bf 8f4f 	dsb	sy
 8005cf0:	60fb      	str	r3, [r7, #12]
}
 8005cf2:	bf00      	nop
 8005cf4:	e7fe      	b.n	8005cf4 <prvTaskExitError+0x28>
	__asm volatile
 8005cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cfa:	f383 8811 	msr	BASEPRI, r3
 8005cfe:	f3bf 8f6f 	isb	sy
 8005d02:	f3bf 8f4f 	dsb	sy
 8005d06:	60bb      	str	r3, [r7, #8]
}
 8005d08:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005d0a:	bf00      	nop
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d0fc      	beq.n	8005d0c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005d12:	bf00      	nop
 8005d14:	bf00      	nop
 8005d16:	3714      	adds	r7, #20
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr
 8005d20:	2000000c 	.word	0x2000000c
	...

08005d30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005d30:	4b07      	ldr	r3, [pc, #28]	; (8005d50 <pxCurrentTCBConst2>)
 8005d32:	6819      	ldr	r1, [r3, #0]
 8005d34:	6808      	ldr	r0, [r1, #0]
 8005d36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d3a:	f380 8809 	msr	PSP, r0
 8005d3e:	f3bf 8f6f 	isb	sy
 8005d42:	f04f 0000 	mov.w	r0, #0
 8005d46:	f380 8811 	msr	BASEPRI, r0
 8005d4a:	4770      	bx	lr
 8005d4c:	f3af 8000 	nop.w

08005d50 <pxCurrentTCBConst2>:
 8005d50:	200008f0 	.word	0x200008f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005d54:	bf00      	nop
 8005d56:	bf00      	nop

08005d58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005d58:	4808      	ldr	r0, [pc, #32]	; (8005d7c <prvPortStartFirstTask+0x24>)
 8005d5a:	6800      	ldr	r0, [r0, #0]
 8005d5c:	6800      	ldr	r0, [r0, #0]
 8005d5e:	f380 8808 	msr	MSP, r0
 8005d62:	f04f 0000 	mov.w	r0, #0
 8005d66:	f380 8814 	msr	CONTROL, r0
 8005d6a:	b662      	cpsie	i
 8005d6c:	b661      	cpsie	f
 8005d6e:	f3bf 8f4f 	dsb	sy
 8005d72:	f3bf 8f6f 	isb	sy
 8005d76:	df00      	svc	0
 8005d78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005d7a:	bf00      	nop
 8005d7c:	e000ed08 	.word	0xe000ed08

08005d80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b086      	sub	sp, #24
 8005d84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005d86:	4b46      	ldr	r3, [pc, #280]	; (8005ea0 <xPortStartScheduler+0x120>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a46      	ldr	r2, [pc, #280]	; (8005ea4 <xPortStartScheduler+0x124>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d10a      	bne.n	8005da6 <xPortStartScheduler+0x26>
	__asm volatile
 8005d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d94:	f383 8811 	msr	BASEPRI, r3
 8005d98:	f3bf 8f6f 	isb	sy
 8005d9c:	f3bf 8f4f 	dsb	sy
 8005da0:	613b      	str	r3, [r7, #16]
}
 8005da2:	bf00      	nop
 8005da4:	e7fe      	b.n	8005da4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005da6:	4b3e      	ldr	r3, [pc, #248]	; (8005ea0 <xPortStartScheduler+0x120>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a3f      	ldr	r2, [pc, #252]	; (8005ea8 <xPortStartScheduler+0x128>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d10a      	bne.n	8005dc6 <xPortStartScheduler+0x46>
	__asm volatile
 8005db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db4:	f383 8811 	msr	BASEPRI, r3
 8005db8:	f3bf 8f6f 	isb	sy
 8005dbc:	f3bf 8f4f 	dsb	sy
 8005dc0:	60fb      	str	r3, [r7, #12]
}
 8005dc2:	bf00      	nop
 8005dc4:	e7fe      	b.n	8005dc4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005dc6:	4b39      	ldr	r3, [pc, #228]	; (8005eac <xPortStartScheduler+0x12c>)
 8005dc8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	781b      	ldrb	r3, [r3, #0]
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	22ff      	movs	r2, #255	; 0xff
 8005dd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	781b      	ldrb	r3, [r3, #0]
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005de0:	78fb      	ldrb	r3, [r7, #3]
 8005de2:	b2db      	uxtb	r3, r3
 8005de4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005de8:	b2da      	uxtb	r2, r3
 8005dea:	4b31      	ldr	r3, [pc, #196]	; (8005eb0 <xPortStartScheduler+0x130>)
 8005dec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005dee:	4b31      	ldr	r3, [pc, #196]	; (8005eb4 <xPortStartScheduler+0x134>)
 8005df0:	2207      	movs	r2, #7
 8005df2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005df4:	e009      	b.n	8005e0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005df6:	4b2f      	ldr	r3, [pc, #188]	; (8005eb4 <xPortStartScheduler+0x134>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	3b01      	subs	r3, #1
 8005dfc:	4a2d      	ldr	r2, [pc, #180]	; (8005eb4 <xPortStartScheduler+0x134>)
 8005dfe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005e00:	78fb      	ldrb	r3, [r7, #3]
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	005b      	lsls	r3, r3, #1
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e0a:	78fb      	ldrb	r3, [r7, #3]
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e12:	2b80      	cmp	r3, #128	; 0x80
 8005e14:	d0ef      	beq.n	8005df6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005e16:	4b27      	ldr	r3, [pc, #156]	; (8005eb4 <xPortStartScheduler+0x134>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f1c3 0307 	rsb	r3, r3, #7
 8005e1e:	2b04      	cmp	r3, #4
 8005e20:	d00a      	beq.n	8005e38 <xPortStartScheduler+0xb8>
	__asm volatile
 8005e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e26:	f383 8811 	msr	BASEPRI, r3
 8005e2a:	f3bf 8f6f 	isb	sy
 8005e2e:	f3bf 8f4f 	dsb	sy
 8005e32:	60bb      	str	r3, [r7, #8]
}
 8005e34:	bf00      	nop
 8005e36:	e7fe      	b.n	8005e36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005e38:	4b1e      	ldr	r3, [pc, #120]	; (8005eb4 <xPortStartScheduler+0x134>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	021b      	lsls	r3, r3, #8
 8005e3e:	4a1d      	ldr	r2, [pc, #116]	; (8005eb4 <xPortStartScheduler+0x134>)
 8005e40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005e42:	4b1c      	ldr	r3, [pc, #112]	; (8005eb4 <xPortStartScheduler+0x134>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005e4a:	4a1a      	ldr	r2, [pc, #104]	; (8005eb4 <xPortStartScheduler+0x134>)
 8005e4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	b2da      	uxtb	r2, r3
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005e56:	4b18      	ldr	r3, [pc, #96]	; (8005eb8 <xPortStartScheduler+0x138>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a17      	ldr	r2, [pc, #92]	; (8005eb8 <xPortStartScheduler+0x138>)
 8005e5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005e60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005e62:	4b15      	ldr	r3, [pc, #84]	; (8005eb8 <xPortStartScheduler+0x138>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a14      	ldr	r2, [pc, #80]	; (8005eb8 <xPortStartScheduler+0x138>)
 8005e68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005e6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005e6e:	f000 f8dd 	bl	800602c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005e72:	4b12      	ldr	r3, [pc, #72]	; (8005ebc <xPortStartScheduler+0x13c>)
 8005e74:	2200      	movs	r2, #0
 8005e76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005e78:	f000 f8fc 	bl	8006074 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005e7c:	4b10      	ldr	r3, [pc, #64]	; (8005ec0 <xPortStartScheduler+0x140>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a0f      	ldr	r2, [pc, #60]	; (8005ec0 <xPortStartScheduler+0x140>)
 8005e82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005e86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005e88:	f7ff ff66 	bl	8005d58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005e8c:	f7fe ff70 	bl	8004d70 <vTaskSwitchContext>
	prvTaskExitError();
 8005e90:	f7ff ff1c 	bl	8005ccc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3718      	adds	r7, #24
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}
 8005e9e:	bf00      	nop
 8005ea0:	e000ed00 	.word	0xe000ed00
 8005ea4:	410fc271 	.word	0x410fc271
 8005ea8:	410fc270 	.word	0x410fc270
 8005eac:	e000e400 	.word	0xe000e400
 8005eb0:	20000f1c 	.word	0x20000f1c
 8005eb4:	20000f20 	.word	0x20000f20
 8005eb8:	e000ed20 	.word	0xe000ed20
 8005ebc:	2000000c 	.word	0x2000000c
 8005ec0:	e000ef34 	.word	0xe000ef34

08005ec4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
	__asm volatile
 8005eca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ece:	f383 8811 	msr	BASEPRI, r3
 8005ed2:	f3bf 8f6f 	isb	sy
 8005ed6:	f3bf 8f4f 	dsb	sy
 8005eda:	607b      	str	r3, [r7, #4]
}
 8005edc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005ede:	4b0f      	ldr	r3, [pc, #60]	; (8005f1c <vPortEnterCritical+0x58>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	3301      	adds	r3, #1
 8005ee4:	4a0d      	ldr	r2, [pc, #52]	; (8005f1c <vPortEnterCritical+0x58>)
 8005ee6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005ee8:	4b0c      	ldr	r3, [pc, #48]	; (8005f1c <vPortEnterCritical+0x58>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d10f      	bne.n	8005f10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005ef0:	4b0b      	ldr	r3, [pc, #44]	; (8005f20 <vPortEnterCritical+0x5c>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00a      	beq.n	8005f10 <vPortEnterCritical+0x4c>
	__asm volatile
 8005efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005efe:	f383 8811 	msr	BASEPRI, r3
 8005f02:	f3bf 8f6f 	isb	sy
 8005f06:	f3bf 8f4f 	dsb	sy
 8005f0a:	603b      	str	r3, [r7, #0]
}
 8005f0c:	bf00      	nop
 8005f0e:	e7fe      	b.n	8005f0e <vPortEnterCritical+0x4a>
	}
}
 8005f10:	bf00      	nop
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr
 8005f1c:	2000000c 	.word	0x2000000c
 8005f20:	e000ed04 	.word	0xe000ed04

08005f24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005f24:	b480      	push	{r7}
 8005f26:	b083      	sub	sp, #12
 8005f28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005f2a:	4b12      	ldr	r3, [pc, #72]	; (8005f74 <vPortExitCritical+0x50>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d10a      	bne.n	8005f48 <vPortExitCritical+0x24>
	__asm volatile
 8005f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f36:	f383 8811 	msr	BASEPRI, r3
 8005f3a:	f3bf 8f6f 	isb	sy
 8005f3e:	f3bf 8f4f 	dsb	sy
 8005f42:	607b      	str	r3, [r7, #4]
}
 8005f44:	bf00      	nop
 8005f46:	e7fe      	b.n	8005f46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005f48:	4b0a      	ldr	r3, [pc, #40]	; (8005f74 <vPortExitCritical+0x50>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	3b01      	subs	r3, #1
 8005f4e:	4a09      	ldr	r2, [pc, #36]	; (8005f74 <vPortExitCritical+0x50>)
 8005f50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005f52:	4b08      	ldr	r3, [pc, #32]	; (8005f74 <vPortExitCritical+0x50>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d105      	bne.n	8005f66 <vPortExitCritical+0x42>
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	f383 8811 	msr	BASEPRI, r3
}
 8005f64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005f66:	bf00      	nop
 8005f68:	370c      	adds	r7, #12
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	2000000c 	.word	0x2000000c
	...

08005f80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005f80:	f3ef 8009 	mrs	r0, PSP
 8005f84:	f3bf 8f6f 	isb	sy
 8005f88:	4b15      	ldr	r3, [pc, #84]	; (8005fe0 <pxCurrentTCBConst>)
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	f01e 0f10 	tst.w	lr, #16
 8005f90:	bf08      	it	eq
 8005f92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005f96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f9a:	6010      	str	r0, [r2, #0]
 8005f9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005fa0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005fa4:	f380 8811 	msr	BASEPRI, r0
 8005fa8:	f3bf 8f4f 	dsb	sy
 8005fac:	f3bf 8f6f 	isb	sy
 8005fb0:	f7fe fede 	bl	8004d70 <vTaskSwitchContext>
 8005fb4:	f04f 0000 	mov.w	r0, #0
 8005fb8:	f380 8811 	msr	BASEPRI, r0
 8005fbc:	bc09      	pop	{r0, r3}
 8005fbe:	6819      	ldr	r1, [r3, #0]
 8005fc0:	6808      	ldr	r0, [r1, #0]
 8005fc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc6:	f01e 0f10 	tst.w	lr, #16
 8005fca:	bf08      	it	eq
 8005fcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005fd0:	f380 8809 	msr	PSP, r0
 8005fd4:	f3bf 8f6f 	isb	sy
 8005fd8:	4770      	bx	lr
 8005fda:	bf00      	nop
 8005fdc:	f3af 8000 	nop.w

08005fe0 <pxCurrentTCBConst>:
 8005fe0:	200008f0 	.word	0x200008f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005fe4:	bf00      	nop
 8005fe6:	bf00      	nop

08005fe8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af00      	add	r7, sp, #0
	__asm volatile
 8005fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ff2:	f383 8811 	msr	BASEPRI, r3
 8005ff6:	f3bf 8f6f 	isb	sy
 8005ffa:	f3bf 8f4f 	dsb	sy
 8005ffe:	607b      	str	r3, [r7, #4]
}
 8006000:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006002:	f7fe fdfb 	bl	8004bfc <xTaskIncrementTick>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d003      	beq.n	8006014 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800600c:	4b06      	ldr	r3, [pc, #24]	; (8006028 <xPortSysTickHandler+0x40>)
 800600e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006012:	601a      	str	r2, [r3, #0]
 8006014:	2300      	movs	r3, #0
 8006016:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	f383 8811 	msr	BASEPRI, r3
}
 800601e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006020:	bf00      	nop
 8006022:	3708      	adds	r7, #8
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	e000ed04 	.word	0xe000ed04

0800602c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800602c:	b480      	push	{r7}
 800602e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006030:	4b0b      	ldr	r3, [pc, #44]	; (8006060 <vPortSetupTimerInterrupt+0x34>)
 8006032:	2200      	movs	r2, #0
 8006034:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006036:	4b0b      	ldr	r3, [pc, #44]	; (8006064 <vPortSetupTimerInterrupt+0x38>)
 8006038:	2200      	movs	r2, #0
 800603a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800603c:	4b0a      	ldr	r3, [pc, #40]	; (8006068 <vPortSetupTimerInterrupt+0x3c>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a0a      	ldr	r2, [pc, #40]	; (800606c <vPortSetupTimerInterrupt+0x40>)
 8006042:	fba2 2303 	umull	r2, r3, r2, r3
 8006046:	099b      	lsrs	r3, r3, #6
 8006048:	4a09      	ldr	r2, [pc, #36]	; (8006070 <vPortSetupTimerInterrupt+0x44>)
 800604a:	3b01      	subs	r3, #1
 800604c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800604e:	4b04      	ldr	r3, [pc, #16]	; (8006060 <vPortSetupTimerInterrupt+0x34>)
 8006050:	2207      	movs	r2, #7
 8006052:	601a      	str	r2, [r3, #0]
}
 8006054:	bf00      	nop
 8006056:	46bd      	mov	sp, r7
 8006058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605c:	4770      	bx	lr
 800605e:	bf00      	nop
 8006060:	e000e010 	.word	0xe000e010
 8006064:	e000e018 	.word	0xe000e018
 8006068:	20000000 	.word	0x20000000
 800606c:	10624dd3 	.word	0x10624dd3
 8006070:	e000e014 	.word	0xe000e014

08006074 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006074:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006084 <vPortEnableVFP+0x10>
 8006078:	6801      	ldr	r1, [r0, #0]
 800607a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800607e:	6001      	str	r1, [r0, #0]
 8006080:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006082:	bf00      	nop
 8006084:	e000ed88 	.word	0xe000ed88

08006088 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006088:	b480      	push	{r7}
 800608a:	b085      	sub	sp, #20
 800608c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800608e:	f3ef 8305 	mrs	r3, IPSR
 8006092:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2b0f      	cmp	r3, #15
 8006098:	d914      	bls.n	80060c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800609a:	4a17      	ldr	r2, [pc, #92]	; (80060f8 <vPortValidateInterruptPriority+0x70>)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	4413      	add	r3, r2
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80060a4:	4b15      	ldr	r3, [pc, #84]	; (80060fc <vPortValidateInterruptPriority+0x74>)
 80060a6:	781b      	ldrb	r3, [r3, #0]
 80060a8:	7afa      	ldrb	r2, [r7, #11]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d20a      	bcs.n	80060c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80060ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060b2:	f383 8811 	msr	BASEPRI, r3
 80060b6:	f3bf 8f6f 	isb	sy
 80060ba:	f3bf 8f4f 	dsb	sy
 80060be:	607b      	str	r3, [r7, #4]
}
 80060c0:	bf00      	nop
 80060c2:	e7fe      	b.n	80060c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80060c4:	4b0e      	ldr	r3, [pc, #56]	; (8006100 <vPortValidateInterruptPriority+0x78>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80060cc:	4b0d      	ldr	r3, [pc, #52]	; (8006104 <vPortValidateInterruptPriority+0x7c>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d90a      	bls.n	80060ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80060d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060d8:	f383 8811 	msr	BASEPRI, r3
 80060dc:	f3bf 8f6f 	isb	sy
 80060e0:	f3bf 8f4f 	dsb	sy
 80060e4:	603b      	str	r3, [r7, #0]
}
 80060e6:	bf00      	nop
 80060e8:	e7fe      	b.n	80060e8 <vPortValidateInterruptPriority+0x60>
	}
 80060ea:	bf00      	nop
 80060ec:	3714      	adds	r7, #20
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr
 80060f6:	bf00      	nop
 80060f8:	e000e3f0 	.word	0xe000e3f0
 80060fc:	20000f1c 	.word	0x20000f1c
 8006100:	e000ed0c 	.word	0xe000ed0c
 8006104:	20000f20 	.word	0x20000f20

08006108 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b08a      	sub	sp, #40	; 0x28
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006110:	2300      	movs	r3, #0
 8006112:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006114:	f7fe fcb6 	bl	8004a84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006118:	4b5b      	ldr	r3, [pc, #364]	; (8006288 <pvPortMalloc+0x180>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d101      	bne.n	8006124 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006120:	f000 f920 	bl	8006364 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006124:	4b59      	ldr	r3, [pc, #356]	; (800628c <pvPortMalloc+0x184>)
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4013      	ands	r3, r2
 800612c:	2b00      	cmp	r3, #0
 800612e:	f040 8093 	bne.w	8006258 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d01d      	beq.n	8006174 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006138:	2208      	movs	r2, #8
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4413      	add	r3, r2
 800613e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f003 0307 	and.w	r3, r3, #7
 8006146:	2b00      	cmp	r3, #0
 8006148:	d014      	beq.n	8006174 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f023 0307 	bic.w	r3, r3, #7
 8006150:	3308      	adds	r3, #8
 8006152:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	f003 0307 	and.w	r3, r3, #7
 800615a:	2b00      	cmp	r3, #0
 800615c:	d00a      	beq.n	8006174 <pvPortMalloc+0x6c>
	__asm volatile
 800615e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006162:	f383 8811 	msr	BASEPRI, r3
 8006166:	f3bf 8f6f 	isb	sy
 800616a:	f3bf 8f4f 	dsb	sy
 800616e:	617b      	str	r3, [r7, #20]
}
 8006170:	bf00      	nop
 8006172:	e7fe      	b.n	8006172 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d06e      	beq.n	8006258 <pvPortMalloc+0x150>
 800617a:	4b45      	ldr	r3, [pc, #276]	; (8006290 <pvPortMalloc+0x188>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	429a      	cmp	r2, r3
 8006182:	d869      	bhi.n	8006258 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006184:	4b43      	ldr	r3, [pc, #268]	; (8006294 <pvPortMalloc+0x18c>)
 8006186:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006188:	4b42      	ldr	r3, [pc, #264]	; (8006294 <pvPortMalloc+0x18c>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800618e:	e004      	b.n	800619a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006192:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800619a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	687a      	ldr	r2, [r7, #4]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d903      	bls.n	80061ac <pvPortMalloc+0xa4>
 80061a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d1f1      	bne.n	8006190 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80061ac:	4b36      	ldr	r3, [pc, #216]	; (8006288 <pvPortMalloc+0x180>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d050      	beq.n	8006258 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80061b6:	6a3b      	ldr	r3, [r7, #32]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	2208      	movs	r2, #8
 80061bc:	4413      	add	r3, r2
 80061be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80061c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	6a3b      	ldr	r3, [r7, #32]
 80061c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80061c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ca:	685a      	ldr	r2, [r3, #4]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	1ad2      	subs	r2, r2, r3
 80061d0:	2308      	movs	r3, #8
 80061d2:	005b      	lsls	r3, r3, #1
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d91f      	bls.n	8006218 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80061d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	4413      	add	r3, r2
 80061de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80061e0:	69bb      	ldr	r3, [r7, #24]
 80061e2:	f003 0307 	and.w	r3, r3, #7
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d00a      	beq.n	8006200 <pvPortMalloc+0xf8>
	__asm volatile
 80061ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ee:	f383 8811 	msr	BASEPRI, r3
 80061f2:	f3bf 8f6f 	isb	sy
 80061f6:	f3bf 8f4f 	dsb	sy
 80061fa:	613b      	str	r3, [r7, #16]
}
 80061fc:	bf00      	nop
 80061fe:	e7fe      	b.n	80061fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006202:	685a      	ldr	r2, [r3, #4]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	1ad2      	subs	r2, r2, r3
 8006208:	69bb      	ldr	r3, [r7, #24]
 800620a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800620c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006212:	69b8      	ldr	r0, [r7, #24]
 8006214:	f000 f908 	bl	8006428 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006218:	4b1d      	ldr	r3, [pc, #116]	; (8006290 <pvPortMalloc+0x188>)
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	1ad3      	subs	r3, r2, r3
 8006222:	4a1b      	ldr	r2, [pc, #108]	; (8006290 <pvPortMalloc+0x188>)
 8006224:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006226:	4b1a      	ldr	r3, [pc, #104]	; (8006290 <pvPortMalloc+0x188>)
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	4b1b      	ldr	r3, [pc, #108]	; (8006298 <pvPortMalloc+0x190>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	429a      	cmp	r2, r3
 8006230:	d203      	bcs.n	800623a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006232:	4b17      	ldr	r3, [pc, #92]	; (8006290 <pvPortMalloc+0x188>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	4a18      	ldr	r2, [pc, #96]	; (8006298 <pvPortMalloc+0x190>)
 8006238:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800623a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800623c:	685a      	ldr	r2, [r3, #4]
 800623e:	4b13      	ldr	r3, [pc, #76]	; (800628c <pvPortMalloc+0x184>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	431a      	orrs	r2, r3
 8006244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006246:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800624a:	2200      	movs	r2, #0
 800624c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800624e:	4b13      	ldr	r3, [pc, #76]	; (800629c <pvPortMalloc+0x194>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	3301      	adds	r3, #1
 8006254:	4a11      	ldr	r2, [pc, #68]	; (800629c <pvPortMalloc+0x194>)
 8006256:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006258:	f7fe fc22 	bl	8004aa0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	f003 0307 	and.w	r3, r3, #7
 8006262:	2b00      	cmp	r3, #0
 8006264:	d00a      	beq.n	800627c <pvPortMalloc+0x174>
	__asm volatile
 8006266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800626a:	f383 8811 	msr	BASEPRI, r3
 800626e:	f3bf 8f6f 	isb	sy
 8006272:	f3bf 8f4f 	dsb	sy
 8006276:	60fb      	str	r3, [r7, #12]
}
 8006278:	bf00      	nop
 800627a:	e7fe      	b.n	800627a <pvPortMalloc+0x172>
	return pvReturn;
 800627c:	69fb      	ldr	r3, [r7, #28]
}
 800627e:	4618      	mov	r0, r3
 8006280:	3728      	adds	r7, #40	; 0x28
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	20004b2c 	.word	0x20004b2c
 800628c:	20004b40 	.word	0x20004b40
 8006290:	20004b30 	.word	0x20004b30
 8006294:	20004b24 	.word	0x20004b24
 8006298:	20004b34 	.word	0x20004b34
 800629c:	20004b38 	.word	0x20004b38

080062a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b086      	sub	sp, #24
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d04d      	beq.n	800634e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80062b2:	2308      	movs	r3, #8
 80062b4:	425b      	negs	r3, r3
 80062b6:	697a      	ldr	r2, [r7, #20]
 80062b8:	4413      	add	r3, r2
 80062ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	685a      	ldr	r2, [r3, #4]
 80062c4:	4b24      	ldr	r3, [pc, #144]	; (8006358 <vPortFree+0xb8>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4013      	ands	r3, r2
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d10a      	bne.n	80062e4 <vPortFree+0x44>
	__asm volatile
 80062ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d2:	f383 8811 	msr	BASEPRI, r3
 80062d6:	f3bf 8f6f 	isb	sy
 80062da:	f3bf 8f4f 	dsb	sy
 80062de:	60fb      	str	r3, [r7, #12]
}
 80062e0:	bf00      	nop
 80062e2:	e7fe      	b.n	80062e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d00a      	beq.n	8006302 <vPortFree+0x62>
	__asm volatile
 80062ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f0:	f383 8811 	msr	BASEPRI, r3
 80062f4:	f3bf 8f6f 	isb	sy
 80062f8:	f3bf 8f4f 	dsb	sy
 80062fc:	60bb      	str	r3, [r7, #8]
}
 80062fe:	bf00      	nop
 8006300:	e7fe      	b.n	8006300 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	685a      	ldr	r2, [r3, #4]
 8006306:	4b14      	ldr	r3, [pc, #80]	; (8006358 <vPortFree+0xb8>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4013      	ands	r3, r2
 800630c:	2b00      	cmp	r3, #0
 800630e:	d01e      	beq.n	800634e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d11a      	bne.n	800634e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	685a      	ldr	r2, [r3, #4]
 800631c:	4b0e      	ldr	r3, [pc, #56]	; (8006358 <vPortFree+0xb8>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	43db      	mvns	r3, r3
 8006322:	401a      	ands	r2, r3
 8006324:	693b      	ldr	r3, [r7, #16]
 8006326:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006328:	f7fe fbac 	bl	8004a84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	685a      	ldr	r2, [r3, #4]
 8006330:	4b0a      	ldr	r3, [pc, #40]	; (800635c <vPortFree+0xbc>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4413      	add	r3, r2
 8006336:	4a09      	ldr	r2, [pc, #36]	; (800635c <vPortFree+0xbc>)
 8006338:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800633a:	6938      	ldr	r0, [r7, #16]
 800633c:	f000 f874 	bl	8006428 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006340:	4b07      	ldr	r3, [pc, #28]	; (8006360 <vPortFree+0xc0>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	3301      	adds	r3, #1
 8006346:	4a06      	ldr	r2, [pc, #24]	; (8006360 <vPortFree+0xc0>)
 8006348:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800634a:	f7fe fba9 	bl	8004aa0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800634e:	bf00      	nop
 8006350:	3718      	adds	r7, #24
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
 8006356:	bf00      	nop
 8006358:	20004b40 	.word	0x20004b40
 800635c:	20004b30 	.word	0x20004b30
 8006360:	20004b3c 	.word	0x20004b3c

08006364 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006364:	b480      	push	{r7}
 8006366:	b085      	sub	sp, #20
 8006368:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800636a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800636e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006370:	4b27      	ldr	r3, [pc, #156]	; (8006410 <prvHeapInit+0xac>)
 8006372:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f003 0307 	and.w	r3, r3, #7
 800637a:	2b00      	cmp	r3, #0
 800637c:	d00c      	beq.n	8006398 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	3307      	adds	r3, #7
 8006382:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f023 0307 	bic.w	r3, r3, #7
 800638a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800638c:	68ba      	ldr	r2, [r7, #8]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	1ad3      	subs	r3, r2, r3
 8006392:	4a1f      	ldr	r2, [pc, #124]	; (8006410 <prvHeapInit+0xac>)
 8006394:	4413      	add	r3, r2
 8006396:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800639c:	4a1d      	ldr	r2, [pc, #116]	; (8006414 <prvHeapInit+0xb0>)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80063a2:	4b1c      	ldr	r3, [pc, #112]	; (8006414 <prvHeapInit+0xb0>)
 80063a4:	2200      	movs	r2, #0
 80063a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	68ba      	ldr	r2, [r7, #8]
 80063ac:	4413      	add	r3, r2
 80063ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80063b0:	2208      	movs	r2, #8
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	1a9b      	subs	r3, r3, r2
 80063b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f023 0307 	bic.w	r3, r3, #7
 80063be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	4a15      	ldr	r2, [pc, #84]	; (8006418 <prvHeapInit+0xb4>)
 80063c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80063c6:	4b14      	ldr	r3, [pc, #80]	; (8006418 <prvHeapInit+0xb4>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	2200      	movs	r2, #0
 80063cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80063ce:	4b12      	ldr	r3, [pc, #72]	; (8006418 <prvHeapInit+0xb4>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	2200      	movs	r2, #0
 80063d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	68fa      	ldr	r2, [r7, #12]
 80063de:	1ad2      	subs	r2, r2, r3
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80063e4:	4b0c      	ldr	r3, [pc, #48]	; (8006418 <prvHeapInit+0xb4>)
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	4a0a      	ldr	r2, [pc, #40]	; (800641c <prvHeapInit+0xb8>)
 80063f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	4a09      	ldr	r2, [pc, #36]	; (8006420 <prvHeapInit+0xbc>)
 80063fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80063fc:	4b09      	ldr	r3, [pc, #36]	; (8006424 <prvHeapInit+0xc0>)
 80063fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006402:	601a      	str	r2, [r3, #0]
}
 8006404:	bf00      	nop
 8006406:	3714      	adds	r7, #20
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr
 8006410:	20000f24 	.word	0x20000f24
 8006414:	20004b24 	.word	0x20004b24
 8006418:	20004b2c 	.word	0x20004b2c
 800641c:	20004b34 	.word	0x20004b34
 8006420:	20004b30 	.word	0x20004b30
 8006424:	20004b40 	.word	0x20004b40

08006428 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006428:	b480      	push	{r7}
 800642a:	b085      	sub	sp, #20
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006430:	4b28      	ldr	r3, [pc, #160]	; (80064d4 <prvInsertBlockIntoFreeList+0xac>)
 8006432:	60fb      	str	r3, [r7, #12]
 8006434:	e002      	b.n	800643c <prvInsertBlockIntoFreeList+0x14>
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	60fb      	str	r3, [r7, #12]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	687a      	ldr	r2, [r7, #4]
 8006442:	429a      	cmp	r2, r3
 8006444:	d8f7      	bhi.n	8006436 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	68ba      	ldr	r2, [r7, #8]
 8006450:	4413      	add	r3, r2
 8006452:	687a      	ldr	r2, [r7, #4]
 8006454:	429a      	cmp	r2, r3
 8006456:	d108      	bne.n	800646a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	685b      	ldr	r3, [r3, #4]
 8006460:	441a      	add	r2, r3
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	68ba      	ldr	r2, [r7, #8]
 8006474:	441a      	add	r2, r3
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	429a      	cmp	r2, r3
 800647c:	d118      	bne.n	80064b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681a      	ldr	r2, [r3, #0]
 8006482:	4b15      	ldr	r3, [pc, #84]	; (80064d8 <prvInsertBlockIntoFreeList+0xb0>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	429a      	cmp	r2, r3
 8006488:	d00d      	beq.n	80064a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	685a      	ldr	r2, [r3, #4]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	441a      	add	r2, r3
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	601a      	str	r2, [r3, #0]
 80064a4:	e008      	b.n	80064b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80064a6:	4b0c      	ldr	r3, [pc, #48]	; (80064d8 <prvInsertBlockIntoFreeList+0xb0>)
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	601a      	str	r2, [r3, #0]
 80064ae:	e003      	b.n	80064b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80064b8:	68fa      	ldr	r2, [r7, #12]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	429a      	cmp	r2, r3
 80064be:	d002      	beq.n	80064c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064c6:	bf00      	nop
 80064c8:	3714      	adds	r7, #20
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr
 80064d2:	bf00      	nop
 80064d4:	20004b24 	.word	0x20004b24
 80064d8:	20004b2c 	.word	0x20004b2c

080064dc <__errno>:
 80064dc:	4b01      	ldr	r3, [pc, #4]	; (80064e4 <__errno+0x8>)
 80064de:	6818      	ldr	r0, [r3, #0]
 80064e0:	4770      	bx	lr
 80064e2:	bf00      	nop
 80064e4:	20000010 	.word	0x20000010

080064e8 <std>:
 80064e8:	2300      	movs	r3, #0
 80064ea:	b510      	push	{r4, lr}
 80064ec:	4604      	mov	r4, r0
 80064ee:	e9c0 3300 	strd	r3, r3, [r0]
 80064f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80064f6:	6083      	str	r3, [r0, #8]
 80064f8:	8181      	strh	r1, [r0, #12]
 80064fa:	6643      	str	r3, [r0, #100]	; 0x64
 80064fc:	81c2      	strh	r2, [r0, #14]
 80064fe:	6183      	str	r3, [r0, #24]
 8006500:	4619      	mov	r1, r3
 8006502:	2208      	movs	r2, #8
 8006504:	305c      	adds	r0, #92	; 0x5c
 8006506:	f000 f91a 	bl	800673e <memset>
 800650a:	4b05      	ldr	r3, [pc, #20]	; (8006520 <std+0x38>)
 800650c:	6263      	str	r3, [r4, #36]	; 0x24
 800650e:	4b05      	ldr	r3, [pc, #20]	; (8006524 <std+0x3c>)
 8006510:	62a3      	str	r3, [r4, #40]	; 0x28
 8006512:	4b05      	ldr	r3, [pc, #20]	; (8006528 <std+0x40>)
 8006514:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006516:	4b05      	ldr	r3, [pc, #20]	; (800652c <std+0x44>)
 8006518:	6224      	str	r4, [r4, #32]
 800651a:	6323      	str	r3, [r4, #48]	; 0x30
 800651c:	bd10      	pop	{r4, pc}
 800651e:	bf00      	nop
 8006520:	08006a59 	.word	0x08006a59
 8006524:	08006a7b 	.word	0x08006a7b
 8006528:	08006ab3 	.word	0x08006ab3
 800652c:	08006ad7 	.word	0x08006ad7

08006530 <_cleanup_r>:
 8006530:	4901      	ldr	r1, [pc, #4]	; (8006538 <_cleanup_r+0x8>)
 8006532:	f000 b8af 	b.w	8006694 <_fwalk_reent>
 8006536:	bf00      	nop
 8006538:	08006db1 	.word	0x08006db1

0800653c <__sfmoreglue>:
 800653c:	b570      	push	{r4, r5, r6, lr}
 800653e:	2268      	movs	r2, #104	; 0x68
 8006540:	1e4d      	subs	r5, r1, #1
 8006542:	4355      	muls	r5, r2
 8006544:	460e      	mov	r6, r1
 8006546:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800654a:	f000 f921 	bl	8006790 <_malloc_r>
 800654e:	4604      	mov	r4, r0
 8006550:	b140      	cbz	r0, 8006564 <__sfmoreglue+0x28>
 8006552:	2100      	movs	r1, #0
 8006554:	e9c0 1600 	strd	r1, r6, [r0]
 8006558:	300c      	adds	r0, #12
 800655a:	60a0      	str	r0, [r4, #8]
 800655c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006560:	f000 f8ed 	bl	800673e <memset>
 8006564:	4620      	mov	r0, r4
 8006566:	bd70      	pop	{r4, r5, r6, pc}

08006568 <__sfp_lock_acquire>:
 8006568:	4801      	ldr	r0, [pc, #4]	; (8006570 <__sfp_lock_acquire+0x8>)
 800656a:	f000 b8d8 	b.w	800671e <__retarget_lock_acquire_recursive>
 800656e:	bf00      	nop
 8006570:	20004b45 	.word	0x20004b45

08006574 <__sfp_lock_release>:
 8006574:	4801      	ldr	r0, [pc, #4]	; (800657c <__sfp_lock_release+0x8>)
 8006576:	f000 b8d3 	b.w	8006720 <__retarget_lock_release_recursive>
 800657a:	bf00      	nop
 800657c:	20004b45 	.word	0x20004b45

08006580 <__sinit_lock_acquire>:
 8006580:	4801      	ldr	r0, [pc, #4]	; (8006588 <__sinit_lock_acquire+0x8>)
 8006582:	f000 b8cc 	b.w	800671e <__retarget_lock_acquire_recursive>
 8006586:	bf00      	nop
 8006588:	20004b46 	.word	0x20004b46

0800658c <__sinit_lock_release>:
 800658c:	4801      	ldr	r0, [pc, #4]	; (8006594 <__sinit_lock_release+0x8>)
 800658e:	f000 b8c7 	b.w	8006720 <__retarget_lock_release_recursive>
 8006592:	bf00      	nop
 8006594:	20004b46 	.word	0x20004b46

08006598 <__sinit>:
 8006598:	b510      	push	{r4, lr}
 800659a:	4604      	mov	r4, r0
 800659c:	f7ff fff0 	bl	8006580 <__sinit_lock_acquire>
 80065a0:	69a3      	ldr	r3, [r4, #24]
 80065a2:	b11b      	cbz	r3, 80065ac <__sinit+0x14>
 80065a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065a8:	f7ff bff0 	b.w	800658c <__sinit_lock_release>
 80065ac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80065b0:	6523      	str	r3, [r4, #80]	; 0x50
 80065b2:	4b13      	ldr	r3, [pc, #76]	; (8006600 <__sinit+0x68>)
 80065b4:	4a13      	ldr	r2, [pc, #76]	; (8006604 <__sinit+0x6c>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	62a2      	str	r2, [r4, #40]	; 0x28
 80065ba:	42a3      	cmp	r3, r4
 80065bc:	bf04      	itt	eq
 80065be:	2301      	moveq	r3, #1
 80065c0:	61a3      	streq	r3, [r4, #24]
 80065c2:	4620      	mov	r0, r4
 80065c4:	f000 f820 	bl	8006608 <__sfp>
 80065c8:	6060      	str	r0, [r4, #4]
 80065ca:	4620      	mov	r0, r4
 80065cc:	f000 f81c 	bl	8006608 <__sfp>
 80065d0:	60a0      	str	r0, [r4, #8]
 80065d2:	4620      	mov	r0, r4
 80065d4:	f000 f818 	bl	8006608 <__sfp>
 80065d8:	2200      	movs	r2, #0
 80065da:	60e0      	str	r0, [r4, #12]
 80065dc:	2104      	movs	r1, #4
 80065de:	6860      	ldr	r0, [r4, #4]
 80065e0:	f7ff ff82 	bl	80064e8 <std>
 80065e4:	68a0      	ldr	r0, [r4, #8]
 80065e6:	2201      	movs	r2, #1
 80065e8:	2109      	movs	r1, #9
 80065ea:	f7ff ff7d 	bl	80064e8 <std>
 80065ee:	68e0      	ldr	r0, [r4, #12]
 80065f0:	2202      	movs	r2, #2
 80065f2:	2112      	movs	r1, #18
 80065f4:	f7ff ff78 	bl	80064e8 <std>
 80065f8:	2301      	movs	r3, #1
 80065fa:	61a3      	str	r3, [r4, #24]
 80065fc:	e7d2      	b.n	80065a4 <__sinit+0xc>
 80065fe:	bf00      	nop
 8006600:	080071c0 	.word	0x080071c0
 8006604:	08006531 	.word	0x08006531

08006608 <__sfp>:
 8006608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800660a:	4607      	mov	r7, r0
 800660c:	f7ff ffac 	bl	8006568 <__sfp_lock_acquire>
 8006610:	4b1e      	ldr	r3, [pc, #120]	; (800668c <__sfp+0x84>)
 8006612:	681e      	ldr	r6, [r3, #0]
 8006614:	69b3      	ldr	r3, [r6, #24]
 8006616:	b913      	cbnz	r3, 800661e <__sfp+0x16>
 8006618:	4630      	mov	r0, r6
 800661a:	f7ff ffbd 	bl	8006598 <__sinit>
 800661e:	3648      	adds	r6, #72	; 0x48
 8006620:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006624:	3b01      	subs	r3, #1
 8006626:	d503      	bpl.n	8006630 <__sfp+0x28>
 8006628:	6833      	ldr	r3, [r6, #0]
 800662a:	b30b      	cbz	r3, 8006670 <__sfp+0x68>
 800662c:	6836      	ldr	r6, [r6, #0]
 800662e:	e7f7      	b.n	8006620 <__sfp+0x18>
 8006630:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006634:	b9d5      	cbnz	r5, 800666c <__sfp+0x64>
 8006636:	4b16      	ldr	r3, [pc, #88]	; (8006690 <__sfp+0x88>)
 8006638:	60e3      	str	r3, [r4, #12]
 800663a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800663e:	6665      	str	r5, [r4, #100]	; 0x64
 8006640:	f000 f86c 	bl	800671c <__retarget_lock_init_recursive>
 8006644:	f7ff ff96 	bl	8006574 <__sfp_lock_release>
 8006648:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800664c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006650:	6025      	str	r5, [r4, #0]
 8006652:	61a5      	str	r5, [r4, #24]
 8006654:	2208      	movs	r2, #8
 8006656:	4629      	mov	r1, r5
 8006658:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800665c:	f000 f86f 	bl	800673e <memset>
 8006660:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006664:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006668:	4620      	mov	r0, r4
 800666a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800666c:	3468      	adds	r4, #104	; 0x68
 800666e:	e7d9      	b.n	8006624 <__sfp+0x1c>
 8006670:	2104      	movs	r1, #4
 8006672:	4638      	mov	r0, r7
 8006674:	f7ff ff62 	bl	800653c <__sfmoreglue>
 8006678:	4604      	mov	r4, r0
 800667a:	6030      	str	r0, [r6, #0]
 800667c:	2800      	cmp	r0, #0
 800667e:	d1d5      	bne.n	800662c <__sfp+0x24>
 8006680:	f7ff ff78 	bl	8006574 <__sfp_lock_release>
 8006684:	230c      	movs	r3, #12
 8006686:	603b      	str	r3, [r7, #0]
 8006688:	e7ee      	b.n	8006668 <__sfp+0x60>
 800668a:	bf00      	nop
 800668c:	080071c0 	.word	0x080071c0
 8006690:	ffff0001 	.word	0xffff0001

08006694 <_fwalk_reent>:
 8006694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006698:	4606      	mov	r6, r0
 800669a:	4688      	mov	r8, r1
 800669c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80066a0:	2700      	movs	r7, #0
 80066a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066a6:	f1b9 0901 	subs.w	r9, r9, #1
 80066aa:	d505      	bpl.n	80066b8 <_fwalk_reent+0x24>
 80066ac:	6824      	ldr	r4, [r4, #0]
 80066ae:	2c00      	cmp	r4, #0
 80066b0:	d1f7      	bne.n	80066a2 <_fwalk_reent+0xe>
 80066b2:	4638      	mov	r0, r7
 80066b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066b8:	89ab      	ldrh	r3, [r5, #12]
 80066ba:	2b01      	cmp	r3, #1
 80066bc:	d907      	bls.n	80066ce <_fwalk_reent+0x3a>
 80066be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066c2:	3301      	adds	r3, #1
 80066c4:	d003      	beq.n	80066ce <_fwalk_reent+0x3a>
 80066c6:	4629      	mov	r1, r5
 80066c8:	4630      	mov	r0, r6
 80066ca:	47c0      	blx	r8
 80066cc:	4307      	orrs	r7, r0
 80066ce:	3568      	adds	r5, #104	; 0x68
 80066d0:	e7e9      	b.n	80066a6 <_fwalk_reent+0x12>
	...

080066d4 <__libc_init_array>:
 80066d4:	b570      	push	{r4, r5, r6, lr}
 80066d6:	4d0d      	ldr	r5, [pc, #52]	; (800670c <__libc_init_array+0x38>)
 80066d8:	4c0d      	ldr	r4, [pc, #52]	; (8006710 <__libc_init_array+0x3c>)
 80066da:	1b64      	subs	r4, r4, r5
 80066dc:	10a4      	asrs	r4, r4, #2
 80066de:	2600      	movs	r6, #0
 80066e0:	42a6      	cmp	r6, r4
 80066e2:	d109      	bne.n	80066f8 <__libc_init_array+0x24>
 80066e4:	4d0b      	ldr	r5, [pc, #44]	; (8006714 <__libc_init_array+0x40>)
 80066e6:	4c0c      	ldr	r4, [pc, #48]	; (8006718 <__libc_init_array+0x44>)
 80066e8:	f000 fca2 	bl	8007030 <_init>
 80066ec:	1b64      	subs	r4, r4, r5
 80066ee:	10a4      	asrs	r4, r4, #2
 80066f0:	2600      	movs	r6, #0
 80066f2:	42a6      	cmp	r6, r4
 80066f4:	d105      	bne.n	8006702 <__libc_init_array+0x2e>
 80066f6:	bd70      	pop	{r4, r5, r6, pc}
 80066f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80066fc:	4798      	blx	r3
 80066fe:	3601      	adds	r6, #1
 8006700:	e7ee      	b.n	80066e0 <__libc_init_array+0xc>
 8006702:	f855 3b04 	ldr.w	r3, [r5], #4
 8006706:	4798      	blx	r3
 8006708:	3601      	adds	r6, #1
 800670a:	e7f2      	b.n	80066f2 <__libc_init_array+0x1e>
 800670c:	080071cc 	.word	0x080071cc
 8006710:	080071cc 	.word	0x080071cc
 8006714:	080071cc 	.word	0x080071cc
 8006718:	080071d0 	.word	0x080071d0

0800671c <__retarget_lock_init_recursive>:
 800671c:	4770      	bx	lr

0800671e <__retarget_lock_acquire_recursive>:
 800671e:	4770      	bx	lr

08006720 <__retarget_lock_release_recursive>:
 8006720:	4770      	bx	lr

08006722 <memcpy>:
 8006722:	440a      	add	r2, r1
 8006724:	4291      	cmp	r1, r2
 8006726:	f100 33ff 	add.w	r3, r0, #4294967295
 800672a:	d100      	bne.n	800672e <memcpy+0xc>
 800672c:	4770      	bx	lr
 800672e:	b510      	push	{r4, lr}
 8006730:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006734:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006738:	4291      	cmp	r1, r2
 800673a:	d1f9      	bne.n	8006730 <memcpy+0xe>
 800673c:	bd10      	pop	{r4, pc}

0800673e <memset>:
 800673e:	4402      	add	r2, r0
 8006740:	4603      	mov	r3, r0
 8006742:	4293      	cmp	r3, r2
 8006744:	d100      	bne.n	8006748 <memset+0xa>
 8006746:	4770      	bx	lr
 8006748:	f803 1b01 	strb.w	r1, [r3], #1
 800674c:	e7f9      	b.n	8006742 <memset+0x4>
	...

08006750 <sbrk_aligned>:
 8006750:	b570      	push	{r4, r5, r6, lr}
 8006752:	4e0e      	ldr	r6, [pc, #56]	; (800678c <sbrk_aligned+0x3c>)
 8006754:	460c      	mov	r4, r1
 8006756:	6831      	ldr	r1, [r6, #0]
 8006758:	4605      	mov	r5, r0
 800675a:	b911      	cbnz	r1, 8006762 <sbrk_aligned+0x12>
 800675c:	f000 f96c 	bl	8006a38 <_sbrk_r>
 8006760:	6030      	str	r0, [r6, #0]
 8006762:	4621      	mov	r1, r4
 8006764:	4628      	mov	r0, r5
 8006766:	f000 f967 	bl	8006a38 <_sbrk_r>
 800676a:	1c43      	adds	r3, r0, #1
 800676c:	d00a      	beq.n	8006784 <sbrk_aligned+0x34>
 800676e:	1cc4      	adds	r4, r0, #3
 8006770:	f024 0403 	bic.w	r4, r4, #3
 8006774:	42a0      	cmp	r0, r4
 8006776:	d007      	beq.n	8006788 <sbrk_aligned+0x38>
 8006778:	1a21      	subs	r1, r4, r0
 800677a:	4628      	mov	r0, r5
 800677c:	f000 f95c 	bl	8006a38 <_sbrk_r>
 8006780:	3001      	adds	r0, #1
 8006782:	d101      	bne.n	8006788 <sbrk_aligned+0x38>
 8006784:	f04f 34ff 	mov.w	r4, #4294967295
 8006788:	4620      	mov	r0, r4
 800678a:	bd70      	pop	{r4, r5, r6, pc}
 800678c:	20004b4c 	.word	0x20004b4c

08006790 <_malloc_r>:
 8006790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006794:	1ccd      	adds	r5, r1, #3
 8006796:	f025 0503 	bic.w	r5, r5, #3
 800679a:	3508      	adds	r5, #8
 800679c:	2d0c      	cmp	r5, #12
 800679e:	bf38      	it	cc
 80067a0:	250c      	movcc	r5, #12
 80067a2:	2d00      	cmp	r5, #0
 80067a4:	4607      	mov	r7, r0
 80067a6:	db01      	blt.n	80067ac <_malloc_r+0x1c>
 80067a8:	42a9      	cmp	r1, r5
 80067aa:	d905      	bls.n	80067b8 <_malloc_r+0x28>
 80067ac:	230c      	movs	r3, #12
 80067ae:	603b      	str	r3, [r7, #0]
 80067b0:	2600      	movs	r6, #0
 80067b2:	4630      	mov	r0, r6
 80067b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067b8:	4e2e      	ldr	r6, [pc, #184]	; (8006874 <_malloc_r+0xe4>)
 80067ba:	f000 fbad 	bl	8006f18 <__malloc_lock>
 80067be:	6833      	ldr	r3, [r6, #0]
 80067c0:	461c      	mov	r4, r3
 80067c2:	bb34      	cbnz	r4, 8006812 <_malloc_r+0x82>
 80067c4:	4629      	mov	r1, r5
 80067c6:	4638      	mov	r0, r7
 80067c8:	f7ff ffc2 	bl	8006750 <sbrk_aligned>
 80067cc:	1c43      	adds	r3, r0, #1
 80067ce:	4604      	mov	r4, r0
 80067d0:	d14d      	bne.n	800686e <_malloc_r+0xde>
 80067d2:	6834      	ldr	r4, [r6, #0]
 80067d4:	4626      	mov	r6, r4
 80067d6:	2e00      	cmp	r6, #0
 80067d8:	d140      	bne.n	800685c <_malloc_r+0xcc>
 80067da:	6823      	ldr	r3, [r4, #0]
 80067dc:	4631      	mov	r1, r6
 80067de:	4638      	mov	r0, r7
 80067e0:	eb04 0803 	add.w	r8, r4, r3
 80067e4:	f000 f928 	bl	8006a38 <_sbrk_r>
 80067e8:	4580      	cmp	r8, r0
 80067ea:	d13a      	bne.n	8006862 <_malloc_r+0xd2>
 80067ec:	6821      	ldr	r1, [r4, #0]
 80067ee:	3503      	adds	r5, #3
 80067f0:	1a6d      	subs	r5, r5, r1
 80067f2:	f025 0503 	bic.w	r5, r5, #3
 80067f6:	3508      	adds	r5, #8
 80067f8:	2d0c      	cmp	r5, #12
 80067fa:	bf38      	it	cc
 80067fc:	250c      	movcc	r5, #12
 80067fe:	4629      	mov	r1, r5
 8006800:	4638      	mov	r0, r7
 8006802:	f7ff ffa5 	bl	8006750 <sbrk_aligned>
 8006806:	3001      	adds	r0, #1
 8006808:	d02b      	beq.n	8006862 <_malloc_r+0xd2>
 800680a:	6823      	ldr	r3, [r4, #0]
 800680c:	442b      	add	r3, r5
 800680e:	6023      	str	r3, [r4, #0]
 8006810:	e00e      	b.n	8006830 <_malloc_r+0xa0>
 8006812:	6822      	ldr	r2, [r4, #0]
 8006814:	1b52      	subs	r2, r2, r5
 8006816:	d41e      	bmi.n	8006856 <_malloc_r+0xc6>
 8006818:	2a0b      	cmp	r2, #11
 800681a:	d916      	bls.n	800684a <_malloc_r+0xba>
 800681c:	1961      	adds	r1, r4, r5
 800681e:	42a3      	cmp	r3, r4
 8006820:	6025      	str	r5, [r4, #0]
 8006822:	bf18      	it	ne
 8006824:	6059      	strne	r1, [r3, #4]
 8006826:	6863      	ldr	r3, [r4, #4]
 8006828:	bf08      	it	eq
 800682a:	6031      	streq	r1, [r6, #0]
 800682c:	5162      	str	r2, [r4, r5]
 800682e:	604b      	str	r3, [r1, #4]
 8006830:	4638      	mov	r0, r7
 8006832:	f104 060b 	add.w	r6, r4, #11
 8006836:	f000 fb75 	bl	8006f24 <__malloc_unlock>
 800683a:	f026 0607 	bic.w	r6, r6, #7
 800683e:	1d23      	adds	r3, r4, #4
 8006840:	1af2      	subs	r2, r6, r3
 8006842:	d0b6      	beq.n	80067b2 <_malloc_r+0x22>
 8006844:	1b9b      	subs	r3, r3, r6
 8006846:	50a3      	str	r3, [r4, r2]
 8006848:	e7b3      	b.n	80067b2 <_malloc_r+0x22>
 800684a:	6862      	ldr	r2, [r4, #4]
 800684c:	42a3      	cmp	r3, r4
 800684e:	bf0c      	ite	eq
 8006850:	6032      	streq	r2, [r6, #0]
 8006852:	605a      	strne	r2, [r3, #4]
 8006854:	e7ec      	b.n	8006830 <_malloc_r+0xa0>
 8006856:	4623      	mov	r3, r4
 8006858:	6864      	ldr	r4, [r4, #4]
 800685a:	e7b2      	b.n	80067c2 <_malloc_r+0x32>
 800685c:	4634      	mov	r4, r6
 800685e:	6876      	ldr	r6, [r6, #4]
 8006860:	e7b9      	b.n	80067d6 <_malloc_r+0x46>
 8006862:	230c      	movs	r3, #12
 8006864:	603b      	str	r3, [r7, #0]
 8006866:	4638      	mov	r0, r7
 8006868:	f000 fb5c 	bl	8006f24 <__malloc_unlock>
 800686c:	e7a1      	b.n	80067b2 <_malloc_r+0x22>
 800686e:	6025      	str	r5, [r4, #0]
 8006870:	e7de      	b.n	8006830 <_malloc_r+0xa0>
 8006872:	bf00      	nop
 8006874:	20004b48 	.word	0x20004b48

08006878 <_puts_r>:
 8006878:	b570      	push	{r4, r5, r6, lr}
 800687a:	460e      	mov	r6, r1
 800687c:	4605      	mov	r5, r0
 800687e:	b118      	cbz	r0, 8006888 <_puts_r+0x10>
 8006880:	6983      	ldr	r3, [r0, #24]
 8006882:	b90b      	cbnz	r3, 8006888 <_puts_r+0x10>
 8006884:	f7ff fe88 	bl	8006598 <__sinit>
 8006888:	69ab      	ldr	r3, [r5, #24]
 800688a:	68ac      	ldr	r4, [r5, #8]
 800688c:	b913      	cbnz	r3, 8006894 <_puts_r+0x1c>
 800688e:	4628      	mov	r0, r5
 8006890:	f7ff fe82 	bl	8006598 <__sinit>
 8006894:	4b2c      	ldr	r3, [pc, #176]	; (8006948 <_puts_r+0xd0>)
 8006896:	429c      	cmp	r4, r3
 8006898:	d120      	bne.n	80068dc <_puts_r+0x64>
 800689a:	686c      	ldr	r4, [r5, #4]
 800689c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800689e:	07db      	lsls	r3, r3, #31
 80068a0:	d405      	bmi.n	80068ae <_puts_r+0x36>
 80068a2:	89a3      	ldrh	r3, [r4, #12]
 80068a4:	0598      	lsls	r0, r3, #22
 80068a6:	d402      	bmi.n	80068ae <_puts_r+0x36>
 80068a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80068aa:	f7ff ff38 	bl	800671e <__retarget_lock_acquire_recursive>
 80068ae:	89a3      	ldrh	r3, [r4, #12]
 80068b0:	0719      	lsls	r1, r3, #28
 80068b2:	d51d      	bpl.n	80068f0 <_puts_r+0x78>
 80068b4:	6923      	ldr	r3, [r4, #16]
 80068b6:	b1db      	cbz	r3, 80068f0 <_puts_r+0x78>
 80068b8:	3e01      	subs	r6, #1
 80068ba:	68a3      	ldr	r3, [r4, #8]
 80068bc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80068c0:	3b01      	subs	r3, #1
 80068c2:	60a3      	str	r3, [r4, #8]
 80068c4:	bb39      	cbnz	r1, 8006916 <_puts_r+0x9e>
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	da38      	bge.n	800693c <_puts_r+0xc4>
 80068ca:	4622      	mov	r2, r4
 80068cc:	210a      	movs	r1, #10
 80068ce:	4628      	mov	r0, r5
 80068d0:	f000 f906 	bl	8006ae0 <__swbuf_r>
 80068d4:	3001      	adds	r0, #1
 80068d6:	d011      	beq.n	80068fc <_puts_r+0x84>
 80068d8:	250a      	movs	r5, #10
 80068da:	e011      	b.n	8006900 <_puts_r+0x88>
 80068dc:	4b1b      	ldr	r3, [pc, #108]	; (800694c <_puts_r+0xd4>)
 80068de:	429c      	cmp	r4, r3
 80068e0:	d101      	bne.n	80068e6 <_puts_r+0x6e>
 80068e2:	68ac      	ldr	r4, [r5, #8]
 80068e4:	e7da      	b.n	800689c <_puts_r+0x24>
 80068e6:	4b1a      	ldr	r3, [pc, #104]	; (8006950 <_puts_r+0xd8>)
 80068e8:	429c      	cmp	r4, r3
 80068ea:	bf08      	it	eq
 80068ec:	68ec      	ldreq	r4, [r5, #12]
 80068ee:	e7d5      	b.n	800689c <_puts_r+0x24>
 80068f0:	4621      	mov	r1, r4
 80068f2:	4628      	mov	r0, r5
 80068f4:	f000 f958 	bl	8006ba8 <__swsetup_r>
 80068f8:	2800      	cmp	r0, #0
 80068fa:	d0dd      	beq.n	80068b8 <_puts_r+0x40>
 80068fc:	f04f 35ff 	mov.w	r5, #4294967295
 8006900:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006902:	07da      	lsls	r2, r3, #31
 8006904:	d405      	bmi.n	8006912 <_puts_r+0x9a>
 8006906:	89a3      	ldrh	r3, [r4, #12]
 8006908:	059b      	lsls	r3, r3, #22
 800690a:	d402      	bmi.n	8006912 <_puts_r+0x9a>
 800690c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800690e:	f7ff ff07 	bl	8006720 <__retarget_lock_release_recursive>
 8006912:	4628      	mov	r0, r5
 8006914:	bd70      	pop	{r4, r5, r6, pc}
 8006916:	2b00      	cmp	r3, #0
 8006918:	da04      	bge.n	8006924 <_puts_r+0xac>
 800691a:	69a2      	ldr	r2, [r4, #24]
 800691c:	429a      	cmp	r2, r3
 800691e:	dc06      	bgt.n	800692e <_puts_r+0xb6>
 8006920:	290a      	cmp	r1, #10
 8006922:	d004      	beq.n	800692e <_puts_r+0xb6>
 8006924:	6823      	ldr	r3, [r4, #0]
 8006926:	1c5a      	adds	r2, r3, #1
 8006928:	6022      	str	r2, [r4, #0]
 800692a:	7019      	strb	r1, [r3, #0]
 800692c:	e7c5      	b.n	80068ba <_puts_r+0x42>
 800692e:	4622      	mov	r2, r4
 8006930:	4628      	mov	r0, r5
 8006932:	f000 f8d5 	bl	8006ae0 <__swbuf_r>
 8006936:	3001      	adds	r0, #1
 8006938:	d1bf      	bne.n	80068ba <_puts_r+0x42>
 800693a:	e7df      	b.n	80068fc <_puts_r+0x84>
 800693c:	6823      	ldr	r3, [r4, #0]
 800693e:	250a      	movs	r5, #10
 8006940:	1c5a      	adds	r2, r3, #1
 8006942:	6022      	str	r2, [r4, #0]
 8006944:	701d      	strb	r5, [r3, #0]
 8006946:	e7db      	b.n	8006900 <_puts_r+0x88>
 8006948:	08007180 	.word	0x08007180
 800694c:	080071a0 	.word	0x080071a0
 8006950:	08007160 	.word	0x08007160

08006954 <puts>:
 8006954:	4b02      	ldr	r3, [pc, #8]	; (8006960 <puts+0xc>)
 8006956:	4601      	mov	r1, r0
 8006958:	6818      	ldr	r0, [r3, #0]
 800695a:	f7ff bf8d 	b.w	8006878 <_puts_r>
 800695e:	bf00      	nop
 8006960:	20000010 	.word	0x20000010

08006964 <cleanup_glue>:
 8006964:	b538      	push	{r3, r4, r5, lr}
 8006966:	460c      	mov	r4, r1
 8006968:	6809      	ldr	r1, [r1, #0]
 800696a:	4605      	mov	r5, r0
 800696c:	b109      	cbz	r1, 8006972 <cleanup_glue+0xe>
 800696e:	f7ff fff9 	bl	8006964 <cleanup_glue>
 8006972:	4621      	mov	r1, r4
 8006974:	4628      	mov	r0, r5
 8006976:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800697a:	f000 bad9 	b.w	8006f30 <_free_r>
	...

08006980 <_reclaim_reent>:
 8006980:	4b2c      	ldr	r3, [pc, #176]	; (8006a34 <_reclaim_reent+0xb4>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4283      	cmp	r3, r0
 8006986:	b570      	push	{r4, r5, r6, lr}
 8006988:	4604      	mov	r4, r0
 800698a:	d051      	beq.n	8006a30 <_reclaim_reent+0xb0>
 800698c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800698e:	b143      	cbz	r3, 80069a2 <_reclaim_reent+0x22>
 8006990:	68db      	ldr	r3, [r3, #12]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d14a      	bne.n	8006a2c <_reclaim_reent+0xac>
 8006996:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006998:	6819      	ldr	r1, [r3, #0]
 800699a:	b111      	cbz	r1, 80069a2 <_reclaim_reent+0x22>
 800699c:	4620      	mov	r0, r4
 800699e:	f000 fac7 	bl	8006f30 <_free_r>
 80069a2:	6961      	ldr	r1, [r4, #20]
 80069a4:	b111      	cbz	r1, 80069ac <_reclaim_reent+0x2c>
 80069a6:	4620      	mov	r0, r4
 80069a8:	f000 fac2 	bl	8006f30 <_free_r>
 80069ac:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80069ae:	b111      	cbz	r1, 80069b6 <_reclaim_reent+0x36>
 80069b0:	4620      	mov	r0, r4
 80069b2:	f000 fabd 	bl	8006f30 <_free_r>
 80069b6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80069b8:	b111      	cbz	r1, 80069c0 <_reclaim_reent+0x40>
 80069ba:	4620      	mov	r0, r4
 80069bc:	f000 fab8 	bl	8006f30 <_free_r>
 80069c0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80069c2:	b111      	cbz	r1, 80069ca <_reclaim_reent+0x4a>
 80069c4:	4620      	mov	r0, r4
 80069c6:	f000 fab3 	bl	8006f30 <_free_r>
 80069ca:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80069cc:	b111      	cbz	r1, 80069d4 <_reclaim_reent+0x54>
 80069ce:	4620      	mov	r0, r4
 80069d0:	f000 faae 	bl	8006f30 <_free_r>
 80069d4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80069d6:	b111      	cbz	r1, 80069de <_reclaim_reent+0x5e>
 80069d8:	4620      	mov	r0, r4
 80069da:	f000 faa9 	bl	8006f30 <_free_r>
 80069de:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80069e0:	b111      	cbz	r1, 80069e8 <_reclaim_reent+0x68>
 80069e2:	4620      	mov	r0, r4
 80069e4:	f000 faa4 	bl	8006f30 <_free_r>
 80069e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069ea:	b111      	cbz	r1, 80069f2 <_reclaim_reent+0x72>
 80069ec:	4620      	mov	r0, r4
 80069ee:	f000 fa9f 	bl	8006f30 <_free_r>
 80069f2:	69a3      	ldr	r3, [r4, #24]
 80069f4:	b1e3      	cbz	r3, 8006a30 <_reclaim_reent+0xb0>
 80069f6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80069f8:	4620      	mov	r0, r4
 80069fa:	4798      	blx	r3
 80069fc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80069fe:	b1b9      	cbz	r1, 8006a30 <_reclaim_reent+0xb0>
 8006a00:	4620      	mov	r0, r4
 8006a02:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006a06:	f7ff bfad 	b.w	8006964 <cleanup_glue>
 8006a0a:	5949      	ldr	r1, [r1, r5]
 8006a0c:	b941      	cbnz	r1, 8006a20 <_reclaim_reent+0xa0>
 8006a0e:	3504      	adds	r5, #4
 8006a10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a12:	2d80      	cmp	r5, #128	; 0x80
 8006a14:	68d9      	ldr	r1, [r3, #12]
 8006a16:	d1f8      	bne.n	8006a0a <_reclaim_reent+0x8a>
 8006a18:	4620      	mov	r0, r4
 8006a1a:	f000 fa89 	bl	8006f30 <_free_r>
 8006a1e:	e7ba      	b.n	8006996 <_reclaim_reent+0x16>
 8006a20:	680e      	ldr	r6, [r1, #0]
 8006a22:	4620      	mov	r0, r4
 8006a24:	f000 fa84 	bl	8006f30 <_free_r>
 8006a28:	4631      	mov	r1, r6
 8006a2a:	e7ef      	b.n	8006a0c <_reclaim_reent+0x8c>
 8006a2c:	2500      	movs	r5, #0
 8006a2e:	e7ef      	b.n	8006a10 <_reclaim_reent+0x90>
 8006a30:	bd70      	pop	{r4, r5, r6, pc}
 8006a32:	bf00      	nop
 8006a34:	20000010 	.word	0x20000010

08006a38 <_sbrk_r>:
 8006a38:	b538      	push	{r3, r4, r5, lr}
 8006a3a:	4d06      	ldr	r5, [pc, #24]	; (8006a54 <_sbrk_r+0x1c>)
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	4604      	mov	r4, r0
 8006a40:	4608      	mov	r0, r1
 8006a42:	602b      	str	r3, [r5, #0]
 8006a44:	f7fa f838 	bl	8000ab8 <_sbrk>
 8006a48:	1c43      	adds	r3, r0, #1
 8006a4a:	d102      	bne.n	8006a52 <_sbrk_r+0x1a>
 8006a4c:	682b      	ldr	r3, [r5, #0]
 8006a4e:	b103      	cbz	r3, 8006a52 <_sbrk_r+0x1a>
 8006a50:	6023      	str	r3, [r4, #0]
 8006a52:	bd38      	pop	{r3, r4, r5, pc}
 8006a54:	20004b50 	.word	0x20004b50

08006a58 <__sread>:
 8006a58:	b510      	push	{r4, lr}
 8006a5a:	460c      	mov	r4, r1
 8006a5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a60:	f000 fab2 	bl	8006fc8 <_read_r>
 8006a64:	2800      	cmp	r0, #0
 8006a66:	bfab      	itete	ge
 8006a68:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006a6a:	89a3      	ldrhlt	r3, [r4, #12]
 8006a6c:	181b      	addge	r3, r3, r0
 8006a6e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a72:	bfac      	ite	ge
 8006a74:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a76:	81a3      	strhlt	r3, [r4, #12]
 8006a78:	bd10      	pop	{r4, pc}

08006a7a <__swrite>:
 8006a7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a7e:	461f      	mov	r7, r3
 8006a80:	898b      	ldrh	r3, [r1, #12]
 8006a82:	05db      	lsls	r3, r3, #23
 8006a84:	4605      	mov	r5, r0
 8006a86:	460c      	mov	r4, r1
 8006a88:	4616      	mov	r6, r2
 8006a8a:	d505      	bpl.n	8006a98 <__swrite+0x1e>
 8006a8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a90:	2302      	movs	r3, #2
 8006a92:	2200      	movs	r2, #0
 8006a94:	f000 f9c8 	bl	8006e28 <_lseek_r>
 8006a98:	89a3      	ldrh	r3, [r4, #12]
 8006a9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a9e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006aa2:	81a3      	strh	r3, [r4, #12]
 8006aa4:	4632      	mov	r2, r6
 8006aa6:	463b      	mov	r3, r7
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006aae:	f000 b869 	b.w	8006b84 <_write_r>

08006ab2 <__sseek>:
 8006ab2:	b510      	push	{r4, lr}
 8006ab4:	460c      	mov	r4, r1
 8006ab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aba:	f000 f9b5 	bl	8006e28 <_lseek_r>
 8006abe:	1c43      	adds	r3, r0, #1
 8006ac0:	89a3      	ldrh	r3, [r4, #12]
 8006ac2:	bf15      	itete	ne
 8006ac4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ac6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006aca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ace:	81a3      	strheq	r3, [r4, #12]
 8006ad0:	bf18      	it	ne
 8006ad2:	81a3      	strhne	r3, [r4, #12]
 8006ad4:	bd10      	pop	{r4, pc}

08006ad6 <__sclose>:
 8006ad6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ada:	f000 b8d3 	b.w	8006c84 <_close_r>
	...

08006ae0 <__swbuf_r>:
 8006ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ae2:	460e      	mov	r6, r1
 8006ae4:	4614      	mov	r4, r2
 8006ae6:	4605      	mov	r5, r0
 8006ae8:	b118      	cbz	r0, 8006af2 <__swbuf_r+0x12>
 8006aea:	6983      	ldr	r3, [r0, #24]
 8006aec:	b90b      	cbnz	r3, 8006af2 <__swbuf_r+0x12>
 8006aee:	f7ff fd53 	bl	8006598 <__sinit>
 8006af2:	4b21      	ldr	r3, [pc, #132]	; (8006b78 <__swbuf_r+0x98>)
 8006af4:	429c      	cmp	r4, r3
 8006af6:	d12b      	bne.n	8006b50 <__swbuf_r+0x70>
 8006af8:	686c      	ldr	r4, [r5, #4]
 8006afa:	69a3      	ldr	r3, [r4, #24]
 8006afc:	60a3      	str	r3, [r4, #8]
 8006afe:	89a3      	ldrh	r3, [r4, #12]
 8006b00:	071a      	lsls	r2, r3, #28
 8006b02:	d52f      	bpl.n	8006b64 <__swbuf_r+0x84>
 8006b04:	6923      	ldr	r3, [r4, #16]
 8006b06:	b36b      	cbz	r3, 8006b64 <__swbuf_r+0x84>
 8006b08:	6923      	ldr	r3, [r4, #16]
 8006b0a:	6820      	ldr	r0, [r4, #0]
 8006b0c:	1ac0      	subs	r0, r0, r3
 8006b0e:	6963      	ldr	r3, [r4, #20]
 8006b10:	b2f6      	uxtb	r6, r6
 8006b12:	4283      	cmp	r3, r0
 8006b14:	4637      	mov	r7, r6
 8006b16:	dc04      	bgt.n	8006b22 <__swbuf_r+0x42>
 8006b18:	4621      	mov	r1, r4
 8006b1a:	4628      	mov	r0, r5
 8006b1c:	f000 f948 	bl	8006db0 <_fflush_r>
 8006b20:	bb30      	cbnz	r0, 8006b70 <__swbuf_r+0x90>
 8006b22:	68a3      	ldr	r3, [r4, #8]
 8006b24:	3b01      	subs	r3, #1
 8006b26:	60a3      	str	r3, [r4, #8]
 8006b28:	6823      	ldr	r3, [r4, #0]
 8006b2a:	1c5a      	adds	r2, r3, #1
 8006b2c:	6022      	str	r2, [r4, #0]
 8006b2e:	701e      	strb	r6, [r3, #0]
 8006b30:	6963      	ldr	r3, [r4, #20]
 8006b32:	3001      	adds	r0, #1
 8006b34:	4283      	cmp	r3, r0
 8006b36:	d004      	beq.n	8006b42 <__swbuf_r+0x62>
 8006b38:	89a3      	ldrh	r3, [r4, #12]
 8006b3a:	07db      	lsls	r3, r3, #31
 8006b3c:	d506      	bpl.n	8006b4c <__swbuf_r+0x6c>
 8006b3e:	2e0a      	cmp	r6, #10
 8006b40:	d104      	bne.n	8006b4c <__swbuf_r+0x6c>
 8006b42:	4621      	mov	r1, r4
 8006b44:	4628      	mov	r0, r5
 8006b46:	f000 f933 	bl	8006db0 <_fflush_r>
 8006b4a:	b988      	cbnz	r0, 8006b70 <__swbuf_r+0x90>
 8006b4c:	4638      	mov	r0, r7
 8006b4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b50:	4b0a      	ldr	r3, [pc, #40]	; (8006b7c <__swbuf_r+0x9c>)
 8006b52:	429c      	cmp	r4, r3
 8006b54:	d101      	bne.n	8006b5a <__swbuf_r+0x7a>
 8006b56:	68ac      	ldr	r4, [r5, #8]
 8006b58:	e7cf      	b.n	8006afa <__swbuf_r+0x1a>
 8006b5a:	4b09      	ldr	r3, [pc, #36]	; (8006b80 <__swbuf_r+0xa0>)
 8006b5c:	429c      	cmp	r4, r3
 8006b5e:	bf08      	it	eq
 8006b60:	68ec      	ldreq	r4, [r5, #12]
 8006b62:	e7ca      	b.n	8006afa <__swbuf_r+0x1a>
 8006b64:	4621      	mov	r1, r4
 8006b66:	4628      	mov	r0, r5
 8006b68:	f000 f81e 	bl	8006ba8 <__swsetup_r>
 8006b6c:	2800      	cmp	r0, #0
 8006b6e:	d0cb      	beq.n	8006b08 <__swbuf_r+0x28>
 8006b70:	f04f 37ff 	mov.w	r7, #4294967295
 8006b74:	e7ea      	b.n	8006b4c <__swbuf_r+0x6c>
 8006b76:	bf00      	nop
 8006b78:	08007180 	.word	0x08007180
 8006b7c:	080071a0 	.word	0x080071a0
 8006b80:	08007160 	.word	0x08007160

08006b84 <_write_r>:
 8006b84:	b538      	push	{r3, r4, r5, lr}
 8006b86:	4d07      	ldr	r5, [pc, #28]	; (8006ba4 <_write_r+0x20>)
 8006b88:	4604      	mov	r4, r0
 8006b8a:	4608      	mov	r0, r1
 8006b8c:	4611      	mov	r1, r2
 8006b8e:	2200      	movs	r2, #0
 8006b90:	602a      	str	r2, [r5, #0]
 8006b92:	461a      	mov	r2, r3
 8006b94:	f7f9 fdc4 	bl	8000720 <_write>
 8006b98:	1c43      	adds	r3, r0, #1
 8006b9a:	d102      	bne.n	8006ba2 <_write_r+0x1e>
 8006b9c:	682b      	ldr	r3, [r5, #0]
 8006b9e:	b103      	cbz	r3, 8006ba2 <_write_r+0x1e>
 8006ba0:	6023      	str	r3, [r4, #0]
 8006ba2:	bd38      	pop	{r3, r4, r5, pc}
 8006ba4:	20004b50 	.word	0x20004b50

08006ba8 <__swsetup_r>:
 8006ba8:	4b32      	ldr	r3, [pc, #200]	; (8006c74 <__swsetup_r+0xcc>)
 8006baa:	b570      	push	{r4, r5, r6, lr}
 8006bac:	681d      	ldr	r5, [r3, #0]
 8006bae:	4606      	mov	r6, r0
 8006bb0:	460c      	mov	r4, r1
 8006bb2:	b125      	cbz	r5, 8006bbe <__swsetup_r+0x16>
 8006bb4:	69ab      	ldr	r3, [r5, #24]
 8006bb6:	b913      	cbnz	r3, 8006bbe <__swsetup_r+0x16>
 8006bb8:	4628      	mov	r0, r5
 8006bba:	f7ff fced 	bl	8006598 <__sinit>
 8006bbe:	4b2e      	ldr	r3, [pc, #184]	; (8006c78 <__swsetup_r+0xd0>)
 8006bc0:	429c      	cmp	r4, r3
 8006bc2:	d10f      	bne.n	8006be4 <__swsetup_r+0x3c>
 8006bc4:	686c      	ldr	r4, [r5, #4]
 8006bc6:	89a3      	ldrh	r3, [r4, #12]
 8006bc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bcc:	0719      	lsls	r1, r3, #28
 8006bce:	d42c      	bmi.n	8006c2a <__swsetup_r+0x82>
 8006bd0:	06dd      	lsls	r5, r3, #27
 8006bd2:	d411      	bmi.n	8006bf8 <__swsetup_r+0x50>
 8006bd4:	2309      	movs	r3, #9
 8006bd6:	6033      	str	r3, [r6, #0]
 8006bd8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006bdc:	81a3      	strh	r3, [r4, #12]
 8006bde:	f04f 30ff 	mov.w	r0, #4294967295
 8006be2:	e03e      	b.n	8006c62 <__swsetup_r+0xba>
 8006be4:	4b25      	ldr	r3, [pc, #148]	; (8006c7c <__swsetup_r+0xd4>)
 8006be6:	429c      	cmp	r4, r3
 8006be8:	d101      	bne.n	8006bee <__swsetup_r+0x46>
 8006bea:	68ac      	ldr	r4, [r5, #8]
 8006bec:	e7eb      	b.n	8006bc6 <__swsetup_r+0x1e>
 8006bee:	4b24      	ldr	r3, [pc, #144]	; (8006c80 <__swsetup_r+0xd8>)
 8006bf0:	429c      	cmp	r4, r3
 8006bf2:	bf08      	it	eq
 8006bf4:	68ec      	ldreq	r4, [r5, #12]
 8006bf6:	e7e6      	b.n	8006bc6 <__swsetup_r+0x1e>
 8006bf8:	0758      	lsls	r0, r3, #29
 8006bfa:	d512      	bpl.n	8006c22 <__swsetup_r+0x7a>
 8006bfc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bfe:	b141      	cbz	r1, 8006c12 <__swsetup_r+0x6a>
 8006c00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c04:	4299      	cmp	r1, r3
 8006c06:	d002      	beq.n	8006c0e <__swsetup_r+0x66>
 8006c08:	4630      	mov	r0, r6
 8006c0a:	f000 f991 	bl	8006f30 <_free_r>
 8006c0e:	2300      	movs	r3, #0
 8006c10:	6363      	str	r3, [r4, #52]	; 0x34
 8006c12:	89a3      	ldrh	r3, [r4, #12]
 8006c14:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006c18:	81a3      	strh	r3, [r4, #12]
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	6063      	str	r3, [r4, #4]
 8006c1e:	6923      	ldr	r3, [r4, #16]
 8006c20:	6023      	str	r3, [r4, #0]
 8006c22:	89a3      	ldrh	r3, [r4, #12]
 8006c24:	f043 0308 	orr.w	r3, r3, #8
 8006c28:	81a3      	strh	r3, [r4, #12]
 8006c2a:	6923      	ldr	r3, [r4, #16]
 8006c2c:	b94b      	cbnz	r3, 8006c42 <__swsetup_r+0x9a>
 8006c2e:	89a3      	ldrh	r3, [r4, #12]
 8006c30:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c38:	d003      	beq.n	8006c42 <__swsetup_r+0x9a>
 8006c3a:	4621      	mov	r1, r4
 8006c3c:	4630      	mov	r0, r6
 8006c3e:	f000 f92b 	bl	8006e98 <__smakebuf_r>
 8006c42:	89a0      	ldrh	r0, [r4, #12]
 8006c44:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c48:	f010 0301 	ands.w	r3, r0, #1
 8006c4c:	d00a      	beq.n	8006c64 <__swsetup_r+0xbc>
 8006c4e:	2300      	movs	r3, #0
 8006c50:	60a3      	str	r3, [r4, #8]
 8006c52:	6963      	ldr	r3, [r4, #20]
 8006c54:	425b      	negs	r3, r3
 8006c56:	61a3      	str	r3, [r4, #24]
 8006c58:	6923      	ldr	r3, [r4, #16]
 8006c5a:	b943      	cbnz	r3, 8006c6e <__swsetup_r+0xc6>
 8006c5c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006c60:	d1ba      	bne.n	8006bd8 <__swsetup_r+0x30>
 8006c62:	bd70      	pop	{r4, r5, r6, pc}
 8006c64:	0781      	lsls	r1, r0, #30
 8006c66:	bf58      	it	pl
 8006c68:	6963      	ldrpl	r3, [r4, #20]
 8006c6a:	60a3      	str	r3, [r4, #8]
 8006c6c:	e7f4      	b.n	8006c58 <__swsetup_r+0xb0>
 8006c6e:	2000      	movs	r0, #0
 8006c70:	e7f7      	b.n	8006c62 <__swsetup_r+0xba>
 8006c72:	bf00      	nop
 8006c74:	20000010 	.word	0x20000010
 8006c78:	08007180 	.word	0x08007180
 8006c7c:	080071a0 	.word	0x080071a0
 8006c80:	08007160 	.word	0x08007160

08006c84 <_close_r>:
 8006c84:	b538      	push	{r3, r4, r5, lr}
 8006c86:	4d06      	ldr	r5, [pc, #24]	; (8006ca0 <_close_r+0x1c>)
 8006c88:	2300      	movs	r3, #0
 8006c8a:	4604      	mov	r4, r0
 8006c8c:	4608      	mov	r0, r1
 8006c8e:	602b      	str	r3, [r5, #0]
 8006c90:	f7f9 fedd 	bl	8000a4e <_close>
 8006c94:	1c43      	adds	r3, r0, #1
 8006c96:	d102      	bne.n	8006c9e <_close_r+0x1a>
 8006c98:	682b      	ldr	r3, [r5, #0]
 8006c9a:	b103      	cbz	r3, 8006c9e <_close_r+0x1a>
 8006c9c:	6023      	str	r3, [r4, #0]
 8006c9e:	bd38      	pop	{r3, r4, r5, pc}
 8006ca0:	20004b50 	.word	0x20004b50

08006ca4 <__sflush_r>:
 8006ca4:	898a      	ldrh	r2, [r1, #12]
 8006ca6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006caa:	4605      	mov	r5, r0
 8006cac:	0710      	lsls	r0, r2, #28
 8006cae:	460c      	mov	r4, r1
 8006cb0:	d458      	bmi.n	8006d64 <__sflush_r+0xc0>
 8006cb2:	684b      	ldr	r3, [r1, #4]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	dc05      	bgt.n	8006cc4 <__sflush_r+0x20>
 8006cb8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	dc02      	bgt.n	8006cc4 <__sflush_r+0x20>
 8006cbe:	2000      	movs	r0, #0
 8006cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006cc6:	2e00      	cmp	r6, #0
 8006cc8:	d0f9      	beq.n	8006cbe <__sflush_r+0x1a>
 8006cca:	2300      	movs	r3, #0
 8006ccc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006cd0:	682f      	ldr	r7, [r5, #0]
 8006cd2:	602b      	str	r3, [r5, #0]
 8006cd4:	d032      	beq.n	8006d3c <__sflush_r+0x98>
 8006cd6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006cd8:	89a3      	ldrh	r3, [r4, #12]
 8006cda:	075a      	lsls	r2, r3, #29
 8006cdc:	d505      	bpl.n	8006cea <__sflush_r+0x46>
 8006cde:	6863      	ldr	r3, [r4, #4]
 8006ce0:	1ac0      	subs	r0, r0, r3
 8006ce2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ce4:	b10b      	cbz	r3, 8006cea <__sflush_r+0x46>
 8006ce6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ce8:	1ac0      	subs	r0, r0, r3
 8006cea:	2300      	movs	r3, #0
 8006cec:	4602      	mov	r2, r0
 8006cee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006cf0:	6a21      	ldr	r1, [r4, #32]
 8006cf2:	4628      	mov	r0, r5
 8006cf4:	47b0      	blx	r6
 8006cf6:	1c43      	adds	r3, r0, #1
 8006cf8:	89a3      	ldrh	r3, [r4, #12]
 8006cfa:	d106      	bne.n	8006d0a <__sflush_r+0x66>
 8006cfc:	6829      	ldr	r1, [r5, #0]
 8006cfe:	291d      	cmp	r1, #29
 8006d00:	d82c      	bhi.n	8006d5c <__sflush_r+0xb8>
 8006d02:	4a2a      	ldr	r2, [pc, #168]	; (8006dac <__sflush_r+0x108>)
 8006d04:	40ca      	lsrs	r2, r1
 8006d06:	07d6      	lsls	r6, r2, #31
 8006d08:	d528      	bpl.n	8006d5c <__sflush_r+0xb8>
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	6062      	str	r2, [r4, #4]
 8006d0e:	04d9      	lsls	r1, r3, #19
 8006d10:	6922      	ldr	r2, [r4, #16]
 8006d12:	6022      	str	r2, [r4, #0]
 8006d14:	d504      	bpl.n	8006d20 <__sflush_r+0x7c>
 8006d16:	1c42      	adds	r2, r0, #1
 8006d18:	d101      	bne.n	8006d1e <__sflush_r+0x7a>
 8006d1a:	682b      	ldr	r3, [r5, #0]
 8006d1c:	b903      	cbnz	r3, 8006d20 <__sflush_r+0x7c>
 8006d1e:	6560      	str	r0, [r4, #84]	; 0x54
 8006d20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d22:	602f      	str	r7, [r5, #0]
 8006d24:	2900      	cmp	r1, #0
 8006d26:	d0ca      	beq.n	8006cbe <__sflush_r+0x1a>
 8006d28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d2c:	4299      	cmp	r1, r3
 8006d2e:	d002      	beq.n	8006d36 <__sflush_r+0x92>
 8006d30:	4628      	mov	r0, r5
 8006d32:	f000 f8fd 	bl	8006f30 <_free_r>
 8006d36:	2000      	movs	r0, #0
 8006d38:	6360      	str	r0, [r4, #52]	; 0x34
 8006d3a:	e7c1      	b.n	8006cc0 <__sflush_r+0x1c>
 8006d3c:	6a21      	ldr	r1, [r4, #32]
 8006d3e:	2301      	movs	r3, #1
 8006d40:	4628      	mov	r0, r5
 8006d42:	47b0      	blx	r6
 8006d44:	1c41      	adds	r1, r0, #1
 8006d46:	d1c7      	bne.n	8006cd8 <__sflush_r+0x34>
 8006d48:	682b      	ldr	r3, [r5, #0]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d0c4      	beq.n	8006cd8 <__sflush_r+0x34>
 8006d4e:	2b1d      	cmp	r3, #29
 8006d50:	d001      	beq.n	8006d56 <__sflush_r+0xb2>
 8006d52:	2b16      	cmp	r3, #22
 8006d54:	d101      	bne.n	8006d5a <__sflush_r+0xb6>
 8006d56:	602f      	str	r7, [r5, #0]
 8006d58:	e7b1      	b.n	8006cbe <__sflush_r+0x1a>
 8006d5a:	89a3      	ldrh	r3, [r4, #12]
 8006d5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d60:	81a3      	strh	r3, [r4, #12]
 8006d62:	e7ad      	b.n	8006cc0 <__sflush_r+0x1c>
 8006d64:	690f      	ldr	r7, [r1, #16]
 8006d66:	2f00      	cmp	r7, #0
 8006d68:	d0a9      	beq.n	8006cbe <__sflush_r+0x1a>
 8006d6a:	0793      	lsls	r3, r2, #30
 8006d6c:	680e      	ldr	r6, [r1, #0]
 8006d6e:	bf08      	it	eq
 8006d70:	694b      	ldreq	r3, [r1, #20]
 8006d72:	600f      	str	r7, [r1, #0]
 8006d74:	bf18      	it	ne
 8006d76:	2300      	movne	r3, #0
 8006d78:	eba6 0807 	sub.w	r8, r6, r7
 8006d7c:	608b      	str	r3, [r1, #8]
 8006d7e:	f1b8 0f00 	cmp.w	r8, #0
 8006d82:	dd9c      	ble.n	8006cbe <__sflush_r+0x1a>
 8006d84:	6a21      	ldr	r1, [r4, #32]
 8006d86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d88:	4643      	mov	r3, r8
 8006d8a:	463a      	mov	r2, r7
 8006d8c:	4628      	mov	r0, r5
 8006d8e:	47b0      	blx	r6
 8006d90:	2800      	cmp	r0, #0
 8006d92:	dc06      	bgt.n	8006da2 <__sflush_r+0xfe>
 8006d94:	89a3      	ldrh	r3, [r4, #12]
 8006d96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d9a:	81a3      	strh	r3, [r4, #12]
 8006d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8006da0:	e78e      	b.n	8006cc0 <__sflush_r+0x1c>
 8006da2:	4407      	add	r7, r0
 8006da4:	eba8 0800 	sub.w	r8, r8, r0
 8006da8:	e7e9      	b.n	8006d7e <__sflush_r+0xda>
 8006daa:	bf00      	nop
 8006dac:	20400001 	.word	0x20400001

08006db0 <_fflush_r>:
 8006db0:	b538      	push	{r3, r4, r5, lr}
 8006db2:	690b      	ldr	r3, [r1, #16]
 8006db4:	4605      	mov	r5, r0
 8006db6:	460c      	mov	r4, r1
 8006db8:	b913      	cbnz	r3, 8006dc0 <_fflush_r+0x10>
 8006dba:	2500      	movs	r5, #0
 8006dbc:	4628      	mov	r0, r5
 8006dbe:	bd38      	pop	{r3, r4, r5, pc}
 8006dc0:	b118      	cbz	r0, 8006dca <_fflush_r+0x1a>
 8006dc2:	6983      	ldr	r3, [r0, #24]
 8006dc4:	b90b      	cbnz	r3, 8006dca <_fflush_r+0x1a>
 8006dc6:	f7ff fbe7 	bl	8006598 <__sinit>
 8006dca:	4b14      	ldr	r3, [pc, #80]	; (8006e1c <_fflush_r+0x6c>)
 8006dcc:	429c      	cmp	r4, r3
 8006dce:	d11b      	bne.n	8006e08 <_fflush_r+0x58>
 8006dd0:	686c      	ldr	r4, [r5, #4]
 8006dd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d0ef      	beq.n	8006dba <_fflush_r+0xa>
 8006dda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006ddc:	07d0      	lsls	r0, r2, #31
 8006dde:	d404      	bmi.n	8006dea <_fflush_r+0x3a>
 8006de0:	0599      	lsls	r1, r3, #22
 8006de2:	d402      	bmi.n	8006dea <_fflush_r+0x3a>
 8006de4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006de6:	f7ff fc9a 	bl	800671e <__retarget_lock_acquire_recursive>
 8006dea:	4628      	mov	r0, r5
 8006dec:	4621      	mov	r1, r4
 8006dee:	f7ff ff59 	bl	8006ca4 <__sflush_r>
 8006df2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006df4:	07da      	lsls	r2, r3, #31
 8006df6:	4605      	mov	r5, r0
 8006df8:	d4e0      	bmi.n	8006dbc <_fflush_r+0xc>
 8006dfa:	89a3      	ldrh	r3, [r4, #12]
 8006dfc:	059b      	lsls	r3, r3, #22
 8006dfe:	d4dd      	bmi.n	8006dbc <_fflush_r+0xc>
 8006e00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e02:	f7ff fc8d 	bl	8006720 <__retarget_lock_release_recursive>
 8006e06:	e7d9      	b.n	8006dbc <_fflush_r+0xc>
 8006e08:	4b05      	ldr	r3, [pc, #20]	; (8006e20 <_fflush_r+0x70>)
 8006e0a:	429c      	cmp	r4, r3
 8006e0c:	d101      	bne.n	8006e12 <_fflush_r+0x62>
 8006e0e:	68ac      	ldr	r4, [r5, #8]
 8006e10:	e7df      	b.n	8006dd2 <_fflush_r+0x22>
 8006e12:	4b04      	ldr	r3, [pc, #16]	; (8006e24 <_fflush_r+0x74>)
 8006e14:	429c      	cmp	r4, r3
 8006e16:	bf08      	it	eq
 8006e18:	68ec      	ldreq	r4, [r5, #12]
 8006e1a:	e7da      	b.n	8006dd2 <_fflush_r+0x22>
 8006e1c:	08007180 	.word	0x08007180
 8006e20:	080071a0 	.word	0x080071a0
 8006e24:	08007160 	.word	0x08007160

08006e28 <_lseek_r>:
 8006e28:	b538      	push	{r3, r4, r5, lr}
 8006e2a:	4d07      	ldr	r5, [pc, #28]	; (8006e48 <_lseek_r+0x20>)
 8006e2c:	4604      	mov	r4, r0
 8006e2e:	4608      	mov	r0, r1
 8006e30:	4611      	mov	r1, r2
 8006e32:	2200      	movs	r2, #0
 8006e34:	602a      	str	r2, [r5, #0]
 8006e36:	461a      	mov	r2, r3
 8006e38:	f7f9 fe30 	bl	8000a9c <_lseek>
 8006e3c:	1c43      	adds	r3, r0, #1
 8006e3e:	d102      	bne.n	8006e46 <_lseek_r+0x1e>
 8006e40:	682b      	ldr	r3, [r5, #0]
 8006e42:	b103      	cbz	r3, 8006e46 <_lseek_r+0x1e>
 8006e44:	6023      	str	r3, [r4, #0]
 8006e46:	bd38      	pop	{r3, r4, r5, pc}
 8006e48:	20004b50 	.word	0x20004b50

08006e4c <__swhatbuf_r>:
 8006e4c:	b570      	push	{r4, r5, r6, lr}
 8006e4e:	460e      	mov	r6, r1
 8006e50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e54:	2900      	cmp	r1, #0
 8006e56:	b096      	sub	sp, #88	; 0x58
 8006e58:	4614      	mov	r4, r2
 8006e5a:	461d      	mov	r5, r3
 8006e5c:	da08      	bge.n	8006e70 <__swhatbuf_r+0x24>
 8006e5e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006e62:	2200      	movs	r2, #0
 8006e64:	602a      	str	r2, [r5, #0]
 8006e66:	061a      	lsls	r2, r3, #24
 8006e68:	d410      	bmi.n	8006e8c <__swhatbuf_r+0x40>
 8006e6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e6e:	e00e      	b.n	8006e8e <__swhatbuf_r+0x42>
 8006e70:	466a      	mov	r2, sp
 8006e72:	f000 f8bb 	bl	8006fec <_fstat_r>
 8006e76:	2800      	cmp	r0, #0
 8006e78:	dbf1      	blt.n	8006e5e <__swhatbuf_r+0x12>
 8006e7a:	9a01      	ldr	r2, [sp, #4]
 8006e7c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006e80:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006e84:	425a      	negs	r2, r3
 8006e86:	415a      	adcs	r2, r3
 8006e88:	602a      	str	r2, [r5, #0]
 8006e8a:	e7ee      	b.n	8006e6a <__swhatbuf_r+0x1e>
 8006e8c:	2340      	movs	r3, #64	; 0x40
 8006e8e:	2000      	movs	r0, #0
 8006e90:	6023      	str	r3, [r4, #0]
 8006e92:	b016      	add	sp, #88	; 0x58
 8006e94:	bd70      	pop	{r4, r5, r6, pc}
	...

08006e98 <__smakebuf_r>:
 8006e98:	898b      	ldrh	r3, [r1, #12]
 8006e9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e9c:	079d      	lsls	r5, r3, #30
 8006e9e:	4606      	mov	r6, r0
 8006ea0:	460c      	mov	r4, r1
 8006ea2:	d507      	bpl.n	8006eb4 <__smakebuf_r+0x1c>
 8006ea4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006ea8:	6023      	str	r3, [r4, #0]
 8006eaa:	6123      	str	r3, [r4, #16]
 8006eac:	2301      	movs	r3, #1
 8006eae:	6163      	str	r3, [r4, #20]
 8006eb0:	b002      	add	sp, #8
 8006eb2:	bd70      	pop	{r4, r5, r6, pc}
 8006eb4:	ab01      	add	r3, sp, #4
 8006eb6:	466a      	mov	r2, sp
 8006eb8:	f7ff ffc8 	bl	8006e4c <__swhatbuf_r>
 8006ebc:	9900      	ldr	r1, [sp, #0]
 8006ebe:	4605      	mov	r5, r0
 8006ec0:	4630      	mov	r0, r6
 8006ec2:	f7ff fc65 	bl	8006790 <_malloc_r>
 8006ec6:	b948      	cbnz	r0, 8006edc <__smakebuf_r+0x44>
 8006ec8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ecc:	059a      	lsls	r2, r3, #22
 8006ece:	d4ef      	bmi.n	8006eb0 <__smakebuf_r+0x18>
 8006ed0:	f023 0303 	bic.w	r3, r3, #3
 8006ed4:	f043 0302 	orr.w	r3, r3, #2
 8006ed8:	81a3      	strh	r3, [r4, #12]
 8006eda:	e7e3      	b.n	8006ea4 <__smakebuf_r+0xc>
 8006edc:	4b0d      	ldr	r3, [pc, #52]	; (8006f14 <__smakebuf_r+0x7c>)
 8006ede:	62b3      	str	r3, [r6, #40]	; 0x28
 8006ee0:	89a3      	ldrh	r3, [r4, #12]
 8006ee2:	6020      	str	r0, [r4, #0]
 8006ee4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ee8:	81a3      	strh	r3, [r4, #12]
 8006eea:	9b00      	ldr	r3, [sp, #0]
 8006eec:	6163      	str	r3, [r4, #20]
 8006eee:	9b01      	ldr	r3, [sp, #4]
 8006ef0:	6120      	str	r0, [r4, #16]
 8006ef2:	b15b      	cbz	r3, 8006f0c <__smakebuf_r+0x74>
 8006ef4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ef8:	4630      	mov	r0, r6
 8006efa:	f000 f889 	bl	8007010 <_isatty_r>
 8006efe:	b128      	cbz	r0, 8006f0c <__smakebuf_r+0x74>
 8006f00:	89a3      	ldrh	r3, [r4, #12]
 8006f02:	f023 0303 	bic.w	r3, r3, #3
 8006f06:	f043 0301 	orr.w	r3, r3, #1
 8006f0a:	81a3      	strh	r3, [r4, #12]
 8006f0c:	89a0      	ldrh	r0, [r4, #12]
 8006f0e:	4305      	orrs	r5, r0
 8006f10:	81a5      	strh	r5, [r4, #12]
 8006f12:	e7cd      	b.n	8006eb0 <__smakebuf_r+0x18>
 8006f14:	08006531 	.word	0x08006531

08006f18 <__malloc_lock>:
 8006f18:	4801      	ldr	r0, [pc, #4]	; (8006f20 <__malloc_lock+0x8>)
 8006f1a:	f7ff bc00 	b.w	800671e <__retarget_lock_acquire_recursive>
 8006f1e:	bf00      	nop
 8006f20:	20004b44 	.word	0x20004b44

08006f24 <__malloc_unlock>:
 8006f24:	4801      	ldr	r0, [pc, #4]	; (8006f2c <__malloc_unlock+0x8>)
 8006f26:	f7ff bbfb 	b.w	8006720 <__retarget_lock_release_recursive>
 8006f2a:	bf00      	nop
 8006f2c:	20004b44 	.word	0x20004b44

08006f30 <_free_r>:
 8006f30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f32:	2900      	cmp	r1, #0
 8006f34:	d044      	beq.n	8006fc0 <_free_r+0x90>
 8006f36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f3a:	9001      	str	r0, [sp, #4]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	f1a1 0404 	sub.w	r4, r1, #4
 8006f42:	bfb8      	it	lt
 8006f44:	18e4      	addlt	r4, r4, r3
 8006f46:	f7ff ffe7 	bl	8006f18 <__malloc_lock>
 8006f4a:	4a1e      	ldr	r2, [pc, #120]	; (8006fc4 <_free_r+0x94>)
 8006f4c:	9801      	ldr	r0, [sp, #4]
 8006f4e:	6813      	ldr	r3, [r2, #0]
 8006f50:	b933      	cbnz	r3, 8006f60 <_free_r+0x30>
 8006f52:	6063      	str	r3, [r4, #4]
 8006f54:	6014      	str	r4, [r2, #0]
 8006f56:	b003      	add	sp, #12
 8006f58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f5c:	f7ff bfe2 	b.w	8006f24 <__malloc_unlock>
 8006f60:	42a3      	cmp	r3, r4
 8006f62:	d908      	bls.n	8006f76 <_free_r+0x46>
 8006f64:	6825      	ldr	r5, [r4, #0]
 8006f66:	1961      	adds	r1, r4, r5
 8006f68:	428b      	cmp	r3, r1
 8006f6a:	bf01      	itttt	eq
 8006f6c:	6819      	ldreq	r1, [r3, #0]
 8006f6e:	685b      	ldreq	r3, [r3, #4]
 8006f70:	1949      	addeq	r1, r1, r5
 8006f72:	6021      	streq	r1, [r4, #0]
 8006f74:	e7ed      	b.n	8006f52 <_free_r+0x22>
 8006f76:	461a      	mov	r2, r3
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	b10b      	cbz	r3, 8006f80 <_free_r+0x50>
 8006f7c:	42a3      	cmp	r3, r4
 8006f7e:	d9fa      	bls.n	8006f76 <_free_r+0x46>
 8006f80:	6811      	ldr	r1, [r2, #0]
 8006f82:	1855      	adds	r5, r2, r1
 8006f84:	42a5      	cmp	r5, r4
 8006f86:	d10b      	bne.n	8006fa0 <_free_r+0x70>
 8006f88:	6824      	ldr	r4, [r4, #0]
 8006f8a:	4421      	add	r1, r4
 8006f8c:	1854      	adds	r4, r2, r1
 8006f8e:	42a3      	cmp	r3, r4
 8006f90:	6011      	str	r1, [r2, #0]
 8006f92:	d1e0      	bne.n	8006f56 <_free_r+0x26>
 8006f94:	681c      	ldr	r4, [r3, #0]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	6053      	str	r3, [r2, #4]
 8006f9a:	4421      	add	r1, r4
 8006f9c:	6011      	str	r1, [r2, #0]
 8006f9e:	e7da      	b.n	8006f56 <_free_r+0x26>
 8006fa0:	d902      	bls.n	8006fa8 <_free_r+0x78>
 8006fa2:	230c      	movs	r3, #12
 8006fa4:	6003      	str	r3, [r0, #0]
 8006fa6:	e7d6      	b.n	8006f56 <_free_r+0x26>
 8006fa8:	6825      	ldr	r5, [r4, #0]
 8006faa:	1961      	adds	r1, r4, r5
 8006fac:	428b      	cmp	r3, r1
 8006fae:	bf04      	itt	eq
 8006fb0:	6819      	ldreq	r1, [r3, #0]
 8006fb2:	685b      	ldreq	r3, [r3, #4]
 8006fb4:	6063      	str	r3, [r4, #4]
 8006fb6:	bf04      	itt	eq
 8006fb8:	1949      	addeq	r1, r1, r5
 8006fba:	6021      	streq	r1, [r4, #0]
 8006fbc:	6054      	str	r4, [r2, #4]
 8006fbe:	e7ca      	b.n	8006f56 <_free_r+0x26>
 8006fc0:	b003      	add	sp, #12
 8006fc2:	bd30      	pop	{r4, r5, pc}
 8006fc4:	20004b48 	.word	0x20004b48

08006fc8 <_read_r>:
 8006fc8:	b538      	push	{r3, r4, r5, lr}
 8006fca:	4d07      	ldr	r5, [pc, #28]	; (8006fe8 <_read_r+0x20>)
 8006fcc:	4604      	mov	r4, r0
 8006fce:	4608      	mov	r0, r1
 8006fd0:	4611      	mov	r1, r2
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	602a      	str	r2, [r5, #0]
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	f7f9 fd1c 	bl	8000a14 <_read>
 8006fdc:	1c43      	adds	r3, r0, #1
 8006fde:	d102      	bne.n	8006fe6 <_read_r+0x1e>
 8006fe0:	682b      	ldr	r3, [r5, #0]
 8006fe2:	b103      	cbz	r3, 8006fe6 <_read_r+0x1e>
 8006fe4:	6023      	str	r3, [r4, #0]
 8006fe6:	bd38      	pop	{r3, r4, r5, pc}
 8006fe8:	20004b50 	.word	0x20004b50

08006fec <_fstat_r>:
 8006fec:	b538      	push	{r3, r4, r5, lr}
 8006fee:	4d07      	ldr	r5, [pc, #28]	; (800700c <_fstat_r+0x20>)
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	4604      	mov	r4, r0
 8006ff4:	4608      	mov	r0, r1
 8006ff6:	4611      	mov	r1, r2
 8006ff8:	602b      	str	r3, [r5, #0]
 8006ffa:	f7f9 fd34 	bl	8000a66 <_fstat>
 8006ffe:	1c43      	adds	r3, r0, #1
 8007000:	d102      	bne.n	8007008 <_fstat_r+0x1c>
 8007002:	682b      	ldr	r3, [r5, #0]
 8007004:	b103      	cbz	r3, 8007008 <_fstat_r+0x1c>
 8007006:	6023      	str	r3, [r4, #0]
 8007008:	bd38      	pop	{r3, r4, r5, pc}
 800700a:	bf00      	nop
 800700c:	20004b50 	.word	0x20004b50

08007010 <_isatty_r>:
 8007010:	b538      	push	{r3, r4, r5, lr}
 8007012:	4d06      	ldr	r5, [pc, #24]	; (800702c <_isatty_r+0x1c>)
 8007014:	2300      	movs	r3, #0
 8007016:	4604      	mov	r4, r0
 8007018:	4608      	mov	r0, r1
 800701a:	602b      	str	r3, [r5, #0]
 800701c:	f7f9 fd33 	bl	8000a86 <_isatty>
 8007020:	1c43      	adds	r3, r0, #1
 8007022:	d102      	bne.n	800702a <_isatty_r+0x1a>
 8007024:	682b      	ldr	r3, [r5, #0]
 8007026:	b103      	cbz	r3, 800702a <_isatty_r+0x1a>
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	bd38      	pop	{r3, r4, r5, pc}
 800702c:	20004b50 	.word	0x20004b50

08007030 <_init>:
 8007030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007032:	bf00      	nop
 8007034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007036:	bc08      	pop	{r3}
 8007038:	469e      	mov	lr, r3
 800703a:	4770      	bx	lr

0800703c <_fini>:
 800703c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800703e:	bf00      	nop
 8007040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007042:	bc08      	pop	{r3}
 8007044:	469e      	mov	lr, r3
 8007046:	4770      	bx	lr
