{"vcs1":{"timestamp_begin":1681478323.824576164, "rt":1.14, "ut":0.19, "st":0.14}}
{"vcselab":{"timestamp_begin":1681478325.001763255, "rt":1.23, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681478326.257416625, "rt":0.87, "ut":0.05, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681478323.530487332}
{"VCS_COMP_START_TIME": 1681478323.530487332}
{"VCS_COMP_END_TIME": 1681478327.728534605}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338304}}
{"stitch_vcselab": {"peak_mem": 239048}}
