716 0.0 0.4 1:49.43
716 11.8 0.4 1:49.50
716 4.8 0.4 1:49.56
716 10.5 0.4 1:49.61
716 11.1 0.4 1:49.66
716 5.3 0.4 1:49.71
716 11.1 0.4 1:49.76
716 5.3 0.4 1:49.82
716 5.3 0.4 1:49.88
716 4.5 0.4 1:49.95
716 11.8 0.4 1:50.01
716 11.1 0.4 1:50.07
716 5.6 0.4 1:50.12
716 4.8 0.4 1:50.18
716 5.6 0.4 1:50.23
716 5.6 0.4 1:50.28
716 5.6 0.4 1:50.34
716 11.1 0.4 1:50.39
716 5.6 0.4 1:50.44
716 5.6 0.4 1:50.50
716 10.5 0.4 1:50.56
716 11.1 0.4 1:50.61
716 11.1 0.4 1:50.67
716 10.5 0.4 1:50.73
716 10.0 0.4 1:50.79
716 4.3 0.4 1:50.83
716 5.0 0.4 1:50.88
716 5.3 0.4 1:50.92
716 4.5 0.4 1:50.98
716 0.0 0.4 1:51.03
KiB used, 374736 buff/cache
716 4.8 0.4 1:51.14
716 4.8 0.4 1:51.19
716 11.1 0.4 1:51.25
716 5.6 0.4 1:51.30
716 4.5 0.4 1:51.36
716 11.1 0.4 1:51.42
716 11.1 0.4 1:51.48
716 11.1 0.4 1:51.53
716 4.5 0.4 1:51.59
716 4.8 0.4 1:51.64
716 11.1 0.4 1:51.71
716 11.1 0.4 1:51.76
716 5.3 0.4 1:51.81
716 5.6 0.4 1:51.86
716 5.6 0.4 1:51.91
716 11.8 0.4 1:51.97
716 0.0 0.4 1:52.02
716 9.1 0.4 1:52.10
716 10.5 0.4 1:52.15
716 5.9 0.4 1:52.20
716 4.8 0.4 1:52.26
716 5.6 0.4 1:52.31
716 4.8 0.4 1:52.36
716 11.1 0.4 1:52.41
716 11.1 0.4 1:52.48
716 4.5 0.4 1:52.54
716 5.6 0.4 1:52.58
KiB 1530716 avail Mem
716 11.1 0.4 1:52.69
716 8.7 0.4 1:52.76
716 5.6 0.4 1:52.80
716 10.5 0.4 1:52.86
716 5.6 0.4 1:52.91
716 5.6 0.4 1:52.96
716 5.6 0.4 1:53.02
716 5.9 0.4 1:53.07
716 5.6 0.4 1:53.13
716 0.0 0.4 1:53.18
716 5.3 0.4 1:53.23
716 11.1 0.4 1:53.30
716 11.1 0.4 1:53.35
716 4.8 0.4 1:53.41
716 11.1 0.4 1:53.46
716 4.8 0.4 1:53.52
716 5.3 0.4 1:53.57
716 4.8 0.4 1:53.63
716 5.6 0.4 1:53.68
716 5.3 0.4 1:53.73
KiB used, 376968 buff/cache
716 0.0 0.4 1:53.75
716 0.0 0.4 1:53.75
716 0.0 0.4 1:53.75
716 0.0 0.4 1:53.75
716 0.0 0.4 1:53.75
716 0.0 0.4 1:53.75
716 0.0 0.4 1:53.75
