// Seed: 1550279519
macromodule module_0;
  localparam id_1 = -1'b0;
  assign module_1.type_27 = 0;
  bit id_2, id_3, id_4;
  localparam id_5 = id_5 - id_1.id_3;
  reg id_6, id_7, id_8;
  parameter id_9 = 1;
  always id_7 <= id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    output wire id_3,
    input wire id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input wire id_8,
    input supply1 id_9,
    input wor id_10,
    output supply1 id_11,
    output wand id_12,
    input wor id_13,
    input wor id_14,
    output uwire id_15,
    output supply1 id_16,
    input tri1 id_17,
    input wire id_18,
    input wand id_19,
    input uwire id_20,
    input tri0 id_21,
    input wor id_22,
    output supply1 id_23
);
  wire id_25, id_26;
  module_0 modCall_1 ();
endmodule
