// Seed: 2520297557
module module_0 (
    output wand id_0,
    input wire id_1,
    output tri1 id_2,
    input tri id_3,
    input tri id_4,
    input uwire id_5,
    input tri id_6,
    output supply1 id_7,
    output wire id_8,
    output wire id_9,
    output uwire id_10
);
  wire id_12;
  assign id_7 = $signed(23);
  ;
  assign module_1.id_0 = 0;
  wire id_13;
endmodule
module module_1 #(
    parameter id_0 = 32'd38
) (
    output wire  _id_0,
    output tri0  id_1,
    input  wire  id_2,
    input  tri0  id_3,
    output uwire id_4
);
  logic [id_0 : -1] id_6 = 1;
  logic id_7;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_1,
      id_2,
      id_3,
      id_3,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_7 = id_7;
endmodule
