
FITA-LED-EXAMPLE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007e68  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407e68  00407e68  00017e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  00407e70  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000284  204009c0  00408830  000209c0  2**2
                  ALLOC
  4 .stack        00002004  20400c44  00408ab4  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402c48  0040aab8  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001f0de  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003b66  00000000  00000000  0003fb25  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00004e03  00000000  00000000  0004368b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001098  00000000  00000000  0004848e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000f90  00000000  00000000  00049526  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00023368  00000000  00000000  0004a4b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0001421c  00000000  00000000  0006d81e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00093a2d  00000000  00000000  00081a3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003b54  00000000  00000000  00115468  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	48 2c 40 20 01 15 40 00 b1 15 40 00 b1 15 40 00     H,@ ..@...@...@.
  400010:	b1 15 40 00 b1 15 40 00 b1 15 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	19 1a 40 00 b1 15 40 00 00 00 00 00 e9 1b 40 00     ..@...@.......@.
  40003c:	51 1c 40 00 b1 15 40 00 b1 15 40 00 b1 15 40 00     Q.@...@...@...@.
  40004c:	b1 15 40 00 b1 15 40 00 b1 15 40 00 b1 15 40 00     ..@...@...@...@.
  40005c:	b1 15 40 00 b1 15 40 00 00 00 00 00 79 0e 40 00     ..@...@.....y.@.
  40006c:	91 0e 40 00 a9 0e 40 00 b1 15 40 00 b1 15 40 00     ..@...@...@...@.
  40007c:	b1 15 40 00 c1 0e 40 00 d9 0e 40 00 b1 15 40 00     ..@...@...@...@.
  40008c:	b1 15 40 00 b1 15 40 00 b1 15 40 00 b1 15 40 00     ..@...@...@...@.
  40009c:	b1 15 40 00 b1 15 40 00 b1 15 40 00 b1 15 40 00     ..@...@...@...@.
  4000ac:	b1 15 40 00 b1 15 40 00 b1 15 40 00 b1 15 40 00     ..@...@...@...@.
  4000bc:	b1 15 40 00 b1 15 40 00 b1 15 40 00 b1 15 40 00     ..@...@...@...@.
  4000cc:	b1 15 40 00 00 00 00 00 b1 15 40 00 00 00 00 00     ..@.......@.....
  4000dc:	b1 15 40 00 b1 15 40 00 b1 15 40 00 b1 15 40 00     ..@...@...@...@.
  4000ec:	b1 15 40 00 b1 15 40 00 b1 15 40 00 b1 15 40 00     ..@...@...@...@.
  4000fc:	b1 15 40 00 b1 15 40 00 b1 15 40 00 b1 15 40 00     ..@...@...@...@.
  40010c:	b1 15 40 00 b1 15 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 b1 15 40 00 b1 15 40 00 b1 15 40 00     ......@...@...@.
  40012c:	b1 15 40 00 b1 15 40 00 00 00 00 00 b1 15 40 00     ..@...@.......@.
  40013c:	b1 15 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	00407e70 	.word	0x00407e70

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00407e70 	.word	0x00407e70
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	00407e70 	.word	0x00407e70
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b500      	push	{lr}
  4001ae:	b083      	sub	sp, #12
  4001b0:	9001      	str	r0, [sp, #4]
	switch (ul_id) {
  4001b2:	9b01      	ldr	r3, [sp, #4]
  4001b4:	2b07      	cmp	r3, #7
  4001b6:	d832      	bhi.n	40021e <osc_enable+0x72>
  4001b8:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001be:	bf00      	nop
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	b003      	add	sp, #12
  400222:	f85d fb04 	ldr.w	pc, [sp], #4
  400226:	bf00      	nop
  400228:	00400fd9 	.word	0x00400fd9
  40022c:	00401035 	.word	0x00401035
  400230:	0040109d 	.word	0x0040109d

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b500      	push	{lr}
  400236:	b083      	sub	sp, #12
  400238:	9001      	str	r0, [sp, #4]
	switch (ul_id) {
  40023a:	9b01      	ldr	r3, [sp, #4]
  40023c:	2b07      	cmp	r3, #7
  40023e:	d827      	bhi.n	400290 <osc_is_ready+0x5c>
  400240:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400246:	bf00      	nop
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	b003      	add	sp, #12
  400296:	f85d fb04 	ldr.w	pc, [sp], #4
  40029a:	bf00      	nop
  40029c:	00401009 	.word	0x00401009
  4002a0:	0040110d 	.word	0x0040110d

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b082      	sub	sp, #8
  4002a6:	9001      	str	r0, [sp, #4]
	switch (ul_id) {
  4002a8:	9b01      	ldr	r3, [sp, #4]
  4002aa:	2b07      	cmp	r3, #7
  4002ac:	d825      	bhi.n	4002fa <osc_get_rate+0x56>
  4002ae:	a201      	add	r2, pc, #4	; (adr r2, 4002b4 <osc_get_rate+0x10>)
  4002b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b4:	004002d5 	.word	0x004002d5
  4002b8:	004002db 	.word	0x004002db
  4002bc:	004002e1 	.word	0x004002e1
  4002c0:	004002e7 	.word	0x004002e7
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002d8:	e010      	b.n	4002fc <osc_get_rate+0x58>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002de:	e00d      	b.n	4002fc <osc_get_rate+0x58>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e4:	e00a      	b.n	4002fc <osc_get_rate+0x58>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002e6:	4b07      	ldr	r3, [pc, #28]	; (400304 <osc_get_rate+0x60>)
  4002e8:	e008      	b.n	4002fc <osc_get_rate+0x58>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ea:	4b07      	ldr	r3, [pc, #28]	; (400308 <osc_get_rate+0x64>)
  4002ec:	e006      	b.n	4002fc <osc_get_rate+0x58>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002ee:	4b07      	ldr	r3, [pc, #28]	; (40030c <osc_get_rate+0x68>)
  4002f0:	e004      	b.n	4002fc <osc_get_rate+0x58>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f2:	4b06      	ldr	r3, [pc, #24]	; (40030c <osc_get_rate+0x68>)
  4002f4:	e002      	b.n	4002fc <osc_get_rate+0x58>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002f6:	4b05      	ldr	r3, [pc, #20]	; (40030c <osc_get_rate+0x68>)
  4002f8:	e000      	b.n	4002fc <osc_get_rate+0x58>
	}

	return 0;
  4002fa:	2300      	movs	r3, #0
}
  4002fc:	4618      	mov	r0, r3
  4002fe:	b002      	add	sp, #8
  400300:	4770      	bx	lr
  400302:	bf00      	nop
  400304:	003d0900 	.word	0x003d0900
  400308:	007a1200 	.word	0x007a1200
  40030c:	00b71b00 	.word	0x00b71b00

00400310 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400310:	b500      	push	{lr}
  400312:	b083      	sub	sp, #12
  400314:	4603      	mov	r3, r0
  400316:	f88d 3007 	strb.w	r3, [sp, #7]
	while (!osc_is_ready(id)) {
  40031a:	bf00      	nop
  40031c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  400320:	4618      	mov	r0, r3
  400322:	4b06      	ldr	r3, [pc, #24]	; (40033c <osc_wait_ready+0x2c>)
  400324:	4798      	blx	r3
  400326:	4603      	mov	r3, r0
  400328:	f083 0301 	eor.w	r3, r3, #1
  40032c:	b2db      	uxtb	r3, r3
  40032e:	2b00      	cmp	r3, #0
  400330:	d1f4      	bne.n	40031c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400332:	bf00      	nop
  400334:	b003      	add	sp, #12
  400336:	f85d fb04 	ldr.w	pc, [sp], #4
  40033a:	bf00      	nop
  40033c:	00400235 	.word	0x00400235

00400340 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400340:	b500      	push	{lr}
  400342:	b087      	sub	sp, #28
  400344:	9003      	str	r0, [sp, #12]
  400346:	9201      	str	r2, [sp, #4]
  400348:	9300      	str	r3, [sp, #0]
  40034a:	460b      	mov	r3, r1
  40034c:	f88d 300b 	strb.w	r3, [sp, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400350:	9b01      	ldr	r3, [sp, #4]
  400352:	2b00      	cmp	r3, #0
  400354:	d107      	bne.n	400366 <pll_config_init+0x26>
  400356:	9b00      	ldr	r3, [sp, #0]
  400358:	2b00      	cmp	r3, #0
  40035a:	d104      	bne.n	400366 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  40035c:	9b03      	ldr	r3, [sp, #12]
  40035e:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400362:	601a      	str	r2, [r3, #0]
  400364:	e01a      	b.n	40039c <pll_config_init+0x5c>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400366:	f89d 300b 	ldrb.w	r3, [sp, #11]
  40036a:	4618      	mov	r0, r3
  40036c:	4b0d      	ldr	r3, [pc, #52]	; (4003a4 <pll_config_init+0x64>)
  40036e:	4798      	blx	r3
  400370:	4602      	mov	r2, r0
  400372:	9b01      	ldr	r3, [sp, #4]
  400374:	fbb2 f3f3 	udiv	r3, r2, r3
  400378:	9305      	str	r3, [sp, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037a:	9b05      	ldr	r3, [sp, #20]
  40037c:	9a00      	ldr	r2, [sp, #0]
  40037e:	fb02 f303 	mul.w	r3, r2, r3
  400382:	9305      	str	r3, [sp, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400384:	9b00      	ldr	r3, [sp, #0]
  400386:	3b01      	subs	r3, #1
  400388:	041a      	lsls	r2, r3, #16
  40038a:	4b07      	ldr	r3, [pc, #28]	; (4003a8 <pll_config_init+0x68>)
  40038c:	4013      	ands	r3, r2
  40038e:	9a01      	ldr	r2, [sp, #4]
  400390:	b2d2      	uxtb	r2, r2
  400392:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400394:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400398:	9b03      	ldr	r3, [sp, #12]
  40039a:	601a      	str	r2, [r3, #0]
	}
}
  40039c:	bf00      	nop
  40039e:	b007      	add	sp, #28
  4003a0:	f85d fb04 	ldr.w	pc, [sp], #4
  4003a4:	004002a5 	.word	0x004002a5
  4003a8:	07ff0000 	.word	0x07ff0000

004003ac <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003ac:	b500      	push	{lr}
  4003ae:	b083      	sub	sp, #12
  4003b0:	9001      	str	r0, [sp, #4]
  4003b2:	9100      	str	r1, [sp, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003b4:	9b00      	ldr	r3, [sp, #0]
  4003b6:	2b00      	cmp	r3, #0
  4003b8:	d108      	bne.n	4003cc <pll_enable+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
  4003ba:	4b09      	ldr	r3, [pc, #36]	; (4003e0 <pll_enable+0x34>)
  4003bc:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003be:	4a09      	ldr	r2, [pc, #36]	; (4003e4 <pll_enable+0x38>)
  4003c0:	9b01      	ldr	r3, [sp, #4]
  4003c2:	681b      	ldr	r3, [r3, #0]
  4003c4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003c8:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003ca:	e005      	b.n	4003d8 <pll_enable+0x2c>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003cc:	4a05      	ldr	r2, [pc, #20]	; (4003e4 <pll_enable+0x38>)
  4003ce:	9b01      	ldr	r3, [sp, #4]
  4003d0:	681b      	ldr	r3, [r3, #0]
  4003d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003d6:	61d3      	str	r3, [r2, #28]
}
  4003d8:	bf00      	nop
  4003da:	b003      	add	sp, #12
  4003dc:	f85d fb04 	ldr.w	pc, [sp], #4
  4003e0:	0040111d 	.word	0x0040111d
  4003e4:	400e0600 	.word	0x400e0600

004003e8 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003e8:	b500      	push	{lr}
  4003ea:	b083      	sub	sp, #12
  4003ec:	9001      	str	r0, [sp, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ee:	9b01      	ldr	r3, [sp, #4]
  4003f0:	2b00      	cmp	r3, #0
  4003f2:	d103      	bne.n	4003fc <pll_is_locked+0x14>
	return pmc_is_locked_pllack();
  4003f4:	4b05      	ldr	r3, [pc, #20]	; (40040c <pll_is_locked+0x24>)
  4003f6:	4798      	blx	r3
  4003f8:	4603      	mov	r3, r0
  4003fa:	e002      	b.n	400402 <pll_is_locked+0x1a>
	} else {
		return pmc_is_locked_upll();
  4003fc:	4b04      	ldr	r3, [pc, #16]	; (400410 <pll_is_locked+0x28>)
  4003fe:	4798      	blx	r3
  400400:	4603      	mov	r3, r0
	}
}
  400402:	4618      	mov	r0, r3
  400404:	b003      	add	sp, #12
  400406:	f85d fb04 	ldr.w	pc, [sp], #4
  40040a:	bf00      	nop
  40040c:	0040112d 	.word	0x0040112d
  400410:	0040113d 	.word	0x0040113d

00400414 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400414:	b500      	push	{lr}
  400416:	b083      	sub	sp, #12
  400418:	4603      	mov	r3, r0
  40041a:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (e_src) {
  40041e:	f89d 3007 	ldrb.w	r3, [sp, #7]
  400422:	3b03      	subs	r3, #3
  400424:	2b04      	cmp	r3, #4
  400426:	d80a      	bhi.n	40043e <pll_enable_source+0x2a>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400428:	f89d 3007 	ldrb.w	r3, [sp, #7]
  40042c:	4618      	mov	r0, r3
  40042e:	4b06      	ldr	r3, [pc, #24]	; (400448 <pll_enable_source+0x34>)
  400430:	4798      	blx	r3
		osc_wait_ready(e_src);
  400432:	f89d 3007 	ldrb.w	r3, [sp, #7]
  400436:	4618      	mov	r0, r3
  400438:	4b04      	ldr	r3, [pc, #16]	; (40044c <pll_enable_source+0x38>)
  40043a:	4798      	blx	r3
		break;
  40043c:	e000      	b.n	400440 <pll_enable_source+0x2c>

	default:
		Assert(false);
		break;
  40043e:	bf00      	nop
	}
}
  400440:	bf00      	nop
  400442:	b003      	add	sp, #12
  400444:	f85d fb04 	ldr.w	pc, [sp], #4
  400448:	004001ad 	.word	0x004001ad
  40044c:	00400311 	.word	0x00400311

00400450 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400450:	b500      	push	{lr}
  400452:	b083      	sub	sp, #12
  400454:	9001      	str	r0, [sp, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400456:	bf00      	nop
  400458:	9801      	ldr	r0, [sp, #4]
  40045a:	4b05      	ldr	r3, [pc, #20]	; (400470 <pll_wait_for_lock+0x20>)
  40045c:	4798      	blx	r3
  40045e:	4603      	mov	r3, r0
  400460:	2b00      	cmp	r3, #0
  400462:	d0f9      	beq.n	400458 <pll_wait_for_lock+0x8>
		/* Do nothing */
	}

	return 0;
  400464:	2300      	movs	r3, #0
}
  400466:	4618      	mov	r0, r3
  400468:	b003      	add	sp, #12
  40046a:	f85d fb04 	ldr.w	pc, [sp], #4
  40046e:	bf00      	nop
  400470:	004003e9 	.word	0x004003e9

00400474 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400474:	b508      	push	{r3, lr}
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400476:	2006      	movs	r0, #6
  400478:	4b04      	ldr	r3, [pc, #16]	; (40048c <sysclk_get_main_hz+0x18>)
  40047a:	4798      	blx	r3
  40047c:	4602      	mov	r2, r0
  40047e:	4613      	mov	r3, r2
  400480:	009b      	lsls	r3, r3, #2
  400482:	4413      	add	r3, r2
  400484:	009a      	lsls	r2, r3, #2
  400486:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400488:	4618      	mov	r0, r3
  40048a:	bd08      	pop	{r3, pc}
  40048c:	004002a5 	.word	0x004002a5

00400490 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400490:	b508      	push	{r3, lr}
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400492:	4b02      	ldr	r3, [pc, #8]	; (40049c <sysclk_get_cpu_hz+0xc>)
  400494:	4798      	blx	r3
  400496:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400498:	4618      	mov	r0, r3
  40049a:	bd08      	pop	{r3, pc}
  40049c:	00400475 	.word	0x00400475

004004a0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004a0:	b510      	push	{r4, lr}
  4004a2:	b082      	sub	sp, #8
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004a4:	4812      	ldr	r0, [pc, #72]	; (4004f0 <sysclk_init+0x50>)
  4004a6:	4b13      	ldr	r3, [pc, #76]	; (4004f4 <sysclk_init+0x54>)
  4004a8:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004aa:	2006      	movs	r0, #6
  4004ac:	4b12      	ldr	r3, [pc, #72]	; (4004f8 <sysclk_init+0x58>)
  4004ae:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004b0:	a801      	add	r0, sp, #4
  4004b2:	2319      	movs	r3, #25
  4004b4:	2201      	movs	r2, #1
  4004b6:	2106      	movs	r1, #6
  4004b8:	4c10      	ldr	r4, [pc, #64]	; (4004fc <sysclk_init+0x5c>)
  4004ba:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004bc:	ab01      	add	r3, sp, #4
  4004be:	2100      	movs	r1, #0
  4004c0:	4618      	mov	r0, r3
  4004c2:	4b0f      	ldr	r3, [pc, #60]	; (400500 <sysclk_init+0x60>)
  4004c4:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004c6:	2000      	movs	r0, #0
  4004c8:	4b0e      	ldr	r3, [pc, #56]	; (400504 <sysclk_init+0x64>)
  4004ca:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004cc:	2002      	movs	r0, #2
  4004ce:	4b0e      	ldr	r3, [pc, #56]	; (400508 <sysclk_init+0x68>)
  4004d0:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004d2:	2000      	movs	r0, #0
  4004d4:	4b0d      	ldr	r3, [pc, #52]	; (40050c <sysclk_init+0x6c>)
  4004d6:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004d8:	4b0d      	ldr	r3, [pc, #52]	; (400510 <sysclk_init+0x70>)
  4004da:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004dc:	4b0d      	ldr	r3, [pc, #52]	; (400514 <sysclk_init+0x74>)
  4004de:	4798      	blx	r3
  4004e0:	4603      	mov	r3, r0
  4004e2:	4618      	mov	r0, r3
  4004e4:	4b03      	ldr	r3, [pc, #12]	; (4004f4 <sysclk_init+0x54>)
  4004e6:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004e8:	bf00      	nop
  4004ea:	b002      	add	sp, #8
  4004ec:	bd10      	pop	{r4, pc}
  4004ee:	bf00      	nop
  4004f0:	11e1a300 	.word	0x11e1a300
  4004f4:	00401711 	.word	0x00401711
  4004f8:	00400415 	.word	0x00400415
  4004fc:	00400341 	.word	0x00400341
  400500:	004003ad 	.word	0x004003ad
  400504:	00400451 	.word	0x00400451
  400508:	00400ef1 	.word	0x00400ef1
  40050c:	00400f61 	.word	0x00400f61
  400510:	004015b5 	.word	0x004015b5
  400514:	00400491 	.word	0x00400491

00400518 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400518:	b500      	push	{lr}
  40051a:	b087      	sub	sp, #28
  40051c:	9003      	str	r0, [sp, #12]
  40051e:	9102      	str	r1, [sp, #8]
  400520:	9201      	str	r2, [sp, #4]
	int nChars = 0;
  400522:	2300      	movs	r3, #0
  400524:	9305      	str	r3, [sp, #20]

	if (file != 0) {
  400526:	9b03      	ldr	r3, [sp, #12]
  400528:	2b00      	cmp	r3, #0
  40052a:	d012      	beq.n	400552 <_read+0x3a>
		return -1;
  40052c:	f04f 33ff 	mov.w	r3, #4294967295
  400530:	e013      	b.n	40055a <_read+0x42>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400532:	4b0c      	ldr	r3, [pc, #48]	; (400564 <_read+0x4c>)
  400534:	681b      	ldr	r3, [r3, #0]
  400536:	4a0c      	ldr	r2, [pc, #48]	; (400568 <_read+0x50>)
  400538:	6812      	ldr	r2, [r2, #0]
  40053a:	9902      	ldr	r1, [sp, #8]
  40053c:	4610      	mov	r0, r2
  40053e:	4798      	blx	r3
		ptr++;
  400540:	9b02      	ldr	r3, [sp, #8]
  400542:	3301      	adds	r3, #1
  400544:	9302      	str	r3, [sp, #8]
		nChars++;
  400546:	9b05      	ldr	r3, [sp, #20]
  400548:	3301      	adds	r3, #1
  40054a:	9305      	str	r3, [sp, #20]
	for (; len > 0; --len) {
  40054c:	9b01      	ldr	r3, [sp, #4]
  40054e:	3b01      	subs	r3, #1
  400550:	9301      	str	r3, [sp, #4]
  400552:	9b01      	ldr	r3, [sp, #4]
  400554:	2b00      	cmp	r3, #0
  400556:	dcec      	bgt.n	400532 <_read+0x1a>
	}
	return nChars;
  400558:	9b05      	ldr	r3, [sp, #20]
}
  40055a:	4618      	mov	r0, r3
  40055c:	b007      	add	sp, #28
  40055e:	f85d fb04 	ldr.w	pc, [sp], #4
  400562:	bf00      	nop
  400564:	20400bcc 	.word	0x20400bcc
  400568:	20400bd4 	.word	0x20400bd4

0040056c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40056c:	b500      	push	{lr}
  40056e:	b087      	sub	sp, #28
  400570:	9003      	str	r0, [sp, #12]
  400572:	9102      	str	r1, [sp, #8]
  400574:	9201      	str	r2, [sp, #4]
	int nChars = 0;
  400576:	2300      	movs	r3, #0
  400578:	9305      	str	r3, [sp, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40057a:	9b03      	ldr	r3, [sp, #12]
  40057c:	2b01      	cmp	r3, #1
  40057e:	d01e      	beq.n	4005be <_write+0x52>
  400580:	9b03      	ldr	r3, [sp, #12]
  400582:	2b02      	cmp	r3, #2
  400584:	d01b      	beq.n	4005be <_write+0x52>
  400586:	9b03      	ldr	r3, [sp, #12]
  400588:	2b03      	cmp	r3, #3
  40058a:	d018      	beq.n	4005be <_write+0x52>
		return -1;
  40058c:	f04f 33ff 	mov.w	r3, #4294967295
  400590:	e019      	b.n	4005c6 <_write+0x5a>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400592:	4b0f      	ldr	r3, [pc, #60]	; (4005d0 <_write+0x64>)
  400594:	681a      	ldr	r2, [r3, #0]
  400596:	4b0f      	ldr	r3, [pc, #60]	; (4005d4 <_write+0x68>)
  400598:	6818      	ldr	r0, [r3, #0]
  40059a:	9b02      	ldr	r3, [sp, #8]
  40059c:	1c59      	adds	r1, r3, #1
  40059e:	9102      	str	r1, [sp, #8]
  4005a0:	781b      	ldrb	r3, [r3, #0]
  4005a2:	4619      	mov	r1, r3
  4005a4:	4790      	blx	r2
  4005a6:	4603      	mov	r3, r0
  4005a8:	2b00      	cmp	r3, #0
  4005aa:	da02      	bge.n	4005b2 <_write+0x46>
			return -1;
  4005ac:	f04f 33ff 	mov.w	r3, #4294967295
  4005b0:	e009      	b.n	4005c6 <_write+0x5a>
		}
		++nChars;
  4005b2:	9b05      	ldr	r3, [sp, #20]
  4005b4:	3301      	adds	r3, #1
  4005b6:	9305      	str	r3, [sp, #20]
	for (; len != 0; --len) {
  4005b8:	9b01      	ldr	r3, [sp, #4]
  4005ba:	3b01      	subs	r3, #1
  4005bc:	9301      	str	r3, [sp, #4]
  4005be:	9b01      	ldr	r3, [sp, #4]
  4005c0:	2b00      	cmp	r3, #0
  4005c2:	d1e6      	bne.n	400592 <_write+0x26>
	}
	return nChars;
  4005c4:	9b05      	ldr	r3, [sp, #20]
}
  4005c6:	4618      	mov	r0, r3
  4005c8:	b007      	add	sp, #28
  4005ca:	f85d fb04 	ldr.w	pc, [sp], #4
  4005ce:	bf00      	nop
  4005d0:	20400bd0 	.word	0x20400bd0
  4005d4:	20400bd4 	.word	0x20400bd4

004005d8 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  4005d8:	b088      	sub	sp, #32
  4005da:	9001      	str	r0, [sp, #4]
  4005dc:	9b01      	ldr	r3, [sp, #4]
  4005de:	9307      	str	r3, [sp, #28]
  4005e0:	9b07      	ldr	r3, [sp, #28]
  4005e2:	9306      	str	r3, [sp, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4005e4:	9b06      	ldr	r3, [sp, #24]
  4005e6:	095a      	lsrs	r2, r3, #5
  4005e8:	9b07      	ldr	r3, [sp, #28]
  4005ea:	9305      	str	r3, [sp, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  4005ec:	9b05      	ldr	r3, [sp, #20]
  4005ee:	f003 031f 	and.w	r3, r3, #31
  4005f2:	2101      	movs	r1, #1
  4005f4:	fa01 f303 	lsl.w	r3, r1, r3
  4005f8:	9204      	str	r2, [sp, #16]
  4005fa:	9303      	str	r3, [sp, #12]
  4005fc:	9b04      	ldr	r3, [sp, #16]
  4005fe:	9302      	str	r3, [sp, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400600:	9a02      	ldr	r2, [sp, #8]
  400602:	4b04      	ldr	r3, [pc, #16]	; (400614 <ioport_disable_pin+0x3c>)
  400604:	4413      	add	r3, r2
  400606:	025b      	lsls	r3, r3, #9
  400608:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40060a:	9b03      	ldr	r3, [sp, #12]
  40060c:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  40060e:	bf00      	nop
  400610:	b008      	add	sp, #32
  400612:	4770      	bx	lr
  400614:	00200707 	.word	0x00200707

00400618 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400618:	b08c      	sub	sp, #48	; 0x30
  40061a:	9001      	str	r0, [sp, #4]
  40061c:	9100      	str	r1, [sp, #0]
  40061e:	9b01      	ldr	r3, [sp, #4]
  400620:	930b      	str	r3, [sp, #44]	; 0x2c
  400622:	9b00      	ldr	r3, [sp, #0]
  400624:	930a      	str	r3, [sp, #40]	; 0x28
  400626:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  400628:	9309      	str	r3, [sp, #36]	; 0x24
	return pin >> 5;
  40062a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40062c:	095a      	lsrs	r2, r3, #5
  40062e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  400630:	9308      	str	r3, [sp, #32]
	return 1U << (pin & 0x1F);
  400632:	9b08      	ldr	r3, [sp, #32]
  400634:	f003 031f 	and.w	r3, r3, #31
  400638:	2101      	movs	r1, #1
  40063a:	fa01 f303 	lsl.w	r3, r1, r3
  40063e:	9207      	str	r2, [sp, #28]
  400640:	9306      	str	r3, [sp, #24]
  400642:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  400644:	9305      	str	r3, [sp, #20]
  400646:	9b07      	ldr	r3, [sp, #28]
  400648:	9304      	str	r3, [sp, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40064a:	9a04      	ldr	r2, [sp, #16]
  40064c:	4b36      	ldr	r3, [pc, #216]	; (400728 <ioport_set_pin_mode+0x110>)
  40064e:	4413      	add	r3, r2
  400650:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400652:	9303      	str	r3, [sp, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400654:	9b05      	ldr	r3, [sp, #20]
  400656:	f003 0308 	and.w	r3, r3, #8
  40065a:	2b00      	cmp	r3, #0
  40065c:	d003      	beq.n	400666 <ioport_set_pin_mode+0x4e>
		base->PIO_PUER = mask;
  40065e:	9b03      	ldr	r3, [sp, #12]
  400660:	9a06      	ldr	r2, [sp, #24]
  400662:	665a      	str	r2, [r3, #100]	; 0x64
  400664:	e002      	b.n	40066c <ioport_set_pin_mode+0x54>
	} else {
		base->PIO_PUDR = mask;
  400666:	9b03      	ldr	r3, [sp, #12]
  400668:	9a06      	ldr	r2, [sp, #24]
  40066a:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  40066c:	9b05      	ldr	r3, [sp, #20]
  40066e:	f003 0310 	and.w	r3, r3, #16
  400672:	2b00      	cmp	r3, #0
  400674:	d004      	beq.n	400680 <ioport_set_pin_mode+0x68>
		base->PIO_PPDER = mask;
  400676:	9b03      	ldr	r3, [sp, #12]
  400678:	9a06      	ldr	r2, [sp, #24]
  40067a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  40067e:	e003      	b.n	400688 <ioport_set_pin_mode+0x70>
	} else {
		base->PIO_PPDDR = mask;
  400680:	9b03      	ldr	r3, [sp, #12]
  400682:	9a06      	ldr	r2, [sp, #24]
  400684:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400688:	9b05      	ldr	r3, [sp, #20]
  40068a:	f003 0320 	and.w	r3, r3, #32
  40068e:	2b00      	cmp	r3, #0
  400690:	d003      	beq.n	40069a <ioport_set_pin_mode+0x82>
		base->PIO_MDER = mask;
  400692:	9b03      	ldr	r3, [sp, #12]
  400694:	9a06      	ldr	r2, [sp, #24]
  400696:	651a      	str	r2, [r3, #80]	; 0x50
  400698:	e002      	b.n	4006a0 <ioport_set_pin_mode+0x88>
	} else {
		base->PIO_MDDR = mask;
  40069a:	9b03      	ldr	r3, [sp, #12]
  40069c:	9a06      	ldr	r2, [sp, #24]
  40069e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  4006a0:	9b05      	ldr	r3, [sp, #20]
  4006a2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4006a6:	2b00      	cmp	r3, #0
  4006a8:	d003      	beq.n	4006b2 <ioport_set_pin_mode+0x9a>
		base->PIO_IFER = mask;
  4006aa:	9b03      	ldr	r3, [sp, #12]
  4006ac:	9a06      	ldr	r2, [sp, #24]
  4006ae:	621a      	str	r2, [r3, #32]
  4006b0:	e002      	b.n	4006b8 <ioport_set_pin_mode+0xa0>
	} else {
		base->PIO_IFDR = mask;
  4006b2:	9b03      	ldr	r3, [sp, #12]
  4006b4:	9a06      	ldr	r2, [sp, #24]
  4006b6:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  4006b8:	9b05      	ldr	r3, [sp, #20]
  4006ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4006be:	2b00      	cmp	r3, #0
  4006c0:	d004      	beq.n	4006cc <ioport_set_pin_mode+0xb4>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  4006c2:	9b03      	ldr	r3, [sp, #12]
  4006c4:	9a06      	ldr	r2, [sp, #24]
  4006c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  4006ca:	e003      	b.n	4006d4 <ioport_set_pin_mode+0xbc>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  4006cc:	9b03      	ldr	r3, [sp, #12]
  4006ce:	9a06      	ldr	r2, [sp, #24]
  4006d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  4006d4:	9b05      	ldr	r3, [sp, #20]
  4006d6:	f003 0301 	and.w	r3, r3, #1
  4006da:	2b00      	cmp	r3, #0
  4006dc:	d006      	beq.n	4006ec <ioport_set_pin_mode+0xd4>
		base->PIO_ABCDSR[0] |= mask;
  4006de:	9b03      	ldr	r3, [sp, #12]
  4006e0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006e2:	9b06      	ldr	r3, [sp, #24]
  4006e4:	431a      	orrs	r2, r3
  4006e6:	9b03      	ldr	r3, [sp, #12]
  4006e8:	671a      	str	r2, [r3, #112]	; 0x70
  4006ea:	e006      	b.n	4006fa <ioport_set_pin_mode+0xe2>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  4006ec:	9b03      	ldr	r3, [sp, #12]
  4006ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006f0:	9b06      	ldr	r3, [sp, #24]
  4006f2:	43db      	mvns	r3, r3
  4006f4:	401a      	ands	r2, r3
  4006f6:	9b03      	ldr	r3, [sp, #12]
  4006f8:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  4006fa:	9b05      	ldr	r3, [sp, #20]
  4006fc:	f003 0302 	and.w	r3, r3, #2
  400700:	2b00      	cmp	r3, #0
  400702:	d006      	beq.n	400712 <ioport_set_pin_mode+0xfa>
		base->PIO_ABCDSR[1] |= mask;
  400704:	9b03      	ldr	r3, [sp, #12]
  400706:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400708:	9b06      	ldr	r3, [sp, #24]
  40070a:	431a      	orrs	r2, r3
  40070c:	9b03      	ldr	r3, [sp, #12]
  40070e:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400710:	e006      	b.n	400720 <ioport_set_pin_mode+0x108>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400712:	9b03      	ldr	r3, [sp, #12]
  400714:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400716:	9b06      	ldr	r3, [sp, #24]
  400718:	43db      	mvns	r3, r3
  40071a:	401a      	ands	r2, r3
  40071c:	9b03      	ldr	r3, [sp, #12]
  40071e:	675a      	str	r2, [r3, #116]	; 0x74
  400720:	bf00      	nop
  400722:	b00c      	add	sp, #48	; 0x30
  400724:	4770      	bx	lr
  400726:	bf00      	nop
  400728:	00200707 	.word	0x00200707

0040072c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  40072c:	b08c      	sub	sp, #48	; 0x30
  40072e:	9001      	str	r0, [sp, #4]
  400730:	460b      	mov	r3, r1
  400732:	f88d 3003 	strb.w	r3, [sp, #3]
  400736:	9b01      	ldr	r3, [sp, #4]
  400738:	930b      	str	r3, [sp, #44]	; 0x2c
  40073a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40073e:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
  400742:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  400744:	9309      	str	r3, [sp, #36]	; 0x24
  400746:	9b09      	ldr	r3, [sp, #36]	; 0x24
  400748:	9308      	str	r3, [sp, #32]
	return pin >> 5;
  40074a:	9b08      	ldr	r3, [sp, #32]
  40074c:	095b      	lsrs	r3, r3, #5
  40074e:	9307      	str	r3, [sp, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400750:	9a07      	ldr	r2, [sp, #28]
  400752:	4b16      	ldr	r3, [pc, #88]	; (4007ac <ioport_set_pin_dir+0x80>)
  400754:	4413      	add	r3, r2
  400756:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400758:	9306      	str	r3, [sp, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  40075a:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
  40075e:	2b01      	cmp	r3, #1
  400760:	d109      	bne.n	400776 <ioport_set_pin_dir+0x4a>
  400762:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  400764:	9305      	str	r3, [sp, #20]
	return 1U << (pin & 0x1F);
  400766:	9b05      	ldr	r3, [sp, #20]
  400768:	f003 031f 	and.w	r3, r3, #31
  40076c:	2201      	movs	r2, #1
  40076e:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400770:	9b06      	ldr	r3, [sp, #24]
  400772:	611a      	str	r2, [r3, #16]
  400774:	e00c      	b.n	400790 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400776:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
  40077a:	2b00      	cmp	r3, #0
  40077c:	d108      	bne.n	400790 <ioport_set_pin_dir+0x64>
  40077e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  400780:	9304      	str	r3, [sp, #16]
	return 1U << (pin & 0x1F);
  400782:	9b04      	ldr	r3, [sp, #16]
  400784:	f003 031f 	and.w	r3, r3, #31
  400788:	2201      	movs	r2, #1
  40078a:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40078c:	9b06      	ldr	r3, [sp, #24]
  40078e:	615a      	str	r2, [r3, #20]
  400790:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  400792:	9303      	str	r3, [sp, #12]
	return 1U << (pin & 0x1F);
  400794:	9b03      	ldr	r3, [sp, #12]
  400796:	f003 031f 	and.w	r3, r3, #31
  40079a:	2201      	movs	r2, #1
  40079c:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40079e:	9b06      	ldr	r3, [sp, #24]
  4007a0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4007a4:	bf00      	nop
  4007a6:	b00c      	add	sp, #48	; 0x30
  4007a8:	4770      	bx	lr
  4007aa:	bf00      	nop
  4007ac:	00200707 	.word	0x00200707

004007b0 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4007b0:	b08a      	sub	sp, #40	; 0x28
  4007b2:	9001      	str	r0, [sp, #4]
  4007b4:	460b      	mov	r3, r1
  4007b6:	f88d 3003 	strb.w	r3, [sp, #3]
  4007ba:	9b01      	ldr	r3, [sp, #4]
  4007bc:	9309      	str	r3, [sp, #36]	; 0x24
  4007be:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4007c2:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
  4007c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4007c8:	9307      	str	r3, [sp, #28]
  4007ca:	9b07      	ldr	r3, [sp, #28]
  4007cc:	9306      	str	r3, [sp, #24]
	return pin >> 5;
  4007ce:	9b06      	ldr	r3, [sp, #24]
  4007d0:	095b      	lsrs	r3, r3, #5
  4007d2:	9305      	str	r3, [sp, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4007d4:	9a05      	ldr	r2, [sp, #20]
  4007d6:	4b0f      	ldr	r3, [pc, #60]	; (400814 <ioport_set_pin_level+0x64>)
  4007d8:	4413      	add	r3, r2
  4007da:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4007dc:	9304      	str	r3, [sp, #16]

	if (level) {
  4007de:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
  4007e2:	2b00      	cmp	r3, #0
  4007e4:	d009      	beq.n	4007fa <ioport_set_pin_level+0x4a>
  4007e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4007e8:	9303      	str	r3, [sp, #12]
	return 1U << (pin & 0x1F);
  4007ea:	9b03      	ldr	r3, [sp, #12]
  4007ec:	f003 031f 	and.w	r3, r3, #31
  4007f0:	2201      	movs	r2, #1
  4007f2:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4007f4:	9b04      	ldr	r3, [sp, #16]
  4007f6:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  4007f8:	e008      	b.n	40080c <ioport_set_pin_level+0x5c>
  4007fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4007fc:	9302      	str	r3, [sp, #8]
	return 1U << (pin & 0x1F);
  4007fe:	9b02      	ldr	r3, [sp, #8]
  400800:	f003 031f 	and.w	r3, r3, #31
  400804:	2201      	movs	r2, #1
  400806:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400808:	9b04      	ldr	r3, [sp, #16]
  40080a:	635a      	str	r2, [r3, #52]	; 0x34
  40080c:	bf00      	nop
  40080e:	b00a      	add	sp, #40	; 0x28
  400810:	4770      	bx	lr
  400812:	bf00      	nop
  400814:	00200707 	.word	0x00200707

00400818 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400818:	b08c      	sub	sp, #48	; 0x30
  40081a:	9001      	str	r0, [sp, #4]
  40081c:	460b      	mov	r3, r1
  40081e:	f88d 3003 	strb.w	r3, [sp, #3]
  400822:	9b01      	ldr	r3, [sp, #4]
  400824:	930b      	str	r3, [sp, #44]	; 0x2c
  400826:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40082a:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
  40082e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  400830:	9309      	str	r3, [sp, #36]	; 0x24
	return pin >> 5;
  400832:	9b09      	ldr	r3, [sp, #36]	; 0x24
  400834:	095a      	lsrs	r2, r3, #5
  400836:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  400838:	9308      	str	r3, [sp, #32]
	return 1U << (pin & 0x1F);
  40083a:	9b08      	ldr	r3, [sp, #32]
  40083c:	f003 031f 	and.w	r3, r3, #31
  400840:	2101      	movs	r1, #1
  400842:	fa01 f303 	lsl.w	r3, r1, r3
  400846:	9207      	str	r2, [sp, #28]
  400848:	9306      	str	r3, [sp, #24]
  40084a:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
  40084e:	f88d 3017 	strb.w	r3, [sp, #23]
  400852:	9b07      	ldr	r3, [sp, #28]
  400854:	9304      	str	r3, [sp, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400856:	9a04      	ldr	r2, [sp, #16]
  400858:	4b21      	ldr	r3, [pc, #132]	; (4008e0 <ioport_set_pin_sense_mode+0xc8>)
  40085a:	4413      	add	r3, r2
  40085c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  40085e:	9303      	str	r3, [sp, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  400860:	f89d 3017 	ldrb.w	r3, [sp, #23]
  400864:	3b01      	subs	r3, #1
  400866:	2b03      	cmp	r3, #3
  400868:	d82e      	bhi.n	4008c8 <ioport_set_pin_sense_mode+0xb0>
  40086a:	a201      	add	r2, pc, #4	; (adr r2, 400870 <ioport_set_pin_sense_mode+0x58>)
  40086c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400870:	004008a5 	.word	0x004008a5
  400874:	004008b7 	.word	0x004008b7
  400878:	00400881 	.word	0x00400881
  40087c:	00400893 	.word	0x00400893
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400880:	9b03      	ldr	r3, [sp, #12]
  400882:	9a06      	ldr	r2, [sp, #24]
  400884:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400888:	9b03      	ldr	r3, [sp, #12]
  40088a:	9a06      	ldr	r2, [sp, #24]
  40088c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400890:	e01f      	b.n	4008d2 <ioport_set_pin_sense_mode+0xba>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  400892:	9b03      	ldr	r3, [sp, #12]
  400894:	9a06      	ldr	r2, [sp, #24]
  400896:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  40089a:	9b03      	ldr	r3, [sp, #12]
  40089c:	9a06      	ldr	r2, [sp, #24]
  40089e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4008a2:	e016      	b.n	4008d2 <ioport_set_pin_sense_mode+0xba>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4008a4:	9b03      	ldr	r3, [sp, #12]
  4008a6:	9a06      	ldr	r2, [sp, #24]
  4008a8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4008ac:	9b03      	ldr	r3, [sp, #12]
  4008ae:	9a06      	ldr	r2, [sp, #24]
  4008b0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4008b4:	e00d      	b.n	4008d2 <ioport_set_pin_sense_mode+0xba>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4008b6:	9b03      	ldr	r3, [sp, #12]
  4008b8:	9a06      	ldr	r2, [sp, #24]
  4008ba:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4008be:	9b03      	ldr	r3, [sp, #12]
  4008c0:	9a06      	ldr	r2, [sp, #24]
  4008c2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4008c6:	e004      	b.n	4008d2 <ioport_set_pin_sense_mode+0xba>
		break;
	default:
		base->PIO_AIMDR = mask;
  4008c8:	9b03      	ldr	r3, [sp, #12]
  4008ca:	9a06      	ldr	r2, [sp, #24]
  4008cc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  4008d0:	e003      	b.n	4008da <ioport_set_pin_sense_mode+0xc2>
		return;
	}
	base->PIO_AIMER = mask;
  4008d2:	9b03      	ldr	r3, [sp, #12]
  4008d4:	9a06      	ldr	r2, [sp, #24]
  4008d6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  4008da:	bf00      	nop
  4008dc:	b00c      	add	sp, #48	; 0x30
  4008de:	4770      	bx	lr
  4008e0:	00200707 	.word	0x00200707

004008e4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4008e4:	b508      	push	{r3, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4008e6:	4b18      	ldr	r3, [pc, #96]	; (400948 <board_init+0x64>)
  4008e8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4008ec:	605a      	str	r2, [r3, #4]
#endif

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  4008ee:	2101      	movs	r1, #1
  4008f0:	2048      	movs	r0, #72	; 0x48
  4008f2:	4b16      	ldr	r3, [pc, #88]	; (40094c <board_init+0x68>)
  4008f4:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  4008f6:	2101      	movs	r1, #1
  4008f8:	2048      	movs	r0, #72	; 0x48
  4008fa:	4b15      	ldr	r3, [pc, #84]	; (400950 <board_init+0x6c>)
  4008fc:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  4008fe:	2100      	movs	r1, #0
  400900:	200b      	movs	r0, #11
  400902:	4b12      	ldr	r3, [pc, #72]	; (40094c <board_init+0x68>)
  400904:	4798      	blx	r3
  400906:	2188      	movs	r1, #136	; 0x88
  400908:	200b      	movs	r0, #11
  40090a:	4b12      	ldr	r3, [pc, #72]	; (400954 <board_init+0x70>)
  40090c:	4798      	blx	r3
  40090e:	2102      	movs	r1, #2
  400910:	200b      	movs	r0, #11
  400912:	4b11      	ldr	r3, [pc, #68]	; (400958 <board_init+0x74>)
  400914:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  400916:	2100      	movs	r1, #0
  400918:	2015      	movs	r0, #21
  40091a:	4b0e      	ldr	r3, [pc, #56]	; (400954 <board_init+0x70>)
  40091c:	4798      	blx	r3
  40091e:	2015      	movs	r0, #21
  400920:	4b0e      	ldr	r3, [pc, #56]	; (40095c <board_init+0x78>)
  400922:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400924:	4a0e      	ldr	r2, [pc, #56]	; (400960 <board_init+0x7c>)
  400926:	4b0e      	ldr	r3, [pc, #56]	; (400960 <board_init+0x7c>)
  400928:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  40092c:	f043 0310 	orr.w	r3, r3, #16
  400930:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  400934:	2103      	movs	r1, #3
  400936:	2024      	movs	r0, #36	; 0x24
  400938:	4b06      	ldr	r3, [pc, #24]	; (400954 <board_init+0x70>)
  40093a:	4798      	blx	r3
  40093c:	2024      	movs	r0, #36	; 0x24
  40093e:	4b07      	ldr	r3, [pc, #28]	; (40095c <board_init+0x78>)
  400940:	4798      	blx	r3
# endif
# if defined(CONF_BOARD_USB_ID_DETECT)
	ioport_set_pin_dir(USB_ID_PIN, IOPORT_DIR_INPUT);
# endif
#endif
}
  400942:	bf00      	nop
  400944:	bd08      	pop	{r3, pc}
  400946:	bf00      	nop
  400948:	400e1850 	.word	0x400e1850
  40094c:	0040072d 	.word	0x0040072d
  400950:	004007b1 	.word	0x004007b1
  400954:	00400619 	.word	0x00400619
  400958:	00400819 	.word	0x00400819
  40095c:	004005d9 	.word	0x004005d9
  400960:	40088000 	.word	0x40088000

00400964 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400964:	b084      	sub	sp, #16
  400966:	9003      	str	r0, [sp, #12]
  400968:	9102      	str	r1, [sp, #8]
  40096a:	9201      	str	r2, [sp, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40096c:	9b01      	ldr	r3, [sp, #4]
  40096e:	2b00      	cmp	r3, #0
  400970:	d003      	beq.n	40097a <pio_pull_up+0x16>
		p_pio->PIO_PUER = ul_mask;
  400972:	9b03      	ldr	r3, [sp, #12]
  400974:	9a02      	ldr	r2, [sp, #8]
  400976:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400978:	e002      	b.n	400980 <pio_pull_up+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  40097a:	9b03      	ldr	r3, [sp, #12]
  40097c:	9a02      	ldr	r2, [sp, #8]
  40097e:	661a      	str	r2, [r3, #96]	; 0x60
}
  400980:	bf00      	nop
  400982:	b004      	add	sp, #16
  400984:	4770      	bx	lr

00400986 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  400986:	b084      	sub	sp, #16
  400988:	9003      	str	r0, [sp, #12]
  40098a:	9102      	str	r1, [sp, #8]
  40098c:	9201      	str	r2, [sp, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  40098e:	9b03      	ldr	r3, [sp, #12]
  400990:	9a02      	ldr	r2, [sp, #8]
  400992:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400996:	9b01      	ldr	r3, [sp, #4]
  400998:	005b      	lsls	r3, r3, #1
  40099a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40099e:	fbb2 f3f3 	udiv	r3, r2, r3
  4009a2:	3b01      	subs	r3, #1
  4009a4:	f3c3 020d 	ubfx	r2, r3, #0, #14
  4009a8:	9b03      	ldr	r3, [sp, #12]
  4009aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  4009ae:	bf00      	nop
  4009b0:	b004      	add	sp, #16
  4009b2:	4770      	bx	lr

004009b4 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  4009b4:	b082      	sub	sp, #8
  4009b6:	9001      	str	r0, [sp, #4]
  4009b8:	9100      	str	r1, [sp, #0]
	p_pio->PIO_CODR = ul_mask;
  4009ba:	9b01      	ldr	r3, [sp, #4]
  4009bc:	9a00      	ldr	r2, [sp, #0]
  4009be:	635a      	str	r2, [r3, #52]	; 0x34
}
  4009c0:	bf00      	nop
  4009c2:	b002      	add	sp, #8
  4009c4:	4770      	bx	lr

004009c6 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4009c6:	b086      	sub	sp, #24
  4009c8:	9003      	str	r0, [sp, #12]
  4009ca:	9102      	str	r1, [sp, #8]
  4009cc:	9201      	str	r2, [sp, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4009ce:	9b03      	ldr	r3, [sp, #12]
  4009d0:	9a01      	ldr	r2, [sp, #4]
  4009d2:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4009d4:	9b02      	ldr	r3, [sp, #8]
  4009d6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4009da:	d04a      	beq.n	400a72 <pio_set_peripheral+0xac>
  4009dc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4009e0:	d808      	bhi.n	4009f4 <pio_set_peripheral+0x2e>
  4009e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4009e6:	d016      	beq.n	400a16 <pio_set_peripheral+0x50>
  4009e8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4009ec:	d02c      	beq.n	400a48 <pio_set_peripheral+0x82>
  4009ee:	2b00      	cmp	r3, #0
  4009f0:	d069      	beq.n	400ac6 <pio_set_peripheral+0x100>
  4009f2:	e064      	b.n	400abe <pio_set_peripheral+0xf8>
  4009f4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4009f8:	d065      	beq.n	400ac6 <pio_set_peripheral+0x100>
  4009fa:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4009fe:	d803      	bhi.n	400a08 <pio_set_peripheral+0x42>
  400a00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400a04:	d04a      	beq.n	400a9c <pio_set_peripheral+0xd6>
  400a06:	e05a      	b.n	400abe <pio_set_peripheral+0xf8>
  400a08:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400a0c:	d05b      	beq.n	400ac6 <pio_set_peripheral+0x100>
  400a0e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400a12:	d058      	beq.n	400ac6 <pio_set_peripheral+0x100>
  400a14:	e053      	b.n	400abe <pio_set_peripheral+0xf8>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a16:	9b03      	ldr	r3, [sp, #12]
  400a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400a1a:	9305      	str	r3, [sp, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400a1c:	9b03      	ldr	r3, [sp, #12]
  400a1e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400a20:	9b01      	ldr	r3, [sp, #4]
  400a22:	43d9      	mvns	r1, r3
  400a24:	9b05      	ldr	r3, [sp, #20]
  400a26:	400b      	ands	r3, r1
  400a28:	401a      	ands	r2, r3
  400a2a:	9b03      	ldr	r3, [sp, #12]
  400a2c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400a2e:	9b03      	ldr	r3, [sp, #12]
  400a30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400a32:	9305      	str	r3, [sp, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400a34:	9b03      	ldr	r3, [sp, #12]
  400a36:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400a38:	9b01      	ldr	r3, [sp, #4]
  400a3a:	43d9      	mvns	r1, r3
  400a3c:	9b05      	ldr	r3, [sp, #20]
  400a3e:	400b      	ands	r3, r1
  400a40:	401a      	ands	r2, r3
  400a42:	9b03      	ldr	r3, [sp, #12]
  400a44:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400a46:	e03a      	b.n	400abe <pio_set_peripheral+0xf8>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a48:	9b03      	ldr	r3, [sp, #12]
  400a4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400a4c:	9305      	str	r3, [sp, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400a4e:	9a01      	ldr	r2, [sp, #4]
  400a50:	9b05      	ldr	r3, [sp, #20]
  400a52:	431a      	orrs	r2, r3
  400a54:	9b03      	ldr	r3, [sp, #12]
  400a56:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400a58:	9b03      	ldr	r3, [sp, #12]
  400a5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400a5c:	9305      	str	r3, [sp, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400a5e:	9b03      	ldr	r3, [sp, #12]
  400a60:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400a62:	9b01      	ldr	r3, [sp, #4]
  400a64:	43d9      	mvns	r1, r3
  400a66:	9b05      	ldr	r3, [sp, #20]
  400a68:	400b      	ands	r3, r1
  400a6a:	401a      	ands	r2, r3
  400a6c:	9b03      	ldr	r3, [sp, #12]
  400a6e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400a70:	e025      	b.n	400abe <pio_set_peripheral+0xf8>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a72:	9b03      	ldr	r3, [sp, #12]
  400a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400a76:	9305      	str	r3, [sp, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400a78:	9b03      	ldr	r3, [sp, #12]
  400a7a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400a7c:	9b01      	ldr	r3, [sp, #4]
  400a7e:	43d9      	mvns	r1, r3
  400a80:	9b05      	ldr	r3, [sp, #20]
  400a82:	400b      	ands	r3, r1
  400a84:	401a      	ands	r2, r3
  400a86:	9b03      	ldr	r3, [sp, #12]
  400a88:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400a8a:	9b03      	ldr	r3, [sp, #12]
  400a8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400a8e:	9305      	str	r3, [sp, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400a90:	9a01      	ldr	r2, [sp, #4]
  400a92:	9b05      	ldr	r3, [sp, #20]
  400a94:	431a      	orrs	r2, r3
  400a96:	9b03      	ldr	r3, [sp, #12]
  400a98:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400a9a:	e010      	b.n	400abe <pio_set_peripheral+0xf8>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400a9c:	9b03      	ldr	r3, [sp, #12]
  400a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400aa0:	9305      	str	r3, [sp, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400aa2:	9a01      	ldr	r2, [sp, #4]
  400aa4:	9b05      	ldr	r3, [sp, #20]
  400aa6:	431a      	orrs	r2, r3
  400aa8:	9b03      	ldr	r3, [sp, #12]
  400aaa:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400aac:	9b03      	ldr	r3, [sp, #12]
  400aae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400ab0:	9305      	str	r3, [sp, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400ab2:	9a01      	ldr	r2, [sp, #4]
  400ab4:	9b05      	ldr	r3, [sp, #20]
  400ab6:	431a      	orrs	r2, r3
  400ab8:	9b03      	ldr	r3, [sp, #12]
  400aba:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400abc:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400abe:	9b03      	ldr	r3, [sp, #12]
  400ac0:	9a01      	ldr	r2, [sp, #4]
  400ac2:	605a      	str	r2, [r3, #4]
  400ac4:	e000      	b.n	400ac8 <pio_set_peripheral+0x102>
		return;
  400ac6:	bf00      	nop
}
  400ac8:	b006      	add	sp, #24
  400aca:	4770      	bx	lr

00400acc <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  400acc:	b500      	push	{lr}
  400ace:	b085      	sub	sp, #20
  400ad0:	9003      	str	r0, [sp, #12]
  400ad2:	9102      	str	r1, [sp, #8]
  400ad4:	9201      	str	r2, [sp, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400ad6:	9902      	ldr	r1, [sp, #8]
  400ad8:	9803      	ldr	r0, [sp, #12]
  400ada:	4b19      	ldr	r3, [pc, #100]	; (400b40 <pio_set_input+0x74>)
  400adc:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400ade:	9b01      	ldr	r3, [sp, #4]
  400ae0:	f003 0301 	and.w	r3, r3, #1
  400ae4:	461a      	mov	r2, r3
  400ae6:	9902      	ldr	r1, [sp, #8]
  400ae8:	9803      	ldr	r0, [sp, #12]
  400aea:	4b16      	ldr	r3, [pc, #88]	; (400b44 <pio_set_input+0x78>)
  400aec:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400aee:	9b01      	ldr	r3, [sp, #4]
  400af0:	f003 030a 	and.w	r3, r3, #10
  400af4:	2b00      	cmp	r3, #0
  400af6:	d003      	beq.n	400b00 <pio_set_input+0x34>
		p_pio->PIO_IFER = ul_mask;
  400af8:	9b03      	ldr	r3, [sp, #12]
  400afa:	9a02      	ldr	r2, [sp, #8]
  400afc:	621a      	str	r2, [r3, #32]
  400afe:	e002      	b.n	400b06 <pio_set_input+0x3a>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400b00:	9b03      	ldr	r3, [sp, #12]
  400b02:	9a02      	ldr	r2, [sp, #8]
  400b04:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400b06:	9b01      	ldr	r3, [sp, #4]
  400b08:	f003 0302 	and.w	r3, r3, #2
  400b0c:	2b00      	cmp	r3, #0
  400b0e:	d004      	beq.n	400b1a <pio_set_input+0x4e>
		p_pio->PIO_IFSCDR = ul_mask;
  400b10:	9b03      	ldr	r3, [sp, #12]
  400b12:	9a02      	ldr	r2, [sp, #8]
  400b14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  400b18:	e008      	b.n	400b2c <pio_set_input+0x60>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400b1a:	9b01      	ldr	r3, [sp, #4]
  400b1c:	f003 0308 	and.w	r3, r3, #8
  400b20:	2b00      	cmp	r3, #0
  400b22:	d003      	beq.n	400b2c <pio_set_input+0x60>
			p_pio->PIO_IFSCER = ul_mask;
  400b24:	9b03      	ldr	r3, [sp, #12]
  400b26:	9a02      	ldr	r2, [sp, #8]
  400b28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400b2c:	9b03      	ldr	r3, [sp, #12]
  400b2e:	9a02      	ldr	r2, [sp, #8]
  400b30:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400b32:	9b03      	ldr	r3, [sp, #12]
  400b34:	9a02      	ldr	r2, [sp, #8]
  400b36:	601a      	str	r2, [r3, #0]
}
  400b38:	bf00      	nop
  400b3a:	b005      	add	sp, #20
  400b3c:	f85d fb04 	ldr.w	pc, [sp], #4
  400b40:	00400ce9 	.word	0x00400ce9
  400b44:	00400965 	.word	0x00400965

00400b48 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400b48:	b500      	push	{lr}
  400b4a:	b085      	sub	sp, #20
  400b4c:	9003      	str	r0, [sp, #12]
  400b4e:	9102      	str	r1, [sp, #8]
  400b50:	9201      	str	r2, [sp, #4]
  400b52:	9300      	str	r3, [sp, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400b54:	9902      	ldr	r1, [sp, #8]
  400b56:	9803      	ldr	r0, [sp, #12]
  400b58:	4b12      	ldr	r3, [pc, #72]	; (400ba4 <pio_set_output+0x5c>)
  400b5a:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400b5c:	9a06      	ldr	r2, [sp, #24]
  400b5e:	9902      	ldr	r1, [sp, #8]
  400b60:	9803      	ldr	r0, [sp, #12]
  400b62:	4b11      	ldr	r3, [pc, #68]	; (400ba8 <pio_set_output+0x60>)
  400b64:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400b66:	9b00      	ldr	r3, [sp, #0]
  400b68:	2b00      	cmp	r3, #0
  400b6a:	d003      	beq.n	400b74 <pio_set_output+0x2c>
		p_pio->PIO_MDER = ul_mask;
  400b6c:	9b03      	ldr	r3, [sp, #12]
  400b6e:	9a02      	ldr	r2, [sp, #8]
  400b70:	651a      	str	r2, [r3, #80]	; 0x50
  400b72:	e002      	b.n	400b7a <pio_set_output+0x32>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400b74:	9b03      	ldr	r3, [sp, #12]
  400b76:	9a02      	ldr	r2, [sp, #8]
  400b78:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400b7a:	9b01      	ldr	r3, [sp, #4]
  400b7c:	2b00      	cmp	r3, #0
  400b7e:	d003      	beq.n	400b88 <pio_set_output+0x40>
		p_pio->PIO_SODR = ul_mask;
  400b80:	9b03      	ldr	r3, [sp, #12]
  400b82:	9a02      	ldr	r2, [sp, #8]
  400b84:	631a      	str	r2, [r3, #48]	; 0x30
  400b86:	e002      	b.n	400b8e <pio_set_output+0x46>
	} else {
		p_pio->PIO_CODR = ul_mask;
  400b88:	9b03      	ldr	r3, [sp, #12]
  400b8a:	9a02      	ldr	r2, [sp, #8]
  400b8c:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400b8e:	9b03      	ldr	r3, [sp, #12]
  400b90:	9a02      	ldr	r2, [sp, #8]
  400b92:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  400b94:	9b03      	ldr	r3, [sp, #12]
  400b96:	9a02      	ldr	r2, [sp, #8]
  400b98:	601a      	str	r2, [r3, #0]
}
  400b9a:	bf00      	nop
  400b9c:	b005      	add	sp, #20
  400b9e:	f85d fb04 	ldr.w	pc, [sp], #4
  400ba2:	bf00      	nop
  400ba4:	00400ce9 	.word	0x00400ce9
  400ba8:	00400965 	.word	0x00400965

00400bac <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  400bac:	b510      	push	{r4, lr}
  400bae:	b086      	sub	sp, #24
  400bb0:	9005      	str	r0, [sp, #20]
  400bb2:	9104      	str	r1, [sp, #16]
  400bb4:	9203      	str	r2, [sp, #12]
  400bb6:	9302      	str	r3, [sp, #8]
	/* Configure pins */
	switch (ul_type) {
  400bb8:	9b04      	ldr	r3, [sp, #16]
  400bba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400bbe:	d016      	beq.n	400bee <pio_configure+0x42>
  400bc0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400bc4:	d809      	bhi.n	400bda <pio_configure+0x2e>
  400bc6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400bca:	d010      	beq.n	400bee <pio_configure+0x42>
  400bcc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400bd0:	d00d      	beq.n	400bee <pio_configure+0x42>
  400bd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400bd6:	d00a      	beq.n	400bee <pio_configure+0x42>
  400bd8:	e03d      	b.n	400c56 <pio_configure+0xaa>
  400bda:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400bde:	d01a      	beq.n	400c16 <pio_configure+0x6a>
  400be0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400be4:	d017      	beq.n	400c16 <pio_configure+0x6a>
  400be6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400bea:	d00e      	beq.n	400c0a <pio_configure+0x5e>
  400bec:	e033      	b.n	400c56 <pio_configure+0xaa>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400bee:	9a03      	ldr	r2, [sp, #12]
  400bf0:	9904      	ldr	r1, [sp, #16]
  400bf2:	9805      	ldr	r0, [sp, #20]
  400bf4:	4b1b      	ldr	r3, [pc, #108]	; (400c64 <pio_configure+0xb8>)
  400bf6:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  400bf8:	9b02      	ldr	r3, [sp, #8]
  400bfa:	f003 0301 	and.w	r3, r3, #1
  400bfe:	461a      	mov	r2, r3
  400c00:	9903      	ldr	r1, [sp, #12]
  400c02:	9805      	ldr	r0, [sp, #20]
  400c04:	4b18      	ldr	r3, [pc, #96]	; (400c68 <pio_configure+0xbc>)
  400c06:	4798      	blx	r3
		break;
  400c08:	e027      	b.n	400c5a <pio_configure+0xae>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400c0a:	9a02      	ldr	r2, [sp, #8]
  400c0c:	9903      	ldr	r1, [sp, #12]
  400c0e:	9805      	ldr	r0, [sp, #20]
  400c10:	4b16      	ldr	r3, [pc, #88]	; (400c6c <pio_configure+0xc0>)
  400c12:	4798      	blx	r3
		break;
  400c14:	e021      	b.n	400c5a <pio_configure+0xae>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400c16:	9b04      	ldr	r3, [sp, #16]
  400c18:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400c1c:	bf0c      	ite	eq
  400c1e:	2301      	moveq	r3, #1
  400c20:	2300      	movne	r3, #0
  400c22:	b2db      	uxtb	r3, r3
  400c24:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  400c26:	9b02      	ldr	r3, [sp, #8]
  400c28:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400c2c:	2b00      	cmp	r3, #0
  400c2e:	bf14      	ite	ne
  400c30:	2301      	movne	r3, #1
  400c32:	2300      	moveq	r3, #0
  400c34:	b2db      	uxtb	r3, r3
  400c36:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  400c38:	9b02      	ldr	r3, [sp, #8]
  400c3a:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400c3e:	2b00      	cmp	r3, #0
  400c40:	bf14      	ite	ne
  400c42:	2301      	movne	r3, #1
  400c44:	2300      	moveq	r3, #0
  400c46:	b2db      	uxtb	r3, r3
  400c48:	9300      	str	r3, [sp, #0]
  400c4a:	460b      	mov	r3, r1
  400c4c:	9903      	ldr	r1, [sp, #12]
  400c4e:	9805      	ldr	r0, [sp, #20]
  400c50:	4c07      	ldr	r4, [pc, #28]	; (400c70 <pio_configure+0xc4>)
  400c52:	47a0      	blx	r4
		break;
  400c54:	e001      	b.n	400c5a <pio_configure+0xae>

	default:
		return 0;
  400c56:	2300      	movs	r3, #0
  400c58:	e000      	b.n	400c5c <pio_configure+0xb0>
	}

	return 1;
  400c5a:	2301      	movs	r3, #1
}
  400c5c:	4618      	mov	r0, r3
  400c5e:	b006      	add	sp, #24
  400c60:	bd10      	pop	{r4, pc}
  400c62:	bf00      	nop
  400c64:	004009c7 	.word	0x004009c7
  400c68:	00400965 	.word	0x00400965
  400c6c:	00400acd 	.word	0x00400acd
  400c70:	00400b49 	.word	0x00400b49

00400c74 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400c74:	b084      	sub	sp, #16
  400c76:	9003      	str	r0, [sp, #12]
  400c78:	9102      	str	r1, [sp, #8]
  400c7a:	9201      	str	r2, [sp, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400c7c:	9b01      	ldr	r3, [sp, #4]
  400c7e:	f003 0310 	and.w	r3, r3, #16
  400c82:	2b00      	cmp	r3, #0
  400c84:	d020      	beq.n	400cc8 <pio_configure_interrupt+0x54>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400c86:	9b03      	ldr	r3, [sp, #12]
  400c88:	9a02      	ldr	r2, [sp, #8]
  400c8a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400c8e:	9b01      	ldr	r3, [sp, #4]
  400c90:	f003 0320 	and.w	r3, r3, #32
  400c94:	2b00      	cmp	r3, #0
  400c96:	d004      	beq.n	400ca2 <pio_configure_interrupt+0x2e>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400c98:	9b03      	ldr	r3, [sp, #12]
  400c9a:	9a02      	ldr	r2, [sp, #8]
  400c9c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400ca0:	e003      	b.n	400caa <pio_configure_interrupt+0x36>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400ca2:	9b03      	ldr	r3, [sp, #12]
  400ca4:	9a02      	ldr	r2, [sp, #8]
  400ca6:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400caa:	9b01      	ldr	r3, [sp, #4]
  400cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400cb0:	2b00      	cmp	r3, #0
  400cb2:	d004      	beq.n	400cbe <pio_configure_interrupt+0x4a>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400cb4:	9b03      	ldr	r3, [sp, #12]
  400cb6:	9a02      	ldr	r2, [sp, #8]
  400cb8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400cbc:	e008      	b.n	400cd0 <pio_configure_interrupt+0x5c>
			p_pio->PIO_LSR = ul_mask;
  400cbe:	9b03      	ldr	r3, [sp, #12]
  400cc0:	9a02      	ldr	r2, [sp, #8]
  400cc2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  400cc6:	e003      	b.n	400cd0 <pio_configure_interrupt+0x5c>
		p_pio->PIO_AIMDR = ul_mask;
  400cc8:	9b03      	ldr	r3, [sp, #12]
  400cca:	9a02      	ldr	r2, [sp, #8]
  400ccc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400cd0:	bf00      	nop
  400cd2:	b004      	add	sp, #16
  400cd4:	4770      	bx	lr

00400cd6 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400cd6:	b082      	sub	sp, #8
  400cd8:	9001      	str	r0, [sp, #4]
  400cda:	9100      	str	r1, [sp, #0]
	p_pio->PIO_IER = ul_mask;
  400cdc:	9b01      	ldr	r3, [sp, #4]
  400cde:	9a00      	ldr	r2, [sp, #0]
  400ce0:	641a      	str	r2, [r3, #64]	; 0x40
}
  400ce2:	bf00      	nop
  400ce4:	b002      	add	sp, #8
  400ce6:	4770      	bx	lr

00400ce8 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400ce8:	b082      	sub	sp, #8
  400cea:	9001      	str	r0, [sp, #4]
  400cec:	9100      	str	r1, [sp, #0]
	p_pio->PIO_IDR = ul_mask;
  400cee:	9b01      	ldr	r3, [sp, #4]
  400cf0:	9a00      	ldr	r2, [sp, #0]
  400cf2:	645a      	str	r2, [r3, #68]	; 0x44
}
  400cf4:	bf00      	nop
  400cf6:	b002      	add	sp, #8
  400cf8:	4770      	bx	lr

00400cfa <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400cfa:	b082      	sub	sp, #8
  400cfc:	9001      	str	r0, [sp, #4]
	return p_pio->PIO_ISR;
  400cfe:	9b01      	ldr	r3, [sp, #4]
  400d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400d02:	4618      	mov	r0, r3
  400d04:	b002      	add	sp, #8
  400d06:	4770      	bx	lr

00400d08 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400d08:	b082      	sub	sp, #8
  400d0a:	9001      	str	r0, [sp, #4]
	return p_pio->PIO_IMR;
  400d0c:	9b01      	ldr	r3, [sp, #4]
  400d0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400d10:	4618      	mov	r0, r3
  400d12:	b002      	add	sp, #8
  400d14:	4770      	bx	lr
	...

00400d18 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400d18:	b500      	push	{lr}
  400d1a:	b085      	sub	sp, #20
  400d1c:	9001      	str	r0, [sp, #4]
  400d1e:	9100      	str	r1, [sp, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400d20:	9801      	ldr	r0, [sp, #4]
  400d22:	4b27      	ldr	r3, [pc, #156]	; (400dc0 <pio_handler_process+0xa8>)
  400d24:	4798      	blx	r3
  400d26:	9003      	str	r0, [sp, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400d28:	9801      	ldr	r0, [sp, #4]
  400d2a:	4b26      	ldr	r3, [pc, #152]	; (400dc4 <pio_handler_process+0xac>)
  400d2c:	4798      	blx	r3
  400d2e:	4602      	mov	r2, r0
  400d30:	9b03      	ldr	r3, [sp, #12]
  400d32:	4013      	ands	r3, r2
  400d34:	9303      	str	r3, [sp, #12]

	/* Check pending events */
	if (status != 0) {
  400d36:	9b03      	ldr	r3, [sp, #12]
  400d38:	2b00      	cmp	r3, #0
  400d3a:	d03c      	beq.n	400db6 <pio_handler_process+0x9e>
		/* Find triggering source */
		i = 0;
  400d3c:	2300      	movs	r3, #0
  400d3e:	9302      	str	r3, [sp, #8]
		while (status != 0) {
  400d40:	e034      	b.n	400dac <pio_handler_process+0x94>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400d42:	4a21      	ldr	r2, [pc, #132]	; (400dc8 <pio_handler_process+0xb0>)
  400d44:	9b02      	ldr	r3, [sp, #8]
  400d46:	011b      	lsls	r3, r3, #4
  400d48:	4413      	add	r3, r2
  400d4a:	681a      	ldr	r2, [r3, #0]
  400d4c:	9b00      	ldr	r3, [sp, #0]
  400d4e:	429a      	cmp	r2, r3
  400d50:	d126      	bne.n	400da0 <pio_handler_process+0x88>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400d52:	4a1d      	ldr	r2, [pc, #116]	; (400dc8 <pio_handler_process+0xb0>)
  400d54:	9b02      	ldr	r3, [sp, #8]
  400d56:	011b      	lsls	r3, r3, #4
  400d58:	4413      	add	r3, r2
  400d5a:	3304      	adds	r3, #4
  400d5c:	681a      	ldr	r2, [r3, #0]
  400d5e:	9b03      	ldr	r3, [sp, #12]
  400d60:	4013      	ands	r3, r2
  400d62:	2b00      	cmp	r3, #0
  400d64:	d01c      	beq.n	400da0 <pio_handler_process+0x88>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400d66:	4a18      	ldr	r2, [pc, #96]	; (400dc8 <pio_handler_process+0xb0>)
  400d68:	9b02      	ldr	r3, [sp, #8]
  400d6a:	011b      	lsls	r3, r3, #4
  400d6c:	4413      	add	r3, r2
  400d6e:	330c      	adds	r3, #12
  400d70:	681b      	ldr	r3, [r3, #0]
  400d72:	4915      	ldr	r1, [pc, #84]	; (400dc8 <pio_handler_process+0xb0>)
  400d74:	9a02      	ldr	r2, [sp, #8]
  400d76:	0112      	lsls	r2, r2, #4
  400d78:	440a      	add	r2, r1
  400d7a:	6810      	ldr	r0, [r2, #0]
  400d7c:	4912      	ldr	r1, [pc, #72]	; (400dc8 <pio_handler_process+0xb0>)
  400d7e:	9a02      	ldr	r2, [sp, #8]
  400d80:	0112      	lsls	r2, r2, #4
  400d82:	440a      	add	r2, r1
  400d84:	3204      	adds	r2, #4
  400d86:	6812      	ldr	r2, [r2, #0]
  400d88:	4611      	mov	r1, r2
  400d8a:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400d8c:	4a0e      	ldr	r2, [pc, #56]	; (400dc8 <pio_handler_process+0xb0>)
  400d8e:	9b02      	ldr	r3, [sp, #8]
  400d90:	011b      	lsls	r3, r3, #4
  400d92:	4413      	add	r3, r2
  400d94:	3304      	adds	r3, #4
  400d96:	681b      	ldr	r3, [r3, #0]
  400d98:	43db      	mvns	r3, r3
  400d9a:	9a03      	ldr	r2, [sp, #12]
  400d9c:	4013      	ands	r3, r2
  400d9e:	9303      	str	r3, [sp, #12]
				}
			}
			i++;
  400da0:	9b02      	ldr	r3, [sp, #8]
  400da2:	3301      	adds	r3, #1
  400da4:	9302      	str	r3, [sp, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400da6:	9b02      	ldr	r3, [sp, #8]
  400da8:	2b06      	cmp	r3, #6
  400daa:	d803      	bhi.n	400db4 <pio_handler_process+0x9c>
		while (status != 0) {
  400dac:	9b03      	ldr	r3, [sp, #12]
  400dae:	2b00      	cmp	r3, #0
  400db0:	d1c7      	bne.n	400d42 <pio_handler_process+0x2a>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400db2:	e000      	b.n	400db6 <pio_handler_process+0x9e>
				break;
  400db4:	bf00      	nop
}
  400db6:	bf00      	nop
  400db8:	b005      	add	sp, #20
  400dba:	f85d fb04 	ldr.w	pc, [sp], #4
  400dbe:	bf00      	nop
  400dc0:	00400cfb 	.word	0x00400cfb
  400dc4:	00400d09 	.word	0x00400d09
  400dc8:	204009dc 	.word	0x204009dc

00400dcc <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400dcc:	b500      	push	{lr}
  400dce:	b087      	sub	sp, #28
  400dd0:	9003      	str	r0, [sp, #12]
  400dd2:	9102      	str	r1, [sp, #8]
  400dd4:	9201      	str	r2, [sp, #4]
  400dd6:	9300      	str	r3, [sp, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400dd8:	4b24      	ldr	r3, [pc, #144]	; (400e6c <pio_handler_set+0xa0>)
  400dda:	681b      	ldr	r3, [r3, #0]
  400ddc:	2b06      	cmp	r3, #6
  400dde:	d901      	bls.n	400de4 <pio_handler_set+0x18>
		return 1;
  400de0:	2301      	movs	r3, #1
  400de2:	e03e      	b.n	400e62 <pio_handler_set+0x96>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400de4:	2300      	movs	r3, #0
  400de6:	f88d 3017 	strb.w	r3, [sp, #23]
  400dea:	e014      	b.n	400e16 <pio_handler_set+0x4a>
		pSource = &(gs_interrupt_sources[i]);
  400dec:	f89d 3017 	ldrb.w	r3, [sp, #23]
  400df0:	011b      	lsls	r3, r3, #4
  400df2:	4a1f      	ldr	r2, [pc, #124]	; (400e70 <pio_handler_set+0xa4>)
  400df4:	4413      	add	r3, r2
  400df6:	9304      	str	r3, [sp, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400df8:	9b04      	ldr	r3, [sp, #16]
  400dfa:	681a      	ldr	r2, [r3, #0]
  400dfc:	9b02      	ldr	r3, [sp, #8]
  400dfe:	429a      	cmp	r2, r3
  400e00:	d104      	bne.n	400e0c <pio_handler_set+0x40>
  400e02:	9b04      	ldr	r3, [sp, #16]
  400e04:	685a      	ldr	r2, [r3, #4]
  400e06:	9b01      	ldr	r3, [sp, #4]
  400e08:	429a      	cmp	r2, r3
  400e0a:	d00b      	beq.n	400e24 <pio_handler_set+0x58>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400e0c:	f89d 3017 	ldrb.w	r3, [sp, #23]
  400e10:	3301      	adds	r3, #1
  400e12:	f88d 3017 	strb.w	r3, [sp, #23]
  400e16:	f89d 2017 	ldrb.w	r2, [sp, #23]
  400e1a:	4b14      	ldr	r3, [pc, #80]	; (400e6c <pio_handler_set+0xa0>)
  400e1c:	681b      	ldr	r3, [r3, #0]
  400e1e:	429a      	cmp	r2, r3
  400e20:	d9e4      	bls.n	400dec <pio_handler_set+0x20>
  400e22:	e000      	b.n	400e26 <pio_handler_set+0x5a>
			break;
  400e24:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400e26:	9b04      	ldr	r3, [sp, #16]
  400e28:	9a02      	ldr	r2, [sp, #8]
  400e2a:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400e2c:	9b04      	ldr	r3, [sp, #16]
  400e2e:	9a01      	ldr	r2, [sp, #4]
  400e30:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400e32:	9b04      	ldr	r3, [sp, #16]
  400e34:	9a00      	ldr	r2, [sp, #0]
  400e36:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400e38:	9b04      	ldr	r3, [sp, #16]
  400e3a:	9a08      	ldr	r2, [sp, #32]
  400e3c:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400e3e:	f89d 2017 	ldrb.w	r2, [sp, #23]
  400e42:	4b0a      	ldr	r3, [pc, #40]	; (400e6c <pio_handler_set+0xa0>)
  400e44:	681b      	ldr	r3, [r3, #0]
  400e46:	3301      	adds	r3, #1
  400e48:	429a      	cmp	r2, r3
  400e4a:	d104      	bne.n	400e56 <pio_handler_set+0x8a>
		gs_ul_nb_sources++;
  400e4c:	4b07      	ldr	r3, [pc, #28]	; (400e6c <pio_handler_set+0xa0>)
  400e4e:	681b      	ldr	r3, [r3, #0]
  400e50:	3301      	adds	r3, #1
  400e52:	4a06      	ldr	r2, [pc, #24]	; (400e6c <pio_handler_set+0xa0>)
  400e54:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400e56:	9a00      	ldr	r2, [sp, #0]
  400e58:	9901      	ldr	r1, [sp, #4]
  400e5a:	9803      	ldr	r0, [sp, #12]
  400e5c:	4b05      	ldr	r3, [pc, #20]	; (400e74 <pio_handler_set+0xa8>)
  400e5e:	4798      	blx	r3

	return 0;
  400e60:	2300      	movs	r3, #0
}
  400e62:	4618      	mov	r0, r3
  400e64:	b007      	add	sp, #28
  400e66:	f85d fb04 	ldr.w	pc, [sp], #4
  400e6a:	bf00      	nop
  400e6c:	20400a4c 	.word	0x20400a4c
  400e70:	204009dc 	.word	0x204009dc
  400e74:	00400c75 	.word	0x00400c75

00400e78 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e78:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400e7a:	210a      	movs	r1, #10
  400e7c:	4802      	ldr	r0, [pc, #8]	; (400e88 <PIOA_Handler+0x10>)
  400e7e:	4b03      	ldr	r3, [pc, #12]	; (400e8c <PIOA_Handler+0x14>)
  400e80:	4798      	blx	r3
}
  400e82:	bf00      	nop
  400e84:	bd08      	pop	{r3, pc}
  400e86:	bf00      	nop
  400e88:	400e0e00 	.word	0x400e0e00
  400e8c:	00400d19 	.word	0x00400d19

00400e90 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400e90:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400e92:	210b      	movs	r1, #11
  400e94:	4802      	ldr	r0, [pc, #8]	; (400ea0 <PIOB_Handler+0x10>)
  400e96:	4b03      	ldr	r3, [pc, #12]	; (400ea4 <PIOB_Handler+0x14>)
  400e98:	4798      	blx	r3
}
  400e9a:	bf00      	nop
  400e9c:	bd08      	pop	{r3, pc}
  400e9e:	bf00      	nop
  400ea0:	400e1000 	.word	0x400e1000
  400ea4:	00400d19 	.word	0x00400d19

00400ea8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400ea8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400eaa:	210c      	movs	r1, #12
  400eac:	4802      	ldr	r0, [pc, #8]	; (400eb8 <PIOC_Handler+0x10>)
  400eae:	4b03      	ldr	r3, [pc, #12]	; (400ebc <PIOC_Handler+0x14>)
  400eb0:	4798      	blx	r3
}
  400eb2:	bf00      	nop
  400eb4:	bd08      	pop	{r3, pc}
  400eb6:	bf00      	nop
  400eb8:	400e1200 	.word	0x400e1200
  400ebc:	00400d19 	.word	0x00400d19

00400ec0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400ec0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400ec2:	2110      	movs	r1, #16
  400ec4:	4802      	ldr	r0, [pc, #8]	; (400ed0 <PIOD_Handler+0x10>)
  400ec6:	4b03      	ldr	r3, [pc, #12]	; (400ed4 <PIOD_Handler+0x14>)
  400ec8:	4798      	blx	r3
}
  400eca:	bf00      	nop
  400ecc:	bd08      	pop	{r3, pc}
  400ece:	bf00      	nop
  400ed0:	400e1400 	.word	0x400e1400
  400ed4:	00400d19 	.word	0x00400d19

00400ed8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400ed8:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400eda:	2111      	movs	r1, #17
  400edc:	4802      	ldr	r0, [pc, #8]	; (400ee8 <PIOE_Handler+0x10>)
  400ede:	4b03      	ldr	r3, [pc, #12]	; (400eec <PIOE_Handler+0x14>)
  400ee0:	4798      	blx	r3
}
  400ee2:	bf00      	nop
  400ee4:	bd08      	pop	{r3, pc}
  400ee6:	bf00      	nop
  400ee8:	400e1600 	.word	0x400e1600
  400eec:	00400d19 	.word	0x00400d19

00400ef0 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400ef0:	b082      	sub	sp, #8
  400ef2:	9001      	str	r0, [sp, #4]
	switch (ul_div) {
  400ef4:	9b01      	ldr	r3, [sp, #4]
  400ef6:	3b01      	subs	r3, #1
  400ef8:	2b03      	cmp	r3, #3
  400efa:	d81a      	bhi.n	400f32 <pmc_mck_set_division+0x42>
  400efc:	a201      	add	r2, pc, #4	; (adr r2, 400f04 <pmc_mck_set_division+0x14>)
  400efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f02:	bf00      	nop
  400f04:	00400f15 	.word	0x00400f15
  400f08:	00400f1b 	.word	0x00400f1b
  400f0c:	00400f23 	.word	0x00400f23
  400f10:	00400f2b 	.word	0x00400f2b
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400f14:	2300      	movs	r3, #0
  400f16:	9301      	str	r3, [sp, #4]
			break;
  400f18:	e00e      	b.n	400f38 <pmc_mck_set_division+0x48>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400f1a:	f44f 7380 	mov.w	r3, #256	; 0x100
  400f1e:	9301      	str	r3, [sp, #4]
			break;
  400f20:	e00a      	b.n	400f38 <pmc_mck_set_division+0x48>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400f22:	f44f 7340 	mov.w	r3, #768	; 0x300
  400f26:	9301      	str	r3, [sp, #4]
			break;
  400f28:	e006      	b.n	400f38 <pmc_mck_set_division+0x48>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400f2a:	f44f 7300 	mov.w	r3, #512	; 0x200
  400f2e:	9301      	str	r3, [sp, #4]
			break;
  400f30:	e002      	b.n	400f38 <pmc_mck_set_division+0x48>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400f32:	2300      	movs	r3, #0
  400f34:	9301      	str	r3, [sp, #4]
			break;
  400f36:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400f38:	4908      	ldr	r1, [pc, #32]	; (400f5c <pmc_mck_set_division+0x6c>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400f3a:	4b08      	ldr	r3, [pc, #32]	; (400f5c <pmc_mck_set_division+0x6c>)
  400f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f3e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400f42:	9b01      	ldr	r3, [sp, #4]
  400f44:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400f46:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400f48:	bf00      	nop
  400f4a:	4b04      	ldr	r3, [pc, #16]	; (400f5c <pmc_mck_set_division+0x6c>)
  400f4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f4e:	f003 0308 	and.w	r3, r3, #8
  400f52:	2b00      	cmp	r3, #0
  400f54:	d0f9      	beq.n	400f4a <pmc_mck_set_division+0x5a>
}
  400f56:	bf00      	nop
  400f58:	b002      	add	sp, #8
  400f5a:	4770      	bx	lr
  400f5c:	400e0600 	.word	0x400e0600

00400f60 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400f60:	b084      	sub	sp, #16
  400f62:	9001      	str	r0, [sp, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400f64:	491b      	ldr	r1, [pc, #108]	; (400fd4 <pmc_switch_mck_to_pllack+0x74>)
  400f66:	4b1b      	ldr	r3, [pc, #108]	; (400fd4 <pmc_switch_mck_to_pllack+0x74>)
  400f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f6a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400f6e:	9b01      	ldr	r3, [sp, #4]
  400f70:	4313      	orrs	r3, r2
  400f72:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f78:	9303      	str	r3, [sp, #12]
  400f7a:	e007      	b.n	400f8c <pmc_switch_mck_to_pllack+0x2c>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f7c:	9b03      	ldr	r3, [sp, #12]
  400f7e:	2b00      	cmp	r3, #0
  400f80:	d101      	bne.n	400f86 <pmc_switch_mck_to_pllack+0x26>
			return 1;
  400f82:	2301      	movs	r3, #1
  400f84:	e023      	b.n	400fce <pmc_switch_mck_to_pllack+0x6e>
			--ul_timeout) {
  400f86:	9b03      	ldr	r3, [sp, #12]
  400f88:	3b01      	subs	r3, #1
  400f8a:	9303      	str	r3, [sp, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f8c:	4b11      	ldr	r3, [pc, #68]	; (400fd4 <pmc_switch_mck_to_pllack+0x74>)
  400f8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f90:	f003 0308 	and.w	r3, r3, #8
  400f94:	2b00      	cmp	r3, #0
  400f96:	d0f1      	beq.n	400f7c <pmc_switch_mck_to_pllack+0x1c>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400f98:	4a0e      	ldr	r2, [pc, #56]	; (400fd4 <pmc_switch_mck_to_pllack+0x74>)
  400f9a:	4b0e      	ldr	r3, [pc, #56]	; (400fd4 <pmc_switch_mck_to_pllack+0x74>)
  400f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400f9e:	f023 0303 	bic.w	r3, r3, #3
  400fa2:	f043 0302 	orr.w	r3, r3, #2
  400fa6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fa8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400fac:	9303      	str	r3, [sp, #12]
  400fae:	e007      	b.n	400fc0 <pmc_switch_mck_to_pllack+0x60>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400fb0:	9b03      	ldr	r3, [sp, #12]
  400fb2:	2b00      	cmp	r3, #0
  400fb4:	d101      	bne.n	400fba <pmc_switch_mck_to_pllack+0x5a>
			return 1;
  400fb6:	2301      	movs	r3, #1
  400fb8:	e009      	b.n	400fce <pmc_switch_mck_to_pllack+0x6e>
			--ul_timeout) {
  400fba:	9b03      	ldr	r3, [sp, #12]
  400fbc:	3b01      	subs	r3, #1
  400fbe:	9303      	str	r3, [sp, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fc0:	4b04      	ldr	r3, [pc, #16]	; (400fd4 <pmc_switch_mck_to_pllack+0x74>)
  400fc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400fc4:	f003 0308 	and.w	r3, r3, #8
  400fc8:	2b00      	cmp	r3, #0
  400fca:	d0f1      	beq.n	400fb0 <pmc_switch_mck_to_pllack+0x50>
		}
	}

	return 0;
  400fcc:	2300      	movs	r3, #0
}
  400fce:	4618      	mov	r0, r3
  400fd0:	b004      	add	sp, #16
  400fd2:	4770      	bx	lr
  400fd4:	400e0600 	.word	0x400e0600

00400fd8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400fd8:	b082      	sub	sp, #8
  400fda:	9001      	str	r0, [sp, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400fdc:	9b01      	ldr	r3, [sp, #4]
  400fde:	2b01      	cmp	r3, #1
  400fe0:	d105      	bne.n	400fee <pmc_switch_sclk_to_32kxtal+0x16>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400fe2:	4906      	ldr	r1, [pc, #24]	; (400ffc <pmc_switch_sclk_to_32kxtal+0x24>)
  400fe4:	4b05      	ldr	r3, [pc, #20]	; (400ffc <pmc_switch_sclk_to_32kxtal+0x24>)
  400fe6:	689a      	ldr	r2, [r3, #8]
  400fe8:	4b05      	ldr	r3, [pc, #20]	; (401000 <pmc_switch_sclk_to_32kxtal+0x28>)
  400fea:	4313      	orrs	r3, r2
  400fec:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400fee:	4b03      	ldr	r3, [pc, #12]	; (400ffc <pmc_switch_sclk_to_32kxtal+0x24>)
  400ff0:	4a04      	ldr	r2, [pc, #16]	; (401004 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400ff2:	601a      	str	r2, [r3, #0]
}
  400ff4:	bf00      	nop
  400ff6:	b002      	add	sp, #8
  400ff8:	4770      	bx	lr
  400ffa:	bf00      	nop
  400ffc:	400e1810 	.word	0x400e1810
  401000:	a5100000 	.word	0xa5100000
  401004:	a5000008 	.word	0xa5000008

00401008 <pmc_osc_is_ready_32kxtal>:
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401008:	4b08      	ldr	r3, [pc, #32]	; (40102c <pmc_osc_is_ready_32kxtal+0x24>)
  40100a:	695b      	ldr	r3, [r3, #20]
  40100c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401010:	2b00      	cmp	r3, #0
  401012:	d007      	beq.n	401024 <pmc_osc_is_ready_32kxtal+0x1c>
  401014:	4b06      	ldr	r3, [pc, #24]	; (401030 <pmc_osc_is_ready_32kxtal+0x28>)
  401016:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401018:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40101c:	2b00      	cmp	r3, #0
  40101e:	d001      	beq.n	401024 <pmc_osc_is_ready_32kxtal+0x1c>
  401020:	2301      	movs	r3, #1
  401022:	e000      	b.n	401026 <pmc_osc_is_ready_32kxtal+0x1e>
  401024:	2300      	movs	r3, #0
}
  401026:	4618      	mov	r0, r3
  401028:	4770      	bx	lr
  40102a:	bf00      	nop
  40102c:	400e1810 	.word	0x400e1810
  401030:	400e0600 	.word	0x400e0600

00401034 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401034:	b082      	sub	sp, #8
  401036:	9001      	str	r0, [sp, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401038:	4914      	ldr	r1, [pc, #80]	; (40108c <pmc_switch_mainck_to_fastrc+0x58>)
  40103a:	4b14      	ldr	r3, [pc, #80]	; (40108c <pmc_switch_mainck_to_fastrc+0x58>)
  40103c:	6a1a      	ldr	r2, [r3, #32]
  40103e:	4b14      	ldr	r3, [pc, #80]	; (401090 <pmc_switch_mainck_to_fastrc+0x5c>)
  401040:	4313      	orrs	r3, r2
  401042:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401044:	bf00      	nop
  401046:	4b11      	ldr	r3, [pc, #68]	; (40108c <pmc_switch_mainck_to_fastrc+0x58>)
  401048:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40104a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40104e:	2b00      	cmp	r3, #0
  401050:	d0f9      	beq.n	401046 <pmc_switch_mainck_to_fastrc+0x12>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401052:	490e      	ldr	r1, [pc, #56]	; (40108c <pmc_switch_mainck_to_fastrc+0x58>)
  401054:	4b0d      	ldr	r3, [pc, #52]	; (40108c <pmc_switch_mainck_to_fastrc+0x58>)
  401056:	6a1a      	ldr	r2, [r3, #32]
  401058:	4b0e      	ldr	r3, [pc, #56]	; (401094 <pmc_switch_mainck_to_fastrc+0x60>)
  40105a:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  40105c:	9a01      	ldr	r2, [sp, #4]
  40105e:	4313      	orrs	r3, r2
  401060:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401064:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401066:	bf00      	nop
  401068:	4b08      	ldr	r3, [pc, #32]	; (40108c <pmc_switch_mainck_to_fastrc+0x58>)
  40106a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40106c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401070:	2b00      	cmp	r3, #0
  401072:	d0f9      	beq.n	401068 <pmc_switch_mainck_to_fastrc+0x34>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401074:	4905      	ldr	r1, [pc, #20]	; (40108c <pmc_switch_mainck_to_fastrc+0x58>)
  401076:	4b05      	ldr	r3, [pc, #20]	; (40108c <pmc_switch_mainck_to_fastrc+0x58>)
  401078:	6a1a      	ldr	r2, [r3, #32]
  40107a:	4b07      	ldr	r3, [pc, #28]	; (401098 <pmc_switch_mainck_to_fastrc+0x64>)
  40107c:	4013      	ands	r3, r2
  40107e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401082:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401084:	bf00      	nop
  401086:	b002      	add	sp, #8
  401088:	4770      	bx	lr
  40108a:	bf00      	nop
  40108c:	400e0600 	.word	0x400e0600
  401090:	00370008 	.word	0x00370008
  401094:	ffc8ff8f 	.word	0xffc8ff8f
  401098:	fec8ffff 	.word	0xfec8ffff

0040109c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  40109c:	b082      	sub	sp, #8
  40109e:	9001      	str	r0, [sp, #4]
  4010a0:	9100      	str	r1, [sp, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4010a2:	9b01      	ldr	r3, [sp, #4]
  4010a4:	2b00      	cmp	r3, #0
  4010a6:	d008      	beq.n	4010ba <pmc_switch_mainck_to_xtal+0x1e>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010a8:	4912      	ldr	r1, [pc, #72]	; (4010f4 <pmc_switch_mainck_to_xtal+0x58>)
  4010aa:	4b12      	ldr	r3, [pc, #72]	; (4010f4 <pmc_switch_mainck_to_xtal+0x58>)
  4010ac:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4010ae:	4a12      	ldr	r2, [pc, #72]	; (4010f8 <pmc_switch_mainck_to_xtal+0x5c>)
  4010b0:	401a      	ands	r2, r3
  4010b2:	4b12      	ldr	r3, [pc, #72]	; (4010fc <pmc_switch_mainck_to_xtal+0x60>)
  4010b4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010b6:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4010b8:	e018      	b.n	4010ec <pmc_switch_mainck_to_xtal+0x50>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010ba:	490e      	ldr	r1, [pc, #56]	; (4010f4 <pmc_switch_mainck_to_xtal+0x58>)
  4010bc:	4b0d      	ldr	r3, [pc, #52]	; (4010f4 <pmc_switch_mainck_to_xtal+0x58>)
  4010be:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4010c0:	4b0f      	ldr	r3, [pc, #60]	; (401100 <pmc_switch_mainck_to_xtal+0x64>)
  4010c2:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4010c4:	9a00      	ldr	r2, [sp, #0]
  4010c6:	0212      	lsls	r2, r2, #8
  4010c8:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4010ca:	431a      	orrs	r2, r3
  4010cc:	4b0d      	ldr	r3, [pc, #52]	; (401104 <pmc_switch_mainck_to_xtal+0x68>)
  4010ce:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010d0:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4010d2:	bf00      	nop
  4010d4:	4b07      	ldr	r3, [pc, #28]	; (4010f4 <pmc_switch_mainck_to_xtal+0x58>)
  4010d6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4010d8:	f003 0301 	and.w	r3, r3, #1
  4010dc:	2b00      	cmp	r3, #0
  4010de:	d0f9      	beq.n	4010d4 <pmc_switch_mainck_to_xtal+0x38>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4010e0:	4904      	ldr	r1, [pc, #16]	; (4010f4 <pmc_switch_mainck_to_xtal+0x58>)
  4010e2:	4b04      	ldr	r3, [pc, #16]	; (4010f4 <pmc_switch_mainck_to_xtal+0x58>)
  4010e4:	6a1a      	ldr	r2, [r3, #32]
  4010e6:	4b08      	ldr	r3, [pc, #32]	; (401108 <pmc_switch_mainck_to_xtal+0x6c>)
  4010e8:	4313      	orrs	r3, r2
  4010ea:	620b      	str	r3, [r1, #32]
}
  4010ec:	bf00      	nop
  4010ee:	b002      	add	sp, #8
  4010f0:	4770      	bx	lr
  4010f2:	bf00      	nop
  4010f4:	400e0600 	.word	0x400e0600
  4010f8:	fec8fffc 	.word	0xfec8fffc
  4010fc:	01370002 	.word	0x01370002
  401100:	ffc8fffc 	.word	0xffc8fffc
  401104:	00370001 	.word	0x00370001
  401108:	01370000 	.word	0x01370000

0040110c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40110c:	4b02      	ldr	r3, [pc, #8]	; (401118 <pmc_osc_is_ready_mainck+0xc>)
  40110e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401110:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401114:	4618      	mov	r0, r3
  401116:	4770      	bx	lr
  401118:	400e0600 	.word	0x400e0600

0040111c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40111c:	4b02      	ldr	r3, [pc, #8]	; (401128 <pmc_disable_pllack+0xc>)
  40111e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401122:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401124:	bf00      	nop
  401126:	4770      	bx	lr
  401128:	400e0600 	.word	0x400e0600

0040112c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40112c:	4b02      	ldr	r3, [pc, #8]	; (401138 <pmc_is_locked_pllack+0xc>)
  40112e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401130:	f003 0302 	and.w	r3, r3, #2
}
  401134:	4618      	mov	r0, r3
  401136:	4770      	bx	lr
  401138:	400e0600 	.word	0x400e0600

0040113c <pmc_is_locked_upll>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  40113c:	4b02      	ldr	r3, [pc, #8]	; (401148 <pmc_is_locked_upll+0xc>)
  40113e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401140:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  401144:	4618      	mov	r0, r3
  401146:	4770      	bx	lr
  401148:	400e0600 	.word	0x400e0600

0040114c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  40114c:	b082      	sub	sp, #8
  40114e:	9001      	str	r0, [sp, #4]
	if (ul_id > MAX_PERIPH_ID) {
  401150:	9b01      	ldr	r3, [sp, #4]
  401152:	2b3f      	cmp	r3, #63	; 0x3f
  401154:	d901      	bls.n	40115a <pmc_enable_periph_clk+0xe>
		return 1;
  401156:	2301      	movs	r3, #1
  401158:	e02f      	b.n	4011ba <pmc_enable_periph_clk+0x6e>
	}

	if (ul_id < 32) {
  40115a:	9b01      	ldr	r3, [sp, #4]
  40115c:	2b1f      	cmp	r3, #31
  40115e:	d813      	bhi.n	401188 <pmc_enable_periph_clk+0x3c>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401160:	4b17      	ldr	r3, [pc, #92]	; (4011c0 <pmc_enable_periph_clk+0x74>)
  401162:	699a      	ldr	r2, [r3, #24]
  401164:	2101      	movs	r1, #1
  401166:	9b01      	ldr	r3, [sp, #4]
  401168:	fa01 f303 	lsl.w	r3, r1, r3
  40116c:	401a      	ands	r2, r3
  40116e:	2101      	movs	r1, #1
  401170:	9b01      	ldr	r3, [sp, #4]
  401172:	fa01 f303 	lsl.w	r3, r1, r3
  401176:	429a      	cmp	r2, r3
  401178:	d01e      	beq.n	4011b8 <pmc_enable_periph_clk+0x6c>
			PMC->PMC_PCER0 = 1 << ul_id;
  40117a:	4a11      	ldr	r2, [pc, #68]	; (4011c0 <pmc_enable_periph_clk+0x74>)
  40117c:	2101      	movs	r1, #1
  40117e:	9b01      	ldr	r3, [sp, #4]
  401180:	fa01 f303 	lsl.w	r3, r1, r3
  401184:	6113      	str	r3, [r2, #16]
  401186:	e017      	b.n	4011b8 <pmc_enable_periph_clk+0x6c>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401188:	9b01      	ldr	r3, [sp, #4]
  40118a:	3b20      	subs	r3, #32
  40118c:	9301      	str	r3, [sp, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40118e:	4b0c      	ldr	r3, [pc, #48]	; (4011c0 <pmc_enable_periph_clk+0x74>)
  401190:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401194:	2101      	movs	r1, #1
  401196:	9b01      	ldr	r3, [sp, #4]
  401198:	fa01 f303 	lsl.w	r3, r1, r3
  40119c:	401a      	ands	r2, r3
  40119e:	2101      	movs	r1, #1
  4011a0:	9b01      	ldr	r3, [sp, #4]
  4011a2:	fa01 f303 	lsl.w	r3, r1, r3
  4011a6:	429a      	cmp	r2, r3
  4011a8:	d006      	beq.n	4011b8 <pmc_enable_periph_clk+0x6c>
			PMC->PMC_PCER1 = 1 << ul_id;
  4011aa:	4a05      	ldr	r2, [pc, #20]	; (4011c0 <pmc_enable_periph_clk+0x74>)
  4011ac:	2101      	movs	r1, #1
  4011ae:	9b01      	ldr	r3, [sp, #4]
  4011b0:	fa01 f303 	lsl.w	r3, r1, r3
  4011b4:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4011b8:	2300      	movs	r3, #0
}
  4011ba:	4618      	mov	r0, r3
  4011bc:	b002      	add	sp, #8
  4011be:	4770      	bx	lr
  4011c0:	400e0600 	.word	0x400e0600

004011c4 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4011c4:	b084      	sub	sp, #16
  4011c6:	9001      	str	r0, [sp, #4]
  4011c8:	9100      	str	r1, [sp, #0]
	uint32_t cd = 0;
  4011ca:	2300      	movs	r3, #0
  4011cc:	9303      	str	r3, [sp, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4011ce:	9b01      	ldr	r3, [sp, #4]
  4011d0:	22ac      	movs	r2, #172	; 0xac
  4011d2:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4011d4:	9b00      	ldr	r3, [sp, #0]
  4011d6:	681a      	ldr	r2, [r3, #0]
  4011d8:	9b00      	ldr	r3, [sp, #0]
  4011da:	685b      	ldr	r3, [r3, #4]
  4011dc:	fbb2 f3f3 	udiv	r3, r2, r3
  4011e0:	091b      	lsrs	r3, r3, #4
  4011e2:	9303      	str	r3, [sp, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4011e4:	9b03      	ldr	r3, [sp, #12]
  4011e6:	2b00      	cmp	r3, #0
  4011e8:	d003      	beq.n	4011f2 <uart_init+0x2e>
  4011ea:	9b03      	ldr	r3, [sp, #12]
  4011ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4011f0:	d301      	bcc.n	4011f6 <uart_init+0x32>
		return 1;
  4011f2:	2301      	movs	r3, #1
  4011f4:	e00a      	b.n	40120c <uart_init+0x48>

	p_uart->UART_BRGR = cd;
  4011f6:	9b01      	ldr	r3, [sp, #4]
  4011f8:	9a03      	ldr	r2, [sp, #12]
  4011fa:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4011fc:	9b00      	ldr	r3, [sp, #0]
  4011fe:	689a      	ldr	r2, [r3, #8]
  401200:	9b01      	ldr	r3, [sp, #4]
  401202:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401204:	9b01      	ldr	r3, [sp, #4]
  401206:	2250      	movs	r2, #80	; 0x50
  401208:	601a      	str	r2, [r3, #0]

	return 0;
  40120a:	2300      	movs	r3, #0
}
  40120c:	4618      	mov	r0, r3
  40120e:	b004      	add	sp, #16
  401210:	4770      	bx	lr

00401212 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401212:	b082      	sub	sp, #8
  401214:	9001      	str	r0, [sp, #4]
  401216:	460b      	mov	r3, r1
  401218:	f88d 3003 	strb.w	r3, [sp, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40121c:	9b01      	ldr	r3, [sp, #4]
  40121e:	695b      	ldr	r3, [r3, #20]
  401220:	f003 0302 	and.w	r3, r3, #2
  401224:	2b00      	cmp	r3, #0
  401226:	d101      	bne.n	40122c <uart_write+0x1a>
		return 1;
  401228:	2301      	movs	r3, #1
  40122a:	e004      	b.n	401236 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  40122c:	f89d 2003 	ldrb.w	r2, [sp, #3]
  401230:	9b01      	ldr	r3, [sp, #4]
  401232:	61da      	str	r2, [r3, #28]
	return 0;
  401234:	2300      	movs	r3, #0
}
  401236:	4618      	mov	r0, r3
  401238:	b002      	add	sp, #8
  40123a:	4770      	bx	lr

0040123c <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  40123c:	b082      	sub	sp, #8
  40123e:	9001      	str	r0, [sp, #4]
  401240:	9100      	str	r1, [sp, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401242:	9b01      	ldr	r3, [sp, #4]
  401244:	695b      	ldr	r3, [r3, #20]
  401246:	f003 0301 	and.w	r3, r3, #1
  40124a:	2b00      	cmp	r3, #0
  40124c:	d101      	bne.n	401252 <uart_read+0x16>
		return 1;
  40124e:	2301      	movs	r3, #1
  401250:	e005      	b.n	40125e <uart_read+0x22>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401252:	9b01      	ldr	r3, [sp, #4]
  401254:	699b      	ldr	r3, [r3, #24]
  401256:	b2da      	uxtb	r2, r3
  401258:	9b00      	ldr	r3, [sp, #0]
  40125a:	701a      	strb	r2, [r3, #0]
	return 0;
  40125c:	2300      	movs	r3, #0
}
  40125e:	4618      	mov	r0, r3
  401260:	b002      	add	sp, #8
  401262:	4770      	bx	lr

00401264 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401264:	b088      	sub	sp, #32
  401266:	9003      	str	r0, [sp, #12]
  401268:	9102      	str	r1, [sp, #8]
  40126a:	9201      	str	r2, [sp, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40126c:	9b02      	ldr	r3, [sp, #8]
  40126e:	011a      	lsls	r2, r3, #4
  401270:	9b01      	ldr	r3, [sp, #4]
  401272:	429a      	cmp	r2, r3
  401274:	d802      	bhi.n	40127c <usart_set_async_baudrate+0x18>
		over = HIGH_FRQ_SAMPLE_DIV;
  401276:	2310      	movs	r3, #16
  401278:	9307      	str	r3, [sp, #28]
  40127a:	e001      	b.n	401280 <usart_set_async_baudrate+0x1c>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  40127c:	2308      	movs	r3, #8
  40127e:	9307      	str	r3, [sp, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401280:	9b01      	ldr	r3, [sp, #4]
  401282:	00da      	lsls	r2, r3, #3
  401284:	9b07      	ldr	r3, [sp, #28]
  401286:	9902      	ldr	r1, [sp, #8]
  401288:	fb01 f303 	mul.w	r3, r1, r3
  40128c:	085b      	lsrs	r3, r3, #1
  40128e:	441a      	add	r2, r3
  401290:	9b07      	ldr	r3, [sp, #28]
  401292:	9902      	ldr	r1, [sp, #8]
  401294:	fb01 f303 	mul.w	r3, r1, r3
  401298:	fbb2 f3f3 	udiv	r3, r2, r3
  40129c:	9306      	str	r3, [sp, #24]
	cd = cd_fp >> 3;
  40129e:	9b06      	ldr	r3, [sp, #24]
  4012a0:	08db      	lsrs	r3, r3, #3
  4012a2:	9305      	str	r3, [sp, #20]
	fp = cd_fp & 0x07;
  4012a4:	9b06      	ldr	r3, [sp, #24]
  4012a6:	f003 0307 	and.w	r3, r3, #7
  4012aa:	9304      	str	r3, [sp, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4012ac:	9b05      	ldr	r3, [sp, #20]
  4012ae:	2b00      	cmp	r3, #0
  4012b0:	d003      	beq.n	4012ba <usart_set_async_baudrate+0x56>
  4012b2:	9b05      	ldr	r3, [sp, #20]
  4012b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4012b8:	d301      	bcc.n	4012be <usart_set_async_baudrate+0x5a>
		return 1;
  4012ba:	2301      	movs	r3, #1
  4012bc:	e00f      	b.n	4012de <usart_set_async_baudrate+0x7a>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  4012be:	9b07      	ldr	r3, [sp, #28]
  4012c0:	2b08      	cmp	r3, #8
  4012c2:	d105      	bne.n	4012d0 <usart_set_async_baudrate+0x6c>
		p_usart->US_MR |= US_MR_OVER;
  4012c4:	9b03      	ldr	r3, [sp, #12]
  4012c6:	685b      	ldr	r3, [r3, #4]
  4012c8:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  4012cc:	9b03      	ldr	r3, [sp, #12]
  4012ce:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4012d0:	9b04      	ldr	r3, [sp, #16]
  4012d2:	041a      	lsls	r2, r3, #16
  4012d4:	9b05      	ldr	r3, [sp, #20]
  4012d6:	431a      	orrs	r2, r3
  4012d8:	9b03      	ldr	r3, [sp, #12]
  4012da:	621a      	str	r2, [r3, #32]

	return 0;
  4012dc:	2300      	movs	r3, #0
}
  4012de:	4618      	mov	r0, r3
  4012e0:	b008      	add	sp, #32
  4012e2:	4770      	bx	lr

004012e4 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4012e4:	b500      	push	{lr}
  4012e6:	b083      	sub	sp, #12
  4012e8:	9001      	str	r0, [sp, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4012ea:	9801      	ldr	r0, [sp, #4]
  4012ec:	4b0d      	ldr	r3, [pc, #52]	; (401324 <usart_reset+0x40>)
  4012ee:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4012f0:	9b01      	ldr	r3, [sp, #4]
  4012f2:	2200      	movs	r2, #0
  4012f4:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4012f6:	9b01      	ldr	r3, [sp, #4]
  4012f8:	2200      	movs	r2, #0
  4012fa:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4012fc:	9b01      	ldr	r3, [sp, #4]
  4012fe:	2200      	movs	r2, #0
  401300:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401302:	9801      	ldr	r0, [sp, #4]
  401304:	4b08      	ldr	r3, [pc, #32]	; (401328 <usart_reset+0x44>)
  401306:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401308:	9801      	ldr	r0, [sp, #4]
  40130a:	4b08      	ldr	r3, [pc, #32]	; (40132c <usart_reset+0x48>)
  40130c:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  40130e:	9801      	ldr	r0, [sp, #4]
  401310:	4b07      	ldr	r3, [pc, #28]	; (401330 <usart_reset+0x4c>)
  401312:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  401314:	9801      	ldr	r0, [sp, #4]
  401316:	4b07      	ldr	r3, [pc, #28]	; (401334 <usart_reset+0x50>)
  401318:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  40131a:	bf00      	nop
  40131c:	b003      	add	sp, #12
  40131e:	f85d fb04 	ldr.w	pc, [sp], #4
  401322:	bf00      	nop
  401324:	00401471 	.word	0x00401471
  401328:	004013c9 	.word	0x004013c9
  40132c:	004013e9 	.word	0x004013e9
  401330:	004013f9 	.word	0x004013f9
  401334:	0040140b 	.word	0x0040140b

00401338 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401338:	b500      	push	{lr}
  40133a:	b085      	sub	sp, #20
  40133c:	9003      	str	r0, [sp, #12]
  40133e:	9102      	str	r1, [sp, #8]
  401340:	9201      	str	r2, [sp, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401342:	9803      	ldr	r0, [sp, #12]
  401344:	4b19      	ldr	r3, [pc, #100]	; (4013ac <usart_init_rs232+0x74>)
  401346:	4798      	blx	r3

	ul_reg_val = 0;
  401348:	4b19      	ldr	r3, [pc, #100]	; (4013b0 <usart_init_rs232+0x78>)
  40134a:	2200      	movs	r2, #0
  40134c:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40134e:	9b02      	ldr	r3, [sp, #8]
  401350:	2b00      	cmp	r3, #0
  401352:	d009      	beq.n	401368 <usart_init_rs232+0x30>
  401354:	9b02      	ldr	r3, [sp, #8]
  401356:	681b      	ldr	r3, [r3, #0]
  401358:	9a01      	ldr	r2, [sp, #4]
  40135a:	4619      	mov	r1, r3
  40135c:	9803      	ldr	r0, [sp, #12]
  40135e:	4b15      	ldr	r3, [pc, #84]	; (4013b4 <usart_init_rs232+0x7c>)
  401360:	4798      	blx	r3
  401362:	4603      	mov	r3, r0
  401364:	2b00      	cmp	r3, #0
  401366:	d001      	beq.n	40136c <usart_init_rs232+0x34>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401368:	2301      	movs	r3, #1
  40136a:	e01b      	b.n	4013a4 <usart_init_rs232+0x6c>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40136c:	9b02      	ldr	r3, [sp, #8]
  40136e:	685a      	ldr	r2, [r3, #4]
  401370:	9b02      	ldr	r3, [sp, #8]
  401372:	689b      	ldr	r3, [r3, #8]
  401374:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401376:	9b02      	ldr	r3, [sp, #8]
  401378:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40137a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40137c:	9b02      	ldr	r3, [sp, #8]
  40137e:	68db      	ldr	r3, [r3, #12]
  401380:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401382:	4b0b      	ldr	r3, [pc, #44]	; (4013b0 <usart_init_rs232+0x78>)
  401384:	681b      	ldr	r3, [r3, #0]
  401386:	4313      	orrs	r3, r2
  401388:	4a09      	ldr	r2, [pc, #36]	; (4013b0 <usart_init_rs232+0x78>)
  40138a:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40138c:	4b08      	ldr	r3, [pc, #32]	; (4013b0 <usart_init_rs232+0x78>)
  40138e:	681b      	ldr	r3, [r3, #0]
  401390:	4a07      	ldr	r2, [pc, #28]	; (4013b0 <usart_init_rs232+0x78>)
  401392:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401394:	9b03      	ldr	r3, [sp, #12]
  401396:	685a      	ldr	r2, [r3, #4]
  401398:	4b05      	ldr	r3, [pc, #20]	; (4013b0 <usart_init_rs232+0x78>)
  40139a:	681b      	ldr	r3, [r3, #0]
  40139c:	431a      	orrs	r2, r3
  40139e:	9b03      	ldr	r3, [sp, #12]
  4013a0:	605a      	str	r2, [r3, #4]

	return 0;
  4013a2:	2300      	movs	r3, #0
}
  4013a4:	4618      	mov	r0, r3
  4013a6:	b005      	add	sp, #20
  4013a8:	f85d fb04 	ldr.w	pc, [sp], #4
  4013ac:	004012e5 	.word	0x004012e5
  4013b0:	20400a50 	.word	0x20400a50
  4013b4:	00401265 	.word	0x00401265

004013b8 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4013b8:	b082      	sub	sp, #8
  4013ba:	9001      	str	r0, [sp, #4]
	p_usart->US_CR = US_CR_TXEN;
  4013bc:	9b01      	ldr	r3, [sp, #4]
  4013be:	2240      	movs	r2, #64	; 0x40
  4013c0:	601a      	str	r2, [r3, #0]
}
  4013c2:	bf00      	nop
  4013c4:	b002      	add	sp, #8
  4013c6:	4770      	bx	lr

004013c8 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4013c8:	b082      	sub	sp, #8
  4013ca:	9001      	str	r0, [sp, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4013cc:	9b01      	ldr	r3, [sp, #4]
  4013ce:	2288      	movs	r2, #136	; 0x88
  4013d0:	601a      	str	r2, [r3, #0]
}
  4013d2:	bf00      	nop
  4013d4:	b002      	add	sp, #8
  4013d6:	4770      	bx	lr

004013d8 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4013d8:	b082      	sub	sp, #8
  4013da:	9001      	str	r0, [sp, #4]
	p_usart->US_CR = US_CR_RXEN;
  4013dc:	9b01      	ldr	r3, [sp, #4]
  4013de:	2210      	movs	r2, #16
  4013e0:	601a      	str	r2, [r3, #0]
}
  4013e2:	bf00      	nop
  4013e4:	b002      	add	sp, #8
  4013e6:	4770      	bx	lr

004013e8 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4013e8:	b082      	sub	sp, #8
  4013ea:	9001      	str	r0, [sp, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4013ec:	9b01      	ldr	r3, [sp, #4]
  4013ee:	2224      	movs	r2, #36	; 0x24
  4013f0:	601a      	str	r2, [r3, #0]
}
  4013f2:	bf00      	nop
  4013f4:	b002      	add	sp, #8
  4013f6:	4770      	bx	lr

004013f8 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4013f8:	b082      	sub	sp, #8
  4013fa:	9001      	str	r0, [sp, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4013fc:	9b01      	ldr	r3, [sp, #4]
  4013fe:	f44f 7280 	mov.w	r2, #256	; 0x100
  401402:	601a      	str	r2, [r3, #0]
}
  401404:	bf00      	nop
  401406:	b002      	add	sp, #8
  401408:	4770      	bx	lr

0040140a <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40140a:	b082      	sub	sp, #8
  40140c:	9001      	str	r0, [sp, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  40140e:	9b01      	ldr	r3, [sp, #4]
  401410:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401414:	601a      	str	r2, [r3, #0]
}
  401416:	bf00      	nop
  401418:	b002      	add	sp, #8
  40141a:	4770      	bx	lr

0040141c <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  40141c:	b082      	sub	sp, #8
  40141e:	9001      	str	r0, [sp, #4]
  401420:	9100      	str	r1, [sp, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401422:	9b01      	ldr	r3, [sp, #4]
  401424:	695b      	ldr	r3, [r3, #20]
  401426:	f003 0302 	and.w	r3, r3, #2
  40142a:	2b00      	cmp	r3, #0
  40142c:	d101      	bne.n	401432 <usart_write+0x16>
		return 1;
  40142e:	2301      	movs	r3, #1
  401430:	e005      	b.n	40143e <usart_write+0x22>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401432:	9b00      	ldr	r3, [sp, #0]
  401434:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401438:	9b01      	ldr	r3, [sp, #4]
  40143a:	61da      	str	r2, [r3, #28]
	return 0;
  40143c:	2300      	movs	r3, #0
}
  40143e:	4618      	mov	r0, r3
  401440:	b002      	add	sp, #8
  401442:	4770      	bx	lr

00401444 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401444:	b082      	sub	sp, #8
  401446:	9001      	str	r0, [sp, #4]
  401448:	9100      	str	r1, [sp, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40144a:	9b01      	ldr	r3, [sp, #4]
  40144c:	695b      	ldr	r3, [r3, #20]
  40144e:	f003 0301 	and.w	r3, r3, #1
  401452:	2b00      	cmp	r3, #0
  401454:	d101      	bne.n	40145a <usart_read+0x16>
		return 1;
  401456:	2301      	movs	r3, #1
  401458:	e006      	b.n	401468 <usart_read+0x24>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40145a:	9b01      	ldr	r3, [sp, #4]
  40145c:	699b      	ldr	r3, [r3, #24]
  40145e:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401462:	9b00      	ldr	r3, [sp, #0]
  401464:	601a      	str	r2, [r3, #0]

	return 0;
  401466:	2300      	movs	r3, #0
}
  401468:	4618      	mov	r0, r3
  40146a:	b002      	add	sp, #8
  40146c:	4770      	bx	lr
	...

00401470 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401470:	b082      	sub	sp, #8
  401472:	9001      	str	r0, [sp, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401474:	9b01      	ldr	r3, [sp, #4]
  401476:	4a03      	ldr	r2, [pc, #12]	; (401484 <usart_disable_writeprotect+0x14>)
  401478:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  40147c:	bf00      	nop
  40147e:	b002      	add	sp, #8
  401480:	4770      	bx	lr
  401482:	bf00      	nop
  401484:	55534100 	.word	0x55534100

00401488 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401488:	b082      	sub	sp, #8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40148a:	f3ef 8310 	mrs	r3, PRIMASK
  40148e:	9301      	str	r3, [sp, #4]
  return(result);
  401490:	9b01      	ldr	r3, [sp, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401492:	2b00      	cmp	r3, #0
  401494:	bf0c      	ite	eq
  401496:	2301      	moveq	r3, #1
  401498:	2300      	movne	r3, #0
  40149a:	b2db      	uxtb	r3, r3
  40149c:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  40149e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4014a0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4014a4:	4b03      	ldr	r3, [pc, #12]	; (4014b4 <cpu_irq_save+0x2c>)
  4014a6:	2200      	movs	r2, #0
  4014a8:	701a      	strb	r2, [r3, #0]
	return flags;
  4014aa:	9b00      	ldr	r3, [sp, #0]
}
  4014ac:	4618      	mov	r0, r3
  4014ae:	b002      	add	sp, #8
  4014b0:	4770      	bx	lr
  4014b2:	bf00      	nop
  4014b4:	2040000a 	.word	0x2040000a

004014b8 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4014b8:	b082      	sub	sp, #8
  4014ba:	9001      	str	r0, [sp, #4]
	return (flags);
  4014bc:	9b01      	ldr	r3, [sp, #4]
  4014be:	2b00      	cmp	r3, #0
  4014c0:	bf14      	ite	ne
  4014c2:	2301      	movne	r3, #1
  4014c4:	2300      	moveq	r3, #0
  4014c6:	b2db      	uxtb	r3, r3
}
  4014c8:	4618      	mov	r0, r3
  4014ca:	b002      	add	sp, #8
  4014cc:	4770      	bx	lr
	...

004014d0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4014d0:	b500      	push	{lr}
  4014d2:	b083      	sub	sp, #12
  4014d4:	9001      	str	r0, [sp, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4014d6:	9801      	ldr	r0, [sp, #4]
  4014d8:	4b07      	ldr	r3, [pc, #28]	; (4014f8 <cpu_irq_restore+0x28>)
  4014da:	4798      	blx	r3
  4014dc:	4603      	mov	r3, r0
  4014de:	2b00      	cmp	r3, #0
  4014e0:	d005      	beq.n	4014ee <cpu_irq_restore+0x1e>
		cpu_irq_enable();
  4014e2:	4b06      	ldr	r3, [pc, #24]	; (4014fc <cpu_irq_restore+0x2c>)
  4014e4:	2201      	movs	r2, #1
  4014e6:	701a      	strb	r2, [r3, #0]
  4014e8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4014ec:	b662      	cpsie	i
}
  4014ee:	bf00      	nop
  4014f0:	b003      	add	sp, #12
  4014f2:	f85d fb04 	ldr.w	pc, [sp], #4
  4014f6:	bf00      	nop
  4014f8:	004014b9 	.word	0x004014b9
  4014fc:	2040000a 	.word	0x2040000a

00401500 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401500:	b500      	push	{lr}
  401502:	b085      	sub	sp, #20
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  401504:	4b1e      	ldr	r3, [pc, #120]	; (401580 <Reset_Handler+0x80>)
  401506:	9303      	str	r3, [sp, #12]
        pDest = &_srelocate;
  401508:	4b1e      	ldr	r3, [pc, #120]	; (401584 <Reset_Handler+0x84>)
  40150a:	9302      	str	r3, [sp, #8]

        if (pSrc != pDest) {
  40150c:	9a03      	ldr	r2, [sp, #12]
  40150e:	9b02      	ldr	r3, [sp, #8]
  401510:	429a      	cmp	r2, r3
  401512:	d00c      	beq.n	40152e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401514:	e007      	b.n	401526 <Reset_Handler+0x26>
                        *pDest++ = *pSrc++;
  401516:	9b02      	ldr	r3, [sp, #8]
  401518:	1d1a      	adds	r2, r3, #4
  40151a:	9202      	str	r2, [sp, #8]
  40151c:	9a03      	ldr	r2, [sp, #12]
  40151e:	1d11      	adds	r1, r2, #4
  401520:	9103      	str	r1, [sp, #12]
  401522:	6812      	ldr	r2, [r2, #0]
  401524:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401526:	9b02      	ldr	r3, [sp, #8]
  401528:	4a17      	ldr	r2, [pc, #92]	; (401588 <Reset_Handler+0x88>)
  40152a:	4293      	cmp	r3, r2
  40152c:	d3f3      	bcc.n	401516 <Reset_Handler+0x16>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  40152e:	4b17      	ldr	r3, [pc, #92]	; (40158c <Reset_Handler+0x8c>)
  401530:	9302      	str	r3, [sp, #8]
  401532:	e004      	b.n	40153e <Reset_Handler+0x3e>
                *pDest++ = 0;
  401534:	9b02      	ldr	r3, [sp, #8]
  401536:	1d1a      	adds	r2, r3, #4
  401538:	9202      	str	r2, [sp, #8]
  40153a:	2200      	movs	r2, #0
  40153c:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  40153e:	9b02      	ldr	r3, [sp, #8]
  401540:	4a13      	ldr	r2, [pc, #76]	; (401590 <Reset_Handler+0x90>)
  401542:	4293      	cmp	r3, r2
  401544:	d3f6      	bcc.n	401534 <Reset_Handler+0x34>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401546:	4b13      	ldr	r3, [pc, #76]	; (401594 <Reset_Handler+0x94>)
  401548:	9303      	str	r3, [sp, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40154a:	4a13      	ldr	r2, [pc, #76]	; (401598 <Reset_Handler+0x98>)
  40154c:	9b03      	ldr	r3, [sp, #12]
  40154e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401552:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401554:	4b11      	ldr	r3, [pc, #68]	; (40159c <Reset_Handler+0x9c>)
  401556:	4798      	blx	r3
  401558:	9001      	str	r0, [sp, #4]
	REG_CPACR |=  (0xFu << 20);
  40155a:	4a11      	ldr	r2, [pc, #68]	; (4015a0 <Reset_Handler+0xa0>)
  40155c:	4b10      	ldr	r3, [pc, #64]	; (4015a0 <Reset_Handler+0xa0>)
  40155e:	681b      	ldr	r3, [r3, #0]
  401560:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401564:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401566:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40156a:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  40156e:	9801      	ldr	r0, [sp, #4]
  401570:	4b0c      	ldr	r3, [pc, #48]	; (4015a4 <Reset_Handler+0xa4>)
  401572:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401574:	4b0c      	ldr	r3, [pc, #48]	; (4015a8 <Reset_Handler+0xa8>)
  401576:	4798      	blx	r3

        /* Branch to main function */
        main();
  401578:	4b0c      	ldr	r3, [pc, #48]	; (4015ac <Reset_Handler+0xac>)
  40157a:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40157c:	e7fe      	b.n	40157c <Reset_Handler+0x7c>
  40157e:	bf00      	nop
  401580:	00407e70 	.word	0x00407e70
  401584:	20400000 	.word	0x20400000
  401588:	204009c0 	.word	0x204009c0
  40158c:	204009c0 	.word	0x204009c0
  401590:	20400c44 	.word	0x20400c44
  401594:	00400000 	.word	0x00400000
  401598:	e000ed00 	.word	0xe000ed00
  40159c:	00401489 	.word	0x00401489
  4015a0:	e000ed88 	.word	0xe000ed88
  4015a4:	004014d1 	.word	0x004014d1
  4015a8:	00404fd1 	.word	0x00404fd1
  4015ac:	00404c21 	.word	0x00404c21

004015b0 <Dummy_Handler>:
/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
        while (1) {
  4015b0:	e7fe      	b.n	4015b0 <Dummy_Handler>
	...

004015b4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4015b4:	4b50      	ldr	r3, [pc, #320]	; (4016f8 <SystemCoreClockUpdate+0x144>)
  4015b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4015b8:	f003 0303 	and.w	r3, r3, #3
  4015bc:	2b01      	cmp	r3, #1
  4015be:	d014      	beq.n	4015ea <SystemCoreClockUpdate+0x36>
  4015c0:	2b01      	cmp	r3, #1
  4015c2:	d302      	bcc.n	4015ca <SystemCoreClockUpdate+0x16>
  4015c4:	2b02      	cmp	r3, #2
  4015c6:	d038      	beq.n	40163a <SystemCoreClockUpdate+0x86>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4015c8:	e07a      	b.n	4016c0 <SystemCoreClockUpdate+0x10c>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4015ca:	4b4c      	ldr	r3, [pc, #304]	; (4016fc <SystemCoreClockUpdate+0x148>)
  4015cc:	695b      	ldr	r3, [r3, #20]
  4015ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4015d2:	2b00      	cmp	r3, #0
  4015d4:	d004      	beq.n	4015e0 <SystemCoreClockUpdate+0x2c>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4015d6:	4b4a      	ldr	r3, [pc, #296]	; (401700 <SystemCoreClockUpdate+0x14c>)
  4015d8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4015dc:	601a      	str	r2, [r3, #0]
    break;
  4015de:	e06f      	b.n	4016c0 <SystemCoreClockUpdate+0x10c>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4015e0:	4b47      	ldr	r3, [pc, #284]	; (401700 <SystemCoreClockUpdate+0x14c>)
  4015e2:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4015e6:	601a      	str	r2, [r3, #0]
    break;
  4015e8:	e06a      	b.n	4016c0 <SystemCoreClockUpdate+0x10c>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4015ea:	4b43      	ldr	r3, [pc, #268]	; (4016f8 <SystemCoreClockUpdate+0x144>)
  4015ec:	6a1b      	ldr	r3, [r3, #32]
  4015ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4015f2:	2b00      	cmp	r3, #0
  4015f4:	d003      	beq.n	4015fe <SystemCoreClockUpdate+0x4a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4015f6:	4b42      	ldr	r3, [pc, #264]	; (401700 <SystemCoreClockUpdate+0x14c>)
  4015f8:	4a42      	ldr	r2, [pc, #264]	; (401704 <SystemCoreClockUpdate+0x150>)
  4015fa:	601a      	str	r2, [r3, #0]
    break;
  4015fc:	e060      	b.n	4016c0 <SystemCoreClockUpdate+0x10c>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4015fe:	4b40      	ldr	r3, [pc, #256]	; (401700 <SystemCoreClockUpdate+0x14c>)
  401600:	4a41      	ldr	r2, [pc, #260]	; (401708 <SystemCoreClockUpdate+0x154>)
  401602:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401604:	4b3c      	ldr	r3, [pc, #240]	; (4016f8 <SystemCoreClockUpdate+0x144>)
  401606:	6a1b      	ldr	r3, [r3, #32]
  401608:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40160c:	2b10      	cmp	r3, #16
  40160e:	d004      	beq.n	40161a <SystemCoreClockUpdate+0x66>
  401610:	2b20      	cmp	r3, #32
  401612:	d008      	beq.n	401626 <SystemCoreClockUpdate+0x72>
  401614:	2b00      	cmp	r3, #0
  401616:	d00e      	beq.n	401636 <SystemCoreClockUpdate+0x82>
          break;
  401618:	e00e      	b.n	401638 <SystemCoreClockUpdate+0x84>
            SystemCoreClock *= 2U;
  40161a:	4b39      	ldr	r3, [pc, #228]	; (401700 <SystemCoreClockUpdate+0x14c>)
  40161c:	681b      	ldr	r3, [r3, #0]
  40161e:	005b      	lsls	r3, r3, #1
  401620:	4a37      	ldr	r2, [pc, #220]	; (401700 <SystemCoreClockUpdate+0x14c>)
  401622:	6013      	str	r3, [r2, #0]
          break;
  401624:	e008      	b.n	401638 <SystemCoreClockUpdate+0x84>
            SystemCoreClock *= 3U;
  401626:	4b36      	ldr	r3, [pc, #216]	; (401700 <SystemCoreClockUpdate+0x14c>)
  401628:	681a      	ldr	r2, [r3, #0]
  40162a:	4613      	mov	r3, r2
  40162c:	005b      	lsls	r3, r3, #1
  40162e:	4413      	add	r3, r2
  401630:	4a33      	ldr	r2, [pc, #204]	; (401700 <SystemCoreClockUpdate+0x14c>)
  401632:	6013      	str	r3, [r2, #0]
          break;
  401634:	e000      	b.n	401638 <SystemCoreClockUpdate+0x84>
          break;
  401636:	bf00      	nop
    break;
  401638:	e042      	b.n	4016c0 <SystemCoreClockUpdate+0x10c>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40163a:	4b2f      	ldr	r3, [pc, #188]	; (4016f8 <SystemCoreClockUpdate+0x144>)
  40163c:	6a1b      	ldr	r3, [r3, #32]
  40163e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401642:	2b00      	cmp	r3, #0
  401644:	d003      	beq.n	40164e <SystemCoreClockUpdate+0x9a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401646:	4b2e      	ldr	r3, [pc, #184]	; (401700 <SystemCoreClockUpdate+0x14c>)
  401648:	4a2e      	ldr	r2, [pc, #184]	; (401704 <SystemCoreClockUpdate+0x150>)
  40164a:	601a      	str	r2, [r3, #0]
  40164c:	e01c      	b.n	401688 <SystemCoreClockUpdate+0xd4>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40164e:	4b2c      	ldr	r3, [pc, #176]	; (401700 <SystemCoreClockUpdate+0x14c>)
  401650:	4a2d      	ldr	r2, [pc, #180]	; (401708 <SystemCoreClockUpdate+0x154>)
  401652:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401654:	4b28      	ldr	r3, [pc, #160]	; (4016f8 <SystemCoreClockUpdate+0x144>)
  401656:	6a1b      	ldr	r3, [r3, #32]
  401658:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40165c:	2b10      	cmp	r3, #16
  40165e:	d004      	beq.n	40166a <SystemCoreClockUpdate+0xb6>
  401660:	2b20      	cmp	r3, #32
  401662:	d008      	beq.n	401676 <SystemCoreClockUpdate+0xc2>
  401664:	2b00      	cmp	r3, #0
  401666:	d00e      	beq.n	401686 <SystemCoreClockUpdate+0xd2>
          break;
  401668:	e00e      	b.n	401688 <SystemCoreClockUpdate+0xd4>
            SystemCoreClock *= 2U;
  40166a:	4b25      	ldr	r3, [pc, #148]	; (401700 <SystemCoreClockUpdate+0x14c>)
  40166c:	681b      	ldr	r3, [r3, #0]
  40166e:	005b      	lsls	r3, r3, #1
  401670:	4a23      	ldr	r2, [pc, #140]	; (401700 <SystemCoreClockUpdate+0x14c>)
  401672:	6013      	str	r3, [r2, #0]
          break;
  401674:	e008      	b.n	401688 <SystemCoreClockUpdate+0xd4>
            SystemCoreClock *= 3U;
  401676:	4b22      	ldr	r3, [pc, #136]	; (401700 <SystemCoreClockUpdate+0x14c>)
  401678:	681a      	ldr	r2, [r3, #0]
  40167a:	4613      	mov	r3, r2
  40167c:	005b      	lsls	r3, r3, #1
  40167e:	4413      	add	r3, r2
  401680:	4a1f      	ldr	r2, [pc, #124]	; (401700 <SystemCoreClockUpdate+0x14c>)
  401682:	6013      	str	r3, [r2, #0]
          break;
  401684:	e000      	b.n	401688 <SystemCoreClockUpdate+0xd4>
          break;
  401686:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  401688:	4b1b      	ldr	r3, [pc, #108]	; (4016f8 <SystemCoreClockUpdate+0x144>)
  40168a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40168c:	f003 0303 	and.w	r3, r3, #3
  401690:	2b02      	cmp	r3, #2
  401692:	d114      	bne.n	4016be <SystemCoreClockUpdate+0x10a>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401694:	4b18      	ldr	r3, [pc, #96]	; (4016f8 <SystemCoreClockUpdate+0x144>)
  401696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401698:	0c1b      	lsrs	r3, r3, #16
  40169a:	f3c3 030a 	ubfx	r3, r3, #0, #11
  40169e:	3301      	adds	r3, #1
  4016a0:	4a17      	ldr	r2, [pc, #92]	; (401700 <SystemCoreClockUpdate+0x14c>)
  4016a2:	6812      	ldr	r2, [r2, #0]
  4016a4:	fb02 f303 	mul.w	r3, r2, r3
  4016a8:	4a15      	ldr	r2, [pc, #84]	; (401700 <SystemCoreClockUpdate+0x14c>)
  4016aa:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4016ac:	4b12      	ldr	r3, [pc, #72]	; (4016f8 <SystemCoreClockUpdate+0x144>)
  4016ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4016b0:	b2db      	uxtb	r3, r3
  4016b2:	4a13      	ldr	r2, [pc, #76]	; (401700 <SystemCoreClockUpdate+0x14c>)
  4016b4:	6812      	ldr	r2, [r2, #0]
  4016b6:	fbb2 f3f3 	udiv	r3, r2, r3
  4016ba:	4a11      	ldr	r2, [pc, #68]	; (401700 <SystemCoreClockUpdate+0x14c>)
  4016bc:	6013      	str	r3, [r2, #0]
    break;
  4016be:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4016c0:	4b0d      	ldr	r3, [pc, #52]	; (4016f8 <SystemCoreClockUpdate+0x144>)
  4016c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016c4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016c8:	2b70      	cmp	r3, #112	; 0x70
  4016ca:	d108      	bne.n	4016de <SystemCoreClockUpdate+0x12a>
  {
    SystemCoreClock /= 3U;
  4016cc:	4b0c      	ldr	r3, [pc, #48]	; (401700 <SystemCoreClockUpdate+0x14c>)
  4016ce:	681b      	ldr	r3, [r3, #0]
  4016d0:	4a0e      	ldr	r2, [pc, #56]	; (40170c <SystemCoreClockUpdate+0x158>)
  4016d2:	fba2 2303 	umull	r2, r3, r2, r3
  4016d6:	085b      	lsrs	r3, r3, #1
  4016d8:	4a09      	ldr	r2, [pc, #36]	; (401700 <SystemCoreClockUpdate+0x14c>)
  4016da:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4016dc:	e00a      	b.n	4016f4 <SystemCoreClockUpdate+0x140>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4016de:	4b06      	ldr	r3, [pc, #24]	; (4016f8 <SystemCoreClockUpdate+0x144>)
  4016e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016e2:	091b      	lsrs	r3, r3, #4
  4016e4:	f003 0307 	and.w	r3, r3, #7
  4016e8:	4a05      	ldr	r2, [pc, #20]	; (401700 <SystemCoreClockUpdate+0x14c>)
  4016ea:	6812      	ldr	r2, [r2, #0]
  4016ec:	fa22 f303 	lsr.w	r3, r2, r3
  4016f0:	4a03      	ldr	r2, [pc, #12]	; (401700 <SystemCoreClockUpdate+0x14c>)
  4016f2:	6013      	str	r3, [r2, #0]
}
  4016f4:	bf00      	nop
  4016f6:	4770      	bx	lr
  4016f8:	400e0600 	.word	0x400e0600
  4016fc:	400e1810 	.word	0x400e1810
  401700:	2040000c 	.word	0x2040000c
  401704:	00b71b00 	.word	0x00b71b00
  401708:	003d0900 	.word	0x003d0900
  40170c:	aaaaaaab 	.word	0xaaaaaaab

00401710 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401710:	b082      	sub	sp, #8
  401712:	9001      	str	r0, [sp, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401714:	9b01      	ldr	r3, [sp, #4]
  401716:	4a1b      	ldr	r2, [pc, #108]	; (401784 <system_init_flash+0x74>)
  401718:	4293      	cmp	r3, r2
  40171a:	d804      	bhi.n	401726 <system_init_flash+0x16>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40171c:	4b1a      	ldr	r3, [pc, #104]	; (401788 <system_init_flash+0x78>)
  40171e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401722:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401724:	e02b      	b.n	40177e <system_init_flash+0x6e>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401726:	9b01      	ldr	r3, [sp, #4]
  401728:	4a18      	ldr	r2, [pc, #96]	; (40178c <system_init_flash+0x7c>)
  40172a:	4293      	cmp	r3, r2
  40172c:	d803      	bhi.n	401736 <system_init_flash+0x26>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40172e:	4b16      	ldr	r3, [pc, #88]	; (401788 <system_init_flash+0x78>)
  401730:	4a17      	ldr	r2, [pc, #92]	; (401790 <system_init_flash+0x80>)
  401732:	601a      	str	r2, [r3, #0]
}
  401734:	e023      	b.n	40177e <system_init_flash+0x6e>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401736:	9b01      	ldr	r3, [sp, #4]
  401738:	4a16      	ldr	r2, [pc, #88]	; (401794 <system_init_flash+0x84>)
  40173a:	4293      	cmp	r3, r2
  40173c:	d803      	bhi.n	401746 <system_init_flash+0x36>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40173e:	4b12      	ldr	r3, [pc, #72]	; (401788 <system_init_flash+0x78>)
  401740:	4a15      	ldr	r2, [pc, #84]	; (401798 <system_init_flash+0x88>)
  401742:	601a      	str	r2, [r3, #0]
}
  401744:	e01b      	b.n	40177e <system_init_flash+0x6e>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401746:	9b01      	ldr	r3, [sp, #4]
  401748:	4a14      	ldr	r2, [pc, #80]	; (40179c <system_init_flash+0x8c>)
  40174a:	4293      	cmp	r3, r2
  40174c:	d803      	bhi.n	401756 <system_init_flash+0x46>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40174e:	4b0e      	ldr	r3, [pc, #56]	; (401788 <system_init_flash+0x78>)
  401750:	4a13      	ldr	r2, [pc, #76]	; (4017a0 <system_init_flash+0x90>)
  401752:	601a      	str	r2, [r3, #0]
}
  401754:	e013      	b.n	40177e <system_init_flash+0x6e>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401756:	9b01      	ldr	r3, [sp, #4]
  401758:	4a12      	ldr	r2, [pc, #72]	; (4017a4 <system_init_flash+0x94>)
  40175a:	4293      	cmp	r3, r2
  40175c:	d804      	bhi.n	401768 <system_init_flash+0x58>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40175e:	4b0a      	ldr	r3, [pc, #40]	; (401788 <system_init_flash+0x78>)
  401760:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401764:	601a      	str	r2, [r3, #0]
}
  401766:	e00a      	b.n	40177e <system_init_flash+0x6e>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401768:	9b01      	ldr	r3, [sp, #4]
  40176a:	4a0f      	ldr	r2, [pc, #60]	; (4017a8 <system_init_flash+0x98>)
  40176c:	4293      	cmp	r3, r2
  40176e:	d803      	bhi.n	401778 <system_init_flash+0x68>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401770:	4b05      	ldr	r3, [pc, #20]	; (401788 <system_init_flash+0x78>)
  401772:	4a0e      	ldr	r2, [pc, #56]	; (4017ac <system_init_flash+0x9c>)
  401774:	601a      	str	r2, [r3, #0]
}
  401776:	e002      	b.n	40177e <system_init_flash+0x6e>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401778:	4b03      	ldr	r3, [pc, #12]	; (401788 <system_init_flash+0x78>)
  40177a:	4a0d      	ldr	r2, [pc, #52]	; (4017b0 <system_init_flash+0xa0>)
  40177c:	601a      	str	r2, [r3, #0]
}
  40177e:	bf00      	nop
  401780:	b002      	add	sp, #8
  401782:	4770      	bx	lr
  401784:	015ef3bf 	.word	0x015ef3bf
  401788:	400e0c00 	.word	0x400e0c00
  40178c:	02bde77f 	.word	0x02bde77f
  401790:	04000100 	.word	0x04000100
  401794:	041cdb3f 	.word	0x041cdb3f
  401798:	04000200 	.word	0x04000200
  40179c:	057bceff 	.word	0x057bceff
  4017a0:	04000300 	.word	0x04000300
  4017a4:	06dac2bf 	.word	0x06dac2bf
  4017a8:	0839b67f 	.word	0x0839b67f
  4017ac:	04000500 	.word	0x04000500
  4017b0:	04000600 	.word	0x04000600

004017b4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4017b4:	b084      	sub	sp, #16
  4017b6:	9001      	str	r0, [sp, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4017b8:	4b0f      	ldr	r3, [pc, #60]	; (4017f8 <_sbrk+0x44>)
  4017ba:	9303      	str	r3, [sp, #12]

	if (heap == NULL) {
  4017bc:	4b0f      	ldr	r3, [pc, #60]	; (4017fc <_sbrk+0x48>)
  4017be:	681b      	ldr	r3, [r3, #0]
  4017c0:	2b00      	cmp	r3, #0
  4017c2:	d102      	bne.n	4017ca <_sbrk+0x16>
		heap = (unsigned char *)&_end;
  4017c4:	4b0d      	ldr	r3, [pc, #52]	; (4017fc <_sbrk+0x48>)
  4017c6:	4a0e      	ldr	r2, [pc, #56]	; (401800 <_sbrk+0x4c>)
  4017c8:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4017ca:	4b0c      	ldr	r3, [pc, #48]	; (4017fc <_sbrk+0x48>)
  4017cc:	681b      	ldr	r3, [r3, #0]
  4017ce:	9302      	str	r3, [sp, #8]

	if (((int)prev_heap + incr) > ramend) {
  4017d0:	9a02      	ldr	r2, [sp, #8]
  4017d2:	9b01      	ldr	r3, [sp, #4]
  4017d4:	441a      	add	r2, r3
  4017d6:	9b03      	ldr	r3, [sp, #12]
  4017d8:	429a      	cmp	r2, r3
  4017da:	dd02      	ble.n	4017e2 <_sbrk+0x2e>
		return (caddr_t) -1;	
  4017dc:	f04f 33ff 	mov.w	r3, #4294967295
  4017e0:	e006      	b.n	4017f0 <_sbrk+0x3c>
	}

	heap += incr;
  4017e2:	4b06      	ldr	r3, [pc, #24]	; (4017fc <_sbrk+0x48>)
  4017e4:	681a      	ldr	r2, [r3, #0]
  4017e6:	9b01      	ldr	r3, [sp, #4]
  4017e8:	4413      	add	r3, r2
  4017ea:	4a04      	ldr	r2, [pc, #16]	; (4017fc <_sbrk+0x48>)
  4017ec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4017ee:	9b02      	ldr	r3, [sp, #8]
}
  4017f0:	4618      	mov	r0, r3
  4017f2:	b004      	add	sp, #16
  4017f4:	4770      	bx	lr
  4017f6:	bf00      	nop
  4017f8:	2045fffc 	.word	0x2045fffc
  4017fc:	20400a54 	.word	0x20400a54
  401800:	20402e48 	.word	0x20402e48

00401804 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401804:	b082      	sub	sp, #8
  401806:	9001      	str	r0, [sp, #4]
	return -1;
  401808:	f04f 33ff 	mov.w	r3, #4294967295
}
  40180c:	4618      	mov	r0, r3
  40180e:	b002      	add	sp, #8
  401810:	4770      	bx	lr

00401812 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  401812:	b082      	sub	sp, #8
  401814:	9001      	str	r0, [sp, #4]
  401816:	9100      	str	r1, [sp, #0]
	st->st_mode = S_IFCHR;
  401818:	9b00      	ldr	r3, [sp, #0]
  40181a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  40181e:	605a      	str	r2, [r3, #4]

	return 0;
  401820:	2300      	movs	r3, #0
}
  401822:	4618      	mov	r0, r3
  401824:	b002      	add	sp, #8
  401826:	4770      	bx	lr

00401828 <_isatty>:

extern int _isatty(int file)
{
  401828:	b082      	sub	sp, #8
  40182a:	9001      	str	r0, [sp, #4]
	return 1;
  40182c:	2301      	movs	r3, #1
}
  40182e:	4618      	mov	r0, r3
  401830:	b002      	add	sp, #8
  401832:	4770      	bx	lr

00401834 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  401834:	b084      	sub	sp, #16
  401836:	9003      	str	r0, [sp, #12]
  401838:	9102      	str	r1, [sp, #8]
  40183a:	9201      	str	r2, [sp, #4]
	return 0;
  40183c:	2300      	movs	r3, #0
}
  40183e:	4618      	mov	r0, r3
  401840:	b004      	add	sp, #16
  401842:	4770      	bx	lr

00401844 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
  401844:	b082      	sub	sp, #8
  401846:	9001      	str	r0, [sp, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401848:	9b01      	ldr	r3, [sp, #4]
  40184a:	f103 0208 	add.w	r2, r3, #8
  40184e:	9b01      	ldr	r3, [sp, #4]
  401850:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  401852:	9b01      	ldr	r3, [sp, #4]
  401854:	f04f 32ff 	mov.w	r2, #4294967295
  401858:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40185a:	9b01      	ldr	r3, [sp, #4]
  40185c:	f103 0208 	add.w	r2, r3, #8
  401860:	9b01      	ldr	r3, [sp, #4]
  401862:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401864:	9b01      	ldr	r3, [sp, #4]
  401866:	f103 0208 	add.w	r2, r3, #8
  40186a:	9b01      	ldr	r3, [sp, #4]
  40186c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  40186e:	9b01      	ldr	r3, [sp, #4]
  401870:	2200      	movs	r2, #0
  401872:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
  401874:	bf00      	nop
  401876:	b002      	add	sp, #8
  401878:	4770      	bx	lr

0040187a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
  40187a:	b082      	sub	sp, #8
  40187c:	9001      	str	r0, [sp, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  40187e:	9b01      	ldr	r3, [sp, #4]
  401880:	2200      	movs	r2, #0
  401882:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
  401884:	bf00      	nop
  401886:	b002      	add	sp, #8
  401888:	4770      	bx	lr

0040188a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  40188a:	b084      	sub	sp, #16
  40188c:	9001      	str	r0, [sp, #4]
  40188e:	9100      	str	r1, [sp, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
  401890:	9b01      	ldr	r3, [sp, #4]
  401892:	685b      	ldr	r3, [r3, #4]
  401894:	9303      	str	r3, [sp, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  401896:	9b00      	ldr	r3, [sp, #0]
  401898:	9a03      	ldr	r2, [sp, #12]
  40189a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  40189c:	9b03      	ldr	r3, [sp, #12]
  40189e:	689a      	ldr	r2, [r3, #8]
  4018a0:	9b00      	ldr	r3, [sp, #0]
  4018a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  4018a4:	9b03      	ldr	r3, [sp, #12]
  4018a6:	689b      	ldr	r3, [r3, #8]
  4018a8:	9a00      	ldr	r2, [sp, #0]
  4018aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
  4018ac:	9b03      	ldr	r3, [sp, #12]
  4018ae:	9a00      	ldr	r2, [sp, #0]
  4018b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4018b2:	9b00      	ldr	r3, [sp, #0]
  4018b4:	9a01      	ldr	r2, [sp, #4]
  4018b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  4018b8:	9b01      	ldr	r3, [sp, #4]
  4018ba:	681b      	ldr	r3, [r3, #0]
  4018bc:	1c5a      	adds	r2, r3, #1
  4018be:	9b01      	ldr	r3, [sp, #4]
  4018c0:	601a      	str	r2, [r3, #0]
}
  4018c2:	bf00      	nop
  4018c4:	b004      	add	sp, #16
  4018c6:	4770      	bx	lr

004018c8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  4018c8:	b084      	sub	sp, #16
  4018ca:	9001      	str	r0, [sp, #4]
  4018cc:	9100      	str	r1, [sp, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  4018ce:	9b00      	ldr	r3, [sp, #0]
  4018d0:	681b      	ldr	r3, [r3, #0]
  4018d2:	9302      	str	r3, [sp, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4018d4:	9b02      	ldr	r3, [sp, #8]
  4018d6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4018da:	d103      	bne.n	4018e4 <vListInsert+0x1c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  4018dc:	9b01      	ldr	r3, [sp, #4]
  4018de:	691b      	ldr	r3, [r3, #16]
  4018e0:	9303      	str	r3, [sp, #12]
  4018e2:	e00c      	b.n	4018fe <vListInsert+0x36>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4018e4:	9b01      	ldr	r3, [sp, #4]
  4018e6:	3308      	adds	r3, #8
  4018e8:	9303      	str	r3, [sp, #12]
  4018ea:	e002      	b.n	4018f2 <vListInsert+0x2a>
  4018ec:	9b03      	ldr	r3, [sp, #12]
  4018ee:	685b      	ldr	r3, [r3, #4]
  4018f0:	9303      	str	r3, [sp, #12]
  4018f2:	9b03      	ldr	r3, [sp, #12]
  4018f4:	685b      	ldr	r3, [r3, #4]
  4018f6:	681a      	ldr	r2, [r3, #0]
  4018f8:	9b02      	ldr	r3, [sp, #8]
  4018fa:	429a      	cmp	r2, r3
  4018fc:	d9f6      	bls.n	4018ec <vListInsert+0x24>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4018fe:	9b03      	ldr	r3, [sp, #12]
  401900:	685a      	ldr	r2, [r3, #4]
  401902:	9b00      	ldr	r3, [sp, #0]
  401904:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  401906:	9b00      	ldr	r3, [sp, #0]
  401908:	685b      	ldr	r3, [r3, #4]
  40190a:	9a00      	ldr	r2, [sp, #0]
  40190c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  40190e:	9b00      	ldr	r3, [sp, #0]
  401910:	9a03      	ldr	r2, [sp, #12]
  401912:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
  401914:	9b03      	ldr	r3, [sp, #12]
  401916:	9a00      	ldr	r2, [sp, #0]
  401918:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40191a:	9b00      	ldr	r3, [sp, #0]
  40191c:	9a01      	ldr	r2, [sp, #4]
  40191e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  401920:	9b01      	ldr	r3, [sp, #4]
  401922:	681b      	ldr	r3, [r3, #0]
  401924:	1c5a      	adds	r2, r3, #1
  401926:	9b01      	ldr	r3, [sp, #4]
  401928:	601a      	str	r2, [r3, #0]
}
  40192a:	bf00      	nop
  40192c:	b004      	add	sp, #16
  40192e:	4770      	bx	lr

00401930 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
  401930:	b084      	sub	sp, #16
  401932:	9001      	str	r0, [sp, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  401934:	9b01      	ldr	r3, [sp, #4]
  401936:	691b      	ldr	r3, [r3, #16]
  401938:	9303      	str	r3, [sp, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  40193a:	9b01      	ldr	r3, [sp, #4]
  40193c:	685b      	ldr	r3, [r3, #4]
  40193e:	9a01      	ldr	r2, [sp, #4]
  401940:	6892      	ldr	r2, [r2, #8]
  401942:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  401944:	9b01      	ldr	r3, [sp, #4]
  401946:	689b      	ldr	r3, [r3, #8]
  401948:	9a01      	ldr	r2, [sp, #4]
  40194a:	6852      	ldr	r2, [r2, #4]
  40194c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  40194e:	9b03      	ldr	r3, [sp, #12]
  401950:	685a      	ldr	r2, [r3, #4]
  401952:	9b01      	ldr	r3, [sp, #4]
  401954:	429a      	cmp	r2, r3
  401956:	d103      	bne.n	401960 <uxListRemove+0x30>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  401958:	9b01      	ldr	r3, [sp, #4]
  40195a:	689a      	ldr	r2, [r3, #8]
  40195c:	9b03      	ldr	r3, [sp, #12]
  40195e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  401960:	9b01      	ldr	r3, [sp, #4]
  401962:	2200      	movs	r2, #0
  401964:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  401966:	9b03      	ldr	r3, [sp, #12]
  401968:	681b      	ldr	r3, [r3, #0]
  40196a:	1e5a      	subs	r2, r3, #1
  40196c:	9b03      	ldr	r3, [sp, #12]
  40196e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  401970:	9b03      	ldr	r3, [sp, #12]
  401972:	681b      	ldr	r3, [r3, #0]
}
  401974:	4618      	mov	r0, r3
  401976:	b004      	add	sp, #16
  401978:	4770      	bx	lr
	...

0040197c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
  40197c:	b084      	sub	sp, #16
  40197e:	9003      	str	r0, [sp, #12]
  401980:	9102      	str	r1, [sp, #8]
  401982:	9201      	str	r2, [sp, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
  401984:	9b03      	ldr	r3, [sp, #12]
  401986:	3b04      	subs	r3, #4
  401988:	9303      	str	r3, [sp, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  40198a:	9b03      	ldr	r3, [sp, #12]
  40198c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  401990:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  401992:	9b03      	ldr	r3, [sp, #12]
  401994:	3b04      	subs	r3, #4
  401996:	9303      	str	r3, [sp, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  401998:	9a02      	ldr	r2, [sp, #8]
  40199a:	9b03      	ldr	r3, [sp, #12]
  40199c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  40199e:	9b03      	ldr	r3, [sp, #12]
  4019a0:	3b04      	subs	r3, #4
  4019a2:	9303      	str	r3, [sp, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  4019a4:	4a0b      	ldr	r2, [pc, #44]	; (4019d4 <pxPortInitialiseStack+0x58>)
  4019a6:	9b03      	ldr	r3, [sp, #12]
  4019a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
  4019aa:	9b03      	ldr	r3, [sp, #12]
  4019ac:	3b14      	subs	r3, #20
  4019ae:	9303      	str	r3, [sp, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  4019b0:	9a01      	ldr	r2, [sp, #4]
  4019b2:	9b03      	ldr	r3, [sp, #12]
  4019b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
  4019b6:	9b03      	ldr	r3, [sp, #12]
  4019b8:	3b04      	subs	r3, #4
  4019ba:	9303      	str	r3, [sp, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  4019bc:	9b03      	ldr	r3, [sp, #12]
  4019be:	f06f 0202 	mvn.w	r2, #2
  4019c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
  4019c4:	9b03      	ldr	r3, [sp, #12]
  4019c6:	3b20      	subs	r3, #32
  4019c8:	9303      	str	r3, [sp, #12]

	return pxTopOfStack;
  4019ca:	9b03      	ldr	r3, [sp, #12]
}
  4019cc:	4618      	mov	r0, r3
  4019ce:	b004      	add	sp, #16
  4019d0:	4770      	bx	lr
  4019d2:	bf00      	nop
  4019d4:	004019d9 	.word	0x004019d9

004019d8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
  4019d8:	b082      	sub	sp, #8
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  4019da:	4b0e      	ldr	r3, [pc, #56]	; (401a14 <prvTaskExitError+0x3c>)
  4019dc:	681b      	ldr	r3, [r3, #0]
  4019de:	f1b3 3fff 	cmp.w	r3, #4294967295
  4019e2:	d00b      	beq.n	4019fc <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4019e4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4019e8:	b672      	cpsid	i
  4019ea:	f383 8811 	msr	BASEPRI, r3
  4019ee:	f3bf 8f6f 	isb	sy
  4019f2:	f3bf 8f4f 	dsb	sy
  4019f6:	b662      	cpsie	i
  4019f8:	9301      	str	r3, [sp, #4]
  4019fa:	e7fe      	b.n	4019fa <prvTaskExitError+0x22>
  4019fc:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a00:	b672      	cpsid	i
  401a02:	f383 8811 	msr	BASEPRI, r3
  401a06:	f3bf 8f6f 	isb	sy
  401a0a:	f3bf 8f4f 	dsb	sy
  401a0e:	b662      	cpsie	i
  401a10:	9300      	str	r3, [sp, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
  401a12:	e7fe      	b.n	401a12 <prvTaskExitError+0x3a>
  401a14:	20400010 	.word	0x20400010

00401a18 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
  401a18:	4b06      	ldr	r3, [pc, #24]	; (401a34 <pxCurrentTCBConst2>)
  401a1a:	6819      	ldr	r1, [r3, #0]
  401a1c:	6808      	ldr	r0, [r1, #0]
  401a1e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a22:	f380 8809 	msr	PSP, r0
  401a26:	f3bf 8f6f 	isb	sy
  401a2a:	f04f 0000 	mov.w	r0, #0
  401a2e:	f380 8811 	msr	BASEPRI, r0
  401a32:	4770      	bx	lr

00401a34 <pxCurrentTCBConst2>:
  401a34:	20400a60 	.word	0x20400a60
					"	bx r14							\n"
					"									\n"
					"	.align 2						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
  401a38:	bf00      	nop
  401a3a:	4770      	bx	lr

00401a3c <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  401a3c:	4806      	ldr	r0, [pc, #24]	; (401a58 <prvPortStartFirstTask+0x1c>)
  401a3e:	6800      	ldr	r0, [r0, #0]
  401a40:	6800      	ldr	r0, [r0, #0]
  401a42:	f380 8808 	msr	MSP, r0
  401a46:	b662      	cpsie	i
  401a48:	b661      	cpsie	f
  401a4a:	f3bf 8f4f 	dsb	sy
  401a4e:	f3bf 8f6f 	isb	sy
  401a52:	df00      	svc	0
  401a54:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
  401a56:	bf00      	nop
  401a58:	e000ed08 	.word	0xe000ed08

00401a5c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
  401a5c:	b500      	push	{lr}
  401a5e:	b085      	sub	sp, #20
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
  401a60:	4b2e      	ldr	r3, [pc, #184]	; (401b1c <xPortStartScheduler+0xc0>)
  401a62:	9303      	str	r3, [sp, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  401a64:	9b03      	ldr	r3, [sp, #12]
  401a66:	781b      	ldrb	r3, [r3, #0]
  401a68:	b2db      	uxtb	r3, r3
  401a6a:	9302      	str	r3, [sp, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  401a6c:	9b03      	ldr	r3, [sp, #12]
  401a6e:	22ff      	movs	r2, #255	; 0xff
  401a70:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  401a72:	9b03      	ldr	r3, [sp, #12]
  401a74:	781b      	ldrb	r3, [r3, #0]
  401a76:	b2db      	uxtb	r3, r3
  401a78:	f88d 3007 	strb.w	r3, [sp, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  401a7c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  401a80:	b2db      	uxtb	r3, r3
  401a82:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401a86:	b2da      	uxtb	r2, r3
  401a88:	4b25      	ldr	r3, [pc, #148]	; (401b20 <xPortStartScheduler+0xc4>)
  401a8a:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  401a8c:	4b25      	ldr	r3, [pc, #148]	; (401b24 <xPortStartScheduler+0xc8>)
  401a8e:	2207      	movs	r2, #7
  401a90:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401a92:	e00b      	b.n	401aac <xPortStartScheduler+0x50>
		{
			ulMaxPRIGROUPValue--;
  401a94:	4b23      	ldr	r3, [pc, #140]	; (401b24 <xPortStartScheduler+0xc8>)
  401a96:	681b      	ldr	r3, [r3, #0]
  401a98:	3b01      	subs	r3, #1
  401a9a:	4a22      	ldr	r2, [pc, #136]	; (401b24 <xPortStartScheduler+0xc8>)
  401a9c:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  401a9e:	f89d 3007 	ldrb.w	r3, [sp, #7]
  401aa2:	b2db      	uxtb	r3, r3
  401aa4:	005b      	lsls	r3, r3, #1
  401aa6:	b2db      	uxtb	r3, r3
  401aa8:	f88d 3007 	strb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401aac:	f89d 3007 	ldrb.w	r3, [sp, #7]
  401ab0:	b2db      	uxtb	r3, r3
  401ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401ab6:	2b80      	cmp	r3, #128	; 0x80
  401ab8:	d0ec      	beq.n	401a94 <xPortStartScheduler+0x38>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  401aba:	4b1a      	ldr	r3, [pc, #104]	; (401b24 <xPortStartScheduler+0xc8>)
  401abc:	681b      	ldr	r3, [r3, #0]
  401abe:	021b      	lsls	r3, r3, #8
  401ac0:	4a18      	ldr	r2, [pc, #96]	; (401b24 <xPortStartScheduler+0xc8>)
  401ac2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401ac4:	4b17      	ldr	r3, [pc, #92]	; (401b24 <xPortStartScheduler+0xc8>)
  401ac6:	681b      	ldr	r3, [r3, #0]
  401ac8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401acc:	4a15      	ldr	r2, [pc, #84]	; (401b24 <xPortStartScheduler+0xc8>)
  401ace:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  401ad0:	9b02      	ldr	r3, [sp, #8]
  401ad2:	b2da      	uxtb	r2, r3
  401ad4:	9b03      	ldr	r3, [sp, #12]
  401ad6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  401ad8:	4a13      	ldr	r2, [pc, #76]	; (401b28 <xPortStartScheduler+0xcc>)
  401ada:	4b13      	ldr	r3, [pc, #76]	; (401b28 <xPortStartScheduler+0xcc>)
  401adc:	681b      	ldr	r3, [r3, #0]
  401ade:	f443 0360 	orr.w	r3, r3, #14680064	; 0xe00000
  401ae2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  401ae4:	4a10      	ldr	r2, [pc, #64]	; (401b28 <xPortStartScheduler+0xcc>)
  401ae6:	4b10      	ldr	r3, [pc, #64]	; (401b28 <xPortStartScheduler+0xcc>)
  401ae8:	681b      	ldr	r3, [r3, #0]
  401aea:	f043 4360 	orr.w	r3, r3, #3758096384	; 0xe0000000
  401aee:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  401af0:	4b0e      	ldr	r3, [pc, #56]	; (401b2c <xPortStartScheduler+0xd0>)
  401af2:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  401af4:	4b0e      	ldr	r3, [pc, #56]	; (401b30 <xPortStartScheduler+0xd4>)
  401af6:	2200      	movs	r2, #0
  401af8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
  401afa:	4b0e      	ldr	r3, [pc, #56]	; (401b34 <xPortStartScheduler+0xd8>)
  401afc:	4798      	blx	r3

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  401afe:	4a0e      	ldr	r2, [pc, #56]	; (401b38 <xPortStartScheduler+0xdc>)
  401b00:	4b0d      	ldr	r3, [pc, #52]	; (401b38 <xPortStartScheduler+0xdc>)
  401b02:	681b      	ldr	r3, [r3, #0]
  401b04:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  401b08:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  401b0a:	4b0c      	ldr	r3, [pc, #48]	; (401b3c <xPortStartScheduler+0xe0>)
  401b0c:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
  401b0e:	4b0c      	ldr	r3, [pc, #48]	; (401b40 <xPortStartScheduler+0xe4>)
  401b10:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  401b12:	2300      	movs	r3, #0
}
  401b14:	4618      	mov	r0, r3
  401b16:	b005      	add	sp, #20
  401b18:	f85d fb04 	ldr.w	pc, [sp], #4
  401b1c:	e000e400 	.word	0xe000e400
  401b20:	20400a58 	.word	0x20400a58
  401b24:	20400a5c 	.word	0x20400a5c
  401b28:	e000ed20 	.word	0xe000ed20
  401b2c:	00401c9d 	.word	0x00401c9d
  401b30:	20400010 	.word	0x20400010
  401b34:	00401cb9 	.word	0x00401cb9
  401b38:	e000ef34 	.word	0xe000ef34
  401b3c:	00401a3d 	.word	0x00401a3d
  401b40:	004019d9 	.word	0x004019d9

00401b44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  401b44:	b082      	sub	sp, #8
  401b46:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b4a:	b672      	cpsid	i
  401b4c:	f383 8811 	msr	BASEPRI, r3
  401b50:	f3bf 8f6f 	isb	sy
  401b54:	f3bf 8f4f 	dsb	sy
  401b58:	b662      	cpsie	i
  401b5a:	9301      	str	r3, [sp, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
  401b5c:	4b0e      	ldr	r3, [pc, #56]	; (401b98 <vPortEnterCritical+0x54>)
  401b5e:	681b      	ldr	r3, [r3, #0]
  401b60:	3301      	adds	r3, #1
  401b62:	4a0d      	ldr	r2, [pc, #52]	; (401b98 <vPortEnterCritical+0x54>)
  401b64:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
  401b66:	4b0c      	ldr	r3, [pc, #48]	; (401b98 <vPortEnterCritical+0x54>)
  401b68:	681b      	ldr	r3, [r3, #0]
  401b6a:	2b01      	cmp	r3, #1
  401b6c:	d110      	bne.n	401b90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  401b6e:	4b0b      	ldr	r3, [pc, #44]	; (401b9c <vPortEnterCritical+0x58>)
  401b70:	681b      	ldr	r3, [r3, #0]
  401b72:	b2db      	uxtb	r3, r3
  401b74:	2b00      	cmp	r3, #0
  401b76:	d00b      	beq.n	401b90 <vPortEnterCritical+0x4c>
  401b78:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b7c:	b672      	cpsid	i
  401b7e:	f383 8811 	msr	BASEPRI, r3
  401b82:	f3bf 8f6f 	isb	sy
  401b86:	f3bf 8f4f 	dsb	sy
  401b8a:	b662      	cpsie	i
  401b8c:	9300      	str	r3, [sp, #0]
  401b8e:	e7fe      	b.n	401b8e <vPortEnterCritical+0x4a>
	}
}
  401b90:	bf00      	nop
  401b92:	b002      	add	sp, #8
  401b94:	4770      	bx	lr
  401b96:	bf00      	nop
  401b98:	20400010 	.word	0x20400010
  401b9c:	e000ed04 	.word	0xe000ed04

00401ba0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  401ba0:	b082      	sub	sp, #8
	configASSERT( uxCriticalNesting );
  401ba2:	4b10      	ldr	r3, [pc, #64]	; (401be4 <vPortExitCritical+0x44>)
  401ba4:	681b      	ldr	r3, [r3, #0]
  401ba6:	2b00      	cmp	r3, #0
  401ba8:	d10b      	bne.n	401bc2 <vPortExitCritical+0x22>
  401baa:	f04f 0380 	mov.w	r3, #128	; 0x80
  401bae:	b672      	cpsid	i
  401bb0:	f383 8811 	msr	BASEPRI, r3
  401bb4:	f3bf 8f6f 	isb	sy
  401bb8:	f3bf 8f4f 	dsb	sy
  401bbc:	b662      	cpsie	i
  401bbe:	9301      	str	r3, [sp, #4]
  401bc0:	e7fe      	b.n	401bc0 <vPortExitCritical+0x20>
	uxCriticalNesting--;
  401bc2:	4b08      	ldr	r3, [pc, #32]	; (401be4 <vPortExitCritical+0x44>)
  401bc4:	681b      	ldr	r3, [r3, #0]
  401bc6:	3b01      	subs	r3, #1
  401bc8:	4a06      	ldr	r2, [pc, #24]	; (401be4 <vPortExitCritical+0x44>)
  401bca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  401bcc:	4b05      	ldr	r3, [pc, #20]	; (401be4 <vPortExitCritical+0x44>)
  401bce:	681b      	ldr	r3, [r3, #0]
  401bd0:	2b00      	cmp	r3, #0
  401bd2:	d104      	bne.n	401bde <vPortExitCritical+0x3e>
  401bd4:	2300      	movs	r3, #0
  401bd6:	9300      	str	r3, [sp, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  401bd8:	9b00      	ldr	r3, [sp, #0]
  401bda:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
  401bde:	bf00      	nop
  401be0:	b002      	add	sp, #8
  401be2:	4770      	bx	lr
  401be4:	20400010 	.word	0x20400010

00401be8 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
  401be8:	f3ef 8009 	mrs	r0, PSP
  401bec:	f3bf 8f6f 	isb	sy
  401bf0:	4b15      	ldr	r3, [pc, #84]	; (401c48 <pxCurrentTCBConst>)
  401bf2:	681a      	ldr	r2, [r3, #0]
  401bf4:	f01e 0f10 	tst.w	lr, #16
  401bf8:	bf08      	it	eq
  401bfa:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  401bfe:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c02:	6010      	str	r0, [r2, #0]
  401c04:	f84d 3d04 	str.w	r3, [sp, #-4]!
  401c08:	f04f 0080 	mov.w	r0, #128	; 0x80
  401c0c:	b672      	cpsid	i
  401c0e:	f380 8811 	msr	BASEPRI, r0
  401c12:	f3bf 8f4f 	dsb	sy
  401c16:	f3bf 8f6f 	isb	sy
  401c1a:	b662      	cpsie	i
  401c1c:	f001 f994 	bl	402f48 <vTaskSwitchContext>
  401c20:	f04f 0000 	mov.w	r0, #0
  401c24:	f380 8811 	msr	BASEPRI, r0
  401c28:	bc08      	pop	{r3}
  401c2a:	6819      	ldr	r1, [r3, #0]
  401c2c:	6808      	ldr	r0, [r1, #0]
  401c2e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c32:	f01e 0f10 	tst.w	lr, #16
  401c36:	bf08      	it	eq
  401c38:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  401c3c:	f380 8809 	msr	PSP, r0
  401c40:	f3bf 8f6f 	isb	sy
  401c44:	4770      	bx	lr
  401c46:	bf00      	nop

00401c48 <pxCurrentTCBConst>:
  401c48:	20400a60 	.word	0x20400a60
	"										\n"
	"	.align 2							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
  401c4c:	bf00      	nop
  401c4e:	4770      	bx	lr

00401c50 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
  401c50:	b500      	push	{lr}
  401c52:	b085      	sub	sp, #20
	__asm volatile
  401c54:	f3ef 8211 	mrs	r2, BASEPRI
  401c58:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c5c:	b672      	cpsid	i
  401c5e:	f383 8811 	msr	BASEPRI, r3
  401c62:	f3bf 8f6f 	isb	sy
  401c66:	f3bf 8f4f 	dsb	sy
  401c6a:	b662      	cpsie	i
  401c6c:	9203      	str	r2, [sp, #12]
  401c6e:	9302      	str	r3, [sp, #8]
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
  401c70:	4b08      	ldr	r3, [pc, #32]	; (401c94 <SysTick_Handler+0x44>)
  401c72:	4798      	blx	r3
  401c74:	4603      	mov	r3, r0
  401c76:	2b00      	cmp	r3, #0
  401c78:	d003      	beq.n	401c82 <SysTick_Handler+0x32>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401c7a:	4b07      	ldr	r3, [pc, #28]	; (401c98 <SysTick_Handler+0x48>)
  401c7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401c80:	601a      	str	r2, [r3, #0]
  401c82:	2300      	movs	r3, #0
  401c84:	9301      	str	r3, [sp, #4]
	__asm volatile
  401c86:	9b01      	ldr	r3, [sp, #4]
  401c88:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
}
  401c8c:	bf00      	nop
  401c8e:	b005      	add	sp, #20
  401c90:	f85d fb04 	ldr.w	pc, [sp], #4
  401c94:	00402dad 	.word	0x00402dad
  401c98:	e000ed04 	.word	0xe000ed04

00401c9c <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  401c9c:	4b03      	ldr	r3, [pc, #12]	; (401cac <vPortSetupTimerInterrupt+0x10>)
  401c9e:	4a04      	ldr	r2, [pc, #16]	; (401cb0 <vPortSetupTimerInterrupt+0x14>)
  401ca0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  401ca2:	4b04      	ldr	r3, [pc, #16]	; (401cb4 <vPortSetupTimerInterrupt+0x18>)
  401ca4:	2207      	movs	r2, #7
  401ca6:	601a      	str	r2, [r3, #0]
}
  401ca8:	bf00      	nop
  401caa:	4770      	bx	lr
  401cac:	e000e014 	.word	0xe000e014
  401cb0:	000927bf 	.word	0x000927bf
  401cb4:	e000e010 	.word	0xe000e010

00401cb8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  401cb8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 401cc8 <vPortEnableVFP+0x10>
  401cbc:	6801      	ldr	r1, [r0, #0]
  401cbe:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401cc2:	6001      	str	r1, [r0, #0]
  401cc4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
  401cc6:	bf00      	nop
  401cc8:	e000ed88 	.word	0xe000ed88

00401ccc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
  401ccc:	b084      	sub	sp, #16
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  401cce:	f3ef 8305 	mrs	r3, IPSR
  401cd2:	9303      	str	r3, [sp, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  401cd4:	9b03      	ldr	r3, [sp, #12]
  401cd6:	2b0f      	cmp	r3, #15
  401cd8:	d917      	bls.n	401d0a <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  401cda:	4a17      	ldr	r2, [pc, #92]	; (401d38 <vPortValidateInterruptPriority+0x6c>)
  401cdc:	9b03      	ldr	r3, [sp, #12]
  401cde:	4413      	add	r3, r2
  401ce0:	781b      	ldrb	r3, [r3, #0]
  401ce2:	f88d 300b 	strb.w	r3, [sp, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  401ce6:	4b15      	ldr	r3, [pc, #84]	; (401d3c <vPortValidateInterruptPriority+0x70>)
  401ce8:	781b      	ldrb	r3, [r3, #0]
  401cea:	f89d 200b 	ldrb.w	r2, [sp, #11]
  401cee:	429a      	cmp	r2, r3
  401cf0:	d20b      	bcs.n	401d0a <vPortValidateInterruptPriority+0x3e>
	__asm volatile
  401cf2:	f04f 0380 	mov.w	r3, #128	; 0x80
  401cf6:	b672      	cpsid	i
  401cf8:	f383 8811 	msr	BASEPRI, r3
  401cfc:	f3bf 8f6f 	isb	sy
  401d00:	f3bf 8f4f 	dsb	sy
  401d04:	b662      	cpsie	i
  401d06:	9301      	str	r3, [sp, #4]
  401d08:	e7fe      	b.n	401d08 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  401d0a:	4b0d      	ldr	r3, [pc, #52]	; (401d40 <vPortValidateInterruptPriority+0x74>)
  401d0c:	681b      	ldr	r3, [r3, #0]
  401d0e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  401d12:	4b0c      	ldr	r3, [pc, #48]	; (401d44 <vPortValidateInterruptPriority+0x78>)
  401d14:	681b      	ldr	r3, [r3, #0]
  401d16:	429a      	cmp	r2, r3
  401d18:	d90b      	bls.n	401d32 <vPortValidateInterruptPriority+0x66>
  401d1a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d1e:	b672      	cpsid	i
  401d20:	f383 8811 	msr	BASEPRI, r3
  401d24:	f3bf 8f6f 	isb	sy
  401d28:	f3bf 8f4f 	dsb	sy
  401d2c:	b662      	cpsie	i
  401d2e:	9300      	str	r3, [sp, #0]
  401d30:	e7fe      	b.n	401d30 <vPortValidateInterruptPriority+0x64>
	}
  401d32:	bf00      	nop
  401d34:	b004      	add	sp, #16
  401d36:	4770      	bx	lr
  401d38:	e000e3f0 	.word	0xe000e3f0
  401d3c:	20400a58 	.word	0x20400a58
  401d40:	e000ed0c 	.word	0xe000ed0c
  401d44:	20400a5c 	.word	0x20400a5c

00401d48 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  401d48:	b500      	push	{lr}
  401d4a:	b085      	sub	sp, #20
  401d4c:	9001      	str	r0, [sp, #4]
void *pvReturn;

	vTaskSuspendAll();
  401d4e:	4b09      	ldr	r3, [pc, #36]	; (401d74 <pvPortMalloc+0x2c>)
  401d50:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  401d52:	9801      	ldr	r0, [sp, #4]
  401d54:	4b08      	ldr	r3, [pc, #32]	; (401d78 <pvPortMalloc+0x30>)
  401d56:	4798      	blx	r3
  401d58:	4603      	mov	r3, r0
  401d5a:	9303      	str	r3, [sp, #12]
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  401d5c:	4b07      	ldr	r3, [pc, #28]	; (401d7c <pvPortMalloc+0x34>)
  401d5e:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  401d60:	9b03      	ldr	r3, [sp, #12]
  401d62:	2b00      	cmp	r3, #0
  401d64:	d101      	bne.n	401d6a <pvPortMalloc+0x22>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
  401d66:	4b06      	ldr	r3, [pc, #24]	; (401d80 <pvPortMalloc+0x38>)
  401d68:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
  401d6a:	9b03      	ldr	r3, [sp, #12]
}
  401d6c:	4618      	mov	r0, r3
  401d6e:	b005      	add	sp, #20
  401d70:	f85d fb04 	ldr.w	pc, [sp], #4
  401d74:	00402c49 	.word	0x00402c49
  401d78:	00405049 	.word	0x00405049
  401d7c:	00402c5d 	.word	0x00402c5d
  401d80:	00404971 	.word	0x00404971

00401d84 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  401d84:	b500      	push	{lr}
  401d86:	b083      	sub	sp, #12
  401d88:	9001      	str	r0, [sp, #4]
	if( pv )
  401d8a:	9b01      	ldr	r3, [sp, #4]
  401d8c:	2b00      	cmp	r3, #0
  401d8e:	d006      	beq.n	401d9e <vPortFree+0x1a>
	{
		vTaskSuspendAll();
  401d90:	4b05      	ldr	r3, [pc, #20]	; (401da8 <vPortFree+0x24>)
  401d92:	4798      	blx	r3
		{
			free( pv );
  401d94:	9801      	ldr	r0, [sp, #4]
  401d96:	4b05      	ldr	r3, [pc, #20]	; (401dac <vPortFree+0x28>)
  401d98:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  401d9a:	4b05      	ldr	r3, [pc, #20]	; (401db0 <vPortFree+0x2c>)
  401d9c:	4798      	blx	r3
	}
}
  401d9e:	bf00      	nop
  401da0:	b003      	add	sp, #12
  401da2:	f85d fb04 	ldr.w	pc, [sp], #4
  401da6:	bf00      	nop
  401da8:	00402c49 	.word	0x00402c49
  401dac:	00405059 	.word	0x00405059
  401db0:	00402c5d 	.word	0x00402c5d

00401db4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
  401db4:	b500      	push	{lr}
  401db6:	b085      	sub	sp, #20
  401db8:	9001      	str	r0, [sp, #4]
  401dba:	9100      	str	r1, [sp, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
  401dbc:	9b01      	ldr	r3, [sp, #4]
  401dbe:	9303      	str	r3, [sp, #12]

	configASSERT( pxQueue );
  401dc0:	9b03      	ldr	r3, [sp, #12]
  401dc2:	2b00      	cmp	r3, #0
  401dc4:	d10b      	bne.n	401dde <xQueueGenericReset+0x2a>
  401dc6:	f04f 0380 	mov.w	r3, #128	; 0x80
  401dca:	b672      	cpsid	i
  401dcc:	f383 8811 	msr	BASEPRI, r3
  401dd0:	f3bf 8f6f 	isb	sy
  401dd4:	f3bf 8f4f 	dsb	sy
  401dd8:	b662      	cpsie	i
  401dda:	9302      	str	r3, [sp, #8]
  401ddc:	e7fe      	b.n	401ddc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
  401dde:	4b28      	ldr	r3, [pc, #160]	; (401e80 <xQueueGenericReset+0xcc>)
  401de0:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401de2:	9b03      	ldr	r3, [sp, #12]
  401de4:	681a      	ldr	r2, [r3, #0]
  401de6:	9b03      	ldr	r3, [sp, #12]
  401de8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401dea:	9903      	ldr	r1, [sp, #12]
  401dec:	6c09      	ldr	r1, [r1, #64]	; 0x40
  401dee:	fb01 f303 	mul.w	r3, r1, r3
  401df2:	441a      	add	r2, r3
  401df4:	9b03      	ldr	r3, [sp, #12]
  401df6:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401df8:	9b03      	ldr	r3, [sp, #12]
  401dfa:	2200      	movs	r2, #0
  401dfc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401dfe:	9b03      	ldr	r3, [sp, #12]
  401e00:	681a      	ldr	r2, [r3, #0]
  401e02:	9b03      	ldr	r3, [sp, #12]
  401e04:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  401e06:	9b03      	ldr	r3, [sp, #12]
  401e08:	681a      	ldr	r2, [r3, #0]
  401e0a:	9b03      	ldr	r3, [sp, #12]
  401e0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401e0e:	3b01      	subs	r3, #1
  401e10:	9903      	ldr	r1, [sp, #12]
  401e12:	6c09      	ldr	r1, [r1, #64]	; 0x40
  401e14:	fb01 f303 	mul.w	r3, r1, r3
  401e18:	441a      	add	r2, r3
  401e1a:	9b03      	ldr	r3, [sp, #12]
  401e1c:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401e1e:	9b03      	ldr	r3, [sp, #12]
  401e20:	f04f 32ff 	mov.w	r2, #4294967295
  401e24:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401e26:	9b03      	ldr	r3, [sp, #12]
  401e28:	f04f 32ff 	mov.w	r2, #4294967295
  401e2c:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  401e2e:	9b00      	ldr	r3, [sp, #0]
  401e30:	2b00      	cmp	r3, #0
  401e32:	d114      	bne.n	401e5e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401e34:	9b03      	ldr	r3, [sp, #12]
  401e36:	691b      	ldr	r3, [r3, #16]
  401e38:	2b00      	cmp	r3, #0
  401e3a:	d01a      	beq.n	401e72 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401e3c:	9b03      	ldr	r3, [sp, #12]
  401e3e:	3310      	adds	r3, #16
  401e40:	4618      	mov	r0, r3
  401e42:	4b10      	ldr	r3, [pc, #64]	; (401e84 <xQueueGenericReset+0xd0>)
  401e44:	4798      	blx	r3
  401e46:	4603      	mov	r3, r0
  401e48:	2b01      	cmp	r3, #1
  401e4a:	d112      	bne.n	401e72 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
  401e4c:	4b0e      	ldr	r3, [pc, #56]	; (401e88 <xQueueGenericReset+0xd4>)
  401e4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401e52:	601a      	str	r2, [r3, #0]
  401e54:	f3bf 8f4f 	dsb	sy
  401e58:	f3bf 8f6f 	isb	sy
  401e5c:	e009      	b.n	401e72 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401e5e:	9b03      	ldr	r3, [sp, #12]
  401e60:	3310      	adds	r3, #16
  401e62:	4618      	mov	r0, r3
  401e64:	4b09      	ldr	r3, [pc, #36]	; (401e8c <xQueueGenericReset+0xd8>)
  401e66:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401e68:	9b03      	ldr	r3, [sp, #12]
  401e6a:	3324      	adds	r3, #36	; 0x24
  401e6c:	4618      	mov	r0, r3
  401e6e:	4b07      	ldr	r3, [pc, #28]	; (401e8c <xQueueGenericReset+0xd8>)
  401e70:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  401e72:	4b07      	ldr	r3, [pc, #28]	; (401e90 <xQueueGenericReset+0xdc>)
  401e74:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  401e76:	2301      	movs	r3, #1
}
  401e78:	4618      	mov	r0, r3
  401e7a:	b005      	add	sp, #20
  401e7c:	f85d fb04 	ldr.w	pc, [sp], #4
  401e80:	00401b45 	.word	0x00401b45
  401e84:	004031ad 	.word	0x004031ad
  401e88:	e000ed04 	.word	0xe000ed04
  401e8c:	00401845 	.word	0x00401845
  401e90:	00401ba1 	.word	0x00401ba1

00401e94 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
  401e94:	b500      	push	{lr}
  401e96:	b08b      	sub	sp, #44	; 0x2c
  401e98:	9003      	str	r0, [sp, #12]
  401e9a:	9102      	str	r1, [sp, #8]
  401e9c:	4613      	mov	r3, r2
  401e9e:	f88d 3007 	strb.w	r3, [sp, #7]
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
  401ea2:	2300      	movs	r3, #0
  401ea4:	9308      	str	r3, [sp, #32]

	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  401ea6:	9b03      	ldr	r3, [sp, #12]
  401ea8:	2b00      	cmp	r3, #0
  401eaa:	d10b      	bne.n	401ec4 <xQueueGenericCreate+0x30>
  401eac:	f04f 0380 	mov.w	r3, #128	; 0x80
  401eb0:	b672      	cpsid	i
  401eb2:	f383 8811 	msr	BASEPRI, r3
  401eb6:	f3bf 8f6f 	isb	sy
  401eba:	f3bf 8f4f 	dsb	sy
  401ebe:	b662      	cpsie	i
  401ec0:	9306      	str	r3, [sp, #24]
  401ec2:	e7fe      	b.n	401ec2 <xQueueGenericCreate+0x2e>

	if( uxItemSize == ( UBaseType_t ) 0 )
  401ec4:	9b02      	ldr	r3, [sp, #8]
  401ec6:	2b00      	cmp	r3, #0
  401ec8:	d102      	bne.n	401ed0 <xQueueGenericCreate+0x3c>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
  401eca:	2300      	movs	r3, #0
  401ecc:	9309      	str	r3, [sp, #36]	; 0x24
  401ece:	e005      	b.n	401edc <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401ed0:	9b03      	ldr	r3, [sp, #12]
  401ed2:	9a02      	ldr	r2, [sp, #8]
  401ed4:	fb02 f303 	mul.w	r3, r2, r3
  401ed8:	3301      	adds	r3, #1
  401eda:	9309      	str	r3, [sp, #36]	; 0x24
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401edc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401ede:	3358      	adds	r3, #88	; 0x58
  401ee0:	4618      	mov	r0, r3
  401ee2:	4b1d      	ldr	r3, [pc, #116]	; (401f58 <xQueueGenericCreate+0xc4>)
  401ee4:	4798      	blx	r3
  401ee6:	9007      	str	r0, [sp, #28]

	if( pxNewQueue != NULL )
  401ee8:	9b07      	ldr	r3, [sp, #28]
  401eea:	2b00      	cmp	r3, #0
  401eec:	d01f      	beq.n	401f2e <xQueueGenericCreate+0x9a>
	{
		if( uxItemSize == ( UBaseType_t ) 0 )
  401eee:	9b02      	ldr	r3, [sp, #8]
  401ef0:	2b00      	cmp	r3, #0
  401ef2:	d103      	bne.n	401efc <xQueueGenericCreate+0x68>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  401ef4:	9b07      	ldr	r3, [sp, #28]
  401ef6:	9a07      	ldr	r2, [sp, #28]
  401ef8:	601a      	str	r2, [r3, #0]
  401efa:	e004      	b.n	401f06 <xQueueGenericCreate+0x72>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  401efc:	9b07      	ldr	r3, [sp, #28]
  401efe:	f103 0258 	add.w	r2, r3, #88	; 0x58
  401f02:	9b07      	ldr	r3, [sp, #28]
  401f04:	601a      	str	r2, [r3, #0]
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
  401f06:	9b07      	ldr	r3, [sp, #28]
  401f08:	9a03      	ldr	r2, [sp, #12]
  401f0a:	63da      	str	r2, [r3, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  401f0c:	9b07      	ldr	r3, [sp, #28]
  401f0e:	9a02      	ldr	r2, [sp, #8]
  401f10:	641a      	str	r2, [r3, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  401f12:	2101      	movs	r1, #1
  401f14:	9807      	ldr	r0, [sp, #28]
  401f16:	4b11      	ldr	r3, [pc, #68]	; (401f5c <xQueueGenericCreate+0xc8>)
  401f18:	4798      	blx	r3

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			pxNewQueue->ucQueueType = ucQueueType;
  401f1a:	9b07      	ldr	r3, [sp, #28]
  401f1c:	f89d 2007 	ldrb.w	r2, [sp, #7]
  401f20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		#endif /* configUSE_TRACE_FACILITY */

		#if( configUSE_QUEUE_SETS == 1 )
		{
			pxNewQueue->pxQueueSetContainer = NULL;
  401f24:	9b07      	ldr	r3, [sp, #28]
  401f26:	2200      	movs	r2, #0
  401f28:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
  401f2a:	9b07      	ldr	r3, [sp, #28]
  401f2c:	9308      	str	r3, [sp, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
  401f2e:	9b08      	ldr	r3, [sp, #32]
  401f30:	2b00      	cmp	r3, #0
  401f32:	d10b      	bne.n	401f4c <xQueueGenericCreate+0xb8>
  401f34:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f38:	b672      	cpsid	i
  401f3a:	f383 8811 	msr	BASEPRI, r3
  401f3e:	f3bf 8f6f 	isb	sy
  401f42:	f3bf 8f4f 	dsb	sy
  401f46:	b662      	cpsie	i
  401f48:	9305      	str	r3, [sp, #20]
  401f4a:	e7fe      	b.n	401f4a <xQueueGenericCreate+0xb6>

	return xReturn;
  401f4c:	9b08      	ldr	r3, [sp, #32]
}
  401f4e:	4618      	mov	r0, r3
  401f50:	b00b      	add	sp, #44	; 0x2c
  401f52:	f85d fb04 	ldr.w	pc, [sp], #4
  401f56:	bf00      	nop
  401f58:	00401d49 	.word	0x00401d49
  401f5c:	00401db5 	.word	0x00401db5

00401f60 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
  401f60:	b500      	push	{lr}
  401f62:	b08f      	sub	sp, #60	; 0x3c
  401f64:	9003      	str	r0, [sp, #12]
  401f66:	9102      	str	r1, [sp, #8]
  401f68:	9201      	str	r2, [sp, #4]
  401f6a:	9300      	str	r3, [sp, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
  401f6c:	2300      	movs	r3, #0
  401f6e:	930d      	str	r3, [sp, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
  401f70:	9b03      	ldr	r3, [sp, #12]
  401f72:	930c      	str	r3, [sp, #48]	; 0x30

	configASSERT( pxQueue );
  401f74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401f76:	2b00      	cmp	r3, #0
  401f78:	d10b      	bne.n	401f92 <xQueueGenericSend+0x32>
  401f7a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f7e:	b672      	cpsid	i
  401f80:	f383 8811 	msr	BASEPRI, r3
  401f84:	f3bf 8f6f 	isb	sy
  401f88:	f3bf 8f4f 	dsb	sy
  401f8c:	b662      	cpsie	i
  401f8e:	930a      	str	r3, [sp, #40]	; 0x28
  401f90:	e7fe      	b.n	401f90 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401f92:	9b02      	ldr	r3, [sp, #8]
  401f94:	2b00      	cmp	r3, #0
  401f96:	d103      	bne.n	401fa0 <xQueueGenericSend+0x40>
  401f98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  401f9c:	2b00      	cmp	r3, #0
  401f9e:	d101      	bne.n	401fa4 <xQueueGenericSend+0x44>
  401fa0:	2301      	movs	r3, #1
  401fa2:	e000      	b.n	401fa6 <xQueueGenericSend+0x46>
  401fa4:	2300      	movs	r3, #0
  401fa6:	2b00      	cmp	r3, #0
  401fa8:	d10b      	bne.n	401fc2 <xQueueGenericSend+0x62>
  401faa:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fae:	b672      	cpsid	i
  401fb0:	f383 8811 	msr	BASEPRI, r3
  401fb4:	f3bf 8f6f 	isb	sy
  401fb8:	f3bf 8f4f 	dsb	sy
  401fbc:	b662      	cpsie	i
  401fbe:	9309      	str	r3, [sp, #36]	; 0x24
  401fc0:	e7fe      	b.n	401fc0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401fc2:	9b00      	ldr	r3, [sp, #0]
  401fc4:	2b02      	cmp	r3, #2
  401fc6:	d103      	bne.n	401fd0 <xQueueGenericSend+0x70>
  401fc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401fca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  401fcc:	2b01      	cmp	r3, #1
  401fce:	d101      	bne.n	401fd4 <xQueueGenericSend+0x74>
  401fd0:	2301      	movs	r3, #1
  401fd2:	e000      	b.n	401fd6 <xQueueGenericSend+0x76>
  401fd4:	2300      	movs	r3, #0
  401fd6:	2b00      	cmp	r3, #0
  401fd8:	d10b      	bne.n	401ff2 <xQueueGenericSend+0x92>
  401fda:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fde:	b672      	cpsid	i
  401fe0:	f383 8811 	msr	BASEPRI, r3
  401fe4:	f3bf 8f6f 	isb	sy
  401fe8:	f3bf 8f4f 	dsb	sy
  401fec:	b662      	cpsie	i
  401fee:	9308      	str	r3, [sp, #32]
  401ff0:	e7fe      	b.n	401ff0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401ff2:	4b61      	ldr	r3, [pc, #388]	; (402178 <xQueueGenericSend+0x218>)
  401ff4:	4798      	blx	r3
  401ff6:	4603      	mov	r3, r0
  401ff8:	2b00      	cmp	r3, #0
  401ffa:	d102      	bne.n	402002 <xQueueGenericSend+0xa2>
  401ffc:	9b01      	ldr	r3, [sp, #4]
  401ffe:	2b00      	cmp	r3, #0
  402000:	d101      	bne.n	402006 <xQueueGenericSend+0xa6>
  402002:	2301      	movs	r3, #1
  402004:	e000      	b.n	402008 <xQueueGenericSend+0xa8>
  402006:	2300      	movs	r3, #0
  402008:	2b00      	cmp	r3, #0
  40200a:	d10b      	bne.n	402024 <xQueueGenericSend+0xc4>
  40200c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402010:	b672      	cpsid	i
  402012:	f383 8811 	msr	BASEPRI, r3
  402016:	f3bf 8f6f 	isb	sy
  40201a:	f3bf 8f4f 	dsb	sy
  40201e:	b662      	cpsie	i
  402020:	9307      	str	r3, [sp, #28]
  402022:	e7fe      	b.n	402022 <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  402024:	4b55      	ldr	r3, [pc, #340]	; (40217c <xQueueGenericSend+0x21c>)
  402026:	4798      	blx	r3
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402028:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40202a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40202c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40202e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  402030:	429a      	cmp	r2, r3
  402032:	d302      	bcc.n	40203a <xQueueGenericSend+0xda>
  402034:	9b00      	ldr	r3, [sp, #0]
  402036:	2b02      	cmp	r3, #2
  402038:	d13d      	bne.n	4020b6 <xQueueGenericSend+0x156>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40203a:	9a00      	ldr	r2, [sp, #0]
  40203c:	9902      	ldr	r1, [sp, #8]
  40203e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402040:	4b4f      	ldr	r3, [pc, #316]	; (402180 <xQueueGenericSend+0x220>)
  402042:	4798      	blx	r3
  402044:	900b      	str	r0, [sp, #44]	; 0x2c

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  402046:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402048:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  40204a:	2b00      	cmp	r3, #0
  40204c:	d00f      	beq.n	40206e <xQueueGenericSend+0x10e>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  40204e:	9900      	ldr	r1, [sp, #0]
  402050:	980c      	ldr	r0, [sp, #48]	; 0x30
  402052:	4b4c      	ldr	r3, [pc, #304]	; (402184 <xQueueGenericSend+0x224>)
  402054:	4798      	blx	r3
  402056:	4603      	mov	r3, r0
  402058:	2b01      	cmp	r3, #1
  40205a:	d128      	bne.n	4020ae <xQueueGenericSend+0x14e>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
  40205c:	4b4a      	ldr	r3, [pc, #296]	; (402188 <xQueueGenericSend+0x228>)
  40205e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402062:	601a      	str	r2, [r3, #0]
  402064:	f3bf 8f4f 	dsb	sy
  402068:	f3bf 8f6f 	isb	sy
  40206c:	e01f      	b.n	4020ae <xQueueGenericSend+0x14e>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40206e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  402072:	2b00      	cmp	r3, #0
  402074:	d010      	beq.n	402098 <xQueueGenericSend+0x138>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  402076:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402078:	3324      	adds	r3, #36	; 0x24
  40207a:	4618      	mov	r0, r3
  40207c:	4b43      	ldr	r3, [pc, #268]	; (40218c <xQueueGenericSend+0x22c>)
  40207e:	4798      	blx	r3
  402080:	4603      	mov	r3, r0
  402082:	2b01      	cmp	r3, #1
  402084:	d113      	bne.n	4020ae <xQueueGenericSend+0x14e>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
  402086:	4b40      	ldr	r3, [pc, #256]	; (402188 <xQueueGenericSend+0x228>)
  402088:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40208c:	601a      	str	r2, [r3, #0]
  40208e:	f3bf 8f4f 	dsb	sy
  402092:	f3bf 8f6f 	isb	sy
  402096:	e00a      	b.n	4020ae <xQueueGenericSend+0x14e>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
  402098:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40209a:	2b00      	cmp	r3, #0
  40209c:	d007      	beq.n	4020ae <xQueueGenericSend+0x14e>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
  40209e:	4b3a      	ldr	r3, [pc, #232]	; (402188 <xQueueGenericSend+0x228>)
  4020a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4020a4:	601a      	str	r2, [r3, #0]
  4020a6:	f3bf 8f4f 	dsb	sy
  4020aa:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
  4020ae:	4b38      	ldr	r3, [pc, #224]	; (402190 <xQueueGenericSend+0x230>)
  4020b0:	4798      	blx	r3
				return pdPASS;
  4020b2:	2301      	movs	r3, #1
  4020b4:	e05b      	b.n	40216e <xQueueGenericSend+0x20e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
  4020b6:	9b01      	ldr	r3, [sp, #4]
  4020b8:	2b00      	cmp	r3, #0
  4020ba:	d103      	bne.n	4020c4 <xQueueGenericSend+0x164>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  4020bc:	4b34      	ldr	r3, [pc, #208]	; (402190 <xQueueGenericSend+0x230>)
  4020be:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  4020c0:	2300      	movs	r3, #0
  4020c2:	e054      	b.n	40216e <xQueueGenericSend+0x20e>
				}
				else if( xEntryTimeSet == pdFALSE )
  4020c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4020c6:	2b00      	cmp	r3, #0
  4020c8:	d105      	bne.n	4020d6 <xQueueGenericSend+0x176>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  4020ca:	ab05      	add	r3, sp, #20
  4020cc:	4618      	mov	r0, r3
  4020ce:	4b31      	ldr	r3, [pc, #196]	; (402194 <xQueueGenericSend+0x234>)
  4020d0:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  4020d2:	2301      	movs	r3, #1
  4020d4:	930d      	str	r3, [sp, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
  4020d6:	4b2e      	ldr	r3, [pc, #184]	; (402190 <xQueueGenericSend+0x230>)
  4020d8:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4020da:	4b2f      	ldr	r3, [pc, #188]	; (402198 <xQueueGenericSend+0x238>)
  4020dc:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4020de:	4b27      	ldr	r3, [pc, #156]	; (40217c <xQueueGenericSend+0x21c>)
  4020e0:	4798      	blx	r3
  4020e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4020e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4020e6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4020ea:	d102      	bne.n	4020f2 <xQueueGenericSend+0x192>
  4020ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4020ee:	2200      	movs	r2, #0
  4020f0:	645a      	str	r2, [r3, #68]	; 0x44
  4020f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4020f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4020f6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4020fa:	d102      	bne.n	402102 <xQueueGenericSend+0x1a2>
  4020fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4020fe:	2200      	movs	r2, #0
  402100:	649a      	str	r2, [r3, #72]	; 0x48
  402102:	4b23      	ldr	r3, [pc, #140]	; (402190 <xQueueGenericSend+0x230>)
  402104:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402106:	aa01      	add	r2, sp, #4
  402108:	ab05      	add	r3, sp, #20
  40210a:	4611      	mov	r1, r2
  40210c:	4618      	mov	r0, r3
  40210e:	4b23      	ldr	r3, [pc, #140]	; (40219c <xQueueGenericSend+0x23c>)
  402110:	4798      	blx	r3
  402112:	4603      	mov	r3, r0
  402114:	2b00      	cmp	r3, #0
  402116:	d124      	bne.n	402162 <xQueueGenericSend+0x202>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  402118:	980c      	ldr	r0, [sp, #48]	; 0x30
  40211a:	4b21      	ldr	r3, [pc, #132]	; (4021a0 <xQueueGenericSend+0x240>)
  40211c:	4798      	blx	r3
  40211e:	4603      	mov	r3, r0
  402120:	2b00      	cmp	r3, #0
  402122:	d018      	beq.n	402156 <xQueueGenericSend+0x1f6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  402124:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402126:	3310      	adds	r3, #16
  402128:	9a01      	ldr	r2, [sp, #4]
  40212a:	4611      	mov	r1, r2
  40212c:	4618      	mov	r0, r3
  40212e:	4b1d      	ldr	r3, [pc, #116]	; (4021a4 <xQueueGenericSend+0x244>)
  402130:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  402132:	980c      	ldr	r0, [sp, #48]	; 0x30
  402134:	4b1c      	ldr	r3, [pc, #112]	; (4021a8 <xQueueGenericSend+0x248>)
  402136:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  402138:	4b1c      	ldr	r3, [pc, #112]	; (4021ac <xQueueGenericSend+0x24c>)
  40213a:	4798      	blx	r3
  40213c:	4603      	mov	r3, r0
  40213e:	2b00      	cmp	r3, #0
  402140:	f47f af70 	bne.w	402024 <xQueueGenericSend+0xc4>
				{
					portYIELD_WITHIN_API();
  402144:	4b10      	ldr	r3, [pc, #64]	; (402188 <xQueueGenericSend+0x228>)
  402146:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40214a:	601a      	str	r2, [r3, #0]
  40214c:	f3bf 8f4f 	dsb	sy
  402150:	f3bf 8f6f 	isb	sy
  402154:	e766      	b.n	402024 <xQueueGenericSend+0xc4>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  402156:	980c      	ldr	r0, [sp, #48]	; 0x30
  402158:	4b13      	ldr	r3, [pc, #76]	; (4021a8 <xQueueGenericSend+0x248>)
  40215a:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40215c:	4b13      	ldr	r3, [pc, #76]	; (4021ac <xQueueGenericSend+0x24c>)
  40215e:	4798      	blx	r3
  402160:	e760      	b.n	402024 <xQueueGenericSend+0xc4>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  402162:	980c      	ldr	r0, [sp, #48]	; 0x30
  402164:	4b10      	ldr	r3, [pc, #64]	; (4021a8 <xQueueGenericSend+0x248>)
  402166:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402168:	4b10      	ldr	r3, [pc, #64]	; (4021ac <xQueueGenericSend+0x24c>)
  40216a:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  40216c:	2300      	movs	r3, #0
		}
	}
}
  40216e:	4618      	mov	r0, r3
  402170:	b00f      	add	sp, #60	; 0x3c
  402172:	f85d fb04 	ldr.w	pc, [sp], #4
  402176:	bf00      	nop
  402178:	004036d1 	.word	0x004036d1
  40217c:	00401b45 	.word	0x00401b45
  402180:	00402555 	.word	0x00402555
  402184:	00402869 	.word	0x00402869
  402188:	e000ed04 	.word	0xe000ed04
  40218c:	004031ad 	.word	0x004031ad
  402190:	00401ba1 	.word	0x00401ba1
  402194:	00403279 	.word	0x00403279
  402198:	00402c49 	.word	0x00402c49
  40219c:	004032b9 	.word	0x004032b9
  4021a0:	0040277d 	.word	0x0040277d
  4021a4:	00403051 	.word	0x00403051
  4021a8:	00402681 	.word	0x00402681
  4021ac:	00402c5d 	.word	0x00402c5d

004021b0 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
  4021b0:	b500      	push	{lr}
  4021b2:	b08f      	sub	sp, #60	; 0x3c
  4021b4:	9003      	str	r0, [sp, #12]
  4021b6:	9102      	str	r1, [sp, #8]
  4021b8:	9201      	str	r2, [sp, #4]
  4021ba:	9300      	str	r3, [sp, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
  4021bc:	9b03      	ldr	r3, [sp, #12]
  4021be:	930c      	str	r3, [sp, #48]	; 0x30

	configASSERT( pxQueue );
  4021c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4021c2:	2b00      	cmp	r3, #0
  4021c4:	d10b      	bne.n	4021de <xQueueGenericSendFromISR+0x2e>
  4021c6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4021ca:	b672      	cpsid	i
  4021cc:	f383 8811 	msr	BASEPRI, r3
  4021d0:	f3bf 8f6f 	isb	sy
  4021d4:	f3bf 8f4f 	dsb	sy
  4021d8:	b662      	cpsie	i
  4021da:	930a      	str	r3, [sp, #40]	; 0x28
  4021dc:	e7fe      	b.n	4021dc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4021de:	9b02      	ldr	r3, [sp, #8]
  4021e0:	2b00      	cmp	r3, #0
  4021e2:	d103      	bne.n	4021ec <xQueueGenericSendFromISR+0x3c>
  4021e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4021e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4021e8:	2b00      	cmp	r3, #0
  4021ea:	d101      	bne.n	4021f0 <xQueueGenericSendFromISR+0x40>
  4021ec:	2301      	movs	r3, #1
  4021ee:	e000      	b.n	4021f2 <xQueueGenericSendFromISR+0x42>
  4021f0:	2300      	movs	r3, #0
  4021f2:	2b00      	cmp	r3, #0
  4021f4:	d10b      	bne.n	40220e <xQueueGenericSendFromISR+0x5e>
  4021f6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4021fa:	b672      	cpsid	i
  4021fc:	f383 8811 	msr	BASEPRI, r3
  402200:	f3bf 8f6f 	isb	sy
  402204:	f3bf 8f4f 	dsb	sy
  402208:	b662      	cpsie	i
  40220a:	9309      	str	r3, [sp, #36]	; 0x24
  40220c:	e7fe      	b.n	40220c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40220e:	9b00      	ldr	r3, [sp, #0]
  402210:	2b02      	cmp	r3, #2
  402212:	d103      	bne.n	40221c <xQueueGenericSendFromISR+0x6c>
  402214:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  402218:	2b01      	cmp	r3, #1
  40221a:	d101      	bne.n	402220 <xQueueGenericSendFromISR+0x70>
  40221c:	2301      	movs	r3, #1
  40221e:	e000      	b.n	402222 <xQueueGenericSendFromISR+0x72>
  402220:	2300      	movs	r3, #0
  402222:	2b00      	cmp	r3, #0
  402224:	d10b      	bne.n	40223e <xQueueGenericSendFromISR+0x8e>
  402226:	f04f 0380 	mov.w	r3, #128	; 0x80
  40222a:	b672      	cpsid	i
  40222c:	f383 8811 	msr	BASEPRI, r3
  402230:	f3bf 8f6f 	isb	sy
  402234:	f3bf 8f4f 	dsb	sy
  402238:	b662      	cpsie	i
  40223a:	9308      	str	r3, [sp, #32]
  40223c:	e7fe      	b.n	40223c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  40223e:	4b2f      	ldr	r3, [pc, #188]	; (4022fc <xQueueGenericSendFromISR+0x14c>)
  402240:	4798      	blx	r3
	__asm volatile
  402242:	f3ef 8211 	mrs	r2, BASEPRI
  402246:	f04f 0380 	mov.w	r3, #128	; 0x80
  40224a:	b672      	cpsid	i
  40224c:	f383 8811 	msr	BASEPRI, r3
  402250:	f3bf 8f6f 	isb	sy
  402254:	f3bf 8f4f 	dsb	sy
  402258:	b662      	cpsie	i
  40225a:	9207      	str	r2, [sp, #28]
  40225c:	9306      	str	r3, [sp, #24]
	return ulOriginalBASEPRI;
  40225e:	9b07      	ldr	r3, [sp, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  402260:	930b      	str	r3, [sp, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402262:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402264:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402266:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402268:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40226a:	429a      	cmp	r2, r3
  40226c:	d302      	bcc.n	402274 <xQueueGenericSendFromISR+0xc4>
  40226e:	9b00      	ldr	r3, [sp, #0]
  402270:	2b02      	cmp	r3, #2
  402272:	d136      	bne.n	4022e2 <xQueueGenericSendFromISR+0x132>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402274:	9a00      	ldr	r2, [sp, #0]
  402276:	9902      	ldr	r1, [sp, #8]
  402278:	980c      	ldr	r0, [sp, #48]	; 0x30
  40227a:	4b21      	ldr	r3, [pc, #132]	; (402300 <xQueueGenericSendFromISR+0x150>)
  40227c:	4798      	blx	r3

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  40227e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402280:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  402282:	f1b3 3fff 	cmp.w	r3, #4294967295
  402286:	d124      	bne.n	4022d2 <xQueueGenericSendFromISR+0x122>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
  402288:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40228a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  40228c:	2b00      	cmp	r3, #0
  40228e:	d00d      	beq.n	4022ac <xQueueGenericSendFromISR+0xfc>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  402290:	9900      	ldr	r1, [sp, #0]
  402292:	980c      	ldr	r0, [sp, #48]	; 0x30
  402294:	4b1b      	ldr	r3, [pc, #108]	; (402304 <xQueueGenericSendFromISR+0x154>)
  402296:	4798      	blx	r3
  402298:	4603      	mov	r3, r0
  40229a:	2b01      	cmp	r3, #1
  40229c:	d11e      	bne.n	4022dc <xQueueGenericSendFromISR+0x12c>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
  40229e:	9b01      	ldr	r3, [sp, #4]
  4022a0:	2b00      	cmp	r3, #0
  4022a2:	d01b      	beq.n	4022dc <xQueueGenericSendFromISR+0x12c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
  4022a4:	9b01      	ldr	r3, [sp, #4]
  4022a6:	2201      	movs	r2, #1
  4022a8:	601a      	str	r2, [r3, #0]
  4022aa:	e017      	b.n	4022dc <xQueueGenericSendFromISR+0x12c>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4022ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4022ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4022b0:	2b00      	cmp	r3, #0
  4022b2:	d013      	beq.n	4022dc <xQueueGenericSendFromISR+0x12c>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4022b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4022b6:	3324      	adds	r3, #36	; 0x24
  4022b8:	4618      	mov	r0, r3
  4022ba:	4b13      	ldr	r3, [pc, #76]	; (402308 <xQueueGenericSendFromISR+0x158>)
  4022bc:	4798      	blx	r3
  4022be:	4603      	mov	r3, r0
  4022c0:	2b00      	cmp	r3, #0
  4022c2:	d00b      	beq.n	4022dc <xQueueGenericSendFromISR+0x12c>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
  4022c4:	9b01      	ldr	r3, [sp, #4]
  4022c6:	2b00      	cmp	r3, #0
  4022c8:	d008      	beq.n	4022dc <xQueueGenericSendFromISR+0x12c>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
  4022ca:	9b01      	ldr	r3, [sp, #4]
  4022cc:	2201      	movs	r2, #1
  4022ce:	601a      	str	r2, [r3, #0]
  4022d0:	e004      	b.n	4022dc <xQueueGenericSendFromISR+0x12c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  4022d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4022d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4022d6:	1c5a      	adds	r2, r3, #1
  4022d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4022da:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  4022dc:	2301      	movs	r3, #1
  4022de:	930d      	str	r3, [sp, #52]	; 0x34
  4022e0:	e001      	b.n	4022e6 <xQueueGenericSendFromISR+0x136>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  4022e2:	2300      	movs	r3, #0
  4022e4:	930d      	str	r3, [sp, #52]	; 0x34
  4022e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4022e8:	9305      	str	r3, [sp, #20]
	__asm volatile
  4022ea:	9b05      	ldr	r3, [sp, #20]
  4022ec:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
  4022f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
}
  4022f2:	4618      	mov	r0, r3
  4022f4:	b00f      	add	sp, #60	; 0x3c
  4022f6:	f85d fb04 	ldr.w	pc, [sp], #4
  4022fa:	bf00      	nop
  4022fc:	00401ccd 	.word	0x00401ccd
  402300:	00402555 	.word	0x00402555
  402304:	00402869 	.word	0x00402869
  402308:	004031ad 	.word	0x004031ad

0040230c <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
  40230c:	b500      	push	{lr}
  40230e:	b08d      	sub	sp, #52	; 0x34
  402310:	9003      	str	r0, [sp, #12]
  402312:	9102      	str	r1, [sp, #8]
  402314:	9201      	str	r2, [sp, #4]
  402316:	9300      	str	r3, [sp, #0]
BaseType_t xEntryTimeSet = pdFALSE;
  402318:	2300      	movs	r3, #0
  40231a:	930b      	str	r3, [sp, #44]	; 0x2c
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
  40231c:	9b03      	ldr	r3, [sp, #12]
  40231e:	930a      	str	r3, [sp, #40]	; 0x28

	configASSERT( pxQueue );
  402320:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402322:	2b00      	cmp	r3, #0
  402324:	d10b      	bne.n	40233e <xQueueGenericReceive+0x32>
	__asm volatile
  402326:	f04f 0380 	mov.w	r3, #128	; 0x80
  40232a:	b672      	cpsid	i
  40232c:	f383 8811 	msr	BASEPRI, r3
  402330:	f3bf 8f6f 	isb	sy
  402334:	f3bf 8f4f 	dsb	sy
  402338:	b662      	cpsie	i
  40233a:	9308      	str	r3, [sp, #32]
  40233c:	e7fe      	b.n	40233c <xQueueGenericReceive+0x30>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40233e:	9b02      	ldr	r3, [sp, #8]
  402340:	2b00      	cmp	r3, #0
  402342:	d103      	bne.n	40234c <xQueueGenericReceive+0x40>
  402344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  402348:	2b00      	cmp	r3, #0
  40234a:	d101      	bne.n	402350 <xQueueGenericReceive+0x44>
  40234c:	2301      	movs	r3, #1
  40234e:	e000      	b.n	402352 <xQueueGenericReceive+0x46>
  402350:	2300      	movs	r3, #0
  402352:	2b00      	cmp	r3, #0
  402354:	d10b      	bne.n	40236e <xQueueGenericReceive+0x62>
  402356:	f04f 0380 	mov.w	r3, #128	; 0x80
  40235a:	b672      	cpsid	i
  40235c:	f383 8811 	msr	BASEPRI, r3
  402360:	f3bf 8f6f 	isb	sy
  402364:	f3bf 8f4f 	dsb	sy
  402368:	b662      	cpsie	i
  40236a:	9307      	str	r3, [sp, #28]
  40236c:	e7fe      	b.n	40236c <xQueueGenericReceive+0x60>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  40236e:	4b6a      	ldr	r3, [pc, #424]	; (402518 <xQueueGenericReceive+0x20c>)
  402370:	4798      	blx	r3
  402372:	4603      	mov	r3, r0
  402374:	2b00      	cmp	r3, #0
  402376:	d102      	bne.n	40237e <xQueueGenericReceive+0x72>
  402378:	9b01      	ldr	r3, [sp, #4]
  40237a:	2b00      	cmp	r3, #0
  40237c:	d101      	bne.n	402382 <xQueueGenericReceive+0x76>
  40237e:	2301      	movs	r3, #1
  402380:	e000      	b.n	402384 <xQueueGenericReceive+0x78>
  402382:	2300      	movs	r3, #0
  402384:	2b00      	cmp	r3, #0
  402386:	d10b      	bne.n	4023a0 <xQueueGenericReceive+0x94>
  402388:	f04f 0380 	mov.w	r3, #128	; 0x80
  40238c:	b672      	cpsid	i
  40238e:	f383 8811 	msr	BASEPRI, r3
  402392:	f3bf 8f6f 	isb	sy
  402396:	f3bf 8f4f 	dsb	sy
  40239a:	b662      	cpsie	i
  40239c:	9306      	str	r3, [sp, #24]
  40239e:	e7fe      	b.n	40239e <xQueueGenericReceive+0x92>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  4023a0:	4b5e      	ldr	r3, [pc, #376]	; (40251c <xQueueGenericReceive+0x210>)
  4023a2:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4023a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4023a8:	2b00      	cmp	r3, #0
  4023aa:	d047      	beq.n	40243c <xQueueGenericReceive+0x130>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  4023ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023ae:	68db      	ldr	r3, [r3, #12]
  4023b0:	9309      	str	r3, [sp, #36]	; 0x24

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  4023b2:	9902      	ldr	r1, [sp, #8]
  4023b4:	980a      	ldr	r0, [sp, #40]	; 0x28
  4023b6:	4b5a      	ldr	r3, [pc, #360]	; (402520 <xQueueGenericReceive+0x214>)
  4023b8:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  4023ba:	9b00      	ldr	r3, [sp, #0]
  4023bc:	2b00      	cmp	r3, #0
  4023be:	d122      	bne.n	402406 <xQueueGenericReceive+0xfa>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
  4023c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4023c4:	1e5a      	subs	r2, r3, #1
  4023c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023c8:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4023ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023cc:	681b      	ldr	r3, [r3, #0]
  4023ce:	2b00      	cmp	r3, #0
  4023d0:	d104      	bne.n	4023dc <xQueueGenericReceive+0xd0>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  4023d2:	4b54      	ldr	r3, [pc, #336]	; (402524 <xQueueGenericReceive+0x218>)
  4023d4:	4798      	blx	r3
  4023d6:	4602      	mov	r2, r0
  4023d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023da:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4023dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023de:	691b      	ldr	r3, [r3, #16]
  4023e0:	2b00      	cmp	r3, #0
  4023e2:	d027      	beq.n	402434 <xQueueGenericReceive+0x128>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4023e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023e6:	3310      	adds	r3, #16
  4023e8:	4618      	mov	r0, r3
  4023ea:	4b4f      	ldr	r3, [pc, #316]	; (402528 <xQueueGenericReceive+0x21c>)
  4023ec:	4798      	blx	r3
  4023ee:	4603      	mov	r3, r0
  4023f0:	2b01      	cmp	r3, #1
  4023f2:	d11f      	bne.n	402434 <xQueueGenericReceive+0x128>
						{
							queueYIELD_IF_USING_PREEMPTION();
  4023f4:	4b4d      	ldr	r3, [pc, #308]	; (40252c <xQueueGenericReceive+0x220>)
  4023f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4023fa:	601a      	str	r2, [r3, #0]
  4023fc:	f3bf 8f4f 	dsb	sy
  402400:	f3bf 8f6f 	isb	sy
  402404:	e016      	b.n	402434 <xQueueGenericReceive+0x128>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  402406:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402408:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40240a:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40240c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40240e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  402410:	2b00      	cmp	r3, #0
  402412:	d00f      	beq.n	402434 <xQueueGenericReceive+0x128>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402414:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402416:	3324      	adds	r3, #36	; 0x24
  402418:	4618      	mov	r0, r3
  40241a:	4b43      	ldr	r3, [pc, #268]	; (402528 <xQueueGenericReceive+0x21c>)
  40241c:	4798      	blx	r3
  40241e:	4603      	mov	r3, r0
  402420:	2b00      	cmp	r3, #0
  402422:	d007      	beq.n	402434 <xQueueGenericReceive+0x128>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
  402424:	4b41      	ldr	r3, [pc, #260]	; (40252c <xQueueGenericReceive+0x220>)
  402426:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40242a:	601a      	str	r2, [r3, #0]
  40242c:	f3bf 8f4f 	dsb	sy
  402430:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
  402434:	4b3e      	ldr	r3, [pc, #248]	; (402530 <xQueueGenericReceive+0x224>)
  402436:	4798      	blx	r3
				return pdPASS;
  402438:	2301      	movs	r3, #1
  40243a:	e068      	b.n	40250e <xQueueGenericReceive+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
  40243c:	9b01      	ldr	r3, [sp, #4]
  40243e:	2b00      	cmp	r3, #0
  402440:	d103      	bne.n	40244a <xQueueGenericReceive+0x13e>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  402442:	4b3b      	ldr	r3, [pc, #236]	; (402530 <xQueueGenericReceive+0x224>)
  402444:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  402446:	2300      	movs	r3, #0
  402448:	e061      	b.n	40250e <xQueueGenericReceive+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
  40244a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40244c:	2b00      	cmp	r3, #0
  40244e:	d105      	bne.n	40245c <xQueueGenericReceive+0x150>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  402450:	ab04      	add	r3, sp, #16
  402452:	4618      	mov	r0, r3
  402454:	4b37      	ldr	r3, [pc, #220]	; (402534 <xQueueGenericReceive+0x228>)
  402456:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  402458:	2301      	movs	r3, #1
  40245a:	930b      	str	r3, [sp, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
  40245c:	4b34      	ldr	r3, [pc, #208]	; (402530 <xQueueGenericReceive+0x224>)
  40245e:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  402460:	4b35      	ldr	r3, [pc, #212]	; (402538 <xQueueGenericReceive+0x22c>)
  402462:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402464:	4b2d      	ldr	r3, [pc, #180]	; (40251c <xQueueGenericReceive+0x210>)
  402466:	4798      	blx	r3
  402468:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40246a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40246c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402470:	d102      	bne.n	402478 <xQueueGenericReceive+0x16c>
  402472:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402474:	2200      	movs	r2, #0
  402476:	645a      	str	r2, [r3, #68]	; 0x44
  402478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40247a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40247c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402480:	d102      	bne.n	402488 <xQueueGenericReceive+0x17c>
  402482:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402484:	2200      	movs	r2, #0
  402486:	649a      	str	r2, [r3, #72]	; 0x48
  402488:	4b29      	ldr	r3, [pc, #164]	; (402530 <xQueueGenericReceive+0x224>)
  40248a:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  40248c:	aa01      	add	r2, sp, #4
  40248e:	ab04      	add	r3, sp, #16
  402490:	4611      	mov	r1, r2
  402492:	4618      	mov	r0, r3
  402494:	4b29      	ldr	r3, [pc, #164]	; (40253c <xQueueGenericReceive+0x230>)
  402496:	4798      	blx	r3
  402498:	4603      	mov	r3, r0
  40249a:	2b00      	cmp	r3, #0
  40249c:	d131      	bne.n	402502 <xQueueGenericReceive+0x1f6>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  40249e:	980a      	ldr	r0, [sp, #40]	; 0x28
  4024a0:	4b27      	ldr	r3, [pc, #156]	; (402540 <xQueueGenericReceive+0x234>)
  4024a2:	4798      	blx	r3
  4024a4:	4603      	mov	r3, r0
  4024a6:	2b00      	cmp	r3, #0
  4024a8:	d025      	beq.n	4024f6 <xQueueGenericReceive+0x1ea>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4024aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4024ac:	681b      	ldr	r3, [r3, #0]
  4024ae:	2b00      	cmp	r3, #0
  4024b0:	d108      	bne.n	4024c4 <xQueueGenericReceive+0x1b8>
					{
						taskENTER_CRITICAL();
  4024b2:	4b1a      	ldr	r3, [pc, #104]	; (40251c <xQueueGenericReceive+0x210>)
  4024b4:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  4024b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4024b8:	685b      	ldr	r3, [r3, #4]
  4024ba:	4618      	mov	r0, r3
  4024bc:	4b21      	ldr	r3, [pc, #132]	; (402544 <xQueueGenericReceive+0x238>)
  4024be:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
  4024c0:	4b1b      	ldr	r3, [pc, #108]	; (402530 <xQueueGenericReceive+0x224>)
  4024c2:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4024c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4024c6:	3324      	adds	r3, #36	; 0x24
  4024c8:	9a01      	ldr	r2, [sp, #4]
  4024ca:	4611      	mov	r1, r2
  4024cc:	4618      	mov	r0, r3
  4024ce:	4b1e      	ldr	r3, [pc, #120]	; (402548 <xQueueGenericReceive+0x23c>)
  4024d0:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  4024d2:	980a      	ldr	r0, [sp, #40]	; 0x28
  4024d4:	4b1d      	ldr	r3, [pc, #116]	; (40254c <xQueueGenericReceive+0x240>)
  4024d6:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  4024d8:	4b1d      	ldr	r3, [pc, #116]	; (402550 <xQueueGenericReceive+0x244>)
  4024da:	4798      	blx	r3
  4024dc:	4603      	mov	r3, r0
  4024de:	2b00      	cmp	r3, #0
  4024e0:	f47f af5e 	bne.w	4023a0 <xQueueGenericReceive+0x94>
				{
					portYIELD_WITHIN_API();
  4024e4:	4b11      	ldr	r3, [pc, #68]	; (40252c <xQueueGenericReceive+0x220>)
  4024e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4024ea:	601a      	str	r2, [r3, #0]
  4024ec:	f3bf 8f4f 	dsb	sy
  4024f0:	f3bf 8f6f 	isb	sy
  4024f4:	e754      	b.n	4023a0 <xQueueGenericReceive+0x94>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4024f6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4024f8:	4b14      	ldr	r3, [pc, #80]	; (40254c <xQueueGenericReceive+0x240>)
  4024fa:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4024fc:	4b14      	ldr	r3, [pc, #80]	; (402550 <xQueueGenericReceive+0x244>)
  4024fe:	4798      	blx	r3
  402500:	e74e      	b.n	4023a0 <xQueueGenericReceive+0x94>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  402502:	980a      	ldr	r0, [sp, #40]	; 0x28
  402504:	4b11      	ldr	r3, [pc, #68]	; (40254c <xQueueGenericReceive+0x240>)
  402506:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402508:	4b11      	ldr	r3, [pc, #68]	; (402550 <xQueueGenericReceive+0x244>)
  40250a:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  40250c:	2300      	movs	r3, #0
		}
	}
}
  40250e:	4618      	mov	r0, r3
  402510:	b00d      	add	sp, #52	; 0x34
  402512:	f85d fb04 	ldr.w	pc, [sp], #4
  402516:	bf00      	nop
  402518:	004036d1 	.word	0x004036d1
  40251c:	00401b45 	.word	0x00401b45
  402520:	00402631 	.word	0x00402631
  402524:	0040390d 	.word	0x0040390d
  402528:	004031ad 	.word	0x004031ad
  40252c:	e000ed04 	.word	0xe000ed04
  402530:	00401ba1 	.word	0x00401ba1
  402534:	00403279 	.word	0x00403279
  402538:	00402c49 	.word	0x00402c49
  40253c:	004032b9 	.word	0x004032b9
  402540:	00402749 	.word	0x00402749
  402544:	00403705 	.word	0x00403705
  402548:	00403051 	.word	0x00403051
  40254c:	00402681 	.word	0x00402681
  402550:	00402c5d 	.word	0x00402c5d

00402554 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  402554:	b500      	push	{lr}
  402556:	b087      	sub	sp, #28
  402558:	9003      	str	r0, [sp, #12]
  40255a:	9102      	str	r1, [sp, #8]
  40255c:	9201      	str	r2, [sp, #4]
BaseType_t xReturn = pdFALSE;
  40255e:	2300      	movs	r3, #0
  402560:	9305      	str	r3, [sp, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  402562:	9b03      	ldr	r3, [sp, #12]
  402564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  402566:	2b00      	cmp	r3, #0
  402568:	d10d      	bne.n	402586 <prvCopyDataToQueue+0x32>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40256a:	9b03      	ldr	r3, [sp, #12]
  40256c:	681b      	ldr	r3, [r3, #0]
  40256e:	2b00      	cmp	r3, #0
  402570:	d150      	bne.n	402614 <prvCopyDataToQueue+0xc0>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  402572:	9b03      	ldr	r3, [sp, #12]
  402574:	685b      	ldr	r3, [r3, #4]
  402576:	4618      	mov	r0, r3
  402578:	4b2b      	ldr	r3, [pc, #172]	; (402628 <prvCopyDataToQueue+0xd4>)
  40257a:	4798      	blx	r3
  40257c:	9005      	str	r0, [sp, #20]
				pxQueue->pxMutexHolder = NULL;
  40257e:	9b03      	ldr	r3, [sp, #12]
  402580:	2200      	movs	r2, #0
  402582:	605a      	str	r2, [r3, #4]
  402584:	e046      	b.n	402614 <prvCopyDataToQueue+0xc0>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
  402586:	9b01      	ldr	r3, [sp, #4]
  402588:	2b00      	cmp	r3, #0
  40258a:	d119      	bne.n	4025c0 <prvCopyDataToQueue+0x6c>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  40258c:	9b03      	ldr	r3, [sp, #12]
  40258e:	6898      	ldr	r0, [r3, #8]
  402590:	9b03      	ldr	r3, [sp, #12]
  402592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  402594:	461a      	mov	r2, r3
  402596:	9902      	ldr	r1, [sp, #8]
  402598:	4b24      	ldr	r3, [pc, #144]	; (40262c <prvCopyDataToQueue+0xd8>)
  40259a:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  40259c:	9b03      	ldr	r3, [sp, #12]
  40259e:	689a      	ldr	r2, [r3, #8]
  4025a0:	9b03      	ldr	r3, [sp, #12]
  4025a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4025a4:	441a      	add	r2, r3
  4025a6:	9b03      	ldr	r3, [sp, #12]
  4025a8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4025aa:	9b03      	ldr	r3, [sp, #12]
  4025ac:	689a      	ldr	r2, [r3, #8]
  4025ae:	9b03      	ldr	r3, [sp, #12]
  4025b0:	685b      	ldr	r3, [r3, #4]
  4025b2:	429a      	cmp	r2, r3
  4025b4:	d32e      	bcc.n	402614 <prvCopyDataToQueue+0xc0>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4025b6:	9b03      	ldr	r3, [sp, #12]
  4025b8:	681a      	ldr	r2, [r3, #0]
  4025ba:	9b03      	ldr	r3, [sp, #12]
  4025bc:	609a      	str	r2, [r3, #8]
  4025be:	e029      	b.n	402614 <prvCopyDataToQueue+0xc0>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4025c0:	9b03      	ldr	r3, [sp, #12]
  4025c2:	68d8      	ldr	r0, [r3, #12]
  4025c4:	9b03      	ldr	r3, [sp, #12]
  4025c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4025c8:	461a      	mov	r2, r3
  4025ca:	9902      	ldr	r1, [sp, #8]
  4025cc:	4b17      	ldr	r3, [pc, #92]	; (40262c <prvCopyDataToQueue+0xd8>)
  4025ce:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4025d0:	9b03      	ldr	r3, [sp, #12]
  4025d2:	68da      	ldr	r2, [r3, #12]
  4025d4:	9b03      	ldr	r3, [sp, #12]
  4025d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4025d8:	425b      	negs	r3, r3
  4025da:	441a      	add	r2, r3
  4025dc:	9b03      	ldr	r3, [sp, #12]
  4025de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4025e0:	9b03      	ldr	r3, [sp, #12]
  4025e2:	68da      	ldr	r2, [r3, #12]
  4025e4:	9b03      	ldr	r3, [sp, #12]
  4025e6:	681b      	ldr	r3, [r3, #0]
  4025e8:	429a      	cmp	r2, r3
  4025ea:	d207      	bcs.n	4025fc <prvCopyDataToQueue+0xa8>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4025ec:	9b03      	ldr	r3, [sp, #12]
  4025ee:	685a      	ldr	r2, [r3, #4]
  4025f0:	9b03      	ldr	r3, [sp, #12]
  4025f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4025f4:	425b      	negs	r3, r3
  4025f6:	441a      	add	r2, r3
  4025f8:	9b03      	ldr	r3, [sp, #12]
  4025fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
  4025fc:	9b01      	ldr	r3, [sp, #4]
  4025fe:	2b02      	cmp	r3, #2
  402600:	d108      	bne.n	402614 <prvCopyDataToQueue+0xc0>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402602:	9b03      	ldr	r3, [sp, #12]
  402604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  402606:	2b00      	cmp	r3, #0
  402608:	d004      	beq.n	402614 <prvCopyDataToQueue+0xc0>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
  40260a:	9b03      	ldr	r3, [sp, #12]
  40260c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  40260e:	1e5a      	subs	r2, r3, #1
  402610:	9b03      	ldr	r3, [sp, #12]
  402612:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  402614:	9b03      	ldr	r3, [sp, #12]
  402616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  402618:	1c5a      	adds	r2, r3, #1
  40261a:	9b03      	ldr	r3, [sp, #12]
  40261c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
  40261e:	9b05      	ldr	r3, [sp, #20]
}
  402620:	4618      	mov	r0, r3
  402622:	b007      	add	sp, #28
  402624:	f85d fb04 	ldr.w	pc, [sp], #4
  402628:	004037f9 	.word	0x004037f9
  40262c:	004055c9 	.word	0x004055c9

00402630 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
  402630:	b500      	push	{lr}
  402632:	b083      	sub	sp, #12
  402634:	9001      	str	r0, [sp, #4]
  402636:	9100      	str	r1, [sp, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  402638:	9b01      	ldr	r3, [sp, #4]
  40263a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40263c:	2b00      	cmp	r3, #0
  40263e:	d018      	beq.n	402672 <prvCopyDataFromQueue+0x42>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  402640:	9b01      	ldr	r3, [sp, #4]
  402642:	68da      	ldr	r2, [r3, #12]
  402644:	9b01      	ldr	r3, [sp, #4]
  402646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  402648:	441a      	add	r2, r3
  40264a:	9b01      	ldr	r3, [sp, #4]
  40264c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  40264e:	9b01      	ldr	r3, [sp, #4]
  402650:	68da      	ldr	r2, [r3, #12]
  402652:	9b01      	ldr	r3, [sp, #4]
  402654:	685b      	ldr	r3, [r3, #4]
  402656:	429a      	cmp	r2, r3
  402658:	d303      	bcc.n	402662 <prvCopyDataFromQueue+0x32>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  40265a:	9b01      	ldr	r3, [sp, #4]
  40265c:	681a      	ldr	r2, [r3, #0]
  40265e:	9b01      	ldr	r3, [sp, #4]
  402660:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  402662:	9b01      	ldr	r3, [sp, #4]
  402664:	68d9      	ldr	r1, [r3, #12]
  402666:	9b01      	ldr	r3, [sp, #4]
  402668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40266a:	461a      	mov	r2, r3
  40266c:	9800      	ldr	r0, [sp, #0]
  40266e:	4b03      	ldr	r3, [pc, #12]	; (40267c <prvCopyDataFromQueue+0x4c>)
  402670:	4798      	blx	r3
	}
}
  402672:	bf00      	nop
  402674:	b003      	add	sp, #12
  402676:	f85d fb04 	ldr.w	pc, [sp], #4
  40267a:	bf00      	nop
  40267c:	004055c9 	.word	0x004055c9

00402680 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
  402680:	b500      	push	{lr}
  402682:	b083      	sub	sp, #12
  402684:	9001      	str	r0, [sp, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  402686:	4b2b      	ldr	r3, [pc, #172]	; (402734 <prvUnlockQueue+0xb4>)
  402688:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40268a:	e020      	b.n	4026ce <prvUnlockQueue+0x4e>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
  40268c:	9b01      	ldr	r3, [sp, #4]
  40268e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  402690:	2b00      	cmp	r3, #0
  402692:	d009      	beq.n	4026a8 <prvUnlockQueue+0x28>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  402694:	2100      	movs	r1, #0
  402696:	9801      	ldr	r0, [sp, #4]
  402698:	4b27      	ldr	r3, [pc, #156]	; (402738 <prvUnlockQueue+0xb8>)
  40269a:	4798      	blx	r3
  40269c:	4603      	mov	r3, r0
  40269e:	2b01      	cmp	r3, #1
  4026a0:	d110      	bne.n	4026c4 <prvUnlockQueue+0x44>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
  4026a2:	4b26      	ldr	r3, [pc, #152]	; (40273c <prvUnlockQueue+0xbc>)
  4026a4:	4798      	blx	r3
  4026a6:	e00d      	b.n	4026c4 <prvUnlockQueue+0x44>
				}
				else
				{
					/* Tasks that are removed from the event list will get added to
					the pending ready list as the scheduler is still suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4026a8:	9b01      	ldr	r3, [sp, #4]
  4026aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4026ac:	2b00      	cmp	r3, #0
  4026ae:	d013      	beq.n	4026d8 <prvUnlockQueue+0x58>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4026b0:	9b01      	ldr	r3, [sp, #4]
  4026b2:	3324      	adds	r3, #36	; 0x24
  4026b4:	4618      	mov	r0, r3
  4026b6:	4b22      	ldr	r3, [pc, #136]	; (402740 <prvUnlockQueue+0xc0>)
  4026b8:	4798      	blx	r3
  4026ba:	4603      	mov	r3, r0
  4026bc:	2b00      	cmp	r3, #0
  4026be:	d001      	beq.n	4026c4 <prvUnlockQueue+0x44>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
  4026c0:	4b1e      	ldr	r3, [pc, #120]	; (40273c <prvUnlockQueue+0xbc>)
  4026c2:	4798      	blx	r3
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
  4026c4:	9b01      	ldr	r3, [sp, #4]
  4026c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4026c8:	1e5a      	subs	r2, r3, #1
  4026ca:	9b01      	ldr	r3, [sp, #4]
  4026cc:	649a      	str	r2, [r3, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4026ce:	9b01      	ldr	r3, [sp, #4]
  4026d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4026d2:	2b00      	cmp	r3, #0
  4026d4:	dcda      	bgt.n	40268c <prvUnlockQueue+0xc>
  4026d6:	e000      	b.n	4026da <prvUnlockQueue+0x5a>
						break;
  4026d8:	bf00      	nop
		}

		pxQueue->xTxLock = queueUNLOCKED;
  4026da:	9b01      	ldr	r3, [sp, #4]
  4026dc:	f04f 32ff 	mov.w	r2, #4294967295
  4026e0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  4026e2:	4b18      	ldr	r3, [pc, #96]	; (402744 <prvUnlockQueue+0xc4>)
  4026e4:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  4026e6:	4b13      	ldr	r3, [pc, #76]	; (402734 <prvUnlockQueue+0xb4>)
  4026e8:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4026ea:	e012      	b.n	402712 <prvUnlockQueue+0x92>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4026ec:	9b01      	ldr	r3, [sp, #4]
  4026ee:	691b      	ldr	r3, [r3, #16]
  4026f0:	2b00      	cmp	r3, #0
  4026f2:	d013      	beq.n	40271c <prvUnlockQueue+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4026f4:	9b01      	ldr	r3, [sp, #4]
  4026f6:	3310      	adds	r3, #16
  4026f8:	4618      	mov	r0, r3
  4026fa:	4b11      	ldr	r3, [pc, #68]	; (402740 <prvUnlockQueue+0xc0>)
  4026fc:	4798      	blx	r3
  4026fe:	4603      	mov	r3, r0
  402700:	2b00      	cmp	r3, #0
  402702:	d001      	beq.n	402708 <prvUnlockQueue+0x88>
				{
					vTaskMissedYield();
  402704:	4b0d      	ldr	r3, [pc, #52]	; (40273c <prvUnlockQueue+0xbc>)
  402706:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
  402708:	9b01      	ldr	r3, [sp, #4]
  40270a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40270c:	1e5a      	subs	r2, r3, #1
  40270e:	9b01      	ldr	r3, [sp, #4]
  402710:	645a      	str	r2, [r3, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  402712:	9b01      	ldr	r3, [sp, #4]
  402714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  402716:	2b00      	cmp	r3, #0
  402718:	dce8      	bgt.n	4026ec <prvUnlockQueue+0x6c>
  40271a:	e000      	b.n	40271e <prvUnlockQueue+0x9e>
			}
			else
			{
				break;
  40271c:	bf00      	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  40271e:	9b01      	ldr	r3, [sp, #4]
  402720:	f04f 32ff 	mov.w	r2, #4294967295
  402724:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  402726:	4b07      	ldr	r3, [pc, #28]	; (402744 <prvUnlockQueue+0xc4>)
  402728:	4798      	blx	r3
}
  40272a:	bf00      	nop
  40272c:	b003      	add	sp, #12
  40272e:	f85d fb04 	ldr.w	pc, [sp], #4
  402732:	bf00      	nop
  402734:	00401b45 	.word	0x00401b45
  402738:	00402869 	.word	0x00402869
  40273c:	00403389 	.word	0x00403389
  402740:	004031ad 	.word	0x004031ad
  402744:	00401ba1 	.word	0x00401ba1

00402748 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
  402748:	b500      	push	{lr}
  40274a:	b085      	sub	sp, #20
  40274c:	9001      	str	r0, [sp, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
  40274e:	4b09      	ldr	r3, [pc, #36]	; (402774 <prvIsQueueEmpty+0x2c>)
  402750:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  402752:	9b01      	ldr	r3, [sp, #4]
  402754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  402756:	2b00      	cmp	r3, #0
  402758:	d102      	bne.n	402760 <prvIsQueueEmpty+0x18>
		{
			xReturn = pdTRUE;
  40275a:	2301      	movs	r3, #1
  40275c:	9303      	str	r3, [sp, #12]
  40275e:	e001      	b.n	402764 <prvIsQueueEmpty+0x1c>
		}
		else
		{
			xReturn = pdFALSE;
  402760:	2300      	movs	r3, #0
  402762:	9303      	str	r3, [sp, #12]
		}
	}
	taskEXIT_CRITICAL();
  402764:	4b04      	ldr	r3, [pc, #16]	; (402778 <prvIsQueueEmpty+0x30>)
  402766:	4798      	blx	r3

	return xReturn;
  402768:	9b03      	ldr	r3, [sp, #12]
}
  40276a:	4618      	mov	r0, r3
  40276c:	b005      	add	sp, #20
  40276e:	f85d fb04 	ldr.w	pc, [sp], #4
  402772:	bf00      	nop
  402774:	00401b45 	.word	0x00401b45
  402778:	00401ba1 	.word	0x00401ba1

0040277c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
  40277c:	b500      	push	{lr}
  40277e:	b085      	sub	sp, #20
  402780:	9001      	str	r0, [sp, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
  402782:	4b0a      	ldr	r3, [pc, #40]	; (4027ac <prvIsQueueFull+0x30>)
  402784:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  402786:	9b01      	ldr	r3, [sp, #4]
  402788:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40278a:	9b01      	ldr	r3, [sp, #4]
  40278c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40278e:	429a      	cmp	r2, r3
  402790:	d102      	bne.n	402798 <prvIsQueueFull+0x1c>
		{
			xReturn = pdTRUE;
  402792:	2301      	movs	r3, #1
  402794:	9303      	str	r3, [sp, #12]
  402796:	e001      	b.n	40279c <prvIsQueueFull+0x20>
		}
		else
		{
			xReturn = pdFALSE;
  402798:	2300      	movs	r3, #0
  40279a:	9303      	str	r3, [sp, #12]
		}
	}
	taskEXIT_CRITICAL();
  40279c:	4b04      	ldr	r3, [pc, #16]	; (4027b0 <prvIsQueueFull+0x34>)
  40279e:	4798      	blx	r3

	return xReturn;
  4027a0:	9b03      	ldr	r3, [sp, #12]
}
  4027a2:	4618      	mov	r0, r3
  4027a4:	b005      	add	sp, #20
  4027a6:	f85d fb04 	ldr.w	pc, [sp], #4
  4027aa:	bf00      	nop
  4027ac:	00401b45 	.word	0x00401b45
  4027b0:	00401ba1 	.word	0x00401ba1

004027b4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
  4027b4:	b084      	sub	sp, #16
  4027b6:	9001      	str	r0, [sp, #4]
  4027b8:	9100      	str	r1, [sp, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4027ba:	2300      	movs	r3, #0
  4027bc:	9303      	str	r3, [sp, #12]
  4027be:	e014      	b.n	4027ea <vQueueAddToRegistry+0x36>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  4027c0:	4a0d      	ldr	r2, [pc, #52]	; (4027f8 <vQueueAddToRegistry+0x44>)
  4027c2:	9b03      	ldr	r3, [sp, #12]
  4027c4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  4027c8:	2b00      	cmp	r3, #0
  4027ca:	d10b      	bne.n	4027e4 <vQueueAddToRegistry+0x30>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  4027cc:	490a      	ldr	r1, [pc, #40]	; (4027f8 <vQueueAddToRegistry+0x44>)
  4027ce:	9b03      	ldr	r3, [sp, #12]
  4027d0:	9a00      	ldr	r2, [sp, #0]
  4027d2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  4027d6:	4a08      	ldr	r2, [pc, #32]	; (4027f8 <vQueueAddToRegistry+0x44>)
  4027d8:	9b03      	ldr	r3, [sp, #12]
  4027da:	00db      	lsls	r3, r3, #3
  4027dc:	4413      	add	r3, r2
  4027de:	9a01      	ldr	r2, [sp, #4]
  4027e0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
  4027e2:	e005      	b.n	4027f0 <vQueueAddToRegistry+0x3c>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4027e4:	9b03      	ldr	r3, [sp, #12]
  4027e6:	3301      	adds	r3, #1
  4027e8:	9303      	str	r3, [sp, #12]
  4027ea:	9b03      	ldr	r3, [sp, #12]
  4027ec:	2b07      	cmp	r3, #7
  4027ee:	d9e7      	bls.n	4027c0 <vQueueAddToRegistry+0xc>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
  4027f0:	bf00      	nop
  4027f2:	b004      	add	sp, #16
  4027f4:	4770      	bx	lr
  4027f6:	bf00      	nop
  4027f8:	20400bd8 	.word	0x20400bd8

004027fc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
  4027fc:	b500      	push	{lr}
  4027fe:	b087      	sub	sp, #28
  402800:	9003      	str	r0, [sp, #12]
  402802:	9102      	str	r1, [sp, #8]
  402804:	9201      	str	r2, [sp, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
  402806:	9b03      	ldr	r3, [sp, #12]
  402808:	9305      	str	r3, [sp, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  40280a:	4b13      	ldr	r3, [pc, #76]	; (402858 <vQueueWaitForMessageRestricted+0x5c>)
  40280c:	4798      	blx	r3
  40280e:	9b05      	ldr	r3, [sp, #20]
  402810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  402812:	f1b3 3fff 	cmp.w	r3, #4294967295
  402816:	d102      	bne.n	40281e <vQueueWaitForMessageRestricted+0x22>
  402818:	9b05      	ldr	r3, [sp, #20]
  40281a:	2200      	movs	r2, #0
  40281c:	645a      	str	r2, [r3, #68]	; 0x44
  40281e:	9b05      	ldr	r3, [sp, #20]
  402820:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  402822:	f1b3 3fff 	cmp.w	r3, #4294967295
  402826:	d102      	bne.n	40282e <vQueueWaitForMessageRestricted+0x32>
  402828:	9b05      	ldr	r3, [sp, #20]
  40282a:	2200      	movs	r2, #0
  40282c:	649a      	str	r2, [r3, #72]	; 0x48
  40282e:	4b0b      	ldr	r3, [pc, #44]	; (40285c <vQueueWaitForMessageRestricted+0x60>)
  402830:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  402832:	9b05      	ldr	r3, [sp, #20]
  402834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  402836:	2b00      	cmp	r3, #0
  402838:	d106      	bne.n	402848 <vQueueWaitForMessageRestricted+0x4c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  40283a:	9b05      	ldr	r3, [sp, #20]
  40283c:	3324      	adds	r3, #36	; 0x24
  40283e:	9a01      	ldr	r2, [sp, #4]
  402840:	9902      	ldr	r1, [sp, #8]
  402842:	4618      	mov	r0, r3
  402844:	4b06      	ldr	r3, [pc, #24]	; (402860 <vQueueWaitForMessageRestricted+0x64>)
  402846:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
  402848:	9805      	ldr	r0, [sp, #20]
  40284a:	4b06      	ldr	r3, [pc, #24]	; (402864 <vQueueWaitForMessageRestricted+0x68>)
  40284c:	4798      	blx	r3
	}
  40284e:	bf00      	nop
  402850:	b007      	add	sp, #28
  402852:	f85d fb04 	ldr.w	pc, [sp], #4
  402856:	bf00      	nop
  402858:	00401b45 	.word	0x00401b45
  40285c:	00401ba1 	.word	0x00401ba1
  402860:	00403101 	.word	0x00403101
  402864:	00402681 	.word	0x00402681

00402868 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  402868:	b500      	push	{lr}
  40286a:	b087      	sub	sp, #28
  40286c:	9001      	str	r0, [sp, #4]
  40286e:	9100      	str	r1, [sp, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  402870:	9b01      	ldr	r3, [sp, #4]
  402872:	6d5b      	ldr	r3, [r3, #84]	; 0x54
  402874:	9304      	str	r3, [sp, #16]
	BaseType_t xReturn = pdFALSE;
  402876:	2300      	movs	r3, #0
  402878:	9305      	str	r3, [sp, #20]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  40287a:	9b04      	ldr	r3, [sp, #16]
  40287c:	2b00      	cmp	r3, #0
  40287e:	d10b      	bne.n	402898 <prvNotifyQueueSetContainer+0x30>
  402880:	f04f 0380 	mov.w	r3, #128	; 0x80
  402884:	b672      	cpsid	i
  402886:	f383 8811 	msr	BASEPRI, r3
  40288a:	f3bf 8f6f 	isb	sy
  40288e:	f3bf 8f4f 	dsb	sy
  402892:	b662      	cpsie	i
  402894:	9303      	str	r3, [sp, #12]
  402896:	e7fe      	b.n	402896 <prvNotifyQueueSetContainer+0x2e>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  402898:	9b04      	ldr	r3, [sp, #16]
  40289a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40289c:	9b04      	ldr	r3, [sp, #16]
  40289e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4028a0:	429a      	cmp	r2, r3
  4028a2:	d30b      	bcc.n	4028bc <prvNotifyQueueSetContainer+0x54>
  4028a4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028a8:	b672      	cpsid	i
  4028aa:	f383 8811 	msr	BASEPRI, r3
  4028ae:	f3bf 8f6f 	isb	sy
  4028b2:	f3bf 8f4f 	dsb	sy
  4028b6:	b662      	cpsie	i
  4028b8:	9302      	str	r3, [sp, #8]
  4028ba:	e7fe      	b.n	4028ba <prvNotifyQueueSetContainer+0x52>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  4028bc:	9b04      	ldr	r3, [sp, #16]
  4028be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4028c0:	9b04      	ldr	r3, [sp, #16]
  4028c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4028c4:	429a      	cmp	r2, r3
  4028c6:	d21f      	bcs.n	402908 <prvNotifyQueueSetContainer+0xa0>
		{
			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  4028c8:	ab01      	add	r3, sp, #4
  4028ca:	9a00      	ldr	r2, [sp, #0]
  4028cc:	4619      	mov	r1, r3
  4028ce:	9804      	ldr	r0, [sp, #16]
  4028d0:	4b10      	ldr	r3, [pc, #64]	; (402914 <prvNotifyQueueSetContainer+0xac>)
  4028d2:	4798      	blx	r3
  4028d4:	9005      	str	r0, [sp, #20]

			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  4028d6:	9b04      	ldr	r3, [sp, #16]
  4028d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4028da:	f1b3 3fff 	cmp.w	r3, #4294967295
  4028de:	d10e      	bne.n	4028fe <prvNotifyQueueSetContainer+0x96>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  4028e0:	9b04      	ldr	r3, [sp, #16]
  4028e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4028e4:	2b00      	cmp	r3, #0
  4028e6:	d00f      	beq.n	402908 <prvNotifyQueueSetContainer+0xa0>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  4028e8:	9b04      	ldr	r3, [sp, #16]
  4028ea:	3324      	adds	r3, #36	; 0x24
  4028ec:	4618      	mov	r0, r3
  4028ee:	4b0a      	ldr	r3, [pc, #40]	; (402918 <prvNotifyQueueSetContainer+0xb0>)
  4028f0:	4798      	blx	r3
  4028f2:	4603      	mov	r3, r0
  4028f4:	2b00      	cmp	r3, #0
  4028f6:	d007      	beq.n	402908 <prvNotifyQueueSetContainer+0xa0>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
  4028f8:	2301      	movs	r3, #1
  4028fa:	9305      	str	r3, [sp, #20]
  4028fc:	e004      	b.n	402908 <prvNotifyQueueSetContainer+0xa0>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				( pxQueueSetContainer->xTxLock )++;
  4028fe:	9b04      	ldr	r3, [sp, #16]
  402900:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  402902:	1c5a      	adds	r2, r3, #1
  402904:	9b04      	ldr	r3, [sp, #16]
  402906:	649a      	str	r2, [r3, #72]	; 0x48
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
  402908:	9b05      	ldr	r3, [sp, #20]
	}
  40290a:	4618      	mov	r0, r3
  40290c:	b007      	add	sp, #28
  40290e:	f85d fb04 	ldr.w	pc, [sp], #4
  402912:	bf00      	nop
  402914:	00402555 	.word	0x00402555
  402918:	004031ad 	.word	0x004031ad

0040291c <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
  40291c:	b510      	push	{r4, lr}
  40291e:	b08c      	sub	sp, #48	; 0x30
  402920:	9005      	str	r0, [sp, #20]
  402922:	9104      	str	r1, [sp, #16]
  402924:	9302      	str	r3, [sp, #8]
  402926:	4613      	mov	r3, r2
  402928:	f8ad 300e 	strh.w	r3, [sp, #14]
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
  40292c:	9b05      	ldr	r3, [sp, #20]
  40292e:	2b00      	cmp	r3, #0
  402930:	d10b      	bne.n	40294a <xTaskGenericCreate+0x2e>
  402932:	f04f 0380 	mov.w	r3, #128	; 0x80
  402936:	b672      	cpsid	i
  402938:	f383 8811 	msr	BASEPRI, r3
  40293c:	f3bf 8f6f 	isb	sy
  402940:	f3bf 8f4f 	dsb	sy
  402944:	b662      	cpsie	i
  402946:	9308      	str	r3, [sp, #32]
  402948:	e7fe      	b.n	402948 <xTaskGenericCreate+0x2c>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  40294a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40294c:	2b04      	cmp	r3, #4
  40294e:	d90b      	bls.n	402968 <xTaskGenericCreate+0x4c>
  402950:	f04f 0380 	mov.w	r3, #128	; 0x80
  402954:	b672      	cpsid	i
  402956:	f383 8811 	msr	BASEPRI, r3
  40295a:	f3bf 8f6f 	isb	sy
  40295e:	f3bf 8f4f 	dsb	sy
  402962:	b662      	cpsie	i
  402964:	9307      	str	r3, [sp, #28]
  402966:	e7fe      	b.n	402966 <xTaskGenericCreate+0x4a>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  402968:	f8bd 300e 	ldrh.w	r3, [sp, #14]
  40296c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40296e:	4618      	mov	r0, r3
  402970:	4b4f      	ldr	r3, [pc, #316]	; (402ab0 <xTaskGenericCreate+0x194>)
  402972:	4798      	blx	r3
  402974:	900a      	str	r0, [sp, #40]	; 0x28

	if( pxNewTCB != NULL )
  402976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402978:	2b00      	cmp	r3, #0
  40297a:	d07c      	beq.n	402a76 <xTaskGenericCreate+0x15a>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  40297c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40297e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  402980:	f8bd 100e 	ldrh.w	r1, [sp, #14]
  402984:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
  402988:	440b      	add	r3, r1
  40298a:	009b      	lsls	r3, r3, #2
  40298c:	4413      	add	r3, r2
  40298e:	9309      	str	r3, [sp, #36]	; 0x24
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  402990:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402992:	f023 0307 	bic.w	r3, r3, #7
  402996:	9309      	str	r3, [sp, #36]	; 0x24

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  402998:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40299a:	f003 0307 	and.w	r3, r3, #7
  40299e:	2b00      	cmp	r3, #0
  4029a0:	d00b      	beq.n	4029ba <xTaskGenericCreate+0x9e>
  4029a2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029a6:	b672      	cpsid	i
  4029a8:	f383 8811 	msr	BASEPRI, r3
  4029ac:	f3bf 8f6f 	isb	sy
  4029b0:	f3bf 8f4f 	dsb	sy
  4029b4:	b662      	cpsie	i
  4029b6:	9306      	str	r3, [sp, #24]
  4029b8:	e7fe      	b.n	4029b8 <xTaskGenericCreate+0x9c>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  4029ba:	f8bd 300e 	ldrh.w	r3, [sp, #14]
  4029be:	9300      	str	r3, [sp, #0]
  4029c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4029c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4029c4:	9904      	ldr	r1, [sp, #16]
  4029c6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4029c8:	4c3a      	ldr	r4, [pc, #232]	; (402ab4 <xTaskGenericCreate+0x198>)
  4029ca:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  4029cc:	9a02      	ldr	r2, [sp, #8]
  4029ce:	9905      	ldr	r1, [sp, #20]
  4029d0:	9809      	ldr	r0, [sp, #36]	; 0x24
  4029d2:	4b39      	ldr	r3, [pc, #228]	; (402ab8 <xTaskGenericCreate+0x19c>)
  4029d4:	4798      	blx	r3
  4029d6:	4602      	mov	r2, r0
  4029d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4029da:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
  4029dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4029de:	2b00      	cmp	r3, #0
  4029e0:	d002      	beq.n	4029e8 <xTaskGenericCreate+0xcc>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  4029e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4029e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4029e6:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
  4029e8:	4b34      	ldr	r3, [pc, #208]	; (402abc <xTaskGenericCreate+0x1a0>)
  4029ea:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  4029ec:	4b34      	ldr	r3, [pc, #208]	; (402ac0 <xTaskGenericCreate+0x1a4>)
  4029ee:	681b      	ldr	r3, [r3, #0]
  4029f0:	3301      	adds	r3, #1
  4029f2:	4a33      	ldr	r2, [pc, #204]	; (402ac0 <xTaskGenericCreate+0x1a4>)
  4029f4:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  4029f6:	4b33      	ldr	r3, [pc, #204]	; (402ac4 <xTaskGenericCreate+0x1a8>)
  4029f8:	681b      	ldr	r3, [r3, #0]
  4029fa:	2b00      	cmp	r3, #0
  4029fc:	d109      	bne.n	402a12 <xTaskGenericCreate+0xf6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  4029fe:	4a31      	ldr	r2, [pc, #196]	; (402ac4 <xTaskGenericCreate+0x1a8>)
  402a00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a02:	6013      	str	r3, [r2, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  402a04:	4b2e      	ldr	r3, [pc, #184]	; (402ac0 <xTaskGenericCreate+0x1a4>)
  402a06:	681b      	ldr	r3, [r3, #0]
  402a08:	2b01      	cmp	r3, #1
  402a0a:	d10f      	bne.n	402a2c <xTaskGenericCreate+0x110>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  402a0c:	4b2e      	ldr	r3, [pc, #184]	; (402ac8 <xTaskGenericCreate+0x1ac>)
  402a0e:	4798      	blx	r3
  402a10:	e00c      	b.n	402a2c <xTaskGenericCreate+0x110>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  402a12:	4b2e      	ldr	r3, [pc, #184]	; (402acc <xTaskGenericCreate+0x1b0>)
  402a14:	681b      	ldr	r3, [r3, #0]
  402a16:	2b00      	cmp	r3, #0
  402a18:	d108      	bne.n	402a2c <xTaskGenericCreate+0x110>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  402a1a:	4b2a      	ldr	r3, [pc, #168]	; (402ac4 <xTaskGenericCreate+0x1a8>)
  402a1c:	681b      	ldr	r3, [r3, #0]
  402a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402a20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402a22:	429a      	cmp	r2, r3
  402a24:	d802      	bhi.n	402a2c <xTaskGenericCreate+0x110>
					{
						pxCurrentTCB = pxNewTCB;
  402a26:	4a27      	ldr	r2, [pc, #156]	; (402ac4 <xTaskGenericCreate+0x1a8>)
  402a28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a2a:	6013      	str	r3, [r2, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
  402a2c:	4b28      	ldr	r3, [pc, #160]	; (402ad0 <xTaskGenericCreate+0x1b4>)
  402a2e:	681b      	ldr	r3, [r3, #0]
  402a30:	3301      	adds	r3, #1
  402a32:	4a27      	ldr	r2, [pc, #156]	; (402ad0 <xTaskGenericCreate+0x1b4>)
  402a34:	6013      	str	r3, [r2, #0]

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  402a36:	4b26      	ldr	r3, [pc, #152]	; (402ad0 <xTaskGenericCreate+0x1b4>)
  402a38:	681a      	ldr	r2, [r3, #0]
  402a3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a3c:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
  402a3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402a42:	2201      	movs	r2, #1
  402a44:	409a      	lsls	r2, r3
  402a46:	4b23      	ldr	r3, [pc, #140]	; (402ad4 <xTaskGenericCreate+0x1b8>)
  402a48:	681b      	ldr	r3, [r3, #0]
  402a4a:	4313      	orrs	r3, r2
  402a4c:	4a21      	ldr	r2, [pc, #132]	; (402ad4 <xTaskGenericCreate+0x1b8>)
  402a4e:	6013      	str	r3, [r2, #0]
  402a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402a54:	4613      	mov	r3, r2
  402a56:	009b      	lsls	r3, r3, #2
  402a58:	4413      	add	r3, r2
  402a5a:	009b      	lsls	r3, r3, #2
  402a5c:	4a1e      	ldr	r2, [pc, #120]	; (402ad8 <xTaskGenericCreate+0x1bc>)
  402a5e:	441a      	add	r2, r3
  402a60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a62:	3304      	adds	r3, #4
  402a64:	4619      	mov	r1, r3
  402a66:	4610      	mov	r0, r2
  402a68:	4b1c      	ldr	r3, [pc, #112]	; (402adc <xTaskGenericCreate+0x1c0>)
  402a6a:	4798      	blx	r3

			xReturn = pdPASS;
  402a6c:	2301      	movs	r3, #1
  402a6e:	930b      	str	r3, [sp, #44]	; 0x2c
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  402a70:	4b1b      	ldr	r3, [pc, #108]	; (402ae0 <xTaskGenericCreate+0x1c4>)
  402a72:	4798      	blx	r3
  402a74:	e002      	b.n	402a7c <xTaskGenericCreate+0x160>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  402a76:	f04f 33ff 	mov.w	r3, #4294967295
  402a7a:	930b      	str	r3, [sp, #44]	; 0x2c
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  402a7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402a7e:	2b01      	cmp	r3, #1
  402a80:	d111      	bne.n	402aa6 <xTaskGenericCreate+0x18a>
	{
		if( xSchedulerRunning != pdFALSE )
  402a82:	4b12      	ldr	r3, [pc, #72]	; (402acc <xTaskGenericCreate+0x1b0>)
  402a84:	681b      	ldr	r3, [r3, #0]
  402a86:	2b00      	cmp	r3, #0
  402a88:	d00d      	beq.n	402aa6 <xTaskGenericCreate+0x18a>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  402a8a:	4b0e      	ldr	r3, [pc, #56]	; (402ac4 <xTaskGenericCreate+0x1a8>)
  402a8c:	681b      	ldr	r3, [r3, #0]
  402a8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402a90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402a92:	429a      	cmp	r2, r3
  402a94:	d207      	bcs.n	402aa6 <xTaskGenericCreate+0x18a>
			{
				taskYIELD_IF_USING_PREEMPTION();
  402a96:	4b13      	ldr	r3, [pc, #76]	; (402ae4 <xTaskGenericCreate+0x1c8>)
  402a98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402a9c:	601a      	str	r2, [r3, #0]
  402a9e:	f3bf 8f4f 	dsb	sy
  402aa2:	f3bf 8f6f 	isb	sy
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
  402aa6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
}
  402aa8:	4618      	mov	r0, r3
  402aaa:	b00c      	add	sp, #48	; 0x30
  402aac:	bd10      	pop	{r4, pc}
  402aae:	bf00      	nop
  402ab0:	004035f1 	.word	0x004035f1
  402ab4:	004033c9 	.word	0x004033c9
  402ab8:	0040197d 	.word	0x0040197d
  402abc:	00401b45 	.word	0x00401b45
  402ac0:	20400b38 	.word	0x20400b38
  402ac4:	20400a60 	.word	0x20400a60
  402ac8:	00403475 	.word	0x00403475
  402acc:	20400b44 	.word	0x20400b44
  402ad0:	20400b54 	.word	0x20400b54
  402ad4:	20400b40 	.word	0x20400b40
  402ad8:	20400a64 	.word	0x20400a64
  402adc:	0040188b 	.word	0x0040188b
  402ae0:	00401ba1 	.word	0x00401ba1
  402ae4:	e000ed04 	.word	0xe000ed04

00402ae8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
  402ae8:	b500      	push	{lr}
  402aea:	b087      	sub	sp, #28
  402aec:	9001      	str	r0, [sp, #4]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
  402aee:	2300      	movs	r3, #0
  402af0:	9305      	str	r3, [sp, #20]


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
  402af2:	9b01      	ldr	r3, [sp, #4]
  402af4:	2b00      	cmp	r3, #0
  402af6:	d031      	beq.n	402b5c <vTaskDelay+0x74>
		{
			configASSERT( uxSchedulerSuspended == 0 );
  402af8:	4b20      	ldr	r3, [pc, #128]	; (402b7c <vTaskDelay+0x94>)
  402afa:	681b      	ldr	r3, [r3, #0]
  402afc:	2b00      	cmp	r3, #0
  402afe:	d00b      	beq.n	402b18 <vTaskDelay+0x30>
  402b00:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b04:	b672      	cpsid	i
  402b06:	f383 8811 	msr	BASEPRI, r3
  402b0a:	f3bf 8f6f 	isb	sy
  402b0e:	f3bf 8f4f 	dsb	sy
  402b12:	b662      	cpsie	i
  402b14:	9303      	str	r3, [sp, #12]
  402b16:	e7fe      	b.n	402b16 <vTaskDelay+0x2e>
			vTaskSuspendAll();
  402b18:	4b19      	ldr	r3, [pc, #100]	; (402b80 <vTaskDelay+0x98>)
  402b1a:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  402b1c:	4b19      	ldr	r3, [pc, #100]	; (402b84 <vTaskDelay+0x9c>)
  402b1e:	681a      	ldr	r2, [r3, #0]
  402b20:	9b01      	ldr	r3, [sp, #4]
  402b22:	4413      	add	r3, r2
  402b24:	9304      	str	r3, [sp, #16]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402b26:	4b18      	ldr	r3, [pc, #96]	; (402b88 <vTaskDelay+0xa0>)
  402b28:	681b      	ldr	r3, [r3, #0]
  402b2a:	3304      	adds	r3, #4
  402b2c:	4618      	mov	r0, r3
  402b2e:	4b17      	ldr	r3, [pc, #92]	; (402b8c <vTaskDelay+0xa4>)
  402b30:	4798      	blx	r3
  402b32:	4603      	mov	r3, r0
  402b34:	2b00      	cmp	r3, #0
  402b36:	d10b      	bne.n	402b50 <vTaskDelay+0x68>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402b38:	4b13      	ldr	r3, [pc, #76]	; (402b88 <vTaskDelay+0xa0>)
  402b3a:	681b      	ldr	r3, [r3, #0]
  402b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402b3e:	2201      	movs	r2, #1
  402b40:	fa02 f303 	lsl.w	r3, r2, r3
  402b44:	43da      	mvns	r2, r3
  402b46:	4b12      	ldr	r3, [pc, #72]	; (402b90 <vTaskDelay+0xa8>)
  402b48:	681b      	ldr	r3, [r3, #0]
  402b4a:	4013      	ands	r3, r2
  402b4c:	4a10      	ldr	r2, [pc, #64]	; (402b90 <vTaskDelay+0xa8>)
  402b4e:	6013      	str	r3, [r2, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402b50:	9804      	ldr	r0, [sp, #16]
  402b52:	4b10      	ldr	r3, [pc, #64]	; (402b94 <vTaskDelay+0xac>)
  402b54:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  402b56:	4b10      	ldr	r3, [pc, #64]	; (402b98 <vTaskDelay+0xb0>)
  402b58:	4798      	blx	r3
  402b5a:	9005      	str	r0, [sp, #20]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  402b5c:	9b05      	ldr	r3, [sp, #20]
  402b5e:	2b00      	cmp	r3, #0
  402b60:	d107      	bne.n	402b72 <vTaskDelay+0x8a>
		{
			portYIELD_WITHIN_API();
  402b62:	4b0e      	ldr	r3, [pc, #56]	; (402b9c <vTaskDelay+0xb4>)
  402b64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402b68:	601a      	str	r2, [r3, #0]
  402b6a:	f3bf 8f4f 	dsb	sy
  402b6e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
  402b72:	bf00      	nop
  402b74:	b007      	add	sp, #28
  402b76:	f85d fb04 	ldr.w	pc, [sp], #4
  402b7a:	bf00      	nop
  402b7c:	20400b5c 	.word	0x20400b5c
  402b80:	00402c49 	.word	0x00402c49
  402b84:	20400b3c 	.word	0x20400b3c
  402b88:	20400a60 	.word	0x20400a60
  402b8c:	00401931 	.word	0x00401931
  402b90:	20400b40 	.word	0x20400b40
  402b94:	00403581 	.word	0x00403581
  402b98:	00402c5d 	.word	0x00402c5d
  402b9c:	e000ed04 	.word	0xe000ed04

00402ba0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
  402ba0:	b510      	push	{r4, lr}
  402ba2:	b088      	sub	sp, #32
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  402ba4:	2300      	movs	r3, #0
  402ba6:	9303      	str	r3, [sp, #12]
  402ba8:	2300      	movs	r3, #0
  402baa:	9302      	str	r3, [sp, #8]
  402bac:	2300      	movs	r3, #0
  402bae:	9301      	str	r3, [sp, #4]
  402bb0:	2300      	movs	r3, #0
  402bb2:	9300      	str	r3, [sp, #0]
  402bb4:	2300      	movs	r3, #0
  402bb6:	2282      	movs	r2, #130	; 0x82
  402bb8:	491b      	ldr	r1, [pc, #108]	; (402c28 <vTaskStartScheduler+0x88>)
  402bba:	481c      	ldr	r0, [pc, #112]	; (402c2c <vTaskStartScheduler+0x8c>)
  402bbc:	4c1c      	ldr	r4, [pc, #112]	; (402c30 <vTaskStartScheduler+0x90>)
  402bbe:	47a0      	blx	r4
  402bc0:	9007      	str	r0, [sp, #28]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  402bc2:	9b07      	ldr	r3, [sp, #28]
  402bc4:	2b01      	cmp	r3, #1
  402bc6:	d102      	bne.n	402bce <vTaskStartScheduler+0x2e>
		{
			xReturn = xTimerCreateTimerTask();
  402bc8:	4b1a      	ldr	r3, [pc, #104]	; (402c34 <vTaskStartScheduler+0x94>)
  402bca:	4798      	blx	r3
  402bcc:	9007      	str	r0, [sp, #28]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
  402bce:	9b07      	ldr	r3, [sp, #28]
  402bd0:	2b01      	cmp	r3, #1
  402bd2:	d117      	bne.n	402c04 <vTaskStartScheduler+0x64>
  402bd4:	f04f 0380 	mov.w	r3, #128	; 0x80
  402bd8:	b672      	cpsid	i
  402bda:	f383 8811 	msr	BASEPRI, r3
  402bde:	f3bf 8f6f 	isb	sy
  402be2:	f3bf 8f4f 	dsb	sy
  402be6:	b662      	cpsie	i
  402be8:	9306      	str	r3, [sp, #24]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
  402bea:	4b13      	ldr	r3, [pc, #76]	; (402c38 <vTaskStartScheduler+0x98>)
  402bec:	f04f 32ff 	mov.w	r2, #4294967295
  402bf0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  402bf2:	4b12      	ldr	r3, [pc, #72]	; (402c3c <vTaskStartScheduler+0x9c>)
  402bf4:	2201      	movs	r2, #1
  402bf6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  402bf8:	4b11      	ldr	r3, [pc, #68]	; (402c40 <vTaskStartScheduler+0xa0>)
  402bfa:	2200      	movs	r2, #0
  402bfc:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  402bfe:	4b11      	ldr	r3, [pc, #68]	; (402c44 <vTaskStartScheduler+0xa4>)
  402c00:	4798      	blx	r3
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
  402c02:	e00e      	b.n	402c22 <vTaskStartScheduler+0x82>
		configASSERT( xReturn );
  402c04:	9b07      	ldr	r3, [sp, #28]
  402c06:	2b00      	cmp	r3, #0
  402c08:	d10b      	bne.n	402c22 <vTaskStartScheduler+0x82>
  402c0a:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c0e:	b672      	cpsid	i
  402c10:	f383 8811 	msr	BASEPRI, r3
  402c14:	f3bf 8f6f 	isb	sy
  402c18:	f3bf 8f4f 	dsb	sy
  402c1c:	b662      	cpsie	i
  402c1e:	9305      	str	r3, [sp, #20]
  402c20:	e7fe      	b.n	402c20 <vTaskStartScheduler+0x80>
}
  402c22:	bf00      	nop
  402c24:	b008      	add	sp, #32
  402c26:	bd10      	pop	{r4, pc}
  402c28:	00407c48 	.word	0x00407c48
  402c2c:	00403399 	.word	0x00403399
  402c30:	0040291d 	.word	0x0040291d
  402c34:	0040392d 	.word	0x0040392d
  402c38:	20400b58 	.word	0x20400b58
  402c3c:	20400b44 	.word	0x20400b44
  402c40:	20400b3c 	.word	0x20400b3c
  402c44:	00401a5d 	.word	0x00401a5d

00402c48 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
  402c48:	4b03      	ldr	r3, [pc, #12]	; (402c58 <vTaskSuspendAll+0x10>)
  402c4a:	681b      	ldr	r3, [r3, #0]
  402c4c:	3301      	adds	r3, #1
  402c4e:	4a02      	ldr	r2, [pc, #8]	; (402c58 <vTaskSuspendAll+0x10>)
  402c50:	6013      	str	r3, [r2, #0]
}
  402c52:	bf00      	nop
  402c54:	4770      	bx	lr
  402c56:	bf00      	nop
  402c58:	20400b5c 	.word	0x20400b5c

00402c5c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
  402c5c:	b500      	push	{lr}
  402c5e:	b085      	sub	sp, #20
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
  402c60:	2300      	movs	r3, #0
  402c62:	9303      	str	r3, [sp, #12]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  402c64:	4b3e      	ldr	r3, [pc, #248]	; (402d60 <xTaskResumeAll+0x104>)
  402c66:	681b      	ldr	r3, [r3, #0]
  402c68:	2b00      	cmp	r3, #0
  402c6a:	d10b      	bne.n	402c84 <xTaskResumeAll+0x28>
  402c6c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c70:	b672      	cpsid	i
  402c72:	f383 8811 	msr	BASEPRI, r3
  402c76:	f3bf 8f6f 	isb	sy
  402c7a:	f3bf 8f4f 	dsb	sy
  402c7e:	b662      	cpsie	i
  402c80:	9301      	str	r3, [sp, #4]
  402c82:	e7fe      	b.n	402c82 <xTaskResumeAll+0x26>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  402c84:	4b37      	ldr	r3, [pc, #220]	; (402d64 <xTaskResumeAll+0x108>)
  402c86:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  402c88:	4b35      	ldr	r3, [pc, #212]	; (402d60 <xTaskResumeAll+0x104>)
  402c8a:	681b      	ldr	r3, [r3, #0]
  402c8c:	3b01      	subs	r3, #1
  402c8e:	4a34      	ldr	r2, [pc, #208]	; (402d60 <xTaskResumeAll+0x104>)
  402c90:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402c92:	4b33      	ldr	r3, [pc, #204]	; (402d60 <xTaskResumeAll+0x104>)
  402c94:	681b      	ldr	r3, [r3, #0]
  402c96:	2b00      	cmp	r3, #0
  402c98:	d15b      	bne.n	402d52 <xTaskResumeAll+0xf6>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  402c9a:	4b33      	ldr	r3, [pc, #204]	; (402d68 <xTaskResumeAll+0x10c>)
  402c9c:	681b      	ldr	r3, [r3, #0]
  402c9e:	2b00      	cmp	r3, #0
  402ca0:	d057      	beq.n	402d52 <xTaskResumeAll+0xf6>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402ca2:	e02e      	b.n	402d02 <xTaskResumeAll+0xa6>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  402ca4:	4b31      	ldr	r3, [pc, #196]	; (402d6c <xTaskResumeAll+0x110>)
  402ca6:	68db      	ldr	r3, [r3, #12]
  402ca8:	68db      	ldr	r3, [r3, #12]
  402caa:	9302      	str	r3, [sp, #8]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402cac:	9b02      	ldr	r3, [sp, #8]
  402cae:	3318      	adds	r3, #24
  402cb0:	4618      	mov	r0, r3
  402cb2:	4b2f      	ldr	r3, [pc, #188]	; (402d70 <xTaskResumeAll+0x114>)
  402cb4:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402cb6:	9b02      	ldr	r3, [sp, #8]
  402cb8:	3304      	adds	r3, #4
  402cba:	4618      	mov	r0, r3
  402cbc:	4b2c      	ldr	r3, [pc, #176]	; (402d70 <xTaskResumeAll+0x114>)
  402cbe:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
  402cc0:	9b02      	ldr	r3, [sp, #8]
  402cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402cc4:	2201      	movs	r2, #1
  402cc6:	409a      	lsls	r2, r3
  402cc8:	4b2a      	ldr	r3, [pc, #168]	; (402d74 <xTaskResumeAll+0x118>)
  402cca:	681b      	ldr	r3, [r3, #0]
  402ccc:	4313      	orrs	r3, r2
  402cce:	4a29      	ldr	r2, [pc, #164]	; (402d74 <xTaskResumeAll+0x118>)
  402cd0:	6013      	str	r3, [r2, #0]
  402cd2:	9b02      	ldr	r3, [sp, #8]
  402cd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402cd6:	4613      	mov	r3, r2
  402cd8:	009b      	lsls	r3, r3, #2
  402cda:	4413      	add	r3, r2
  402cdc:	009b      	lsls	r3, r3, #2
  402cde:	4a26      	ldr	r2, [pc, #152]	; (402d78 <xTaskResumeAll+0x11c>)
  402ce0:	441a      	add	r2, r3
  402ce2:	9b02      	ldr	r3, [sp, #8]
  402ce4:	3304      	adds	r3, #4
  402ce6:	4619      	mov	r1, r3
  402ce8:	4610      	mov	r0, r2
  402cea:	4b24      	ldr	r3, [pc, #144]	; (402d7c <xTaskResumeAll+0x120>)
  402cec:	4798      	blx	r3

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402cee:	9b02      	ldr	r3, [sp, #8]
  402cf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402cf2:	4b23      	ldr	r3, [pc, #140]	; (402d80 <xTaskResumeAll+0x124>)
  402cf4:	681b      	ldr	r3, [r3, #0]
  402cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402cf8:	429a      	cmp	r2, r3
  402cfa:	d302      	bcc.n	402d02 <xTaskResumeAll+0xa6>
					{
						xYieldPending = pdTRUE;
  402cfc:	4b21      	ldr	r3, [pc, #132]	; (402d84 <xTaskResumeAll+0x128>)
  402cfe:	2201      	movs	r2, #1
  402d00:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402d02:	4b1a      	ldr	r3, [pc, #104]	; (402d6c <xTaskResumeAll+0x110>)
  402d04:	681b      	ldr	r3, [r3, #0]
  402d06:	2b00      	cmp	r3, #0
  402d08:	d1cc      	bne.n	402ca4 <xTaskResumeAll+0x48>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  402d0a:	4b1f      	ldr	r3, [pc, #124]	; (402d88 <xTaskResumeAll+0x12c>)
  402d0c:	681b      	ldr	r3, [r3, #0]
  402d0e:	2b00      	cmp	r3, #0
  402d10:	d011      	beq.n	402d36 <xTaskResumeAll+0xda>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  402d12:	e00c      	b.n	402d2e <xTaskResumeAll+0xd2>
					{
						if( xTaskIncrementTick() != pdFALSE )
  402d14:	4b1d      	ldr	r3, [pc, #116]	; (402d8c <xTaskResumeAll+0x130>)
  402d16:	4798      	blx	r3
  402d18:	4603      	mov	r3, r0
  402d1a:	2b00      	cmp	r3, #0
  402d1c:	d002      	beq.n	402d24 <xTaskResumeAll+0xc8>
						{
							xYieldPending = pdTRUE;
  402d1e:	4b19      	ldr	r3, [pc, #100]	; (402d84 <xTaskResumeAll+0x128>)
  402d20:	2201      	movs	r2, #1
  402d22:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
  402d24:	4b18      	ldr	r3, [pc, #96]	; (402d88 <xTaskResumeAll+0x12c>)
  402d26:	681b      	ldr	r3, [r3, #0]
  402d28:	3b01      	subs	r3, #1
  402d2a:	4a17      	ldr	r2, [pc, #92]	; (402d88 <xTaskResumeAll+0x12c>)
  402d2c:	6013      	str	r3, [r2, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  402d2e:	4b16      	ldr	r3, [pc, #88]	; (402d88 <xTaskResumeAll+0x12c>)
  402d30:	681b      	ldr	r3, [r3, #0]
  402d32:	2b00      	cmp	r3, #0
  402d34:	d1ee      	bne.n	402d14 <xTaskResumeAll+0xb8>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
  402d36:	4b13      	ldr	r3, [pc, #76]	; (402d84 <xTaskResumeAll+0x128>)
  402d38:	681b      	ldr	r3, [r3, #0]
  402d3a:	2b01      	cmp	r3, #1
  402d3c:	d109      	bne.n	402d52 <xTaskResumeAll+0xf6>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
  402d3e:	2301      	movs	r3, #1
  402d40:	9303      	str	r3, [sp, #12]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
  402d42:	4b13      	ldr	r3, [pc, #76]	; (402d90 <xTaskResumeAll+0x134>)
  402d44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402d48:	601a      	str	r2, [r3, #0]
  402d4a:	f3bf 8f4f 	dsb	sy
  402d4e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  402d52:	4b10      	ldr	r3, [pc, #64]	; (402d94 <xTaskResumeAll+0x138>)
  402d54:	4798      	blx	r3

	return xAlreadyYielded;
  402d56:	9b03      	ldr	r3, [sp, #12]
}
  402d58:	4618      	mov	r0, r3
  402d5a:	b005      	add	sp, #20
  402d5c:	f85d fb04 	ldr.w	pc, [sp], #4
  402d60:	20400b5c 	.word	0x20400b5c
  402d64:	00401b45 	.word	0x00401b45
  402d68:	20400b38 	.word	0x20400b38
  402d6c:	20400af8 	.word	0x20400af8
  402d70:	00401931 	.word	0x00401931
  402d74:	20400b40 	.word	0x20400b40
  402d78:	20400a64 	.word	0x20400a64
  402d7c:	0040188b 	.word	0x0040188b
  402d80:	20400a60 	.word	0x20400a60
  402d84:	20400b4c 	.word	0x20400b4c
  402d88:	20400b48 	.word	0x20400b48
  402d8c:	00402dad 	.word	0x00402dad
  402d90:	e000ed04 	.word	0xe000ed04
  402d94:	00401ba1 	.word	0x00401ba1

00402d98 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
  402d98:	b082      	sub	sp, #8
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
  402d9a:	4b03      	ldr	r3, [pc, #12]	; (402da8 <xTaskGetTickCount+0x10>)
  402d9c:	681b      	ldr	r3, [r3, #0]
  402d9e:	9301      	str	r3, [sp, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
  402da0:	9b01      	ldr	r3, [sp, #4]
}
  402da2:	4618      	mov	r0, r3
  402da4:	b002      	add	sp, #8
  402da6:	4770      	bx	lr
  402da8:	20400b3c 	.word	0x20400b3c

00402dac <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
  402dac:	b500      	push	{lr}
  402dae:	b087      	sub	sp, #28
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
  402db0:	2300      	movs	r3, #0
  402db2:	9305      	str	r3, [sp, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402db4:	4b55      	ldr	r3, [pc, #340]	; (402f0c <xTaskIncrementTick+0x160>)
  402db6:	681b      	ldr	r3, [r3, #0]
  402db8:	2b00      	cmp	r3, #0
  402dba:	f040 8095 	bne.w	402ee8 <xTaskIncrementTick+0x13c>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
  402dbe:	4b54      	ldr	r3, [pc, #336]	; (402f10 <xTaskIncrementTick+0x164>)
  402dc0:	681b      	ldr	r3, [r3, #0]
  402dc2:	3301      	adds	r3, #1
  402dc4:	4a52      	ldr	r2, [pc, #328]	; (402f10 <xTaskIncrementTick+0x164>)
  402dc6:	6013      	str	r3, [r2, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
  402dc8:	4b51      	ldr	r3, [pc, #324]	; (402f10 <xTaskIncrementTick+0x164>)
  402dca:	681b      	ldr	r3, [r3, #0]
  402dcc:	9304      	str	r3, [sp, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
  402dce:	9b04      	ldr	r3, [sp, #16]
  402dd0:	2b00      	cmp	r3, #0
  402dd2:	d121      	bne.n	402e18 <xTaskIncrementTick+0x6c>
			{
				taskSWITCH_DELAYED_LISTS();
  402dd4:	4b4f      	ldr	r3, [pc, #316]	; (402f14 <xTaskIncrementTick+0x168>)
  402dd6:	681b      	ldr	r3, [r3, #0]
  402dd8:	681b      	ldr	r3, [r3, #0]
  402dda:	2b00      	cmp	r3, #0
  402ddc:	d00b      	beq.n	402df6 <xTaskIncrementTick+0x4a>
  402dde:	f04f 0380 	mov.w	r3, #128	; 0x80
  402de2:	b672      	cpsid	i
  402de4:	f383 8811 	msr	BASEPRI, r3
  402de8:	f3bf 8f6f 	isb	sy
  402dec:	f3bf 8f4f 	dsb	sy
  402df0:	b662      	cpsie	i
  402df2:	9300      	str	r3, [sp, #0]
  402df4:	e7fe      	b.n	402df4 <xTaskIncrementTick+0x48>
  402df6:	4b47      	ldr	r3, [pc, #284]	; (402f14 <xTaskIncrementTick+0x168>)
  402df8:	681b      	ldr	r3, [r3, #0]
  402dfa:	9303      	str	r3, [sp, #12]
  402dfc:	4b46      	ldr	r3, [pc, #280]	; (402f18 <xTaskIncrementTick+0x16c>)
  402dfe:	681b      	ldr	r3, [r3, #0]
  402e00:	4a44      	ldr	r2, [pc, #272]	; (402f14 <xTaskIncrementTick+0x168>)
  402e02:	6013      	str	r3, [r2, #0]
  402e04:	4a44      	ldr	r2, [pc, #272]	; (402f18 <xTaskIncrementTick+0x16c>)
  402e06:	9b03      	ldr	r3, [sp, #12]
  402e08:	6013      	str	r3, [r2, #0]
  402e0a:	4b44      	ldr	r3, [pc, #272]	; (402f1c <xTaskIncrementTick+0x170>)
  402e0c:	681b      	ldr	r3, [r3, #0]
  402e0e:	3301      	adds	r3, #1
  402e10:	4a42      	ldr	r2, [pc, #264]	; (402f1c <xTaskIncrementTick+0x170>)
  402e12:	6013      	str	r3, [r2, #0]
  402e14:	4b42      	ldr	r3, [pc, #264]	; (402f20 <xTaskIncrementTick+0x174>)
  402e16:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
  402e18:	4b42      	ldr	r3, [pc, #264]	; (402f24 <xTaskIncrementTick+0x178>)
  402e1a:	681b      	ldr	r3, [r3, #0]
  402e1c:	9a04      	ldr	r2, [sp, #16]
  402e1e:	429a      	cmp	r2, r3
  402e20:	d34d      	bcc.n	402ebe <xTaskIncrementTick+0x112>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402e22:	4b3c      	ldr	r3, [pc, #240]	; (402f14 <xTaskIncrementTick+0x168>)
  402e24:	681b      	ldr	r3, [r3, #0]
  402e26:	681b      	ldr	r3, [r3, #0]
  402e28:	2b00      	cmp	r3, #0
  402e2a:	d101      	bne.n	402e30 <xTaskIncrementTick+0x84>
  402e2c:	2301      	movs	r3, #1
  402e2e:	e000      	b.n	402e32 <xTaskIncrementTick+0x86>
  402e30:	2300      	movs	r3, #0
  402e32:	2b00      	cmp	r3, #0
  402e34:	d004      	beq.n	402e40 <xTaskIncrementTick+0x94>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
  402e36:	4b3b      	ldr	r3, [pc, #236]	; (402f24 <xTaskIncrementTick+0x178>)
  402e38:	f04f 32ff 	mov.w	r2, #4294967295
  402e3c:	601a      	str	r2, [r3, #0]
						break;
  402e3e:	e03e      	b.n	402ebe <xTaskIncrementTick+0x112>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402e40:	4b34      	ldr	r3, [pc, #208]	; (402f14 <xTaskIncrementTick+0x168>)
  402e42:	681b      	ldr	r3, [r3, #0]
  402e44:	68db      	ldr	r3, [r3, #12]
  402e46:	68db      	ldr	r3, [r3, #12]
  402e48:	9302      	str	r3, [sp, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  402e4a:	9b02      	ldr	r3, [sp, #8]
  402e4c:	685b      	ldr	r3, [r3, #4]
  402e4e:	9301      	str	r3, [sp, #4]

						if( xConstTickCount < xItemValue )
  402e50:	9a04      	ldr	r2, [sp, #16]
  402e52:	9b01      	ldr	r3, [sp, #4]
  402e54:	429a      	cmp	r2, r3
  402e56:	d203      	bcs.n	402e60 <xTaskIncrementTick+0xb4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
  402e58:	4a32      	ldr	r2, [pc, #200]	; (402f24 <xTaskIncrementTick+0x178>)
  402e5a:	9b01      	ldr	r3, [sp, #4]
  402e5c:	6013      	str	r3, [r2, #0]
							break;
  402e5e:	e02e      	b.n	402ebe <xTaskIncrementTick+0x112>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402e60:	9b02      	ldr	r3, [sp, #8]
  402e62:	3304      	adds	r3, #4
  402e64:	4618      	mov	r0, r3
  402e66:	4b30      	ldr	r3, [pc, #192]	; (402f28 <xTaskIncrementTick+0x17c>)
  402e68:	4798      	blx	r3

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  402e6a:	9b02      	ldr	r3, [sp, #8]
  402e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402e6e:	2b00      	cmp	r3, #0
  402e70:	d004      	beq.n	402e7c <xTaskIncrementTick+0xd0>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402e72:	9b02      	ldr	r3, [sp, #8]
  402e74:	3318      	adds	r3, #24
  402e76:	4618      	mov	r0, r3
  402e78:	4b2b      	ldr	r3, [pc, #172]	; (402f28 <xTaskIncrementTick+0x17c>)
  402e7a:	4798      	blx	r3
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
  402e7c:	9b02      	ldr	r3, [sp, #8]
  402e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402e80:	2201      	movs	r2, #1
  402e82:	409a      	lsls	r2, r3
  402e84:	4b29      	ldr	r3, [pc, #164]	; (402f2c <xTaskIncrementTick+0x180>)
  402e86:	681b      	ldr	r3, [r3, #0]
  402e88:	4313      	orrs	r3, r2
  402e8a:	4a28      	ldr	r2, [pc, #160]	; (402f2c <xTaskIncrementTick+0x180>)
  402e8c:	6013      	str	r3, [r2, #0]
  402e8e:	9b02      	ldr	r3, [sp, #8]
  402e90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402e92:	4613      	mov	r3, r2
  402e94:	009b      	lsls	r3, r3, #2
  402e96:	4413      	add	r3, r2
  402e98:	009b      	lsls	r3, r3, #2
  402e9a:	4a25      	ldr	r2, [pc, #148]	; (402f30 <xTaskIncrementTick+0x184>)
  402e9c:	441a      	add	r2, r3
  402e9e:	9b02      	ldr	r3, [sp, #8]
  402ea0:	3304      	adds	r3, #4
  402ea2:	4619      	mov	r1, r3
  402ea4:	4610      	mov	r0, r2
  402ea6:	4b23      	ldr	r3, [pc, #140]	; (402f34 <xTaskIncrementTick+0x188>)
  402ea8:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402eaa:	9b02      	ldr	r3, [sp, #8]
  402eac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402eae:	4b22      	ldr	r3, [pc, #136]	; (402f38 <xTaskIncrementTick+0x18c>)
  402eb0:	681b      	ldr	r3, [r3, #0]
  402eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402eb4:	429a      	cmp	r2, r3
  402eb6:	d3b4      	bcc.n	402e22 <xTaskIncrementTick+0x76>
							{
								xSwitchRequired = pdTRUE;
  402eb8:	2301      	movs	r3, #1
  402eba:	9305      	str	r3, [sp, #20]
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402ebc:	e7b1      	b.n	402e22 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  402ebe:	4b1e      	ldr	r3, [pc, #120]	; (402f38 <xTaskIncrementTick+0x18c>)
  402ec0:	681b      	ldr	r3, [r3, #0]
  402ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402ec4:	491a      	ldr	r1, [pc, #104]	; (402f30 <xTaskIncrementTick+0x184>)
  402ec6:	4613      	mov	r3, r2
  402ec8:	009b      	lsls	r3, r3, #2
  402eca:	4413      	add	r3, r2
  402ecc:	009b      	lsls	r3, r3, #2
  402ece:	440b      	add	r3, r1
  402ed0:	681b      	ldr	r3, [r3, #0]
  402ed2:	2b01      	cmp	r3, #1
  402ed4:	d901      	bls.n	402eda <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
  402ed6:	2301      	movs	r3, #1
  402ed8:	9305      	str	r3, [sp, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  402eda:	4b18      	ldr	r3, [pc, #96]	; (402f3c <xTaskIncrementTick+0x190>)
  402edc:	681b      	ldr	r3, [r3, #0]
  402ede:	2b00      	cmp	r3, #0
  402ee0:	d109      	bne.n	402ef6 <xTaskIncrementTick+0x14a>
			{
				vApplicationTickHook();
  402ee2:	4b17      	ldr	r3, [pc, #92]	; (402f40 <xTaskIncrementTick+0x194>)
  402ee4:	4798      	blx	r3
  402ee6:	e006      	b.n	402ef6 <xTaskIncrementTick+0x14a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
  402ee8:	4b14      	ldr	r3, [pc, #80]	; (402f3c <xTaskIncrementTick+0x190>)
  402eea:	681b      	ldr	r3, [r3, #0]
  402eec:	3301      	adds	r3, #1
  402eee:	4a13      	ldr	r2, [pc, #76]	; (402f3c <xTaskIncrementTick+0x190>)
  402ef0:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  402ef2:	4b13      	ldr	r3, [pc, #76]	; (402f40 <xTaskIncrementTick+0x194>)
  402ef4:	4798      	blx	r3
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
  402ef6:	4b13      	ldr	r3, [pc, #76]	; (402f44 <xTaskIncrementTick+0x198>)
  402ef8:	681b      	ldr	r3, [r3, #0]
  402efa:	2b00      	cmp	r3, #0
  402efc:	d001      	beq.n	402f02 <xTaskIncrementTick+0x156>
		{
			xSwitchRequired = pdTRUE;
  402efe:	2301      	movs	r3, #1
  402f00:	9305      	str	r3, [sp, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
  402f02:	9b05      	ldr	r3, [sp, #20]
}
  402f04:	4618      	mov	r0, r3
  402f06:	b007      	add	sp, #28
  402f08:	f85d fb04 	ldr.w	pc, [sp], #4
  402f0c:	20400b5c 	.word	0x20400b5c
  402f10:	20400b3c 	.word	0x20400b3c
  402f14:	20400af0 	.word	0x20400af0
  402f18:	20400af4 	.word	0x20400af4
  402f1c:	20400b50 	.word	0x20400b50
  402f20:	00403691 	.word	0x00403691
  402f24:	20400b58 	.word	0x20400b58
  402f28:	00401931 	.word	0x00401931
  402f2c:	20400b40 	.word	0x20400b40
  402f30:	20400a64 	.word	0x20400a64
  402f34:	0040188b 	.word	0x0040188b
  402f38:	20400a60 	.word	0x20400a60
  402f3c:	20400b48 	.word	0x20400b48
  402f40:	0040496d 	.word	0x0040496d
  402f44:	20400b4c 	.word	0x20400b4c

00402f48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  402f48:	b500      	push	{lr}
  402f4a:	b089      	sub	sp, #36	; 0x24
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  402f4c:	4b3a      	ldr	r3, [pc, #232]	; (403038 <vTaskSwitchContext+0xf0>)
  402f4e:	681b      	ldr	r3, [r3, #0]
  402f50:	2b00      	cmp	r3, #0
  402f52:	d003      	beq.n	402f5c <vTaskSwitchContext+0x14>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
  402f54:	4b39      	ldr	r3, [pc, #228]	; (40303c <vTaskSwitchContext+0xf4>)
  402f56:	2201      	movs	r2, #1
  402f58:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
  402f5a:	e069      	b.n	403030 <vTaskSwitchContext+0xe8>
		xYieldPending = pdFALSE;
  402f5c:	4b37      	ldr	r3, [pc, #220]	; (40303c <vTaskSwitchContext+0xf4>)
  402f5e:	2200      	movs	r2, #0
  402f60:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  402f62:	4b37      	ldr	r3, [pc, #220]	; (403040 <vTaskSwitchContext+0xf8>)
  402f64:	681b      	ldr	r3, [r3, #0]
  402f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402f68:	9307      	str	r3, [sp, #28]
  402f6a:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
  402f6e:	9306      	str	r3, [sp, #24]
  402f70:	9b07      	ldr	r3, [sp, #28]
  402f72:	681a      	ldr	r2, [r3, #0]
  402f74:	9b06      	ldr	r3, [sp, #24]
  402f76:	429a      	cmp	r2, r3
  402f78:	d111      	bne.n	402f9e <vTaskSwitchContext+0x56>
  402f7a:	9b07      	ldr	r3, [sp, #28]
  402f7c:	3304      	adds	r3, #4
  402f7e:	681a      	ldr	r2, [r3, #0]
  402f80:	9b06      	ldr	r3, [sp, #24]
  402f82:	429a      	cmp	r2, r3
  402f84:	d10b      	bne.n	402f9e <vTaskSwitchContext+0x56>
  402f86:	9b07      	ldr	r3, [sp, #28]
  402f88:	3308      	adds	r3, #8
  402f8a:	681a      	ldr	r2, [r3, #0]
  402f8c:	9b06      	ldr	r3, [sp, #24]
  402f8e:	429a      	cmp	r2, r3
  402f90:	d105      	bne.n	402f9e <vTaskSwitchContext+0x56>
  402f92:	9b07      	ldr	r3, [sp, #28]
  402f94:	330c      	adds	r3, #12
  402f96:	681a      	ldr	r2, [r3, #0]
  402f98:	9b06      	ldr	r3, [sp, #24]
  402f9a:	429a      	cmp	r2, r3
  402f9c:	d008      	beq.n	402fb0 <vTaskSwitchContext+0x68>
  402f9e:	4b28      	ldr	r3, [pc, #160]	; (403040 <vTaskSwitchContext+0xf8>)
  402fa0:	681a      	ldr	r2, [r3, #0]
  402fa2:	4b27      	ldr	r3, [pc, #156]	; (403040 <vTaskSwitchContext+0xf8>)
  402fa4:	681b      	ldr	r3, [r3, #0]
  402fa6:	3334      	adds	r3, #52	; 0x34
  402fa8:	4619      	mov	r1, r3
  402faa:	4610      	mov	r0, r2
  402fac:	4b25      	ldr	r3, [pc, #148]	; (403044 <vTaskSwitchContext+0xfc>)
  402fae:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  402fb0:	4b25      	ldr	r3, [pc, #148]	; (403048 <vTaskSwitchContext+0x100>)
  402fb2:	681b      	ldr	r3, [r3, #0]
  402fb4:	9303      	str	r3, [sp, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  402fb6:	9b03      	ldr	r3, [sp, #12]
  402fb8:	fab3 f383 	clz	r3, r3
  402fbc:	f88d 300b 	strb.w	r3, [sp, #11]
		return ucReturn;
  402fc0:	f89d 300b 	ldrb.w	r3, [sp, #11]
  402fc4:	f1c3 031f 	rsb	r3, r3, #31
  402fc8:	9305      	str	r3, [sp, #20]
  402fca:	4920      	ldr	r1, [pc, #128]	; (40304c <vTaskSwitchContext+0x104>)
  402fcc:	9a05      	ldr	r2, [sp, #20]
  402fce:	4613      	mov	r3, r2
  402fd0:	009b      	lsls	r3, r3, #2
  402fd2:	4413      	add	r3, r2
  402fd4:	009b      	lsls	r3, r3, #2
  402fd6:	440b      	add	r3, r1
  402fd8:	681b      	ldr	r3, [r3, #0]
  402fda:	2b00      	cmp	r3, #0
  402fdc:	d10b      	bne.n	402ff6 <vTaskSwitchContext+0xae>
	__asm volatile
  402fde:	f04f 0380 	mov.w	r3, #128	; 0x80
  402fe2:	b672      	cpsid	i
  402fe4:	f383 8811 	msr	BASEPRI, r3
  402fe8:	f3bf 8f6f 	isb	sy
  402fec:	f3bf 8f4f 	dsb	sy
  402ff0:	b662      	cpsie	i
  402ff2:	9301      	str	r3, [sp, #4]
  402ff4:	e7fe      	b.n	402ff4 <vTaskSwitchContext+0xac>
  402ff6:	9a05      	ldr	r2, [sp, #20]
  402ff8:	4613      	mov	r3, r2
  402ffa:	009b      	lsls	r3, r3, #2
  402ffc:	4413      	add	r3, r2
  402ffe:	009b      	lsls	r3, r3, #2
  403000:	4a12      	ldr	r2, [pc, #72]	; (40304c <vTaskSwitchContext+0x104>)
  403002:	4413      	add	r3, r2
  403004:	9304      	str	r3, [sp, #16]
  403006:	9b04      	ldr	r3, [sp, #16]
  403008:	685b      	ldr	r3, [r3, #4]
  40300a:	685a      	ldr	r2, [r3, #4]
  40300c:	9b04      	ldr	r3, [sp, #16]
  40300e:	605a      	str	r2, [r3, #4]
  403010:	9b04      	ldr	r3, [sp, #16]
  403012:	685a      	ldr	r2, [r3, #4]
  403014:	9b04      	ldr	r3, [sp, #16]
  403016:	3308      	adds	r3, #8
  403018:	429a      	cmp	r2, r3
  40301a:	d104      	bne.n	403026 <vTaskSwitchContext+0xde>
  40301c:	9b04      	ldr	r3, [sp, #16]
  40301e:	685b      	ldr	r3, [r3, #4]
  403020:	685a      	ldr	r2, [r3, #4]
  403022:	9b04      	ldr	r3, [sp, #16]
  403024:	605a      	str	r2, [r3, #4]
  403026:	9b04      	ldr	r3, [sp, #16]
  403028:	685b      	ldr	r3, [r3, #4]
  40302a:	68db      	ldr	r3, [r3, #12]
  40302c:	4a04      	ldr	r2, [pc, #16]	; (403040 <vTaskSwitchContext+0xf8>)
  40302e:	6013      	str	r3, [r2, #0]
}
  403030:	bf00      	nop
  403032:	b009      	add	sp, #36	; 0x24
  403034:	f85d fb04 	ldr.w	pc, [sp], #4
  403038:	20400b5c 	.word	0x20400b5c
  40303c:	20400b4c 	.word	0x20400b4c
  403040:	20400a60 	.word	0x20400a60
  403044:	00404951 	.word	0x00404951
  403048:	20400b40 	.word	0x20400b40
  40304c:	20400a64 	.word	0x20400a64

00403050 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
  403050:	b500      	push	{lr}
  403052:	b085      	sub	sp, #20
  403054:	9001      	str	r0, [sp, #4]
  403056:	9100      	str	r1, [sp, #0]
TickType_t xTimeToWake;

	configASSERT( pxEventList );
  403058:	9b01      	ldr	r3, [sp, #4]
  40305a:	2b00      	cmp	r3, #0
  40305c:	d10b      	bne.n	403076 <vTaskPlaceOnEventList+0x26>
  40305e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403062:	b672      	cpsid	i
  403064:	f383 8811 	msr	BASEPRI, r3
  403068:	f3bf 8f6f 	isb	sy
  40306c:	f3bf 8f4f 	dsb	sy
  403070:	b662      	cpsie	i
  403072:	9302      	str	r3, [sp, #8]
  403074:	e7fe      	b.n	403074 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  403076:	4b1a      	ldr	r3, [pc, #104]	; (4030e0 <vTaskPlaceOnEventList+0x90>)
  403078:	681b      	ldr	r3, [r3, #0]
  40307a:	3318      	adds	r3, #24
  40307c:	4619      	mov	r1, r3
  40307e:	9801      	ldr	r0, [sp, #4]
  403080:	4b18      	ldr	r3, [pc, #96]	; (4030e4 <vTaskPlaceOnEventList+0x94>)
  403082:	4798      	blx	r3

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403084:	4b16      	ldr	r3, [pc, #88]	; (4030e0 <vTaskPlaceOnEventList+0x90>)
  403086:	681b      	ldr	r3, [r3, #0]
  403088:	3304      	adds	r3, #4
  40308a:	4618      	mov	r0, r3
  40308c:	4b16      	ldr	r3, [pc, #88]	; (4030e8 <vTaskPlaceOnEventList+0x98>)
  40308e:	4798      	blx	r3
  403090:	4603      	mov	r3, r0
  403092:	2b00      	cmp	r3, #0
  403094:	d10b      	bne.n	4030ae <vTaskPlaceOnEventList+0x5e>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  403096:	4b12      	ldr	r3, [pc, #72]	; (4030e0 <vTaskPlaceOnEventList+0x90>)
  403098:	681b      	ldr	r3, [r3, #0]
  40309a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40309c:	2201      	movs	r2, #1
  40309e:	fa02 f303 	lsl.w	r3, r2, r3
  4030a2:	43da      	mvns	r2, r3
  4030a4:	4b11      	ldr	r3, [pc, #68]	; (4030ec <vTaskPlaceOnEventList+0x9c>)
  4030a6:	681b      	ldr	r3, [r3, #0]
  4030a8:	4013      	ands	r3, r2
  4030aa:	4a10      	ldr	r2, [pc, #64]	; (4030ec <vTaskPlaceOnEventList+0x9c>)
  4030ac:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  4030ae:	9b00      	ldr	r3, [sp, #0]
  4030b0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4030b4:	d107      	bne.n	4030c6 <vTaskPlaceOnEventList+0x76>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4030b6:	4b0a      	ldr	r3, [pc, #40]	; (4030e0 <vTaskPlaceOnEventList+0x90>)
  4030b8:	681b      	ldr	r3, [r3, #0]
  4030ba:	3304      	adds	r3, #4
  4030bc:	4619      	mov	r1, r3
  4030be:	480c      	ldr	r0, [pc, #48]	; (4030f0 <vTaskPlaceOnEventList+0xa0>)
  4030c0:	4b0c      	ldr	r3, [pc, #48]	; (4030f4 <vTaskPlaceOnEventList+0xa4>)
  4030c2:	4798      	blx	r3
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
  4030c4:	e007      	b.n	4030d6 <vTaskPlaceOnEventList+0x86>
			xTimeToWake = xTickCount + xTicksToWait;
  4030c6:	4b0c      	ldr	r3, [pc, #48]	; (4030f8 <vTaskPlaceOnEventList+0xa8>)
  4030c8:	681a      	ldr	r2, [r3, #0]
  4030ca:	9b00      	ldr	r3, [sp, #0]
  4030cc:	4413      	add	r3, r2
  4030ce:	9303      	str	r3, [sp, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4030d0:	9803      	ldr	r0, [sp, #12]
  4030d2:	4b0a      	ldr	r3, [pc, #40]	; (4030fc <vTaskPlaceOnEventList+0xac>)
  4030d4:	4798      	blx	r3
}
  4030d6:	bf00      	nop
  4030d8:	b005      	add	sp, #20
  4030da:	f85d fb04 	ldr.w	pc, [sp], #4
  4030de:	bf00      	nop
  4030e0:	20400a60 	.word	0x20400a60
  4030e4:	004018c9 	.word	0x004018c9
  4030e8:	00401931 	.word	0x00401931
  4030ec:	20400b40 	.word	0x20400b40
  4030f0:	20400b24 	.word	0x20400b24
  4030f4:	0040188b 	.word	0x0040188b
  4030f8:	20400b3c 	.word	0x20400b3c
  4030fc:	00403581 	.word	0x00403581

00403100 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
  403100:	b500      	push	{lr}
  403102:	b087      	sub	sp, #28
  403104:	9003      	str	r0, [sp, #12]
  403106:	9102      	str	r1, [sp, #8]
  403108:	9201      	str	r2, [sp, #4]
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
  40310a:	9b03      	ldr	r3, [sp, #12]
  40310c:	2b00      	cmp	r3, #0
  40310e:	d10b      	bne.n	403128 <vTaskPlaceOnEventListRestricted+0x28>
  403110:	f04f 0380 	mov.w	r3, #128	; 0x80
  403114:	b672      	cpsid	i
  403116:	f383 8811 	msr	BASEPRI, r3
  40311a:	f3bf 8f6f 	isb	sy
  40311e:	f3bf 8f4f 	dsb	sy
  403122:	b662      	cpsie	i
  403124:	9304      	str	r3, [sp, #16]
  403126:	e7fe      	b.n	403126 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  403128:	4b19      	ldr	r3, [pc, #100]	; (403190 <vTaskPlaceOnEventListRestricted+0x90>)
  40312a:	681b      	ldr	r3, [r3, #0]
  40312c:	3318      	adds	r3, #24
  40312e:	4619      	mov	r1, r3
  403130:	9803      	ldr	r0, [sp, #12]
  403132:	4b18      	ldr	r3, [pc, #96]	; (403194 <vTaskPlaceOnEventListRestricted+0x94>)
  403134:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called with the scheduler locked so interrupts will not
		access the lists at the same time. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403136:	4b16      	ldr	r3, [pc, #88]	; (403190 <vTaskPlaceOnEventListRestricted+0x90>)
  403138:	681b      	ldr	r3, [r3, #0]
  40313a:	3304      	adds	r3, #4
  40313c:	4618      	mov	r0, r3
  40313e:	4b16      	ldr	r3, [pc, #88]	; (403198 <vTaskPlaceOnEventListRestricted+0x98>)
  403140:	4798      	blx	r3
  403142:	4603      	mov	r3, r0
  403144:	2b00      	cmp	r3, #0
  403146:	d10b      	bne.n	403160 <vTaskPlaceOnEventListRestricted+0x60>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  403148:	4b11      	ldr	r3, [pc, #68]	; (403190 <vTaskPlaceOnEventListRestricted+0x90>)
  40314a:	681b      	ldr	r3, [r3, #0]
  40314c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40314e:	2201      	movs	r2, #1
  403150:	fa02 f303 	lsl.w	r3, r2, r3
  403154:	43da      	mvns	r2, r3
  403156:	4b11      	ldr	r3, [pc, #68]	; (40319c <vTaskPlaceOnEventListRestricted+0x9c>)
  403158:	681b      	ldr	r3, [r3, #0]
  40315a:	4013      	ands	r3, r2
  40315c:	4a0f      	ldr	r2, [pc, #60]	; (40319c <vTaskPlaceOnEventListRestricted+0x9c>)
  40315e:	6013      	str	r3, [r2, #0]
		Ready state when the event it is waiting indefinitely for occurs).
		Blocking indefinitely is useful when using tickless idle mode as when
		all tasks are blocked indefinitely all timers can be turned off. */
		#if( INCLUDE_vTaskSuspend == 1 )
		{
			if( xWaitIndefinitely == pdTRUE )
  403160:	9b01      	ldr	r3, [sp, #4]
  403162:	2b01      	cmp	r3, #1
  403164:	d107      	bne.n	403176 <vTaskPlaceOnEventListRestricted+0x76>
			{
				/* Add the task to the suspended task list instead of a delayed
				task list to ensure the task is not woken by a timing event.  It
				will block indefinitely. */
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  403166:	4b0a      	ldr	r3, [pc, #40]	; (403190 <vTaskPlaceOnEventListRestricted+0x90>)
  403168:	681b      	ldr	r3, [r3, #0]
  40316a:	3304      	adds	r3, #4
  40316c:	4619      	mov	r1, r3
  40316e:	480c      	ldr	r0, [pc, #48]	; (4031a0 <vTaskPlaceOnEventListRestricted+0xa0>)
  403170:	4b08      	ldr	r3, [pc, #32]	; (403194 <vTaskPlaceOnEventListRestricted+0x94>)
  403172:	4798      	blx	r3
			/* Remove compiler warnings when INCLUDE_vTaskSuspend() is not
			defined. */
			( void ) xWaitIndefinitely;
		}
		#endif
	}
  403174:	e007      	b.n	403186 <vTaskPlaceOnEventListRestricted+0x86>
				xTimeToWake = xTickCount + xTicksToWait;
  403176:	4b0b      	ldr	r3, [pc, #44]	; (4031a4 <vTaskPlaceOnEventListRestricted+0xa4>)
  403178:	681a      	ldr	r2, [r3, #0]
  40317a:	9b02      	ldr	r3, [sp, #8]
  40317c:	4413      	add	r3, r2
  40317e:	9305      	str	r3, [sp, #20]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  403180:	9805      	ldr	r0, [sp, #20]
  403182:	4b09      	ldr	r3, [pc, #36]	; (4031a8 <vTaskPlaceOnEventListRestricted+0xa8>)
  403184:	4798      	blx	r3
	}
  403186:	bf00      	nop
  403188:	b007      	add	sp, #28
  40318a:	f85d fb04 	ldr.w	pc, [sp], #4
  40318e:	bf00      	nop
  403190:	20400a60 	.word	0x20400a60
  403194:	0040188b 	.word	0x0040188b
  403198:	00401931 	.word	0x00401931
  40319c:	20400b40 	.word	0x20400b40
  4031a0:	20400b24 	.word	0x20400b24
  4031a4:	20400b3c 	.word	0x20400b3c
  4031a8:	00403581 	.word	0x00403581

004031ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
  4031ac:	b500      	push	{lr}
  4031ae:	b087      	sub	sp, #28
  4031b0:	9001      	str	r0, [sp, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4031b2:	9b01      	ldr	r3, [sp, #4]
  4031b4:	68db      	ldr	r3, [r3, #12]
  4031b6:	68db      	ldr	r3, [r3, #12]
  4031b8:	9304      	str	r3, [sp, #16]
	configASSERT( pxUnblockedTCB );
  4031ba:	9b04      	ldr	r3, [sp, #16]
  4031bc:	2b00      	cmp	r3, #0
  4031be:	d10b      	bne.n	4031d8 <xTaskRemoveFromEventList+0x2c>
  4031c0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4031c4:	b672      	cpsid	i
  4031c6:	f383 8811 	msr	BASEPRI, r3
  4031ca:	f3bf 8f6f 	isb	sy
  4031ce:	f3bf 8f4f 	dsb	sy
  4031d2:	b662      	cpsie	i
  4031d4:	9303      	str	r3, [sp, #12]
  4031d6:	e7fe      	b.n	4031d6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4031d8:	9b04      	ldr	r3, [sp, #16]
  4031da:	3318      	adds	r3, #24
  4031dc:	4618      	mov	r0, r3
  4031de:	4b1e      	ldr	r3, [pc, #120]	; (403258 <xTaskRemoveFromEventList+0xac>)
  4031e0:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4031e2:	4b1e      	ldr	r3, [pc, #120]	; (40325c <xTaskRemoveFromEventList+0xb0>)
  4031e4:	681b      	ldr	r3, [r3, #0]
  4031e6:	2b00      	cmp	r3, #0
  4031e8:	d11c      	bne.n	403224 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4031ea:	9b04      	ldr	r3, [sp, #16]
  4031ec:	3304      	adds	r3, #4
  4031ee:	4618      	mov	r0, r3
  4031f0:	4b19      	ldr	r3, [pc, #100]	; (403258 <xTaskRemoveFromEventList+0xac>)
  4031f2:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  4031f4:	9b04      	ldr	r3, [sp, #16]
  4031f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4031f8:	2201      	movs	r2, #1
  4031fa:	409a      	lsls	r2, r3
  4031fc:	4b18      	ldr	r3, [pc, #96]	; (403260 <xTaskRemoveFromEventList+0xb4>)
  4031fe:	681b      	ldr	r3, [r3, #0]
  403200:	4313      	orrs	r3, r2
  403202:	4a17      	ldr	r2, [pc, #92]	; (403260 <xTaskRemoveFromEventList+0xb4>)
  403204:	6013      	str	r3, [r2, #0]
  403206:	9b04      	ldr	r3, [sp, #16]
  403208:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40320a:	4613      	mov	r3, r2
  40320c:	009b      	lsls	r3, r3, #2
  40320e:	4413      	add	r3, r2
  403210:	009b      	lsls	r3, r3, #2
  403212:	4a14      	ldr	r2, [pc, #80]	; (403264 <xTaskRemoveFromEventList+0xb8>)
  403214:	441a      	add	r2, r3
  403216:	9b04      	ldr	r3, [sp, #16]
  403218:	3304      	adds	r3, #4
  40321a:	4619      	mov	r1, r3
  40321c:	4610      	mov	r0, r2
  40321e:	4b12      	ldr	r3, [pc, #72]	; (403268 <xTaskRemoveFromEventList+0xbc>)
  403220:	4798      	blx	r3
  403222:	e005      	b.n	403230 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  403224:	9b04      	ldr	r3, [sp, #16]
  403226:	3318      	adds	r3, #24
  403228:	4619      	mov	r1, r3
  40322a:	4810      	ldr	r0, [pc, #64]	; (40326c <xTaskRemoveFromEventList+0xc0>)
  40322c:	4b0e      	ldr	r3, [pc, #56]	; (403268 <xTaskRemoveFromEventList+0xbc>)
  40322e:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  403230:	9b04      	ldr	r3, [sp, #16]
  403232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  403234:	4b0e      	ldr	r3, [pc, #56]	; (403270 <xTaskRemoveFromEventList+0xc4>)
  403236:	681b      	ldr	r3, [r3, #0]
  403238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40323a:	429a      	cmp	r2, r3
  40323c:	d905      	bls.n	40324a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
  40323e:	2301      	movs	r3, #1
  403240:	9305      	str	r3, [sp, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
  403242:	4b0c      	ldr	r3, [pc, #48]	; (403274 <xTaskRemoveFromEventList+0xc8>)
  403244:	2201      	movs	r2, #1
  403246:	601a      	str	r2, [r3, #0]
  403248:	e001      	b.n	40324e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
  40324a:	2300      	movs	r3, #0
  40324c:	9305      	str	r3, [sp, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
  40324e:	9b05      	ldr	r3, [sp, #20]
}
  403250:	4618      	mov	r0, r3
  403252:	b007      	add	sp, #28
  403254:	f85d fb04 	ldr.w	pc, [sp], #4
  403258:	00401931 	.word	0x00401931
  40325c:	20400b5c 	.word	0x20400b5c
  403260:	20400b40 	.word	0x20400b40
  403264:	20400a64 	.word	0x20400a64
  403268:	0040188b 	.word	0x0040188b
  40326c:	20400af8 	.word	0x20400af8
  403270:	20400a60 	.word	0x20400a60
  403274:	20400b4c 	.word	0x20400b4c

00403278 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
  403278:	b084      	sub	sp, #16
  40327a:	9001      	str	r0, [sp, #4]
	configASSERT( pxTimeOut );
  40327c:	9b01      	ldr	r3, [sp, #4]
  40327e:	2b00      	cmp	r3, #0
  403280:	d10b      	bne.n	40329a <vTaskSetTimeOutState+0x22>
  403282:	f04f 0380 	mov.w	r3, #128	; 0x80
  403286:	b672      	cpsid	i
  403288:	f383 8811 	msr	BASEPRI, r3
  40328c:	f3bf 8f6f 	isb	sy
  403290:	f3bf 8f4f 	dsb	sy
  403294:	b662      	cpsie	i
  403296:	9303      	str	r3, [sp, #12]
  403298:	e7fe      	b.n	403298 <vTaskSetTimeOutState+0x20>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  40329a:	4b05      	ldr	r3, [pc, #20]	; (4032b0 <vTaskSetTimeOutState+0x38>)
  40329c:	681a      	ldr	r2, [r3, #0]
  40329e:	9b01      	ldr	r3, [sp, #4]
  4032a0:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4032a2:	4b04      	ldr	r3, [pc, #16]	; (4032b4 <vTaskSetTimeOutState+0x3c>)
  4032a4:	681a      	ldr	r2, [r3, #0]
  4032a6:	9b01      	ldr	r3, [sp, #4]
  4032a8:	605a      	str	r2, [r3, #4]
}
  4032aa:	bf00      	nop
  4032ac:	b004      	add	sp, #16
  4032ae:	4770      	bx	lr
  4032b0:	20400b50 	.word	0x20400b50
  4032b4:	20400b3c 	.word	0x20400b3c

004032b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
  4032b8:	b500      	push	{lr}
  4032ba:	b087      	sub	sp, #28
  4032bc:	9001      	str	r0, [sp, #4]
  4032be:	9100      	str	r1, [sp, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
  4032c0:	9b01      	ldr	r3, [sp, #4]
  4032c2:	2b00      	cmp	r3, #0
  4032c4:	d10b      	bne.n	4032de <xTaskCheckForTimeOut+0x26>
  4032c6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4032ca:	b672      	cpsid	i
  4032cc:	f383 8811 	msr	BASEPRI, r3
  4032d0:	f3bf 8f6f 	isb	sy
  4032d4:	f3bf 8f4f 	dsb	sy
  4032d8:	b662      	cpsie	i
  4032da:	9303      	str	r3, [sp, #12]
  4032dc:	e7fe      	b.n	4032dc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
  4032de:	9b00      	ldr	r3, [sp, #0]
  4032e0:	2b00      	cmp	r3, #0
  4032e2:	d10b      	bne.n	4032fc <xTaskCheckForTimeOut+0x44>
  4032e4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4032e8:	b672      	cpsid	i
  4032ea:	f383 8811 	msr	BASEPRI, r3
  4032ee:	f3bf 8f6f 	isb	sy
  4032f2:	f3bf 8f4f 	dsb	sy
  4032f6:	b662      	cpsie	i
  4032f8:	9302      	str	r3, [sp, #8]
  4032fa:	e7fe      	b.n	4032fa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
  4032fc:	4b1d      	ldr	r3, [pc, #116]	; (403374 <xTaskCheckForTimeOut+0xbc>)
  4032fe:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
  403300:	4b1d      	ldr	r3, [pc, #116]	; (403378 <xTaskCheckForTimeOut+0xc0>)
  403302:	681b      	ldr	r3, [r3, #0]
  403304:	9304      	str	r3, [sp, #16]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  403306:	9b00      	ldr	r3, [sp, #0]
  403308:	681b      	ldr	r3, [r3, #0]
  40330a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40330e:	d102      	bne.n	403316 <xTaskCheckForTimeOut+0x5e>
			{
				xReturn = pdFALSE;
  403310:	2300      	movs	r3, #0
  403312:	9305      	str	r3, [sp, #20]
  403314:	e026      	b.n	403364 <xTaskCheckForTimeOut+0xac>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  403316:	9b01      	ldr	r3, [sp, #4]
  403318:	681a      	ldr	r2, [r3, #0]
  40331a:	4b18      	ldr	r3, [pc, #96]	; (40337c <xTaskCheckForTimeOut+0xc4>)
  40331c:	681b      	ldr	r3, [r3, #0]
  40331e:	429a      	cmp	r2, r3
  403320:	d007      	beq.n	403332 <xTaskCheckForTimeOut+0x7a>
  403322:	9b01      	ldr	r3, [sp, #4]
  403324:	685a      	ldr	r2, [r3, #4]
  403326:	9b04      	ldr	r3, [sp, #16]
  403328:	429a      	cmp	r2, r3
  40332a:	d802      	bhi.n	403332 <xTaskCheckForTimeOut+0x7a>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  40332c:	2301      	movs	r3, #1
  40332e:	9305      	str	r3, [sp, #20]
  403330:	e018      	b.n	403364 <xTaskCheckForTimeOut+0xac>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  403332:	9b01      	ldr	r3, [sp, #4]
  403334:	685b      	ldr	r3, [r3, #4]
  403336:	9a04      	ldr	r2, [sp, #16]
  403338:	1ad2      	subs	r2, r2, r3
  40333a:	9b00      	ldr	r3, [sp, #0]
  40333c:	681b      	ldr	r3, [r3, #0]
  40333e:	429a      	cmp	r2, r3
  403340:	d20e      	bcs.n	403360 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  403342:	9b00      	ldr	r3, [sp, #0]
  403344:	681a      	ldr	r2, [r3, #0]
  403346:	9b01      	ldr	r3, [sp, #4]
  403348:	6859      	ldr	r1, [r3, #4]
  40334a:	9b04      	ldr	r3, [sp, #16]
  40334c:	1acb      	subs	r3, r1, r3
  40334e:	441a      	add	r2, r3
  403350:	9b00      	ldr	r3, [sp, #0]
  403352:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  403354:	9801      	ldr	r0, [sp, #4]
  403356:	4b0a      	ldr	r3, [pc, #40]	; (403380 <xTaskCheckForTimeOut+0xc8>)
  403358:	4798      	blx	r3
			xReturn = pdFALSE;
  40335a:	2300      	movs	r3, #0
  40335c:	9305      	str	r3, [sp, #20]
  40335e:	e001      	b.n	403364 <xTaskCheckForTimeOut+0xac>
		}
		else
		{
			xReturn = pdTRUE;
  403360:	2301      	movs	r3, #1
  403362:	9305      	str	r3, [sp, #20]
		}
	}
	taskEXIT_CRITICAL();
  403364:	4b07      	ldr	r3, [pc, #28]	; (403384 <xTaskCheckForTimeOut+0xcc>)
  403366:	4798      	blx	r3

	return xReturn;
  403368:	9b05      	ldr	r3, [sp, #20]
}
  40336a:	4618      	mov	r0, r3
  40336c:	b007      	add	sp, #28
  40336e:	f85d fb04 	ldr.w	pc, [sp], #4
  403372:	bf00      	nop
  403374:	00401b45 	.word	0x00401b45
  403378:	20400b3c 	.word	0x20400b3c
  40337c:	20400b50 	.word	0x20400b50
  403380:	00403279 	.word	0x00403279
  403384:	00401ba1 	.word	0x00401ba1

00403388 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
  403388:	4b02      	ldr	r3, [pc, #8]	; (403394 <vTaskMissedYield+0xc>)
  40338a:	2201      	movs	r2, #1
  40338c:	601a      	str	r2, [r3, #0]
}
  40338e:	bf00      	nop
  403390:	4770      	bx	lr
  403392:	bf00      	nop
  403394:	20400b4c 	.word	0x20400b4c

00403398 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  403398:	b500      	push	{lr}
  40339a:	b083      	sub	sp, #12
  40339c:	9001      	str	r0, [sp, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  40339e:	4b07      	ldr	r3, [pc, #28]	; (4033bc <prvIdleTask+0x24>)
  4033a0:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  4033a2:	4b07      	ldr	r3, [pc, #28]	; (4033c0 <prvIdleTask+0x28>)
  4033a4:	681b      	ldr	r3, [r3, #0]
  4033a6:	2b01      	cmp	r3, #1
  4033a8:	d9f9      	bls.n	40339e <prvIdleTask+0x6>
			{
				taskYIELD();
  4033aa:	4b06      	ldr	r3, [pc, #24]	; (4033c4 <prvIdleTask+0x2c>)
  4033ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4033b0:	601a      	str	r2, [r3, #0]
  4033b2:	f3bf 8f4f 	dsb	sy
  4033b6:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
  4033ba:	e7f0      	b.n	40339e <prvIdleTask+0x6>
  4033bc:	004034f5 	.word	0x004034f5
  4033c0:	20400a64 	.word	0x20400a64
  4033c4:	e000ed04 	.word	0xe000ed04

004033c8 <prvInitialiseTCBVariables>:

#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
  4033c8:	b500      	push	{lr}
  4033ca:	b087      	sub	sp, #28
  4033cc:	9003      	str	r0, [sp, #12]
  4033ce:	9102      	str	r1, [sp, #8]
  4033d0:	9201      	str	r2, [sp, #4]
  4033d2:	9300      	str	r3, [sp, #0]
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  4033d4:	2300      	movs	r3, #0
  4033d6:	9305      	str	r3, [sp, #20]
  4033d8:	e012      	b.n	403400 <prvInitialiseTCBVariables+0x38>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  4033da:	9a02      	ldr	r2, [sp, #8]
  4033dc:	9b05      	ldr	r3, [sp, #20]
  4033de:	4413      	add	r3, r2
  4033e0:	7819      	ldrb	r1, [r3, #0]
  4033e2:	9a03      	ldr	r2, [sp, #12]
  4033e4:	9b05      	ldr	r3, [sp, #20]
  4033e6:	4413      	add	r3, r2
  4033e8:	3334      	adds	r3, #52	; 0x34
  4033ea:	460a      	mov	r2, r1
  4033ec:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
  4033ee:	9a02      	ldr	r2, [sp, #8]
  4033f0:	9b05      	ldr	r3, [sp, #20]
  4033f2:	4413      	add	r3, r2
  4033f4:	781b      	ldrb	r3, [r3, #0]
  4033f6:	2b00      	cmp	r3, #0
  4033f8:	d006      	beq.n	403408 <prvInitialiseTCBVariables+0x40>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  4033fa:	9b05      	ldr	r3, [sp, #20]
  4033fc:	3301      	adds	r3, #1
  4033fe:	9305      	str	r3, [sp, #20]
  403400:	9b05      	ldr	r3, [sp, #20]
  403402:	2b09      	cmp	r3, #9
  403404:	d9e9      	bls.n	4033da <prvInitialiseTCBVariables+0x12>
  403406:	e000      	b.n	40340a <prvInitialiseTCBVariables+0x42>
		{
			break;
  403408:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  40340a:	9b03      	ldr	r3, [sp, #12]
  40340c:	2200      	movs	r2, #0
  40340e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
  403412:	9b01      	ldr	r3, [sp, #4]
  403414:	2b04      	cmp	r3, #4
  403416:	d901      	bls.n	40341c <prvInitialiseTCBVariables+0x54>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
  403418:	2304      	movs	r3, #4
  40341a:	9301      	str	r3, [sp, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
  40341c:	9b03      	ldr	r3, [sp, #12]
  40341e:	9a01      	ldr	r2, [sp, #4]
  403420:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  403422:	9b03      	ldr	r3, [sp, #12]
  403424:	9a01      	ldr	r2, [sp, #4]
  403426:	649a      	str	r2, [r3, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  403428:	9b03      	ldr	r3, [sp, #12]
  40342a:	2200      	movs	r2, #0
  40342c:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  40342e:	9b03      	ldr	r3, [sp, #12]
  403430:	3304      	adds	r3, #4
  403432:	4618      	mov	r0, r3
  403434:	4b0e      	ldr	r3, [pc, #56]	; (403470 <prvInitialiseTCBVariables+0xa8>)
  403436:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  403438:	9b03      	ldr	r3, [sp, #12]
  40343a:	3318      	adds	r3, #24
  40343c:	4618      	mov	r0, r3
  40343e:	4b0c      	ldr	r3, [pc, #48]	; (403470 <prvInitialiseTCBVariables+0xa8>)
  403440:	4798      	blx	r3

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  403442:	9b03      	ldr	r3, [sp, #12]
  403444:	9a03      	ldr	r2, [sp, #12]
  403446:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403448:	9b01      	ldr	r3, [sp, #4]
  40344a:	f1c3 0205 	rsb	r2, r3, #5
  40344e:	9b03      	ldr	r3, [sp, #12]
  403450:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  403452:	9b03      	ldr	r3, [sp, #12]
  403454:	9a03      	ldr	r2, [sp, #12]
  403456:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
  403458:	9b03      	ldr	r3, [sp, #12]
  40345a:	2200      	movs	r2, #0
  40345c:	651a      	str	r2, [r3, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  40345e:	9b03      	ldr	r3, [sp, #12]
  403460:	2200      	movs	r2, #0
  403462:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
  403466:	bf00      	nop
  403468:	b007      	add	sp, #28
  40346a:	f85d fb04 	ldr.w	pc, [sp], #4
  40346e:	bf00      	nop
  403470:	0040187b 	.word	0x0040187b

00403474 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
  403474:	b500      	push	{lr}
  403476:	b083      	sub	sp, #12
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
  403478:	2300      	movs	r3, #0
  40347a:	9301      	str	r3, [sp, #4]
  40347c:	e00c      	b.n	403498 <prvInitialiseTaskLists+0x24>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  40347e:	9a01      	ldr	r2, [sp, #4]
  403480:	4613      	mov	r3, r2
  403482:	009b      	lsls	r3, r3, #2
  403484:	4413      	add	r3, r2
  403486:	009b      	lsls	r3, r3, #2
  403488:	4a11      	ldr	r2, [pc, #68]	; (4034d0 <prvInitialiseTaskLists+0x5c>)
  40348a:	4413      	add	r3, r2
  40348c:	4618      	mov	r0, r3
  40348e:	4b11      	ldr	r3, [pc, #68]	; (4034d4 <prvInitialiseTaskLists+0x60>)
  403490:	4798      	blx	r3
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
  403492:	9b01      	ldr	r3, [sp, #4]
  403494:	3301      	adds	r3, #1
  403496:	9301      	str	r3, [sp, #4]
  403498:	9b01      	ldr	r3, [sp, #4]
  40349a:	2b04      	cmp	r3, #4
  40349c:	d9ef      	bls.n	40347e <prvInitialiseTaskLists+0xa>
	}

	vListInitialise( &xDelayedTaskList1 );
  40349e:	480e      	ldr	r0, [pc, #56]	; (4034d8 <prvInitialiseTaskLists+0x64>)
  4034a0:	4b0c      	ldr	r3, [pc, #48]	; (4034d4 <prvInitialiseTaskLists+0x60>)
  4034a2:	4798      	blx	r3
	vListInitialise( &xDelayedTaskList2 );
  4034a4:	480d      	ldr	r0, [pc, #52]	; (4034dc <prvInitialiseTaskLists+0x68>)
  4034a6:	4b0b      	ldr	r3, [pc, #44]	; (4034d4 <prvInitialiseTaskLists+0x60>)
  4034a8:	4798      	blx	r3
	vListInitialise( &xPendingReadyList );
  4034aa:	480d      	ldr	r0, [pc, #52]	; (4034e0 <prvInitialiseTaskLists+0x6c>)
  4034ac:	4b09      	ldr	r3, [pc, #36]	; (4034d4 <prvInitialiseTaskLists+0x60>)
  4034ae:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
  4034b0:	480c      	ldr	r0, [pc, #48]	; (4034e4 <prvInitialiseTaskLists+0x70>)
  4034b2:	4b08      	ldr	r3, [pc, #32]	; (4034d4 <prvInitialiseTaskLists+0x60>)
  4034b4:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
  4034b6:	480c      	ldr	r0, [pc, #48]	; (4034e8 <prvInitialiseTaskLists+0x74>)
  4034b8:	4b06      	ldr	r3, [pc, #24]	; (4034d4 <prvInitialiseTaskLists+0x60>)
  4034ba:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  4034bc:	4b0b      	ldr	r3, [pc, #44]	; (4034ec <prvInitialiseTaskLists+0x78>)
  4034be:	4a06      	ldr	r2, [pc, #24]	; (4034d8 <prvInitialiseTaskLists+0x64>)
  4034c0:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  4034c2:	4b0b      	ldr	r3, [pc, #44]	; (4034f0 <prvInitialiseTaskLists+0x7c>)
  4034c4:	4a05      	ldr	r2, [pc, #20]	; (4034dc <prvInitialiseTaskLists+0x68>)
  4034c6:	601a      	str	r2, [r3, #0]
}
  4034c8:	bf00      	nop
  4034ca:	b003      	add	sp, #12
  4034cc:	f85d fb04 	ldr.w	pc, [sp], #4
  4034d0:	20400a64 	.word	0x20400a64
  4034d4:	00401845 	.word	0x00401845
  4034d8:	20400ac8 	.word	0x20400ac8
  4034dc:	20400adc 	.word	0x20400adc
  4034e0:	20400af8 	.word	0x20400af8
  4034e4:	20400b0c 	.word	0x20400b0c
  4034e8:	20400b24 	.word	0x20400b24
  4034ec:	20400af0 	.word	0x20400af0
  4034f0:	20400af4 	.word	0x20400af4

004034f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  4034f4:	b500      	push	{lr}
  4034f6:	b083      	sub	sp, #12
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4034f8:	e028      	b.n	40354c <prvCheckTasksWaitingTermination+0x58>
		{
			vTaskSuspendAll();
  4034fa:	4b18      	ldr	r3, [pc, #96]	; (40355c <prvCheckTasksWaitingTermination+0x68>)
  4034fc:	4798      	blx	r3
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4034fe:	4b18      	ldr	r3, [pc, #96]	; (403560 <prvCheckTasksWaitingTermination+0x6c>)
  403500:	681b      	ldr	r3, [r3, #0]
  403502:	2b00      	cmp	r3, #0
  403504:	bf0c      	ite	eq
  403506:	2301      	moveq	r3, #1
  403508:	2300      	movne	r3, #0
  40350a:	b2db      	uxtb	r3, r3
  40350c:	9301      	str	r3, [sp, #4]
			}
			( void ) xTaskResumeAll();
  40350e:	4b15      	ldr	r3, [pc, #84]	; (403564 <prvCheckTasksWaitingTermination+0x70>)
  403510:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  403512:	9b01      	ldr	r3, [sp, #4]
  403514:	2b00      	cmp	r3, #0
  403516:	d119      	bne.n	40354c <prvCheckTasksWaitingTermination+0x58>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
  403518:	4b13      	ldr	r3, [pc, #76]	; (403568 <prvCheckTasksWaitingTermination+0x74>)
  40351a:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  40351c:	4b10      	ldr	r3, [pc, #64]	; (403560 <prvCheckTasksWaitingTermination+0x6c>)
  40351e:	68db      	ldr	r3, [r3, #12]
  403520:	68db      	ldr	r3, [r3, #12]
  403522:	9300      	str	r3, [sp, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  403524:	9b00      	ldr	r3, [sp, #0]
  403526:	3304      	adds	r3, #4
  403528:	4618      	mov	r0, r3
  40352a:	4b10      	ldr	r3, [pc, #64]	; (40356c <prvCheckTasksWaitingTermination+0x78>)
  40352c:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  40352e:	4b10      	ldr	r3, [pc, #64]	; (403570 <prvCheckTasksWaitingTermination+0x7c>)
  403530:	681b      	ldr	r3, [r3, #0]
  403532:	3b01      	subs	r3, #1
  403534:	4a0e      	ldr	r2, [pc, #56]	; (403570 <prvCheckTasksWaitingTermination+0x7c>)
  403536:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  403538:	4b0e      	ldr	r3, [pc, #56]	; (403574 <prvCheckTasksWaitingTermination+0x80>)
  40353a:	681b      	ldr	r3, [r3, #0]
  40353c:	3b01      	subs	r3, #1
  40353e:	4a0d      	ldr	r2, [pc, #52]	; (403574 <prvCheckTasksWaitingTermination+0x80>)
  403540:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
  403542:	4b0d      	ldr	r3, [pc, #52]	; (403578 <prvCheckTasksWaitingTermination+0x84>)
  403544:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  403546:	9800      	ldr	r0, [sp, #0]
  403548:	4b0c      	ldr	r3, [pc, #48]	; (40357c <prvCheckTasksWaitingTermination+0x88>)
  40354a:	4798      	blx	r3
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  40354c:	4b09      	ldr	r3, [pc, #36]	; (403574 <prvCheckTasksWaitingTermination+0x80>)
  40354e:	681b      	ldr	r3, [r3, #0]
  403550:	2b00      	cmp	r3, #0
  403552:	d1d2      	bne.n	4034fa <prvCheckTasksWaitingTermination+0x6>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
  403554:	bf00      	nop
  403556:	b003      	add	sp, #12
  403558:	f85d fb04 	ldr.w	pc, [sp], #4
  40355c:	00402c49 	.word	0x00402c49
  403560:	20400b0c 	.word	0x20400b0c
  403564:	00402c5d 	.word	0x00402c5d
  403568:	00401b45 	.word	0x00401b45
  40356c:	00401931 	.word	0x00401931
  403570:	20400b38 	.word	0x20400b38
  403574:	20400b20 	.word	0x20400b20
  403578:	00401ba1 	.word	0x00401ba1
  40357c:	0040366d 	.word	0x0040366d

00403580 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
  403580:	b500      	push	{lr}
  403582:	b083      	sub	sp, #12
  403584:	9001      	str	r0, [sp, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  403586:	4b14      	ldr	r3, [pc, #80]	; (4035d8 <prvAddCurrentTaskToDelayedList+0x58>)
  403588:	681b      	ldr	r3, [r3, #0]
  40358a:	9a01      	ldr	r2, [sp, #4]
  40358c:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  40358e:	4b13      	ldr	r3, [pc, #76]	; (4035dc <prvAddCurrentTaskToDelayedList+0x5c>)
  403590:	681b      	ldr	r3, [r3, #0]
  403592:	9a01      	ldr	r2, [sp, #4]
  403594:	429a      	cmp	r2, r3
  403596:	d209      	bcs.n	4035ac <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  403598:	4b11      	ldr	r3, [pc, #68]	; (4035e0 <prvAddCurrentTaskToDelayedList+0x60>)
  40359a:	681a      	ldr	r2, [r3, #0]
  40359c:	4b0e      	ldr	r3, [pc, #56]	; (4035d8 <prvAddCurrentTaskToDelayedList+0x58>)
  40359e:	681b      	ldr	r3, [r3, #0]
  4035a0:	3304      	adds	r3, #4
  4035a2:	4619      	mov	r1, r3
  4035a4:	4610      	mov	r0, r2
  4035a6:	4b0f      	ldr	r3, [pc, #60]	; (4035e4 <prvAddCurrentTaskToDelayedList+0x64>)
  4035a8:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
  4035aa:	e010      	b.n	4035ce <prvAddCurrentTaskToDelayedList+0x4e>
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4035ac:	4b0e      	ldr	r3, [pc, #56]	; (4035e8 <prvAddCurrentTaskToDelayedList+0x68>)
  4035ae:	681a      	ldr	r2, [r3, #0]
  4035b0:	4b09      	ldr	r3, [pc, #36]	; (4035d8 <prvAddCurrentTaskToDelayedList+0x58>)
  4035b2:	681b      	ldr	r3, [r3, #0]
  4035b4:	3304      	adds	r3, #4
  4035b6:	4619      	mov	r1, r3
  4035b8:	4610      	mov	r0, r2
  4035ba:	4b0a      	ldr	r3, [pc, #40]	; (4035e4 <prvAddCurrentTaskToDelayedList+0x64>)
  4035bc:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  4035be:	4b0b      	ldr	r3, [pc, #44]	; (4035ec <prvAddCurrentTaskToDelayedList+0x6c>)
  4035c0:	681b      	ldr	r3, [r3, #0]
  4035c2:	9a01      	ldr	r2, [sp, #4]
  4035c4:	429a      	cmp	r2, r3
  4035c6:	d202      	bcs.n	4035ce <prvAddCurrentTaskToDelayedList+0x4e>
			xNextTaskUnblockTime = xTimeToWake;
  4035c8:	4a08      	ldr	r2, [pc, #32]	; (4035ec <prvAddCurrentTaskToDelayedList+0x6c>)
  4035ca:	9b01      	ldr	r3, [sp, #4]
  4035cc:	6013      	str	r3, [r2, #0]
}
  4035ce:	bf00      	nop
  4035d0:	b003      	add	sp, #12
  4035d2:	f85d fb04 	ldr.w	pc, [sp], #4
  4035d6:	bf00      	nop
  4035d8:	20400a60 	.word	0x20400a60
  4035dc:	20400b3c 	.word	0x20400b3c
  4035e0:	20400af4 	.word	0x20400af4
  4035e4:	004018c9 	.word	0x004018c9
  4035e8:	20400af0 	.word	0x20400af0
  4035ec:	20400b58 	.word	0x20400b58

004035f0 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
  4035f0:	b500      	push	{lr}
  4035f2:	b085      	sub	sp, #20
  4035f4:	4603      	mov	r3, r0
  4035f6:	9100      	str	r1, [sp, #0]
  4035f8:	f8ad 3006 	strh.w	r3, [sp, #6]
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4035fc:	9b00      	ldr	r3, [sp, #0]
  4035fe:	2b00      	cmp	r3, #0
  403600:	d107      	bne.n	403612 <prvAllocateTCBAndStack+0x22>
  403602:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  403606:	009b      	lsls	r3, r3, #2
  403608:	4618      	mov	r0, r3
  40360a:	4b15      	ldr	r3, [pc, #84]	; (403660 <prvAllocateTCBAndStack+0x70>)
  40360c:	4798      	blx	r3
  40360e:	4603      	mov	r3, r0
  403610:	e000      	b.n	403614 <prvAllocateTCBAndStack+0x24>
  403612:	9b00      	ldr	r3, [sp, #0]
  403614:	9302      	str	r3, [sp, #8]

		if( pxStack != NULL )
  403616:	9b02      	ldr	r3, [sp, #8]
  403618:	2b00      	cmp	r3, #0
  40361a:	d00e      	beq.n	40363a <prvAllocateTCBAndStack+0x4a>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  40361c:	2058      	movs	r0, #88	; 0x58
  40361e:	4b10      	ldr	r3, [pc, #64]	; (403660 <prvAllocateTCBAndStack+0x70>)
  403620:	4798      	blx	r3
  403622:	9003      	str	r0, [sp, #12]

			if( pxNewTCB != NULL )
  403624:	9b03      	ldr	r3, [sp, #12]
  403626:	2b00      	cmp	r3, #0
  403628:	d003      	beq.n	403632 <prvAllocateTCBAndStack+0x42>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
  40362a:	9b03      	ldr	r3, [sp, #12]
  40362c:	9a02      	ldr	r2, [sp, #8]
  40362e:	631a      	str	r2, [r3, #48]	; 0x30
  403630:	e005      	b.n	40363e <prvAllocateTCBAndStack+0x4e>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
  403632:	9802      	ldr	r0, [sp, #8]
  403634:	4b0b      	ldr	r3, [pc, #44]	; (403664 <prvAllocateTCBAndStack+0x74>)
  403636:	4798      	blx	r3
  403638:	e001      	b.n	40363e <prvAllocateTCBAndStack+0x4e>
			}
		}
		else
		{
			pxNewTCB = NULL;
  40363a:	2300      	movs	r3, #0
  40363c:	9303      	str	r3, [sp, #12]
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
  40363e:	9b03      	ldr	r3, [sp, #12]
  403640:	2b00      	cmp	r3, #0
  403642:	d008      	beq.n	403656 <prvAllocateTCBAndStack+0x66>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  403644:	9b03      	ldr	r3, [sp, #12]
  403646:	6b18      	ldr	r0, [r3, #48]	; 0x30
  403648:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  40364c:	009b      	lsls	r3, r3, #2
  40364e:	461a      	mov	r2, r3
  403650:	21a5      	movs	r1, #165	; 0xa5
  403652:	4b05      	ldr	r3, [pc, #20]	; (403668 <prvAllocateTCBAndStack+0x78>)
  403654:	4798      	blx	r3
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
  403656:	9b03      	ldr	r3, [sp, #12]
}
  403658:	4618      	mov	r0, r3
  40365a:	b005      	add	sp, #20
  40365c:	f85d fb04 	ldr.w	pc, [sp], #4
  403660:	00401d49 	.word	0x00401d49
  403664:	00401d85 	.word	0x00401d85
  403668:	004056fd 	.word	0x004056fd

0040366c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
  40366c:	b500      	push	{lr}
  40366e:	b083      	sub	sp, #12
  403670:	9001      	str	r0, [sp, #4]
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
  403672:	9b01      	ldr	r3, [sp, #4]
  403674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403676:	4618      	mov	r0, r3
  403678:	4b04      	ldr	r3, [pc, #16]	; (40368c <prvDeleteTCB+0x20>)
  40367a:	4798      	blx	r3
		}
		#endif

		vPortFree( pxTCB );
  40367c:	9801      	ldr	r0, [sp, #4]
  40367e:	4b03      	ldr	r3, [pc, #12]	; (40368c <prvDeleteTCB+0x20>)
  403680:	4798      	blx	r3
	}
  403682:	bf00      	nop
  403684:	b003      	add	sp, #12
  403686:	f85d fb04 	ldr.w	pc, [sp], #4
  40368a:	bf00      	nop
  40368c:	00401d85 	.word	0x00401d85

00403690 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
  403690:	b082      	sub	sp, #8
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  403692:	4b0d      	ldr	r3, [pc, #52]	; (4036c8 <prvResetNextTaskUnblockTime+0x38>)
  403694:	681b      	ldr	r3, [r3, #0]
  403696:	681b      	ldr	r3, [r3, #0]
  403698:	2b00      	cmp	r3, #0
  40369a:	d101      	bne.n	4036a0 <prvResetNextTaskUnblockTime+0x10>
  40369c:	2301      	movs	r3, #1
  40369e:	e000      	b.n	4036a2 <prvResetNextTaskUnblockTime+0x12>
  4036a0:	2300      	movs	r3, #0
  4036a2:	2b00      	cmp	r3, #0
  4036a4:	d004      	beq.n	4036b0 <prvResetNextTaskUnblockTime+0x20>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
  4036a6:	4b09      	ldr	r3, [pc, #36]	; (4036cc <prvResetNextTaskUnblockTime+0x3c>)
  4036a8:	f04f 32ff 	mov.w	r2, #4294967295
  4036ac:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
  4036ae:	e008      	b.n	4036c2 <prvResetNextTaskUnblockTime+0x32>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4036b0:	4b05      	ldr	r3, [pc, #20]	; (4036c8 <prvResetNextTaskUnblockTime+0x38>)
  4036b2:	681b      	ldr	r3, [r3, #0]
  4036b4:	68db      	ldr	r3, [r3, #12]
  4036b6:	68db      	ldr	r3, [r3, #12]
  4036b8:	9301      	str	r3, [sp, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  4036ba:	9b01      	ldr	r3, [sp, #4]
  4036bc:	685b      	ldr	r3, [r3, #4]
  4036be:	4a03      	ldr	r2, [pc, #12]	; (4036cc <prvResetNextTaskUnblockTime+0x3c>)
  4036c0:	6013      	str	r3, [r2, #0]
}
  4036c2:	bf00      	nop
  4036c4:	b002      	add	sp, #8
  4036c6:	4770      	bx	lr
  4036c8:	20400af0 	.word	0x20400af0
  4036cc:	20400b58 	.word	0x20400b58

004036d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
  4036d0:	b082      	sub	sp, #8
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  4036d2:	4b0a      	ldr	r3, [pc, #40]	; (4036fc <xTaskGetSchedulerState+0x2c>)
  4036d4:	681b      	ldr	r3, [r3, #0]
  4036d6:	2b00      	cmp	r3, #0
  4036d8:	d102      	bne.n	4036e0 <xTaskGetSchedulerState+0x10>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  4036da:	2301      	movs	r3, #1
  4036dc:	9301      	str	r3, [sp, #4]
  4036de:	e008      	b.n	4036f2 <xTaskGetSchedulerState+0x22>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4036e0:	4b07      	ldr	r3, [pc, #28]	; (403700 <xTaskGetSchedulerState+0x30>)
  4036e2:	681b      	ldr	r3, [r3, #0]
  4036e4:	2b00      	cmp	r3, #0
  4036e6:	d102      	bne.n	4036ee <xTaskGetSchedulerState+0x1e>
			{
				xReturn = taskSCHEDULER_RUNNING;
  4036e8:	2302      	movs	r3, #2
  4036ea:	9301      	str	r3, [sp, #4]
  4036ec:	e001      	b.n	4036f2 <xTaskGetSchedulerState+0x22>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  4036ee:	2300      	movs	r3, #0
  4036f0:	9301      	str	r3, [sp, #4]
			}
		}

		return xReturn;
  4036f2:	9b01      	ldr	r3, [sp, #4]
	}
  4036f4:	4618      	mov	r0, r3
  4036f6:	b002      	add	sp, #8
  4036f8:	4770      	bx	lr
  4036fa:	bf00      	nop
  4036fc:	20400b44 	.word	0x20400b44
  403700:	20400b5c 	.word	0x20400b5c

00403704 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
  403704:	b500      	push	{lr}
  403706:	b085      	sub	sp, #20
  403708:	9001      	str	r0, [sp, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
  40370a:	9b01      	ldr	r3, [sp, #4]
  40370c:	9303      	str	r3, [sp, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  40370e:	9b01      	ldr	r3, [sp, #4]
  403710:	2b00      	cmp	r3, #0
  403712:	d062      	beq.n	4037da <vTaskPriorityInherit+0xd6>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  403714:	9b03      	ldr	r3, [sp, #12]
  403716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  403718:	4b32      	ldr	r3, [pc, #200]	; (4037e4 <vTaskPriorityInherit+0xe0>)
  40371a:	681b      	ldr	r3, [r3, #0]
  40371c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40371e:	429a      	cmp	r2, r3
  403720:	d25b      	bcs.n	4037da <vTaskPriorityInherit+0xd6>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  403722:	9b03      	ldr	r3, [sp, #12]
  403724:	699b      	ldr	r3, [r3, #24]
  403726:	2b00      	cmp	r3, #0
  403728:	db06      	blt.n	403738 <vTaskPriorityInherit+0x34>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40372a:	4b2e      	ldr	r3, [pc, #184]	; (4037e4 <vTaskPriorityInherit+0xe0>)
  40372c:	681b      	ldr	r3, [r3, #0]
  40372e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403730:	f1c3 0205 	rsb	r2, r3, #5
  403734:	9b03      	ldr	r3, [sp, #12]
  403736:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  403738:	9b03      	ldr	r3, [sp, #12]
  40373a:	6959      	ldr	r1, [r3, #20]
  40373c:	9b03      	ldr	r3, [sp, #12]
  40373e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  403740:	4613      	mov	r3, r2
  403742:	009b      	lsls	r3, r3, #2
  403744:	4413      	add	r3, r2
  403746:	009b      	lsls	r3, r3, #2
  403748:	4a27      	ldr	r2, [pc, #156]	; (4037e8 <vTaskPriorityInherit+0xe4>)
  40374a:	4413      	add	r3, r2
  40374c:	4299      	cmp	r1, r3
  40374e:	d101      	bne.n	403754 <vTaskPriorityInherit+0x50>
  403750:	2301      	movs	r3, #1
  403752:	e000      	b.n	403756 <vTaskPriorityInherit+0x52>
  403754:	2300      	movs	r3, #0
  403756:	2b00      	cmp	r3, #0
  403758:	d03a      	beq.n	4037d0 <vTaskPriorityInherit+0xcc>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40375a:	9b03      	ldr	r3, [sp, #12]
  40375c:	3304      	adds	r3, #4
  40375e:	4618      	mov	r0, r3
  403760:	4b22      	ldr	r3, [pc, #136]	; (4037ec <vTaskPriorityInherit+0xe8>)
  403762:	4798      	blx	r3
  403764:	4603      	mov	r3, r0
  403766:	2b00      	cmp	r3, #0
  403768:	d115      	bne.n	403796 <vTaskPriorityInherit+0x92>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  40376a:	9b03      	ldr	r3, [sp, #12]
  40376c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40376e:	491e      	ldr	r1, [pc, #120]	; (4037e8 <vTaskPriorityInherit+0xe4>)
  403770:	4613      	mov	r3, r2
  403772:	009b      	lsls	r3, r3, #2
  403774:	4413      	add	r3, r2
  403776:	009b      	lsls	r3, r3, #2
  403778:	440b      	add	r3, r1
  40377a:	681b      	ldr	r3, [r3, #0]
  40377c:	2b00      	cmp	r3, #0
  40377e:	d10a      	bne.n	403796 <vTaskPriorityInherit+0x92>
  403780:	9b03      	ldr	r3, [sp, #12]
  403782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403784:	2201      	movs	r2, #1
  403786:	fa02 f303 	lsl.w	r3, r2, r3
  40378a:	43da      	mvns	r2, r3
  40378c:	4b18      	ldr	r3, [pc, #96]	; (4037f0 <vTaskPriorityInherit+0xec>)
  40378e:	681b      	ldr	r3, [r3, #0]
  403790:	4013      	ands	r3, r2
  403792:	4a17      	ldr	r2, [pc, #92]	; (4037f0 <vTaskPriorityInherit+0xec>)
  403794:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  403796:	4b13      	ldr	r3, [pc, #76]	; (4037e4 <vTaskPriorityInherit+0xe0>)
  403798:	681b      	ldr	r3, [r3, #0]
  40379a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40379c:	9b03      	ldr	r3, [sp, #12]
  40379e:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  4037a0:	9b03      	ldr	r3, [sp, #12]
  4037a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4037a4:	2201      	movs	r2, #1
  4037a6:	409a      	lsls	r2, r3
  4037a8:	4b11      	ldr	r3, [pc, #68]	; (4037f0 <vTaskPriorityInherit+0xec>)
  4037aa:	681b      	ldr	r3, [r3, #0]
  4037ac:	4313      	orrs	r3, r2
  4037ae:	4a10      	ldr	r2, [pc, #64]	; (4037f0 <vTaskPriorityInherit+0xec>)
  4037b0:	6013      	str	r3, [r2, #0]
  4037b2:	9b03      	ldr	r3, [sp, #12]
  4037b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4037b6:	4613      	mov	r3, r2
  4037b8:	009b      	lsls	r3, r3, #2
  4037ba:	4413      	add	r3, r2
  4037bc:	009b      	lsls	r3, r3, #2
  4037be:	4a0a      	ldr	r2, [pc, #40]	; (4037e8 <vTaskPriorityInherit+0xe4>)
  4037c0:	441a      	add	r2, r3
  4037c2:	9b03      	ldr	r3, [sp, #12]
  4037c4:	3304      	adds	r3, #4
  4037c6:	4619      	mov	r1, r3
  4037c8:	4610      	mov	r0, r2
  4037ca:	4b0a      	ldr	r3, [pc, #40]	; (4037f4 <vTaskPriorityInherit+0xf0>)
  4037cc:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
  4037ce:	e004      	b.n	4037da <vTaskPriorityInherit+0xd6>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  4037d0:	4b04      	ldr	r3, [pc, #16]	; (4037e4 <vTaskPriorityInherit+0xe0>)
  4037d2:	681b      	ldr	r3, [r3, #0]
  4037d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4037d6:	9b03      	ldr	r3, [sp, #12]
  4037d8:	62da      	str	r2, [r3, #44]	; 0x2c
	}
  4037da:	bf00      	nop
  4037dc:	b005      	add	sp, #20
  4037de:	f85d fb04 	ldr.w	pc, [sp], #4
  4037e2:	bf00      	nop
  4037e4:	20400a60 	.word	0x20400a60
  4037e8:	20400a64 	.word	0x20400a64
  4037ec:	00401931 	.word	0x00401931
  4037f0:	20400b40 	.word	0x20400b40
  4037f4:	0040188b 	.word	0x0040188b

004037f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
  4037f8:	b500      	push	{lr}
  4037fa:	b087      	sub	sp, #28
  4037fc:	9001      	str	r0, [sp, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
  4037fe:	9b01      	ldr	r3, [sp, #4]
  403800:	9304      	str	r3, [sp, #16]
	BaseType_t xReturn = pdFALSE;
  403802:	2300      	movs	r3, #0
  403804:	9305      	str	r3, [sp, #20]

		if( pxMutexHolder != NULL )
  403806:	9b01      	ldr	r3, [sp, #4]
  403808:	2b00      	cmp	r3, #0
  40380a:	d070      	beq.n	4038ee <xTaskPriorityDisinherit+0xf6>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  40380c:	4b3a      	ldr	r3, [pc, #232]	; (4038f8 <xTaskPriorityDisinherit+0x100>)
  40380e:	681b      	ldr	r3, [r3, #0]
  403810:	9a04      	ldr	r2, [sp, #16]
  403812:	429a      	cmp	r2, r3
  403814:	d00b      	beq.n	40382e <xTaskPriorityDisinherit+0x36>
  403816:	f04f 0380 	mov.w	r3, #128	; 0x80
  40381a:	b672      	cpsid	i
  40381c:	f383 8811 	msr	BASEPRI, r3
  403820:	f3bf 8f6f 	isb	sy
  403824:	f3bf 8f4f 	dsb	sy
  403828:	b662      	cpsie	i
  40382a:	9303      	str	r3, [sp, #12]
  40382c:	e7fe      	b.n	40382c <xTaskPriorityDisinherit+0x34>

			configASSERT( pxTCB->uxMutexesHeld );
  40382e:	9b04      	ldr	r3, [sp, #16]
  403830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  403832:	2b00      	cmp	r3, #0
  403834:	d10b      	bne.n	40384e <xTaskPriorityDisinherit+0x56>
  403836:	f04f 0380 	mov.w	r3, #128	; 0x80
  40383a:	b672      	cpsid	i
  40383c:	f383 8811 	msr	BASEPRI, r3
  403840:	f3bf 8f6f 	isb	sy
  403844:	f3bf 8f4f 	dsb	sy
  403848:	b662      	cpsie	i
  40384a:	9302      	str	r3, [sp, #8]
  40384c:	e7fe      	b.n	40384c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
  40384e:	9b04      	ldr	r3, [sp, #16]
  403850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  403852:	1e5a      	subs	r2, r3, #1
  403854:	9b04      	ldr	r3, [sp, #16]
  403856:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  403858:	9b04      	ldr	r3, [sp, #16]
  40385a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40385c:	9b04      	ldr	r3, [sp, #16]
  40385e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  403860:	429a      	cmp	r2, r3
  403862:	d044      	beq.n	4038ee <xTaskPriorityDisinherit+0xf6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  403864:	9b04      	ldr	r3, [sp, #16]
  403866:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
  403868:	2b00      	cmp	r3, #0
  40386a:	d140      	bne.n	4038ee <xTaskPriorityDisinherit+0xf6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40386c:	9b04      	ldr	r3, [sp, #16]
  40386e:	3304      	adds	r3, #4
  403870:	4618      	mov	r0, r3
  403872:	4b22      	ldr	r3, [pc, #136]	; (4038fc <xTaskPriorityDisinherit+0x104>)
  403874:	4798      	blx	r3
  403876:	4603      	mov	r3, r0
  403878:	2b00      	cmp	r3, #0
  40387a:	d115      	bne.n	4038a8 <xTaskPriorityDisinherit+0xb0>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  40387c:	9b04      	ldr	r3, [sp, #16]
  40387e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  403880:	491f      	ldr	r1, [pc, #124]	; (403900 <xTaskPriorityDisinherit+0x108>)
  403882:	4613      	mov	r3, r2
  403884:	009b      	lsls	r3, r3, #2
  403886:	4413      	add	r3, r2
  403888:	009b      	lsls	r3, r3, #2
  40388a:	440b      	add	r3, r1
  40388c:	681b      	ldr	r3, [r3, #0]
  40388e:	2b00      	cmp	r3, #0
  403890:	d10a      	bne.n	4038a8 <xTaskPriorityDisinherit+0xb0>
  403892:	9b04      	ldr	r3, [sp, #16]
  403894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403896:	2201      	movs	r2, #1
  403898:	fa02 f303 	lsl.w	r3, r2, r3
  40389c:	43da      	mvns	r2, r3
  40389e:	4b19      	ldr	r3, [pc, #100]	; (403904 <xTaskPriorityDisinherit+0x10c>)
  4038a0:	681b      	ldr	r3, [r3, #0]
  4038a2:	4013      	ands	r3, r2
  4038a4:	4a17      	ldr	r2, [pc, #92]	; (403904 <xTaskPriorityDisinherit+0x10c>)
  4038a6:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  4038a8:	9b04      	ldr	r3, [sp, #16]
  4038aa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  4038ac:	9b04      	ldr	r3, [sp, #16]
  4038ae:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4038b0:	9b04      	ldr	r3, [sp, #16]
  4038b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4038b4:	f1c3 0205 	rsb	r2, r3, #5
  4038b8:	9b04      	ldr	r3, [sp, #16]
  4038ba:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
  4038bc:	9b04      	ldr	r3, [sp, #16]
  4038be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4038c0:	2201      	movs	r2, #1
  4038c2:	409a      	lsls	r2, r3
  4038c4:	4b0f      	ldr	r3, [pc, #60]	; (403904 <xTaskPriorityDisinherit+0x10c>)
  4038c6:	681b      	ldr	r3, [r3, #0]
  4038c8:	4313      	orrs	r3, r2
  4038ca:	4a0e      	ldr	r2, [pc, #56]	; (403904 <xTaskPriorityDisinherit+0x10c>)
  4038cc:	6013      	str	r3, [r2, #0]
  4038ce:	9b04      	ldr	r3, [sp, #16]
  4038d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4038d2:	4613      	mov	r3, r2
  4038d4:	009b      	lsls	r3, r3, #2
  4038d6:	4413      	add	r3, r2
  4038d8:	009b      	lsls	r3, r3, #2
  4038da:	4a09      	ldr	r2, [pc, #36]	; (403900 <xTaskPriorityDisinherit+0x108>)
  4038dc:	441a      	add	r2, r3
  4038de:	9b04      	ldr	r3, [sp, #16]
  4038e0:	3304      	adds	r3, #4
  4038e2:	4619      	mov	r1, r3
  4038e4:	4610      	mov	r0, r2
  4038e6:	4b08      	ldr	r3, [pc, #32]	; (403908 <xTaskPriorityDisinherit+0x110>)
  4038e8:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  4038ea:	2301      	movs	r3, #1
  4038ec:	9305      	str	r3, [sp, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
  4038ee:	9b05      	ldr	r3, [sp, #20]
	}
  4038f0:	4618      	mov	r0, r3
  4038f2:	b007      	add	sp, #28
  4038f4:	f85d fb04 	ldr.w	pc, [sp], #4
  4038f8:	20400a60 	.word	0x20400a60
  4038fc:	00401931 	.word	0x00401931
  403900:	20400a64 	.word	0x20400a64
  403904:	20400b40 	.word	0x20400b40
  403908:	0040188b 	.word	0x0040188b

0040390c <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  40390c:	4b06      	ldr	r3, [pc, #24]	; (403928 <pvTaskIncrementMutexHeldCount+0x1c>)
  40390e:	681b      	ldr	r3, [r3, #0]
  403910:	2b00      	cmp	r3, #0
  403912:	d004      	beq.n	40391e <pvTaskIncrementMutexHeldCount+0x12>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  403914:	4b04      	ldr	r3, [pc, #16]	; (403928 <pvTaskIncrementMutexHeldCount+0x1c>)
  403916:	681b      	ldr	r3, [r3, #0]
  403918:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  40391a:	3201      	adds	r2, #1
  40391c:	64da      	str	r2, [r3, #76]	; 0x4c
		}

		return pxCurrentTCB;
  40391e:	4b02      	ldr	r3, [pc, #8]	; (403928 <pvTaskIncrementMutexHeldCount+0x1c>)
  403920:	681b      	ldr	r3, [r3, #0]
	}
  403922:	4618      	mov	r0, r3
  403924:	4770      	bx	lr
  403926:	bf00      	nop
  403928:	20400a60 	.word	0x20400a60

0040392c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
  40392c:	b510      	push	{r4, lr}
  40392e:	b086      	sub	sp, #24
BaseType_t xReturn = pdFAIL;
  403930:	2300      	movs	r3, #0
  403932:	9305      	str	r3, [sp, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  403934:	4b14      	ldr	r3, [pc, #80]	; (403988 <xTimerCreateTimerTask+0x5c>)
  403936:	4798      	blx	r3

	if( xTimerQueue != NULL )
  403938:	4b14      	ldr	r3, [pc, #80]	; (40398c <xTimerCreateTimerTask+0x60>)
  40393a:	681b      	ldr	r3, [r3, #0]
  40393c:	2b00      	cmp	r3, #0
  40393e:	d00f      	beq.n	403960 <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  403940:	2300      	movs	r3, #0
  403942:	9303      	str	r3, [sp, #12]
  403944:	2300      	movs	r3, #0
  403946:	9302      	str	r3, [sp, #8]
  403948:	2300      	movs	r3, #0
  40394a:	9301      	str	r3, [sp, #4]
  40394c:	2304      	movs	r3, #4
  40394e:	9300      	str	r3, [sp, #0]
  403950:	2300      	movs	r3, #0
  403952:	f44f 7282 	mov.w	r2, #260	; 0x104
  403956:	490e      	ldr	r1, [pc, #56]	; (403990 <xTimerCreateTimerTask+0x64>)
  403958:	480e      	ldr	r0, [pc, #56]	; (403994 <xTimerCreateTimerTask+0x68>)
  40395a:	4c0f      	ldr	r4, [pc, #60]	; (403998 <xTimerCreateTimerTask+0x6c>)
  40395c:	47a0      	blx	r4
  40395e:	9005      	str	r0, [sp, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
  403960:	9b05      	ldr	r3, [sp, #20]
  403962:	2b00      	cmp	r3, #0
  403964:	d10b      	bne.n	40397e <xTimerCreateTimerTask+0x52>
  403966:	f04f 0380 	mov.w	r3, #128	; 0x80
  40396a:	b672      	cpsid	i
  40396c:	f383 8811 	msr	BASEPRI, r3
  403970:	f3bf 8f6f 	isb	sy
  403974:	f3bf 8f4f 	dsb	sy
  403978:	b662      	cpsie	i
  40397a:	9304      	str	r3, [sp, #16]
  40397c:	e7fe      	b.n	40397c <xTimerCreateTimerTask+0x50>
	return xReturn;
  40397e:	9b05      	ldr	r3, [sp, #20]
}
  403980:	4618      	mov	r0, r3
  403982:	b006      	add	sp, #24
  403984:	bd10      	pop	{r4, pc}
  403986:	bf00      	nop
  403988:	00403ef1 	.word	0x00403ef1
  40398c:	20400b90 	.word	0x20400b90
  403990:	00407c60 	.word	0x00407c60
  403994:	00403ac9 	.word	0x00403ac9
  403998:	0040291d 	.word	0x0040291d

0040399c <xTimerGenericCommand>:
	return ( TimerHandle_t ) pxNewTimer;
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
  40399c:	b510      	push	{r4, lr}
  40399e:	b08a      	sub	sp, #40	; 0x28
  4039a0:	9003      	str	r0, [sp, #12]
  4039a2:	9102      	str	r1, [sp, #8]
  4039a4:	9201      	str	r2, [sp, #4]
  4039a6:	9300      	str	r3, [sp, #0]
BaseType_t xReturn = pdFAIL;
  4039a8:	2300      	movs	r3, #0
  4039aa:	9309      	str	r3, [sp, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
  4039ac:	9b03      	ldr	r3, [sp, #12]
  4039ae:	2b00      	cmp	r3, #0
  4039b0:	d10b      	bne.n	4039ca <xTimerGenericCommand+0x2e>
  4039b2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4039b6:	b672      	cpsid	i
  4039b8:	f383 8811 	msr	BASEPRI, r3
  4039bc:	f3bf 8f6f 	isb	sy
  4039c0:	f3bf 8f4f 	dsb	sy
  4039c4:	b662      	cpsie	i
  4039c6:	9308      	str	r3, [sp, #32]
  4039c8:	e7fe      	b.n	4039c8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  4039ca:	4b18      	ldr	r3, [pc, #96]	; (403a2c <xTimerGenericCommand+0x90>)
  4039cc:	681b      	ldr	r3, [r3, #0]
  4039ce:	2b00      	cmp	r3, #0
  4039d0:	d027      	beq.n	403a22 <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  4039d2:	9b02      	ldr	r3, [sp, #8]
  4039d4:	9304      	str	r3, [sp, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  4039d6:	9b01      	ldr	r3, [sp, #4]
  4039d8:	9305      	str	r3, [sp, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  4039da:	9b03      	ldr	r3, [sp, #12]
  4039dc:	9306      	str	r3, [sp, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  4039de:	9b02      	ldr	r3, [sp, #8]
  4039e0:	2b05      	cmp	r3, #5
  4039e2:	dc16      	bgt.n	403a12 <xTimerGenericCommand+0x76>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  4039e4:	4b12      	ldr	r3, [pc, #72]	; (403a30 <xTimerGenericCommand+0x94>)
  4039e6:	4798      	blx	r3
  4039e8:	4603      	mov	r3, r0
  4039ea:	2b02      	cmp	r3, #2
  4039ec:	d108      	bne.n	403a00 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  4039ee:	4b0f      	ldr	r3, [pc, #60]	; (403a2c <xTimerGenericCommand+0x90>)
  4039f0:	6818      	ldr	r0, [r3, #0]
  4039f2:	a904      	add	r1, sp, #16
  4039f4:	2300      	movs	r3, #0
  4039f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4039f8:	4c0e      	ldr	r4, [pc, #56]	; (403a34 <xTimerGenericCommand+0x98>)
  4039fa:	47a0      	blx	r4
  4039fc:	9009      	str	r0, [sp, #36]	; 0x24
  4039fe:	e010      	b.n	403a22 <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  403a00:	4b0a      	ldr	r3, [pc, #40]	; (403a2c <xTimerGenericCommand+0x90>)
  403a02:	6818      	ldr	r0, [r3, #0]
  403a04:	a904      	add	r1, sp, #16
  403a06:	2300      	movs	r3, #0
  403a08:	2200      	movs	r2, #0
  403a0a:	4c0a      	ldr	r4, [pc, #40]	; (403a34 <xTimerGenericCommand+0x98>)
  403a0c:	47a0      	blx	r4
  403a0e:	9009      	str	r0, [sp, #36]	; 0x24
  403a10:	e007      	b.n	403a22 <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  403a12:	4b06      	ldr	r3, [pc, #24]	; (403a2c <xTimerGenericCommand+0x90>)
  403a14:	6818      	ldr	r0, [r3, #0]
  403a16:	a904      	add	r1, sp, #16
  403a18:	2300      	movs	r3, #0
  403a1a:	9a00      	ldr	r2, [sp, #0]
  403a1c:	4c06      	ldr	r4, [pc, #24]	; (403a38 <xTimerGenericCommand+0x9c>)
  403a1e:	47a0      	blx	r4
  403a20:	9009      	str	r0, [sp, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
  403a22:	9b09      	ldr	r3, [sp, #36]	; 0x24
}
  403a24:	4618      	mov	r0, r3
  403a26:	b00a      	add	sp, #40	; 0x28
  403a28:	bd10      	pop	{r4, pc}
  403a2a:	bf00      	nop
  403a2c:	20400b90 	.word	0x20400b90
  403a30:	004036d1 	.word	0x004036d1
  403a34:	00401f61 	.word	0x00401f61
  403a38:	004021b1 	.word	0x004021b1

00403a3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
  403a3c:	b510      	push	{r4, lr}
  403a3e:	b088      	sub	sp, #32
  403a40:	9003      	str	r0, [sp, #12]
  403a42:	9102      	str	r1, [sp, #8]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403a44:	4b1c      	ldr	r3, [pc, #112]	; (403ab8 <prvProcessExpiredTimer+0x7c>)
  403a46:	681b      	ldr	r3, [r3, #0]
  403a48:	68db      	ldr	r3, [r3, #12]
  403a4a:	68db      	ldr	r3, [r3, #12]
  403a4c:	9307      	str	r3, [sp, #28]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403a4e:	9b07      	ldr	r3, [sp, #28]
  403a50:	3304      	adds	r3, #4
  403a52:	4618      	mov	r0, r3
  403a54:	4b19      	ldr	r3, [pc, #100]	; (403abc <prvProcessExpiredTimer+0x80>)
  403a56:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403a58:	9b07      	ldr	r3, [sp, #28]
  403a5a:	69db      	ldr	r3, [r3, #28]
  403a5c:	2b01      	cmp	r3, #1
  403a5e:	d123      	bne.n	403aa8 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403a60:	9b07      	ldr	r3, [sp, #28]
  403a62:	699a      	ldr	r2, [r3, #24]
  403a64:	9b03      	ldr	r3, [sp, #12]
  403a66:	18d1      	adds	r1, r2, r3
  403a68:	9b03      	ldr	r3, [sp, #12]
  403a6a:	9a02      	ldr	r2, [sp, #8]
  403a6c:	9807      	ldr	r0, [sp, #28]
  403a6e:	4c14      	ldr	r4, [pc, #80]	; (403ac0 <prvProcessExpiredTimer+0x84>)
  403a70:	47a0      	blx	r4
  403a72:	4603      	mov	r3, r0
  403a74:	2b01      	cmp	r3, #1
  403a76:	d117      	bne.n	403aa8 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403a78:	2300      	movs	r3, #0
  403a7a:	9300      	str	r3, [sp, #0]
  403a7c:	2300      	movs	r3, #0
  403a7e:	9a03      	ldr	r2, [sp, #12]
  403a80:	2100      	movs	r1, #0
  403a82:	9807      	ldr	r0, [sp, #28]
  403a84:	4c0f      	ldr	r4, [pc, #60]	; (403ac4 <prvProcessExpiredTimer+0x88>)
  403a86:	47a0      	blx	r4
  403a88:	9006      	str	r0, [sp, #24]
			configASSERT( xResult );
  403a8a:	9b06      	ldr	r3, [sp, #24]
  403a8c:	2b00      	cmp	r3, #0
  403a8e:	d10b      	bne.n	403aa8 <prvProcessExpiredTimer+0x6c>
  403a90:	f04f 0380 	mov.w	r3, #128	; 0x80
  403a94:	b672      	cpsid	i
  403a96:	f383 8811 	msr	BASEPRI, r3
  403a9a:	f3bf 8f6f 	isb	sy
  403a9e:	f3bf 8f4f 	dsb	sy
  403aa2:	b662      	cpsie	i
  403aa4:	9305      	str	r3, [sp, #20]
  403aa6:	e7fe      	b.n	403aa6 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403aa8:	9b07      	ldr	r3, [sp, #28]
  403aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  403aac:	9807      	ldr	r0, [sp, #28]
  403aae:	4798      	blx	r3
}
  403ab0:	bf00      	nop
  403ab2:	b008      	add	sp, #32
  403ab4:	bd10      	pop	{r4, pc}
  403ab6:	bf00      	nop
  403ab8:	20400b88 	.word	0x20400b88
  403abc:	00401931 	.word	0x00401931
  403ac0:	00403c25 	.word	0x00403c25
  403ac4:	0040399d 	.word	0x0040399d

00403ac8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  403ac8:	b500      	push	{lr}
  403aca:	b085      	sub	sp, #20
  403acc:	9001      	str	r0, [sp, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  403ace:	ab02      	add	r3, sp, #8
  403ad0:	4618      	mov	r0, r3
  403ad2:	4b05      	ldr	r3, [pc, #20]	; (403ae8 <prvTimerTask+0x20>)
  403ad4:	4798      	blx	r3
  403ad6:	9003      	str	r0, [sp, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  403ad8:	9b02      	ldr	r3, [sp, #8]
  403ada:	4619      	mov	r1, r3
  403adc:	9803      	ldr	r0, [sp, #12]
  403ade:	4b03      	ldr	r3, [pc, #12]	; (403aec <prvTimerTask+0x24>)
  403ae0:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  403ae2:	4b03      	ldr	r3, [pc, #12]	; (403af0 <prvTimerTask+0x28>)
  403ae4:	4798      	blx	r3
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  403ae6:	e7f2      	b.n	403ace <prvTimerTask+0x6>
  403ae8:	00403ba1 	.word	0x00403ba1
  403aec:	00403af5 	.word	0x00403af5
  403af0:	00403cad 	.word	0x00403cad

00403af4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
  403af4:	b500      	push	{lr}
  403af6:	b085      	sub	sp, #20
  403af8:	9001      	str	r0, [sp, #4]
  403afa:	9100      	str	r1, [sp, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
  403afc:	4b20      	ldr	r3, [pc, #128]	; (403b80 <prvProcessTimerOrBlockTask+0x8c>)
  403afe:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403b00:	ab02      	add	r3, sp, #8
  403b02:	4618      	mov	r0, r3
  403b04:	4b1f      	ldr	r3, [pc, #124]	; (403b84 <prvProcessTimerOrBlockTask+0x90>)
  403b06:	4798      	blx	r3
  403b08:	9003      	str	r0, [sp, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  403b0a:	9b02      	ldr	r3, [sp, #8]
  403b0c:	2b00      	cmp	r3, #0
  403b0e:	d130      	bne.n	403b72 <prvProcessTimerOrBlockTask+0x7e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  403b10:	9b00      	ldr	r3, [sp, #0]
  403b12:	2b00      	cmp	r3, #0
  403b14:	d10a      	bne.n	403b2c <prvProcessTimerOrBlockTask+0x38>
  403b16:	9a01      	ldr	r2, [sp, #4]
  403b18:	9b03      	ldr	r3, [sp, #12]
  403b1a:	429a      	cmp	r2, r3
  403b1c:	d806      	bhi.n	403b2c <prvProcessTimerOrBlockTask+0x38>
			{
				( void ) xTaskResumeAll();
  403b1e:	4b1a      	ldr	r3, [pc, #104]	; (403b88 <prvProcessTimerOrBlockTask+0x94>)
  403b20:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  403b22:	9903      	ldr	r1, [sp, #12]
  403b24:	9801      	ldr	r0, [sp, #4]
  403b26:	4b19      	ldr	r3, [pc, #100]	; (403b8c <prvProcessTimerOrBlockTask+0x98>)
  403b28:	4798      	blx	r3
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
  403b2a:	e024      	b.n	403b76 <prvProcessTimerOrBlockTask+0x82>
				if( xListWasEmpty != pdFALSE )
  403b2c:	9b00      	ldr	r3, [sp, #0]
  403b2e:	2b00      	cmp	r3, #0
  403b30:	d008      	beq.n	403b44 <prvProcessTimerOrBlockTask+0x50>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  403b32:	4b17      	ldr	r3, [pc, #92]	; (403b90 <prvProcessTimerOrBlockTask+0x9c>)
  403b34:	681b      	ldr	r3, [r3, #0]
  403b36:	681b      	ldr	r3, [r3, #0]
  403b38:	2b00      	cmp	r3, #0
  403b3a:	bf0c      	ite	eq
  403b3c:	2301      	moveq	r3, #1
  403b3e:	2300      	movne	r3, #0
  403b40:	b2db      	uxtb	r3, r3
  403b42:	9300      	str	r3, [sp, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  403b44:	4b13      	ldr	r3, [pc, #76]	; (403b94 <prvProcessTimerOrBlockTask+0xa0>)
  403b46:	6818      	ldr	r0, [r3, #0]
  403b48:	9a01      	ldr	r2, [sp, #4]
  403b4a:	9b03      	ldr	r3, [sp, #12]
  403b4c:	1ad3      	subs	r3, r2, r3
  403b4e:	9a00      	ldr	r2, [sp, #0]
  403b50:	4619      	mov	r1, r3
  403b52:	4b11      	ldr	r3, [pc, #68]	; (403b98 <prvProcessTimerOrBlockTask+0xa4>)
  403b54:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  403b56:	4b0c      	ldr	r3, [pc, #48]	; (403b88 <prvProcessTimerOrBlockTask+0x94>)
  403b58:	4798      	blx	r3
  403b5a:	4603      	mov	r3, r0
  403b5c:	2b00      	cmp	r3, #0
  403b5e:	d10a      	bne.n	403b76 <prvProcessTimerOrBlockTask+0x82>
					portYIELD_WITHIN_API();
  403b60:	4b0e      	ldr	r3, [pc, #56]	; (403b9c <prvProcessTimerOrBlockTask+0xa8>)
  403b62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403b66:	601a      	str	r2, [r3, #0]
  403b68:	f3bf 8f4f 	dsb	sy
  403b6c:	f3bf 8f6f 	isb	sy
}
  403b70:	e001      	b.n	403b76 <prvProcessTimerOrBlockTask+0x82>
			( void ) xTaskResumeAll();
  403b72:	4b05      	ldr	r3, [pc, #20]	; (403b88 <prvProcessTimerOrBlockTask+0x94>)
  403b74:	4798      	blx	r3
}
  403b76:	bf00      	nop
  403b78:	b005      	add	sp, #20
  403b7a:	f85d fb04 	ldr.w	pc, [sp], #4
  403b7e:	bf00      	nop
  403b80:	00402c49 	.word	0x00402c49
  403b84:	00403be1 	.word	0x00403be1
  403b88:	00402c5d 	.word	0x00402c5d
  403b8c:	00403a3d 	.word	0x00403a3d
  403b90:	20400b8c 	.word	0x20400b8c
  403b94:	20400b90 	.word	0x20400b90
  403b98:	004027fd 	.word	0x004027fd
  403b9c:	e000ed04 	.word	0xe000ed04

00403ba0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
  403ba0:	b084      	sub	sp, #16
  403ba2:	9001      	str	r0, [sp, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403ba4:	4b0d      	ldr	r3, [pc, #52]	; (403bdc <prvGetNextExpireTime+0x3c>)
  403ba6:	681b      	ldr	r3, [r3, #0]
  403ba8:	681b      	ldr	r3, [r3, #0]
  403baa:	2b00      	cmp	r3, #0
  403bac:	bf0c      	ite	eq
  403bae:	2301      	moveq	r3, #1
  403bb0:	2300      	movne	r3, #0
  403bb2:	b2db      	uxtb	r3, r3
  403bb4:	461a      	mov	r2, r3
  403bb6:	9b01      	ldr	r3, [sp, #4]
  403bb8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  403bba:	9b01      	ldr	r3, [sp, #4]
  403bbc:	681b      	ldr	r3, [r3, #0]
  403bbe:	2b00      	cmp	r3, #0
  403bc0:	d105      	bne.n	403bce <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403bc2:	4b06      	ldr	r3, [pc, #24]	; (403bdc <prvGetNextExpireTime+0x3c>)
  403bc4:	681b      	ldr	r3, [r3, #0]
  403bc6:	68db      	ldr	r3, [r3, #12]
  403bc8:	681b      	ldr	r3, [r3, #0]
  403bca:	9303      	str	r3, [sp, #12]
  403bcc:	e001      	b.n	403bd2 <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
  403bce:	2300      	movs	r3, #0
  403bd0:	9303      	str	r3, [sp, #12]
	}

	return xNextExpireTime;
  403bd2:	9b03      	ldr	r3, [sp, #12]
}
  403bd4:	4618      	mov	r0, r3
  403bd6:	b004      	add	sp, #16
  403bd8:	4770      	bx	lr
  403bda:	bf00      	nop
  403bdc:	20400b88 	.word	0x20400b88

00403be0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
  403be0:	b500      	push	{lr}
  403be2:	b085      	sub	sp, #20
  403be4:	9001      	str	r0, [sp, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
  403be6:	4b0c      	ldr	r3, [pc, #48]	; (403c18 <prvSampleTimeNow+0x38>)
  403be8:	4798      	blx	r3
  403bea:	9003      	str	r0, [sp, #12]

	if( xTimeNow < xLastTime )
  403bec:	4b0b      	ldr	r3, [pc, #44]	; (403c1c <prvSampleTimeNow+0x3c>)
  403bee:	681b      	ldr	r3, [r3, #0]
  403bf0:	9a03      	ldr	r2, [sp, #12]
  403bf2:	429a      	cmp	r2, r3
  403bf4:	d205      	bcs.n	403c02 <prvSampleTimeNow+0x22>
	{
		prvSwitchTimerLists();
  403bf6:	4b0a      	ldr	r3, [pc, #40]	; (403c20 <prvSampleTimeNow+0x40>)
  403bf8:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  403bfa:	9b01      	ldr	r3, [sp, #4]
  403bfc:	2201      	movs	r2, #1
  403bfe:	601a      	str	r2, [r3, #0]
  403c00:	e002      	b.n	403c08 <prvSampleTimeNow+0x28>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  403c02:	9b01      	ldr	r3, [sp, #4]
  403c04:	2200      	movs	r2, #0
  403c06:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  403c08:	4a04      	ldr	r2, [pc, #16]	; (403c1c <prvSampleTimeNow+0x3c>)
  403c0a:	9b03      	ldr	r3, [sp, #12]
  403c0c:	6013      	str	r3, [r2, #0]

	return xTimeNow;
  403c0e:	9b03      	ldr	r3, [sp, #12]
}
  403c10:	4618      	mov	r0, r3
  403c12:	b005      	add	sp, #20
  403c14:	f85d fb04 	ldr.w	pc, [sp], #4
  403c18:	00402d99 	.word	0x00402d99
  403c1c:	20400b94 	.word	0x20400b94
  403c20:	00403e25 	.word	0x00403e25

00403c24 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  403c24:	b500      	push	{lr}
  403c26:	b087      	sub	sp, #28
  403c28:	9003      	str	r0, [sp, #12]
  403c2a:	9102      	str	r1, [sp, #8]
  403c2c:	9201      	str	r2, [sp, #4]
  403c2e:	9300      	str	r3, [sp, #0]
BaseType_t xProcessTimerNow = pdFALSE;
  403c30:	2300      	movs	r3, #0
  403c32:	9305      	str	r3, [sp, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  403c34:	9b03      	ldr	r3, [sp, #12]
  403c36:	9a02      	ldr	r2, [sp, #8]
  403c38:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403c3a:	9b03      	ldr	r3, [sp, #12]
  403c3c:	9a03      	ldr	r2, [sp, #12]
  403c3e:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  403c40:	9a02      	ldr	r2, [sp, #8]
  403c42:	9b01      	ldr	r3, [sp, #4]
  403c44:	429a      	cmp	r2, r3
  403c46:	d812      	bhi.n	403c6e <prvInsertTimerInActiveList+0x4a>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  403c48:	9a01      	ldr	r2, [sp, #4]
  403c4a:	9b00      	ldr	r3, [sp, #0]
  403c4c:	1ad2      	subs	r2, r2, r3
  403c4e:	9b03      	ldr	r3, [sp, #12]
  403c50:	699b      	ldr	r3, [r3, #24]
  403c52:	429a      	cmp	r2, r3
  403c54:	d302      	bcc.n	403c5c <prvInsertTimerInActiveList+0x38>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  403c56:	2301      	movs	r3, #1
  403c58:	9305      	str	r3, [sp, #20]
  403c5a:	e01b      	b.n	403c94 <prvInsertTimerInActiveList+0x70>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  403c5c:	4b10      	ldr	r3, [pc, #64]	; (403ca0 <prvInsertTimerInActiveList+0x7c>)
  403c5e:	681a      	ldr	r2, [r3, #0]
  403c60:	9b03      	ldr	r3, [sp, #12]
  403c62:	3304      	adds	r3, #4
  403c64:	4619      	mov	r1, r3
  403c66:	4610      	mov	r0, r2
  403c68:	4b0e      	ldr	r3, [pc, #56]	; (403ca4 <prvInsertTimerInActiveList+0x80>)
  403c6a:	4798      	blx	r3
  403c6c:	e012      	b.n	403c94 <prvInsertTimerInActiveList+0x70>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  403c6e:	9a01      	ldr	r2, [sp, #4]
  403c70:	9b00      	ldr	r3, [sp, #0]
  403c72:	429a      	cmp	r2, r3
  403c74:	d206      	bcs.n	403c84 <prvInsertTimerInActiveList+0x60>
  403c76:	9a02      	ldr	r2, [sp, #8]
  403c78:	9b00      	ldr	r3, [sp, #0]
  403c7a:	429a      	cmp	r2, r3
  403c7c:	d302      	bcc.n	403c84 <prvInsertTimerInActiveList+0x60>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  403c7e:	2301      	movs	r3, #1
  403c80:	9305      	str	r3, [sp, #20]
  403c82:	e007      	b.n	403c94 <prvInsertTimerInActiveList+0x70>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403c84:	4b08      	ldr	r3, [pc, #32]	; (403ca8 <prvInsertTimerInActiveList+0x84>)
  403c86:	681a      	ldr	r2, [r3, #0]
  403c88:	9b03      	ldr	r3, [sp, #12]
  403c8a:	3304      	adds	r3, #4
  403c8c:	4619      	mov	r1, r3
  403c8e:	4610      	mov	r0, r2
  403c90:	4b04      	ldr	r3, [pc, #16]	; (403ca4 <prvInsertTimerInActiveList+0x80>)
  403c92:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  403c94:	9b05      	ldr	r3, [sp, #20]
}
  403c96:	4618      	mov	r0, r3
  403c98:	b007      	add	sp, #28
  403c9a:	f85d fb04 	ldr.w	pc, [sp], #4
  403c9e:	bf00      	nop
  403ca0:	20400b8c 	.word	0x20400b8c
  403ca4:	004018c9 	.word	0x004018c9
  403ca8:	20400b88 	.word	0x20400b88

00403cac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  403cac:	b510      	push	{r4, lr}
  403cae:	b08e      	sub	sp, #56	; 0x38
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403cb0:	e09b      	b.n	403dea <prvProcessReceivedCommands+0x13e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  403cb2:	9b03      	ldr	r3, [sp, #12]
  403cb4:	2b00      	cmp	r3, #0
  403cb6:	da19      	bge.n	403cec <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
  403cb8:	ab03      	add	r3, sp, #12
  403cba:	3304      	adds	r3, #4
  403cbc:	930d      	str	r3, [sp, #52]	; 0x34

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
  403cbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403cc0:	2b00      	cmp	r3, #0
  403cc2:	d10b      	bne.n	403cdc <prvProcessReceivedCommands+0x30>
  403cc4:	f04f 0380 	mov.w	r3, #128	; 0x80
  403cc8:	b672      	cpsid	i
  403cca:	f383 8811 	msr	BASEPRI, r3
  403cce:	f3bf 8f6f 	isb	sy
  403cd2:	f3bf 8f4f 	dsb	sy
  403cd6:	b662      	cpsie	i
  403cd8:	9309      	str	r3, [sp, #36]	; 0x24
  403cda:	e7fe      	b.n	403cda <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  403cdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403cde:	681b      	ldr	r3, [r3, #0]
  403ce0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403ce2:	6850      	ldr	r0, [r2, #4]
  403ce4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403ce6:	6892      	ldr	r2, [r2, #8]
  403ce8:	4611      	mov	r1, r2
  403cea:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  403cec:	9b03      	ldr	r3, [sp, #12]
  403cee:	2b00      	cmp	r3, #0
  403cf0:	db7b      	blt.n	403dea <prvProcessReceivedCommands+0x13e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  403cf2:	9b05      	ldr	r3, [sp, #20]
  403cf4:	930c      	str	r3, [sp, #48]	; 0x30

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  403cf6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403cf8:	695b      	ldr	r3, [r3, #20]
  403cfa:	2b00      	cmp	r3, #0
  403cfc:	d004      	beq.n	403d08 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403cfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403d00:	3304      	adds	r3, #4
  403d02:	4618      	mov	r0, r3
  403d04:	4b40      	ldr	r3, [pc, #256]	; (403e08 <prvProcessReceivedCommands+0x15c>)
  403d06:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403d08:	ab02      	add	r3, sp, #8
  403d0a:	4618      	mov	r0, r3
  403d0c:	4b3f      	ldr	r3, [pc, #252]	; (403e0c <prvProcessReceivedCommands+0x160>)
  403d0e:	4798      	blx	r3
  403d10:	900b      	str	r0, [sp, #44]	; 0x2c

			switch( xMessage.xMessageID )
  403d12:	9b03      	ldr	r3, [sp, #12]
  403d14:	2b09      	cmp	r3, #9
  403d16:	d867      	bhi.n	403de8 <prvProcessReceivedCommands+0x13c>
  403d18:	a201      	add	r2, pc, #4	; (adr r2, 403d20 <prvProcessReceivedCommands+0x74>)
  403d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403d1e:	bf00      	nop
  403d20:	00403d49 	.word	0x00403d49
  403d24:	00403d49 	.word	0x00403d49
  403d28:	00403d49 	.word	0x00403d49
  403d2c:	00403deb 	.word	0x00403deb
  403d30:	00403da7 	.word	0x00403da7
  403d34:	00403de1 	.word	0x00403de1
  403d38:	00403d49 	.word	0x00403d49
  403d3c:	00403d49 	.word	0x00403d49
  403d40:	00403deb 	.word	0x00403deb
  403d44:	00403da7 	.word	0x00403da7
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  403d48:	9a04      	ldr	r2, [sp, #16]
  403d4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403d4c:	699b      	ldr	r3, [r3, #24]
  403d4e:	18d1      	adds	r1, r2, r3
  403d50:	9b04      	ldr	r3, [sp, #16]
  403d52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403d54:	980c      	ldr	r0, [sp, #48]	; 0x30
  403d56:	4c2e      	ldr	r4, [pc, #184]	; (403e10 <prvProcessReceivedCommands+0x164>)
  403d58:	47a0      	blx	r4
  403d5a:	4603      	mov	r3, r0
  403d5c:	2b01      	cmp	r3, #1
  403d5e:	d144      	bne.n	403dea <prvProcessReceivedCommands+0x13e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403d60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  403d64:	980c      	ldr	r0, [sp, #48]	; 0x30
  403d66:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403d68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403d6a:	69db      	ldr	r3, [r3, #28]
  403d6c:	2b01      	cmp	r3, #1
  403d6e:	d13c      	bne.n	403dea <prvProcessReceivedCommands+0x13e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  403d70:	9a04      	ldr	r2, [sp, #16]
  403d72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403d74:	699b      	ldr	r3, [r3, #24]
  403d76:	441a      	add	r2, r3
  403d78:	2300      	movs	r3, #0
  403d7a:	9300      	str	r3, [sp, #0]
  403d7c:	2300      	movs	r3, #0
  403d7e:	2100      	movs	r1, #0
  403d80:	980c      	ldr	r0, [sp, #48]	; 0x30
  403d82:	4c24      	ldr	r4, [pc, #144]	; (403e14 <prvProcessReceivedCommands+0x168>)
  403d84:	47a0      	blx	r4
  403d86:	900a      	str	r0, [sp, #40]	; 0x28
							configASSERT( xResult );
  403d88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d8a:	2b00      	cmp	r3, #0
  403d8c:	d12d      	bne.n	403dea <prvProcessReceivedCommands+0x13e>
  403d8e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403d92:	b672      	cpsid	i
  403d94:	f383 8811 	msr	BASEPRI, r3
  403d98:	f3bf 8f6f 	isb	sy
  403d9c:	f3bf 8f4f 	dsb	sy
  403da0:	b662      	cpsie	i
  403da2:	9308      	str	r3, [sp, #32]
  403da4:	e7fe      	b.n	403da4 <prvProcessReceivedCommands+0xf8>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  403da6:	9a04      	ldr	r2, [sp, #16]
  403da8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403daa:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403dac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403dae:	699b      	ldr	r3, [r3, #24]
  403db0:	2b00      	cmp	r3, #0
  403db2:	d10b      	bne.n	403dcc <prvProcessReceivedCommands+0x120>
  403db4:	f04f 0380 	mov.w	r3, #128	; 0x80
  403db8:	b672      	cpsid	i
  403dba:	f383 8811 	msr	BASEPRI, r3
  403dbe:	f3bf 8f6f 	isb	sy
  403dc2:	f3bf 8f4f 	dsb	sy
  403dc6:	b662      	cpsie	i
  403dc8:	9307      	str	r3, [sp, #28]
  403dca:	e7fe      	b.n	403dca <prvProcessReceivedCommands+0x11e>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403dcc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403dce:	699a      	ldr	r2, [r3, #24]
  403dd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403dd2:	18d1      	adds	r1, r2, r3
  403dd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403dd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403dd8:	980c      	ldr	r0, [sp, #48]	; 0x30
  403dda:	4c0d      	ldr	r4, [pc, #52]	; (403e10 <prvProcessReceivedCommands+0x164>)
  403ddc:	47a0      	blx	r4
					break;
  403dde:	e004      	b.n	403dea <prvProcessReceivedCommands+0x13e>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
  403de0:	980c      	ldr	r0, [sp, #48]	; 0x30
  403de2:	4b0d      	ldr	r3, [pc, #52]	; (403e18 <prvProcessReceivedCommands+0x16c>)
  403de4:	4798      	blx	r3
					break;
  403de6:	e000      	b.n	403dea <prvProcessReceivedCommands+0x13e>

				default	:
					/* Don't expect to get here. */
					break;
  403de8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403dea:	4b0c      	ldr	r3, [pc, #48]	; (403e1c <prvProcessReceivedCommands+0x170>)
  403dec:	6818      	ldr	r0, [r3, #0]
  403dee:	a903      	add	r1, sp, #12
  403df0:	2300      	movs	r3, #0
  403df2:	2200      	movs	r2, #0
  403df4:	4c0a      	ldr	r4, [pc, #40]	; (403e20 <prvProcessReceivedCommands+0x174>)
  403df6:	47a0      	blx	r4
  403df8:	4603      	mov	r3, r0
  403dfa:	2b00      	cmp	r3, #0
  403dfc:	f47f af59 	bne.w	403cb2 <prvProcessReceivedCommands+0x6>
			}
		}
	}
}
  403e00:	bf00      	nop
  403e02:	b00e      	add	sp, #56	; 0x38
  403e04:	bd10      	pop	{r4, pc}
  403e06:	bf00      	nop
  403e08:	00401931 	.word	0x00401931
  403e0c:	00403be1 	.word	0x00403be1
  403e10:	00403c25 	.word	0x00403c25
  403e14:	0040399d 	.word	0x0040399d
  403e18:	00401d85 	.word	0x00401d85
  403e1c:	20400b90 	.word	0x20400b90
  403e20:	0040230d 	.word	0x0040230d

00403e24 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
  403e24:	b510      	push	{r4, lr}
  403e26:	b088      	sub	sp, #32

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403e28:	e046      	b.n	403eb8 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403e2a:	4b2c      	ldr	r3, [pc, #176]	; (403edc <prvSwitchTimerLists+0xb8>)
  403e2c:	681b      	ldr	r3, [r3, #0]
  403e2e:	68db      	ldr	r3, [r3, #12]
  403e30:	681b      	ldr	r3, [r3, #0]
  403e32:	9307      	str	r3, [sp, #28]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403e34:	4b29      	ldr	r3, [pc, #164]	; (403edc <prvSwitchTimerLists+0xb8>)
  403e36:	681b      	ldr	r3, [r3, #0]
  403e38:	68db      	ldr	r3, [r3, #12]
  403e3a:	68db      	ldr	r3, [r3, #12]
  403e3c:	9306      	str	r3, [sp, #24]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403e3e:	9b06      	ldr	r3, [sp, #24]
  403e40:	3304      	adds	r3, #4
  403e42:	4618      	mov	r0, r3
  403e44:	4b26      	ldr	r3, [pc, #152]	; (403ee0 <prvSwitchTimerLists+0xbc>)
  403e46:	4798      	blx	r3
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403e48:	9b06      	ldr	r3, [sp, #24]
  403e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  403e4c:	9806      	ldr	r0, [sp, #24]
  403e4e:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403e50:	9b06      	ldr	r3, [sp, #24]
  403e52:	69db      	ldr	r3, [r3, #28]
  403e54:	2b01      	cmp	r3, #1
  403e56:	d12f      	bne.n	403eb8 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  403e58:	9b06      	ldr	r3, [sp, #24]
  403e5a:	699a      	ldr	r2, [r3, #24]
  403e5c:	9b07      	ldr	r3, [sp, #28]
  403e5e:	4413      	add	r3, r2
  403e60:	9305      	str	r3, [sp, #20]
			if( xReloadTime > xNextExpireTime )
  403e62:	9a05      	ldr	r2, [sp, #20]
  403e64:	9b07      	ldr	r3, [sp, #28]
  403e66:	429a      	cmp	r2, r3
  403e68:	d90e      	bls.n	403e88 <prvSwitchTimerLists+0x64>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  403e6a:	9b06      	ldr	r3, [sp, #24]
  403e6c:	9a05      	ldr	r2, [sp, #20]
  403e6e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403e70:	9b06      	ldr	r3, [sp, #24]
  403e72:	9a06      	ldr	r2, [sp, #24]
  403e74:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403e76:	4b19      	ldr	r3, [pc, #100]	; (403edc <prvSwitchTimerLists+0xb8>)
  403e78:	681a      	ldr	r2, [r3, #0]
  403e7a:	9b06      	ldr	r3, [sp, #24]
  403e7c:	3304      	adds	r3, #4
  403e7e:	4619      	mov	r1, r3
  403e80:	4610      	mov	r0, r2
  403e82:	4b18      	ldr	r3, [pc, #96]	; (403ee4 <prvSwitchTimerLists+0xc0>)
  403e84:	4798      	blx	r3
  403e86:	e017      	b.n	403eb8 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403e88:	2300      	movs	r3, #0
  403e8a:	9300      	str	r3, [sp, #0]
  403e8c:	2300      	movs	r3, #0
  403e8e:	9a07      	ldr	r2, [sp, #28]
  403e90:	2100      	movs	r1, #0
  403e92:	9806      	ldr	r0, [sp, #24]
  403e94:	4c14      	ldr	r4, [pc, #80]	; (403ee8 <prvSwitchTimerLists+0xc4>)
  403e96:	47a0      	blx	r4
  403e98:	9004      	str	r0, [sp, #16]
				configASSERT( xResult );
  403e9a:	9b04      	ldr	r3, [sp, #16]
  403e9c:	2b00      	cmp	r3, #0
  403e9e:	d10b      	bne.n	403eb8 <prvSwitchTimerLists+0x94>
  403ea0:	f04f 0380 	mov.w	r3, #128	; 0x80
  403ea4:	b672      	cpsid	i
  403ea6:	f383 8811 	msr	BASEPRI, r3
  403eaa:	f3bf 8f6f 	isb	sy
  403eae:	f3bf 8f4f 	dsb	sy
  403eb2:	b662      	cpsie	i
  403eb4:	9302      	str	r3, [sp, #8]
  403eb6:	e7fe      	b.n	403eb6 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403eb8:	4b08      	ldr	r3, [pc, #32]	; (403edc <prvSwitchTimerLists+0xb8>)
  403eba:	681b      	ldr	r3, [r3, #0]
  403ebc:	681b      	ldr	r3, [r3, #0]
  403ebe:	2b00      	cmp	r3, #0
  403ec0:	d1b3      	bne.n	403e2a <prvSwitchTimerLists+0x6>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
  403ec2:	4b06      	ldr	r3, [pc, #24]	; (403edc <prvSwitchTimerLists+0xb8>)
  403ec4:	681b      	ldr	r3, [r3, #0]
  403ec6:	9303      	str	r3, [sp, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  403ec8:	4b08      	ldr	r3, [pc, #32]	; (403eec <prvSwitchTimerLists+0xc8>)
  403eca:	681b      	ldr	r3, [r3, #0]
  403ecc:	4a03      	ldr	r2, [pc, #12]	; (403edc <prvSwitchTimerLists+0xb8>)
  403ece:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
  403ed0:	4a06      	ldr	r2, [pc, #24]	; (403eec <prvSwitchTimerLists+0xc8>)
  403ed2:	9b03      	ldr	r3, [sp, #12]
  403ed4:	6013      	str	r3, [r2, #0]
}
  403ed6:	bf00      	nop
  403ed8:	b008      	add	sp, #32
  403eda:	bd10      	pop	{r4, pc}
  403edc:	20400b88 	.word	0x20400b88
  403ee0:	00401931 	.word	0x00401931
  403ee4:	004018c9 	.word	0x004018c9
  403ee8:	0040399d 	.word	0x0040399d
  403eec:	20400b8c 	.word	0x20400b8c

00403ef0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  403ef0:	b500      	push	{lr}
  403ef2:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  403ef4:	4b1c      	ldr	r3, [pc, #112]	; (403f68 <prvCheckForValidListAndQueue+0x78>)
  403ef6:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  403ef8:	4b1c      	ldr	r3, [pc, #112]	; (403f6c <prvCheckForValidListAndQueue+0x7c>)
  403efa:	681b      	ldr	r3, [r3, #0]
  403efc:	2b00      	cmp	r3, #0
  403efe:	d12d      	bne.n	403f5c <prvCheckForValidListAndQueue+0x6c>
		{
			vListInitialise( &xActiveTimerList1 );
  403f00:	481b      	ldr	r0, [pc, #108]	; (403f70 <prvCheckForValidListAndQueue+0x80>)
  403f02:	4b1c      	ldr	r3, [pc, #112]	; (403f74 <prvCheckForValidListAndQueue+0x84>)
  403f04:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  403f06:	481c      	ldr	r0, [pc, #112]	; (403f78 <prvCheckForValidListAndQueue+0x88>)
  403f08:	4b1a      	ldr	r3, [pc, #104]	; (403f74 <prvCheckForValidListAndQueue+0x84>)
  403f0a:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  403f0c:	4b1b      	ldr	r3, [pc, #108]	; (403f7c <prvCheckForValidListAndQueue+0x8c>)
  403f0e:	4a18      	ldr	r2, [pc, #96]	; (403f70 <prvCheckForValidListAndQueue+0x80>)
  403f10:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  403f12:	4b1b      	ldr	r3, [pc, #108]	; (403f80 <prvCheckForValidListAndQueue+0x90>)
  403f14:	4a18      	ldr	r2, [pc, #96]	; (403f78 <prvCheckForValidListAndQueue+0x88>)
  403f16:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  403f18:	2200      	movs	r2, #0
  403f1a:	2110      	movs	r1, #16
  403f1c:	2005      	movs	r0, #5
  403f1e:	4b19      	ldr	r3, [pc, #100]	; (403f84 <prvCheckForValidListAndQueue+0x94>)
  403f20:	4798      	blx	r3
  403f22:	4602      	mov	r2, r0
  403f24:	4b11      	ldr	r3, [pc, #68]	; (403f6c <prvCheckForValidListAndQueue+0x7c>)
  403f26:	601a      	str	r2, [r3, #0]
			configASSERT( xTimerQueue );
  403f28:	4b10      	ldr	r3, [pc, #64]	; (403f6c <prvCheckForValidListAndQueue+0x7c>)
  403f2a:	681b      	ldr	r3, [r3, #0]
  403f2c:	2b00      	cmp	r3, #0
  403f2e:	d10b      	bne.n	403f48 <prvCheckForValidListAndQueue+0x58>
  403f30:	f04f 0380 	mov.w	r3, #128	; 0x80
  403f34:	b672      	cpsid	i
  403f36:	f383 8811 	msr	BASEPRI, r3
  403f3a:	f3bf 8f6f 	isb	sy
  403f3e:	f3bf 8f4f 	dsb	sy
  403f42:	b662      	cpsie	i
  403f44:	9301      	str	r3, [sp, #4]
  403f46:	e7fe      	b.n	403f46 <prvCheckForValidListAndQueue+0x56>

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
  403f48:	4b08      	ldr	r3, [pc, #32]	; (403f6c <prvCheckForValidListAndQueue+0x7c>)
  403f4a:	681b      	ldr	r3, [r3, #0]
  403f4c:	2b00      	cmp	r3, #0
  403f4e:	d005      	beq.n	403f5c <prvCheckForValidListAndQueue+0x6c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  403f50:	4b06      	ldr	r3, [pc, #24]	; (403f6c <prvCheckForValidListAndQueue+0x7c>)
  403f52:	681b      	ldr	r3, [r3, #0]
  403f54:	490c      	ldr	r1, [pc, #48]	; (403f88 <prvCheckForValidListAndQueue+0x98>)
  403f56:	4618      	mov	r0, r3
  403f58:	4b0c      	ldr	r3, [pc, #48]	; (403f8c <prvCheckForValidListAndQueue+0x9c>)
  403f5a:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  403f5c:	4b0c      	ldr	r3, [pc, #48]	; (403f90 <prvCheckForValidListAndQueue+0xa0>)
  403f5e:	4798      	blx	r3
}
  403f60:	bf00      	nop
  403f62:	b003      	add	sp, #12
  403f64:	f85d fb04 	ldr.w	pc, [sp], #4
  403f68:	00401b45 	.word	0x00401b45
  403f6c:	20400b90 	.word	0x20400b90
  403f70:	20400b60 	.word	0x20400b60
  403f74:	00401845 	.word	0x00401845
  403f78:	20400b74 	.word	0x20400b74
  403f7c:	20400b88 	.word	0x20400b88
  403f80:	20400b8c 	.word	0x20400b8c
  403f84:	00401e95 	.word	0x00401e95
  403f88:	00407c68 	.word	0x00407c68
  403f8c:	004027b5 	.word	0x004027b5
  403f90:	00401ba1 	.word	0x00401ba1

00403f94 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  403f94:	b082      	sub	sp, #8
  403f96:	4603      	mov	r3, r0
  403f98:	f88d 3007 	strb.w	r3, [sp, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403f9c:	4907      	ldr	r1, [pc, #28]	; (403fbc <NVIC_EnableIRQ+0x28>)
  403f9e:	f99d 3007 	ldrsb.w	r3, [sp, #7]
  403fa2:	095b      	lsrs	r3, r3, #5
  403fa4:	f89d 2007 	ldrb.w	r2, [sp, #7]
  403fa8:	f002 021f 	and.w	r2, r2, #31
  403fac:	2001      	movs	r0, #1
  403fae:	fa00 f202 	lsl.w	r2, r0, r2
  403fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  403fb6:	bf00      	nop
  403fb8:	b002      	add	sp, #8
  403fba:	4770      	bx	lr
  403fbc:	e000e100 	.word	0xe000e100

00403fc0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  403fc0:	b082      	sub	sp, #8
  403fc2:	4603      	mov	r3, r0
  403fc4:	9100      	str	r1, [sp, #0]
  403fc6:	f88d 3007 	strb.w	r3, [sp, #7]
  if(IRQn < 0) {
  403fca:	f99d 3007 	ldrsb.w	r3, [sp, #7]
  403fce:	2b00      	cmp	r3, #0
  403fd0:	da0c      	bge.n	403fec <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403fd2:	490d      	ldr	r1, [pc, #52]	; (404008 <NVIC_SetPriority+0x48>)
  403fd4:	f89d 3007 	ldrb.w	r3, [sp, #7]
  403fd8:	f003 030f 	and.w	r3, r3, #15
  403fdc:	3b04      	subs	r3, #4
  403fde:	9a00      	ldr	r2, [sp, #0]
  403fe0:	b2d2      	uxtb	r2, r2
  403fe2:	0152      	lsls	r2, r2, #5
  403fe4:	b2d2      	uxtb	r2, r2
  403fe6:	440b      	add	r3, r1
  403fe8:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  403fea:	e009      	b.n	404000 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403fec:	4907      	ldr	r1, [pc, #28]	; (40400c <NVIC_SetPriority+0x4c>)
  403fee:	f99d 3007 	ldrsb.w	r3, [sp, #7]
  403ff2:	9a00      	ldr	r2, [sp, #0]
  403ff4:	b2d2      	uxtb	r2, r2
  403ff6:	0152      	lsls	r2, r2, #5
  403ff8:	b2d2      	uxtb	r2, r2
  403ffa:	440b      	add	r3, r1
  403ffc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  404000:	bf00      	nop
  404002:	b002      	add	sp, #8
  404004:	4770      	bx	lr
  404006:	bf00      	nop
  404008:	e000ed00 	.word	0xe000ed00
  40400c:	e000e100 	.word	0xe000e100

00404010 <config_button>:

/************************************************************************/
/* configs                                                              */
/************************************************************************/

void config_button(Pio *p_pio, const uint32_t ul_mask, uint32_t ul_id, void (*p_handler) (uint32_t, uint32_t), int it_fall, int filter) {
  404010:	b510      	push	{r4, lr}
  404012:	b088      	sub	sp, #32
  404014:	9005      	str	r0, [sp, #20]
  404016:	9104      	str	r1, [sp, #16]
  404018:	9203      	str	r2, [sp, #12]
  40401a:	9302      	str	r3, [sp, #8]
	pmc_enable_periph_clk(ul_id);
  40401c:	9803      	ldr	r0, [sp, #12]
  40401e:	4b1e      	ldr	r3, [pc, #120]	; (404098 <config_button+0x88>)
  404020:	4798      	blx	r3
	filter ? pio_configure(p_pio, PIO_INPUT, ul_mask, PIO_PULLUP | PIO_DEBOUNCE) : pio_configure(p_pio, PIO_INPUT, ul_mask, PIO_DEFAULT);
  404022:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404024:	2b00      	cmp	r3, #0
  404026:	d007      	beq.n	404038 <config_button+0x28>
  404028:	2309      	movs	r3, #9
  40402a:	9a04      	ldr	r2, [sp, #16]
  40402c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  404030:	9805      	ldr	r0, [sp, #20]
  404032:	4c1a      	ldr	r4, [pc, #104]	; (40409c <config_button+0x8c>)
  404034:	47a0      	blx	r4
  404036:	e006      	b.n	404046 <config_button+0x36>
  404038:	2300      	movs	r3, #0
  40403a:	9a04      	ldr	r2, [sp, #16]
  40403c:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  404040:	9805      	ldr	r0, [sp, #20]
  404042:	4c16      	ldr	r4, [pc, #88]	; (40409c <config_button+0x8c>)
  404044:	47a0      	blx	r4

	pio_set_debounce_filter(p_pio, ul_mask, 60);
  404046:	223c      	movs	r2, #60	; 0x3c
  404048:	9904      	ldr	r1, [sp, #16]
  40404a:	9805      	ldr	r0, [sp, #20]
  40404c:	4b14      	ldr	r3, [pc, #80]	; (4040a0 <config_button+0x90>)
  40404e:	4798      	blx	r3

	uint32_t but_attr = (it_fall ? PIO_IT_FALL_EDGE : PIO_IT_EDGE);
  404050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404052:	2b00      	cmp	r3, #0
  404054:	d001      	beq.n	40405a <config_button+0x4a>
  404056:	2350      	movs	r3, #80	; 0x50
  404058:	e000      	b.n	40405c <config_button+0x4c>
  40405a:	2340      	movs	r3, #64	; 0x40
  40405c:	9307      	str	r3, [sp, #28]
	pio_handler_set(p_pio,
  40405e:	9b02      	ldr	r3, [sp, #8]
  404060:	9300      	str	r3, [sp, #0]
  404062:	9b07      	ldr	r3, [sp, #28]
  404064:	9a04      	ldr	r2, [sp, #16]
  404066:	9903      	ldr	r1, [sp, #12]
  404068:	9805      	ldr	r0, [sp, #20]
  40406a:	4c0e      	ldr	r4, [pc, #56]	; (4040a4 <config_button+0x94>)
  40406c:	47a0      	blx	r4
	ul_id,
	ul_mask,
	but_attr,
	p_handler);

	pio_enable_interrupt(p_pio, ul_mask);
  40406e:	9904      	ldr	r1, [sp, #16]
  404070:	9805      	ldr	r0, [sp, #20]
  404072:	4b0d      	ldr	r3, [pc, #52]	; (4040a8 <config_button+0x98>)
  404074:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  404076:	9805      	ldr	r0, [sp, #20]
  404078:	4b0c      	ldr	r3, [pc, #48]	; (4040ac <config_button+0x9c>)
  40407a:	4798      	blx	r3
	
	NVIC_EnableIRQ(ul_id);
  40407c:	9b03      	ldr	r3, [sp, #12]
  40407e:	b25b      	sxtb	r3, r3
  404080:	4618      	mov	r0, r3
  404082:	4b0b      	ldr	r3, [pc, #44]	; (4040b0 <config_button+0xa0>)
  404084:	4798      	blx	r3
	NVIC_SetPriority(ul_id, 4);
  404086:	9b03      	ldr	r3, [sp, #12]
  404088:	b25b      	sxtb	r3, r3
  40408a:	2104      	movs	r1, #4
  40408c:	4618      	mov	r0, r3
  40408e:	4b09      	ldr	r3, [pc, #36]	; (4040b4 <config_button+0xa4>)
  404090:	4798      	blx	r3
  404092:	bf00      	nop
  404094:	b008      	add	sp, #32
  404096:	bd10      	pop	{r4, pc}
  404098:	0040114d 	.word	0x0040114d
  40409c:	00400bad 	.word	0x00400bad
  4040a0:	00400987 	.word	0x00400987
  4040a4:	00400dcd 	.word	0x00400dcd
  4040a8:	00400cd7 	.word	0x00400cd7
  4040ac:	00400cfb 	.word	0x00400cfb
  4040b0:	00403f95 	.word	0x00403f95
  4040b4:	00403fc1 	.word	0x00403fc1

004040b8 <osc_get_rate>:
{
  4040b8:	b082      	sub	sp, #8
  4040ba:	9001      	str	r0, [sp, #4]
	switch (ul_id) {
  4040bc:	9b01      	ldr	r3, [sp, #4]
  4040be:	2b07      	cmp	r3, #7
  4040c0:	d825      	bhi.n	40410e <osc_get_rate+0x56>
  4040c2:	a201      	add	r2, pc, #4	; (adr r2, 4040c8 <osc_get_rate+0x10>)
  4040c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4040c8:	004040e9 	.word	0x004040e9
  4040cc:	004040ef 	.word	0x004040ef
  4040d0:	004040f5 	.word	0x004040f5
  4040d4:	004040fb 	.word	0x004040fb
  4040d8:	004040ff 	.word	0x004040ff
  4040dc:	00404103 	.word	0x00404103
  4040e0:	00404107 	.word	0x00404107
  4040e4:	0040410b 	.word	0x0040410b
		return OSC_SLCK_32K_RC_HZ;
  4040e8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4040ec:	e010      	b.n	404110 <osc_get_rate+0x58>
		return BOARD_FREQ_SLCK_XTAL;
  4040ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4040f2:	e00d      	b.n	404110 <osc_get_rate+0x58>
		return BOARD_FREQ_SLCK_BYPASS;
  4040f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4040f8:	e00a      	b.n	404110 <osc_get_rate+0x58>
		return OSC_MAINCK_4M_RC_HZ;
  4040fa:	4b07      	ldr	r3, [pc, #28]	; (404118 <osc_get_rate+0x60>)
  4040fc:	e008      	b.n	404110 <osc_get_rate+0x58>
		return OSC_MAINCK_8M_RC_HZ;
  4040fe:	4b07      	ldr	r3, [pc, #28]	; (40411c <osc_get_rate+0x64>)
  404100:	e006      	b.n	404110 <osc_get_rate+0x58>
		return OSC_MAINCK_12M_RC_HZ;
  404102:	4b07      	ldr	r3, [pc, #28]	; (404120 <osc_get_rate+0x68>)
  404104:	e004      	b.n	404110 <osc_get_rate+0x58>
		return BOARD_FREQ_MAINCK_XTAL;
  404106:	4b06      	ldr	r3, [pc, #24]	; (404120 <osc_get_rate+0x68>)
  404108:	e002      	b.n	404110 <osc_get_rate+0x58>
		return BOARD_FREQ_MAINCK_BYPASS;
  40410a:	4b05      	ldr	r3, [pc, #20]	; (404120 <osc_get_rate+0x68>)
  40410c:	e000      	b.n	404110 <osc_get_rate+0x58>
	return 0;
  40410e:	2300      	movs	r3, #0
}
  404110:	4618      	mov	r0, r3
  404112:	b002      	add	sp, #8
  404114:	4770      	bx	lr
  404116:	bf00      	nop
  404118:	003d0900 	.word	0x003d0900
  40411c:	007a1200 	.word	0x007a1200
  404120:	00b71b00 	.word	0x00b71b00

00404124 <sysclk_get_main_hz>:
{
  404124:	b508      	push	{r3, lr}
		return pll_get_default_rate(0);
  404126:	2006      	movs	r0, #6
  404128:	4b04      	ldr	r3, [pc, #16]	; (40413c <sysclk_get_main_hz+0x18>)
  40412a:	4798      	blx	r3
  40412c:	4602      	mov	r2, r0
  40412e:	4613      	mov	r3, r2
  404130:	009b      	lsls	r3, r3, #2
  404132:	4413      	add	r3, r2
  404134:	009a      	lsls	r2, r3, #2
  404136:	4413      	add	r3, r2
}
  404138:	4618      	mov	r0, r3
  40413a:	bd08      	pop	{r3, pc}
  40413c:	004040b9 	.word	0x004040b9

00404140 <sysclk_get_cpu_hz>:
{
  404140:	b508      	push	{r3, lr}
	return sysclk_get_main_hz() /
  404142:	4b02      	ldr	r3, [pc, #8]	; (40414c <sysclk_get_cpu_hz+0xc>)
  404144:	4798      	blx	r3
  404146:	4603      	mov	r3, r0
}
  404148:	4618      	mov	r0, r3
  40414a:	bd08      	pop	{r3, pc}
  40414c:	00404125 	.word	0x00404125

00404150 <data_0>:
#include "dataTypes.h"

void data_0(void){
  404150:	b082      	sub	sp, #8
	PIN_DATA->PIO_SODR = PIN_DATA_IDX_MASK;	//350ns
  404152:	4b16      	ldr	r3, [pc, #88]	; (4041ac <data_0+0x5c>)
  404154:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  404158:	631a      	str	r2, [r3, #48]	; 0x30
	for(uint8_t i=0; i<0; i++){}			//350ns
  40415a:	2300      	movs	r3, #0
  40415c:	f88d 3006 	strb.w	r3, [sp, #6]
  404160:	bf00      	nop
	PIN_DATA->PIO_SODR = PIN_DATA_IDX_MASK;	//350ns
  404162:	4b12      	ldr	r3, [pc, #72]	; (4041ac <data_0+0x5c>)
  404164:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  404168:	631a      	str	r2, [r3, #48]	; 0x30
	for(uint8_t i=0; i<0; i++){}			//350ns
  40416a:	2300      	movs	r3, #0
  40416c:	f88d 3005 	strb.w	r3, [sp, #5]
  404170:	bf00      	nop
	PIN_DATA->PIO_SODR = PIN_DATA_IDX_MASK;	//350ns
  404172:	4b0e      	ldr	r3, [pc, #56]	; (4041ac <data_0+0x5c>)
  404174:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  404178:	631a      	str	r2, [r3, #48]	; 0x30
	
	PIN_DATA->PIO_CODR = PIN_DATA_IDX_MASK;	//800ns
  40417a:	4b0c      	ldr	r3, [pc, #48]	; (4041ac <data_0+0x5c>)
  40417c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  404180:	635a      	str	r2, [r3, #52]	; 0x34
	for(uint8_t i=0; i<1; i++){}			//800ns
  404182:	2300      	movs	r3, #0
  404184:	f88d 3007 	strb.w	r3, [sp, #7]
  404188:	e004      	b.n	404194 <data_0+0x44>
  40418a:	f89d 3007 	ldrb.w	r3, [sp, #7]
  40418e:	3301      	adds	r3, #1
  404190:	f88d 3007 	strb.w	r3, [sp, #7]
  404194:	f89d 3007 	ldrb.w	r3, [sp, #7]
  404198:	2b00      	cmp	r3, #0
  40419a:	d0f6      	beq.n	40418a <data_0+0x3a>
	PIN_DATA->PIO_CODR = PIN_DATA_IDX_MASK;	//800ns
  40419c:	4b03      	ldr	r3, [pc, #12]	; (4041ac <data_0+0x5c>)
  40419e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4041a2:	635a      	str	r2, [r3, #52]	; 0x34
}
  4041a4:	bf00      	nop
  4041a6:	b002      	add	sp, #8
  4041a8:	4770      	bx	lr
  4041aa:	bf00      	nop
  4041ac:	400e1400 	.word	0x400e1400

004041b0 <data_1>:

void data_1(void){
  4041b0:	b084      	sub	sp, #16
	int i = 0;
  4041b2:	2300      	movs	r3, #0
  4041b4:	9302      	str	r3, [sp, #8]
	PIN_DATA->PIO_SODR = PIN_DATA_IDX_MASK; //700ns
  4041b6:	4b1a      	ldr	r3, [pc, #104]	; (404220 <data_1+0x70>)
  4041b8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4041bc:	631a      	str	r2, [r3, #48]	; 0x30
	for(uint8_t i=0; i<20; i++){}			//700ns
  4041be:	2300      	movs	r3, #0
  4041c0:	f88d 300f 	strb.w	r3, [sp, #15]
  4041c4:	e004      	b.n	4041d0 <data_1+0x20>
  4041c6:	f89d 300f 	ldrb.w	r3, [sp, #15]
  4041ca:	3301      	adds	r3, #1
  4041cc:	f88d 300f 	strb.w	r3, [sp, #15]
  4041d0:	f89d 300f 	ldrb.w	r3, [sp, #15]
  4041d4:	2b13      	cmp	r3, #19
  4041d6:	d9f6      	bls.n	4041c6 <data_1+0x16>

	PIN_DATA->PIO_CODR = PIN_DATA_IDX_MASK;	// 600ns
  4041d8:	4b11      	ldr	r3, [pc, #68]	; (404220 <data_1+0x70>)
  4041da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4041de:	635a      	str	r2, [r3, #52]	; 0x34
	for(uint8_t i=0; i<0; i++){}			// 600ns
  4041e0:	2300      	movs	r3, #0
  4041e2:	f88d 3007 	strb.w	r3, [sp, #7]
  4041e6:	bf00      	nop
	PIN_DATA->PIO_CODR = PIN_DATA_IDX_MASK; // 600ns
  4041e8:	4b0d      	ldr	r3, [pc, #52]	; (404220 <data_1+0x70>)
  4041ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4041ee:	635a      	str	r2, [r3, #52]	; 0x34
	for(uint8_t i=0; i<0; i++){}			// 600ns
  4041f0:	2300      	movs	r3, #0
  4041f2:	f88d 3006 	strb.w	r3, [sp, #6]
  4041f6:	bf00      	nop
	PIN_DATA->PIO_CODR = PIN_DATA_IDX_MASK; // 600ns
  4041f8:	4b09      	ldr	r3, [pc, #36]	; (404220 <data_1+0x70>)
  4041fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4041fe:	635a      	str	r2, [r3, #52]	; 0x34
	for(uint8_t i=0; i<0; i++){}			// 600ns
  404200:	2300      	movs	r3, #0
  404202:	f88d 3005 	strb.w	r3, [sp, #5]
  404206:	bf00      	nop
	PIN_DATA->PIO_CODR = PIN_DATA_IDX_MASK; // 600ns
  404208:	4b05      	ldr	r3, [pc, #20]	; (404220 <data_1+0x70>)
  40420a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  40420e:	635a      	str	r2, [r3, #52]	; 0x34
	for(uint8_t i=0; i<0; i++){}			// 600ns
  404210:	2300      	movs	r3, #0
  404212:	f88d 3004 	strb.w	r3, [sp, #4]
  404216:	bf00      	nop
}
  404218:	bf00      	nop
  40421a:	b004      	add	sp, #16
  40421c:	4770      	bx	lr
  40421e:	bf00      	nop
  404220:	400e1400 	.word	0x400e1400

00404224 <data_reset>:

void data_reset(void){
  404224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
	pio_clear(PIN_DATA, PIN_DATA_IDX_MASK);
  404228:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40422c:	4818      	ldr	r0, [pc, #96]	; (404290 <data_reset+0x6c>)
  40422e:	4b19      	ldr	r3, [pc, #100]	; (404294 <data_reset+0x70>)
  404230:	4798      	blx	r3
	delay_us(60);
  404232:	4b19      	ldr	r3, [pc, #100]	; (404298 <data_reset+0x74>)
  404234:	4798      	blx	r3
  404236:	4603      	mov	r3, r0
  404238:	4619      	mov	r1, r3
  40423a:	f04f 0200 	mov.w	r2, #0
  40423e:	460b      	mov	r3, r1
  404240:	4614      	mov	r4, r2
  404242:	ea4f 1804 	mov.w	r8, r4, lsl #4
  404246:	ea48 7813 	orr.w	r8, r8, r3, lsr #28
  40424a:	011f      	lsls	r7, r3, #4
  40424c:	463b      	mov	r3, r7
  40424e:	4644      	mov	r4, r8
  404250:	1a5b      	subs	r3, r3, r1
  404252:	eb64 0402 	sbc.w	r4, r4, r2
  404256:	00a6      	lsls	r6, r4, #2
  404258:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  40425c:	009d      	lsls	r5, r3, #2
  40425e:	462b      	mov	r3, r5
  404260:	4634      	mov	r4, r6
  404262:	4619      	mov	r1, r3
  404264:	4622      	mov	r2, r4
  404266:	4b0d      	ldr	r3, [pc, #52]	; (40429c <data_reset+0x78>)
  404268:	f04f 0400 	mov.w	r4, #0
  40426c:	18cd      	adds	r5, r1, r3
  40426e:	eb42 0604 	adc.w	r6, r2, r4
  404272:	4628      	mov	r0, r5
  404274:	4631      	mov	r1, r6
  404276:	4c0a      	ldr	r4, [pc, #40]	; (4042a0 <data_reset+0x7c>)
  404278:	4a0a      	ldr	r2, [pc, #40]	; (4042a4 <data_reset+0x80>)
  40427a:	f04f 0300 	mov.w	r3, #0
  40427e:	47a0      	blx	r4
  404280:	4603      	mov	r3, r0
  404282:	460c      	mov	r4, r1
  404284:	4618      	mov	r0, r3
  404286:	4b08      	ldr	r3, [pc, #32]	; (4042a8 <data_reset+0x84>)
  404288:	4798      	blx	r3

  40428a:	bf00      	nop
  40428c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404290:	400e1400 	.word	0x400e1400
  404294:	004009b5 	.word	0x004009b5
  404298:	00404141 	.word	0x00404141
  40429c:	005a83df 	.word	0x005a83df
  4042a0:	00404cc1 	.word	0x00404cc1
  4042a4:	005a83e0 	.word	0x005a83e0
  4042a8:	20400001 	.word	0x20400001

004042ac <colorRED>:
{
	for(uint8_t cor=0; cor<2; cor++) data_0();
}

void colorRED(void)
{
  4042ac:	b500      	push	{lr}
  4042ae:	b083      	sub	sp, #12
	for(uint8_t cor=0; cor<8; cor++) data_0();
  4042b0:	2300      	movs	r3, #0
  4042b2:	f88d 3007 	strb.w	r3, [sp, #7]
  4042b6:	e006      	b.n	4042c6 <colorRED+0x1a>
  4042b8:	4b16      	ldr	r3, [pc, #88]	; (404314 <colorRED+0x68>)
  4042ba:	4798      	blx	r3
  4042bc:	f89d 3007 	ldrb.w	r3, [sp, #7]
  4042c0:	3301      	adds	r3, #1
  4042c2:	f88d 3007 	strb.w	r3, [sp, #7]
  4042c6:	f89d 3007 	ldrb.w	r3, [sp, #7]
  4042ca:	2b07      	cmp	r3, #7
  4042cc:	d9f4      	bls.n	4042b8 <colorRED+0xc>
	for(uint8_t cor=0; cor<8; cor++) data_1();
  4042ce:	2300      	movs	r3, #0
  4042d0:	f88d 3006 	strb.w	r3, [sp, #6]
  4042d4:	e006      	b.n	4042e4 <colorRED+0x38>
  4042d6:	4b10      	ldr	r3, [pc, #64]	; (404318 <colorRED+0x6c>)
  4042d8:	4798      	blx	r3
  4042da:	f89d 3006 	ldrb.w	r3, [sp, #6]
  4042de:	3301      	adds	r3, #1
  4042e0:	f88d 3006 	strb.w	r3, [sp, #6]
  4042e4:	f89d 3006 	ldrb.w	r3, [sp, #6]
  4042e8:	2b07      	cmp	r3, #7
  4042ea:	d9f4      	bls.n	4042d6 <colorRED+0x2a>
	for(uint8_t cor=0; cor<8; cor++) data_0();
  4042ec:	2300      	movs	r3, #0
  4042ee:	f88d 3005 	strb.w	r3, [sp, #5]
  4042f2:	e006      	b.n	404302 <colorRED+0x56>
  4042f4:	4b07      	ldr	r3, [pc, #28]	; (404314 <colorRED+0x68>)
  4042f6:	4798      	blx	r3
  4042f8:	f89d 3005 	ldrb.w	r3, [sp, #5]
  4042fc:	3301      	adds	r3, #1
  4042fe:	f88d 3005 	strb.w	r3, [sp, #5]
  404302:	f89d 3005 	ldrb.w	r3, [sp, #5]
  404306:	2b07      	cmp	r3, #7
  404308:	d9f4      	bls.n	4042f4 <colorRED+0x48>
}
  40430a:	bf00      	nop
  40430c:	b003      	add	sp, #12
  40430e:	f85d fb04 	ldr.w	pc, [sp], #4
  404312:	bf00      	nop
  404314:	00404151 	.word	0x00404151
  404318:	004041b1 	.word	0x004041b1

0040431c <colorGREEN>:

void colorGREEN(void)
{
  40431c:	b500      	push	{lr}
  40431e:	b083      	sub	sp, #12
	for(uint8_t cor=0; cor<8; cor++) data_1();
  404320:	2300      	movs	r3, #0
  404322:	f88d 3007 	strb.w	r3, [sp, #7]
  404326:	e006      	b.n	404336 <colorGREEN+0x1a>
  404328:	4b16      	ldr	r3, [pc, #88]	; (404384 <colorGREEN+0x68>)
  40432a:	4798      	blx	r3
  40432c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  404330:	3301      	adds	r3, #1
  404332:	f88d 3007 	strb.w	r3, [sp, #7]
  404336:	f89d 3007 	ldrb.w	r3, [sp, #7]
  40433a:	2b07      	cmp	r3, #7
  40433c:	d9f4      	bls.n	404328 <colorGREEN+0xc>
	for(uint8_t cor=0; cor<8; cor++) data_0();
  40433e:	2300      	movs	r3, #0
  404340:	f88d 3006 	strb.w	r3, [sp, #6]
  404344:	e006      	b.n	404354 <colorGREEN+0x38>
  404346:	4b10      	ldr	r3, [pc, #64]	; (404388 <colorGREEN+0x6c>)
  404348:	4798      	blx	r3
  40434a:	f89d 3006 	ldrb.w	r3, [sp, #6]
  40434e:	3301      	adds	r3, #1
  404350:	f88d 3006 	strb.w	r3, [sp, #6]
  404354:	f89d 3006 	ldrb.w	r3, [sp, #6]
  404358:	2b07      	cmp	r3, #7
  40435a:	d9f4      	bls.n	404346 <colorGREEN+0x2a>
	for(uint8_t cor=0; cor<8; cor++) data_0();
  40435c:	2300      	movs	r3, #0
  40435e:	f88d 3005 	strb.w	r3, [sp, #5]
  404362:	e006      	b.n	404372 <colorGREEN+0x56>
  404364:	4b08      	ldr	r3, [pc, #32]	; (404388 <colorGREEN+0x6c>)
  404366:	4798      	blx	r3
  404368:	f89d 3005 	ldrb.w	r3, [sp, #5]
  40436c:	3301      	adds	r3, #1
  40436e:	f88d 3005 	strb.w	r3, [sp, #5]
  404372:	f89d 3005 	ldrb.w	r3, [sp, #5]
  404376:	2b07      	cmp	r3, #7
  404378:	d9f4      	bls.n	404364 <colorGREEN+0x48>
}
  40437a:	bf00      	nop
  40437c:	b003      	add	sp, #12
  40437e:	f85d fb04 	ldr.w	pc, [sp], #4
  404382:	bf00      	nop
  404384:	004041b1 	.word	0x004041b1
  404388:	00404151 	.word	0x00404151

0040438c <colorBLUE>:

void colorBLUE(void)
{
  40438c:	b500      	push	{lr}
  40438e:	b083      	sub	sp, #12
	for(uint8_t cor=0; cor<8; cor++) data_0();
  404390:	2300      	movs	r3, #0
  404392:	f88d 3007 	strb.w	r3, [sp, #7]
  404396:	e006      	b.n	4043a6 <colorBLUE+0x1a>
  404398:	4b16      	ldr	r3, [pc, #88]	; (4043f4 <colorBLUE+0x68>)
  40439a:	4798      	blx	r3
  40439c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  4043a0:	3301      	adds	r3, #1
  4043a2:	f88d 3007 	strb.w	r3, [sp, #7]
  4043a6:	f89d 3007 	ldrb.w	r3, [sp, #7]
  4043aa:	2b07      	cmp	r3, #7
  4043ac:	d9f4      	bls.n	404398 <colorBLUE+0xc>
	for(uint8_t cor=0; cor<8; cor++) data_0();
  4043ae:	2300      	movs	r3, #0
  4043b0:	f88d 3006 	strb.w	r3, [sp, #6]
  4043b4:	e006      	b.n	4043c4 <colorBLUE+0x38>
  4043b6:	4b0f      	ldr	r3, [pc, #60]	; (4043f4 <colorBLUE+0x68>)
  4043b8:	4798      	blx	r3
  4043ba:	f89d 3006 	ldrb.w	r3, [sp, #6]
  4043be:	3301      	adds	r3, #1
  4043c0:	f88d 3006 	strb.w	r3, [sp, #6]
  4043c4:	f89d 3006 	ldrb.w	r3, [sp, #6]
  4043c8:	2b07      	cmp	r3, #7
  4043ca:	d9f4      	bls.n	4043b6 <colorBLUE+0x2a>
	for(uint8_t cor=0; cor<8; cor++) data_1();
  4043cc:	2300      	movs	r3, #0
  4043ce:	f88d 3005 	strb.w	r3, [sp, #5]
  4043d2:	e006      	b.n	4043e2 <colorBLUE+0x56>
  4043d4:	4b08      	ldr	r3, [pc, #32]	; (4043f8 <colorBLUE+0x6c>)
  4043d6:	4798      	blx	r3
  4043d8:	f89d 3005 	ldrb.w	r3, [sp, #5]
  4043dc:	3301      	adds	r3, #1
  4043de:	f88d 3005 	strb.w	r3, [sp, #5]
  4043e2:	f89d 3005 	ldrb.w	r3, [sp, #5]
  4043e6:	2b07      	cmp	r3, #7
  4043e8:	d9f4      	bls.n	4043d4 <colorBLUE+0x48>
}
  4043ea:	bf00      	nop
  4043ec:	b003      	add	sp, #12
  4043ee:	f85d fb04 	ldr.w	pc, [sp], #4
  4043f2:	bf00      	nop
  4043f4:	00404151 	.word	0x00404151
  4043f8:	004041b1 	.word	0x004041b1

004043fc <colorBLACK>:
	for(uint8_t cor=0; cor<8; cor++) data_1();
	for(uint8_t cor=0; cor<8; cor++) data_1();
}

void colorBLACK(void)
{
  4043fc:	b500      	push	{lr}
  4043fe:	b083      	sub	sp, #12
	for(uint8_t cor=0; cor<8; cor++) data_0();
  404400:	2300      	movs	r3, #0
  404402:	f88d 3007 	strb.w	r3, [sp, #7]
  404406:	e006      	b.n	404416 <colorBLACK+0x1a>
  404408:	4b16      	ldr	r3, [pc, #88]	; (404464 <colorBLACK+0x68>)
  40440a:	4798      	blx	r3
  40440c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  404410:	3301      	adds	r3, #1
  404412:	f88d 3007 	strb.w	r3, [sp, #7]
  404416:	f89d 3007 	ldrb.w	r3, [sp, #7]
  40441a:	2b07      	cmp	r3, #7
  40441c:	d9f4      	bls.n	404408 <colorBLACK+0xc>
	for(uint8_t cor=0; cor<8; cor++) data_0();
  40441e:	2300      	movs	r3, #0
  404420:	f88d 3006 	strb.w	r3, [sp, #6]
  404424:	e006      	b.n	404434 <colorBLACK+0x38>
  404426:	4b0f      	ldr	r3, [pc, #60]	; (404464 <colorBLACK+0x68>)
  404428:	4798      	blx	r3
  40442a:	f89d 3006 	ldrb.w	r3, [sp, #6]
  40442e:	3301      	adds	r3, #1
  404430:	f88d 3006 	strb.w	r3, [sp, #6]
  404434:	f89d 3006 	ldrb.w	r3, [sp, #6]
  404438:	2b07      	cmp	r3, #7
  40443a:	d9f4      	bls.n	404426 <colorBLACK+0x2a>
	for(uint8_t cor=0; cor<8; cor++) data_0();
  40443c:	2300      	movs	r3, #0
  40443e:	f88d 3005 	strb.w	r3, [sp, #5]
  404442:	e006      	b.n	404452 <colorBLACK+0x56>
  404444:	4b07      	ldr	r3, [pc, #28]	; (404464 <colorBLACK+0x68>)
  404446:	4798      	blx	r3
  404448:	f89d 3005 	ldrb.w	r3, [sp, #5]
  40444c:	3301      	adds	r3, #1
  40444e:	f88d 3005 	strb.w	r3, [sp, #5]
  404452:	f89d 3005 	ldrb.w	r3, [sp, #5]
  404456:	2b07      	cmp	r3, #7
  404458:	d9f4      	bls.n	404444 <colorBLACK+0x48>
}
  40445a:	bf00      	nop
  40445c:	b003      	add	sp, #12
  40445e:	f85d fb04 	ldr.w	pc, [sp], #4
  404462:	bf00      	nop
  404464:	00404151 	.word	0x00404151

00404468 <clearLEDs>:
}



void clearLEDs(void)
{
  404468:	b500      	push	{lr}
  40446a:	b083      	sub	sp, #12
	for(int i=0;i<LEDS_NUMBER;i++)
  40446c:	2300      	movs	r3, #0
  40446e:	9301      	str	r3, [sp, #4]
  404470:	e004      	b.n	40447c <clearLEDs+0x14>
	{
		colorBLACK();
  404472:	4b07      	ldr	r3, [pc, #28]	; (404490 <clearLEDs+0x28>)
  404474:	4798      	blx	r3
	for(int i=0;i<LEDS_NUMBER;i++)
  404476:	9b01      	ldr	r3, [sp, #4]
  404478:	3301      	adds	r3, #1
  40447a:	9301      	str	r3, [sp, #4]
  40447c:	9b01      	ldr	r3, [sp, #4]
  40447e:	2b2b      	cmp	r3, #43	; 0x2b
  404480:	ddf7      	ble.n	404472 <clearLEDs+0xa>
	}
	data_reset();
  404482:	4b04      	ldr	r3, [pc, #16]	; (404494 <clearLEDs+0x2c>)
  404484:	4798      	blx	r3
  404486:	bf00      	nop
  404488:	b003      	add	sp, #12
  40448a:	f85d fb04 	ldr.w	pc, [sp], #4
  40448e:	bf00      	nop
  404490:	004043fd 	.word	0x004043fd
  404494:	00404225 	.word	0x00404225

00404498 <osc_get_rate>:
{
  404498:	b082      	sub	sp, #8
  40449a:	9001      	str	r0, [sp, #4]
	switch (ul_id) {
  40449c:	9b01      	ldr	r3, [sp, #4]
  40449e:	2b07      	cmp	r3, #7
  4044a0:	d825      	bhi.n	4044ee <osc_get_rate+0x56>
  4044a2:	a201      	add	r2, pc, #4	; (adr r2, 4044a8 <osc_get_rate+0x10>)
  4044a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4044a8:	004044c9 	.word	0x004044c9
  4044ac:	004044cf 	.word	0x004044cf
  4044b0:	004044d5 	.word	0x004044d5
  4044b4:	004044db 	.word	0x004044db
  4044b8:	004044df 	.word	0x004044df
  4044bc:	004044e3 	.word	0x004044e3
  4044c0:	004044e7 	.word	0x004044e7
  4044c4:	004044eb 	.word	0x004044eb
		return OSC_SLCK_32K_RC_HZ;
  4044c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4044cc:	e010      	b.n	4044f0 <osc_get_rate+0x58>
		return BOARD_FREQ_SLCK_XTAL;
  4044ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4044d2:	e00d      	b.n	4044f0 <osc_get_rate+0x58>
		return BOARD_FREQ_SLCK_BYPASS;
  4044d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4044d8:	e00a      	b.n	4044f0 <osc_get_rate+0x58>
		return OSC_MAINCK_4M_RC_HZ;
  4044da:	4b07      	ldr	r3, [pc, #28]	; (4044f8 <osc_get_rate+0x60>)
  4044dc:	e008      	b.n	4044f0 <osc_get_rate+0x58>
		return OSC_MAINCK_8M_RC_HZ;
  4044de:	4b07      	ldr	r3, [pc, #28]	; (4044fc <osc_get_rate+0x64>)
  4044e0:	e006      	b.n	4044f0 <osc_get_rate+0x58>
		return OSC_MAINCK_12M_RC_HZ;
  4044e2:	4b07      	ldr	r3, [pc, #28]	; (404500 <osc_get_rate+0x68>)
  4044e4:	e004      	b.n	4044f0 <osc_get_rate+0x58>
		return BOARD_FREQ_MAINCK_XTAL;
  4044e6:	4b06      	ldr	r3, [pc, #24]	; (404500 <osc_get_rate+0x68>)
  4044e8:	e002      	b.n	4044f0 <osc_get_rate+0x58>
		return BOARD_FREQ_MAINCK_BYPASS;
  4044ea:	4b05      	ldr	r3, [pc, #20]	; (404500 <osc_get_rate+0x68>)
  4044ec:	e000      	b.n	4044f0 <osc_get_rate+0x58>
	return 0;
  4044ee:	2300      	movs	r3, #0
}
  4044f0:	4618      	mov	r0, r3
  4044f2:	b002      	add	sp, #8
  4044f4:	4770      	bx	lr
  4044f6:	bf00      	nop
  4044f8:	003d0900 	.word	0x003d0900
  4044fc:	007a1200 	.word	0x007a1200
  404500:	00b71b00 	.word	0x00b71b00

00404504 <sysclk_get_main_hz>:
{
  404504:	b508      	push	{r3, lr}
		return pll_get_default_rate(0);
  404506:	2006      	movs	r0, #6
  404508:	4b04      	ldr	r3, [pc, #16]	; (40451c <sysclk_get_main_hz+0x18>)
  40450a:	4798      	blx	r3
  40450c:	4602      	mov	r2, r0
  40450e:	4613      	mov	r3, r2
  404510:	009b      	lsls	r3, r3, #2
  404512:	4413      	add	r3, r2
  404514:	009a      	lsls	r2, r3, #2
  404516:	4413      	add	r3, r2
}
  404518:	4618      	mov	r0, r3
  40451a:	bd08      	pop	{r3, pc}
  40451c:	00404499 	.word	0x00404499

00404520 <sysclk_get_cpu_hz>:
{
  404520:	b508      	push	{r3, lr}
	return sysclk_get_main_hz() /
  404522:	4b02      	ldr	r3, [pc, #8]	; (40452c <sysclk_get_cpu_hz+0xc>)
  404524:	4798      	blx	r3
  404526:	4603      	mov	r3, r0
}
  404528:	4618      	mov	r0, r3
  40452a:	bd08      	pop	{r3, pc}
  40452c:	00404505 	.word	0x00404505

00404530 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  404530:	b508      	push	{r3, lr}
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  404532:	4b03      	ldr	r3, [pc, #12]	; (404540 <sysclk_get_peripheral_hz+0x10>)
  404534:	4798      	blx	r3
  404536:	4603      	mov	r3, r0
  404538:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  40453a:	4618      	mov	r0, r3
  40453c:	bd08      	pop	{r3, pc}
  40453e:	bf00      	nop
  404540:	00404505 	.word	0x00404505

00404544 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  404544:	b500      	push	{lr}
  404546:	b083      	sub	sp, #12
  404548:	9001      	str	r0, [sp, #4]
	pmc_enable_periph_clk(ul_id);
  40454a:	9801      	ldr	r0, [sp, #4]
  40454c:	4b02      	ldr	r3, [pc, #8]	; (404558 <sysclk_enable_peripheral_clock+0x14>)
  40454e:	4798      	blx	r3
}
  404550:	bf00      	nop
  404552:	b003      	add	sp, #12
  404554:	f85d fb04 	ldr.w	pc, [sp], #4
  404558:	0040114d 	.word	0x0040114d

0040455c <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  40455c:	b500      	push	{lr}
  40455e:	b08d      	sub	sp, #52	; 0x34
  404560:	9001      	str	r0, [sp, #4]
  404562:	9100      	str	r1, [sp, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  404564:	4b4b      	ldr	r3, [pc, #300]	; (404694 <usart_serial_init+0x138>)
  404566:	4798      	blx	r3
  404568:	4603      	mov	r3, r0
  40456a:	9309      	str	r3, [sp, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  40456c:	9b00      	ldr	r3, [sp, #0]
  40456e:	681b      	ldr	r3, [r3, #0]
  404570:	930a      	str	r3, [sp, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  404572:	9b00      	ldr	r3, [sp, #0]
  404574:	689b      	ldr	r3, [r3, #8]
  404576:	930b      	str	r3, [sp, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  404578:	9b00      	ldr	r3, [sp, #0]
  40457a:	681b      	ldr	r3, [r3, #0]
  40457c:	9303      	str	r3, [sp, #12]
	usart_settings.char_length = opt->charlength;
  40457e:	9b00      	ldr	r3, [sp, #0]
  404580:	685b      	ldr	r3, [r3, #4]
  404582:	9304      	str	r3, [sp, #16]
	usart_settings.parity_type = opt->paritytype;
  404584:	9b00      	ldr	r3, [sp, #0]
  404586:	689b      	ldr	r3, [r3, #8]
  404588:	9305      	str	r3, [sp, #20]
	usart_settings.stop_bits= opt->stopbits;
  40458a:	9b00      	ldr	r3, [sp, #0]
  40458c:	68db      	ldr	r3, [r3, #12]
  40458e:	9306      	str	r3, [sp, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  404590:	2300      	movs	r3, #0
  404592:	9307      	str	r3, [sp, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  404594:	9b01      	ldr	r3, [sp, #4]
  404596:	4a40      	ldr	r2, [pc, #256]	; (404698 <usart_serial_init+0x13c>)
  404598:	4293      	cmp	r3, r2
  40459a:	d107      	bne.n	4045ac <usart_serial_init+0x50>
		sysclk_enable_peripheral_clock(ID_UART0);
  40459c:	2007      	movs	r0, #7
  40459e:	4b3f      	ldr	r3, [pc, #252]	; (40469c <usart_serial_init+0x140>)
  4045a0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4045a2:	ab09      	add	r3, sp, #36	; 0x24
  4045a4:	4619      	mov	r1, r3
  4045a6:	9801      	ldr	r0, [sp, #4]
  4045a8:	4b3d      	ldr	r3, [pc, #244]	; (4046a0 <usart_serial_init+0x144>)
  4045aa:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4045ac:	9b01      	ldr	r3, [sp, #4]
  4045ae:	4a3d      	ldr	r2, [pc, #244]	; (4046a4 <usart_serial_init+0x148>)
  4045b0:	4293      	cmp	r3, r2
  4045b2:	d107      	bne.n	4045c4 <usart_serial_init+0x68>
		sysclk_enable_peripheral_clock(ID_UART1);
  4045b4:	2008      	movs	r0, #8
  4045b6:	4b39      	ldr	r3, [pc, #228]	; (40469c <usart_serial_init+0x140>)
  4045b8:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4045ba:	ab09      	add	r3, sp, #36	; 0x24
  4045bc:	4619      	mov	r1, r3
  4045be:	9801      	ldr	r0, [sp, #4]
  4045c0:	4b37      	ldr	r3, [pc, #220]	; (4046a0 <usart_serial_init+0x144>)
  4045c2:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4045c4:	9b01      	ldr	r3, [sp, #4]
  4045c6:	4a38      	ldr	r2, [pc, #224]	; (4046a8 <usart_serial_init+0x14c>)
  4045c8:	4293      	cmp	r3, r2
  4045ca:	d107      	bne.n	4045dc <usart_serial_init+0x80>
		sysclk_enable_peripheral_clock(ID_UART2);
  4045cc:	202c      	movs	r0, #44	; 0x2c
  4045ce:	4b33      	ldr	r3, [pc, #204]	; (40469c <usart_serial_init+0x140>)
  4045d0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4045d2:	ab09      	add	r3, sp, #36	; 0x24
  4045d4:	4619      	mov	r1, r3
  4045d6:	9801      	ldr	r0, [sp, #4]
  4045d8:	4b31      	ldr	r3, [pc, #196]	; (4046a0 <usart_serial_init+0x144>)
  4045da:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4045dc:	9b01      	ldr	r3, [sp, #4]
  4045de:	4a33      	ldr	r2, [pc, #204]	; (4046ac <usart_serial_init+0x150>)
  4045e0:	4293      	cmp	r3, r2
  4045e2:	d107      	bne.n	4045f4 <usart_serial_init+0x98>
		sysclk_enable_peripheral_clock(ID_UART3);
  4045e4:	202d      	movs	r0, #45	; 0x2d
  4045e6:	4b2d      	ldr	r3, [pc, #180]	; (40469c <usart_serial_init+0x140>)
  4045e8:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4045ea:	ab09      	add	r3, sp, #36	; 0x24
  4045ec:	4619      	mov	r1, r3
  4045ee:	9801      	ldr	r0, [sp, #4]
  4045f0:	4b2b      	ldr	r3, [pc, #172]	; (4046a0 <usart_serial_init+0x144>)
  4045f2:	4798      	blx	r3
	}
# endif
# ifdef UART4
	if (UART4 == (Uart*)p_usart) {
  4045f4:	9b01      	ldr	r3, [sp, #4]
  4045f6:	4a2e      	ldr	r2, [pc, #184]	; (4046b0 <usart_serial_init+0x154>)
  4045f8:	4293      	cmp	r3, r2
  4045fa:	d107      	bne.n	40460c <usart_serial_init+0xb0>
		sysclk_enable_peripheral_clock(ID_UART4);
  4045fc:	202e      	movs	r0, #46	; 0x2e
  4045fe:	4b27      	ldr	r3, [pc, #156]	; (40469c <usart_serial_init+0x140>)
  404600:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  404602:	ab09      	add	r3, sp, #36	; 0x24
  404604:	4619      	mov	r1, r3
  404606:	9801      	ldr	r0, [sp, #4]
  404608:	4b25      	ldr	r3, [pc, #148]	; (4046a0 <usart_serial_init+0x144>)
  40460a:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40460c:	9b01      	ldr	r3, [sp, #4]
  40460e:	4a29      	ldr	r2, [pc, #164]	; (4046b4 <usart_serial_init+0x158>)
  404610:	4293      	cmp	r3, r2
  404612:	d110      	bne.n	404636 <usart_serial_init+0xda>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  404614:	200d      	movs	r0, #13
  404616:	4b21      	ldr	r3, [pc, #132]	; (40469c <usart_serial_init+0x140>)
  404618:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40461a:	4b1e      	ldr	r3, [pc, #120]	; (404694 <usart_serial_init+0x138>)
  40461c:	4798      	blx	r3
  40461e:	4602      	mov	r2, r0
  404620:	ab03      	add	r3, sp, #12
  404622:	4619      	mov	r1, r3
  404624:	9801      	ldr	r0, [sp, #4]
  404626:	4b24      	ldr	r3, [pc, #144]	; (4046b8 <usart_serial_init+0x15c>)
  404628:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40462a:	9801      	ldr	r0, [sp, #4]
  40462c:	4b23      	ldr	r3, [pc, #140]	; (4046bc <usart_serial_init+0x160>)
  40462e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  404630:	9801      	ldr	r0, [sp, #4]
  404632:	4b23      	ldr	r3, [pc, #140]	; (4046c0 <usart_serial_init+0x164>)
  404634:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  404636:	9b01      	ldr	r3, [sp, #4]
  404638:	4a22      	ldr	r2, [pc, #136]	; (4046c4 <usart_serial_init+0x168>)
  40463a:	4293      	cmp	r3, r2
  40463c:	d110      	bne.n	404660 <usart_serial_init+0x104>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  40463e:	200e      	movs	r0, #14
  404640:	4b16      	ldr	r3, [pc, #88]	; (40469c <usart_serial_init+0x140>)
  404642:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  404644:	4b13      	ldr	r3, [pc, #76]	; (404694 <usart_serial_init+0x138>)
  404646:	4798      	blx	r3
  404648:	4602      	mov	r2, r0
  40464a:	ab03      	add	r3, sp, #12
  40464c:	4619      	mov	r1, r3
  40464e:	9801      	ldr	r0, [sp, #4]
  404650:	4b19      	ldr	r3, [pc, #100]	; (4046b8 <usart_serial_init+0x15c>)
  404652:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  404654:	9801      	ldr	r0, [sp, #4]
  404656:	4b19      	ldr	r3, [pc, #100]	; (4046bc <usart_serial_init+0x160>)
  404658:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40465a:	9801      	ldr	r0, [sp, #4]
  40465c:	4b18      	ldr	r3, [pc, #96]	; (4046c0 <usart_serial_init+0x164>)
  40465e:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  404660:	9b01      	ldr	r3, [sp, #4]
  404662:	4a19      	ldr	r2, [pc, #100]	; (4046c8 <usart_serial_init+0x16c>)
  404664:	4293      	cmp	r3, r2
  404666:	d110      	bne.n	40468a <usart_serial_init+0x12e>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  404668:	200f      	movs	r0, #15
  40466a:	4b0c      	ldr	r3, [pc, #48]	; (40469c <usart_serial_init+0x140>)
  40466c:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40466e:	4b09      	ldr	r3, [pc, #36]	; (404694 <usart_serial_init+0x138>)
  404670:	4798      	blx	r3
  404672:	4602      	mov	r2, r0
  404674:	ab03      	add	r3, sp, #12
  404676:	4619      	mov	r1, r3
  404678:	9801      	ldr	r0, [sp, #4]
  40467a:	4b0f      	ldr	r3, [pc, #60]	; (4046b8 <usart_serial_init+0x15c>)
  40467c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40467e:	9801      	ldr	r0, [sp, #4]
  404680:	4b0e      	ldr	r3, [pc, #56]	; (4046bc <usart_serial_init+0x160>)
  404682:	4798      	blx	r3
		usart_enable_rx(p_usart);
  404684:	9801      	ldr	r0, [sp, #4]
  404686:	4b0e      	ldr	r3, [pc, #56]	; (4046c0 <usart_serial_init+0x164>)
  404688:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  40468a:	bf00      	nop
  40468c:	b00d      	add	sp, #52	; 0x34
  40468e:	f85d fb04 	ldr.w	pc, [sp], #4
  404692:	bf00      	nop
  404694:	00404531 	.word	0x00404531
  404698:	400e0800 	.word	0x400e0800
  40469c:	00404545 	.word	0x00404545
  4046a0:	004011c5 	.word	0x004011c5
  4046a4:	400e0a00 	.word	0x400e0a00
  4046a8:	400e1a00 	.word	0x400e1a00
  4046ac:	400e1c00 	.word	0x400e1c00
  4046b0:	400e1e00 	.word	0x400e1e00
  4046b4:	40024000 	.word	0x40024000
  4046b8:	00401339 	.word	0x00401339
  4046bc:	004013b9 	.word	0x004013b9
  4046c0:	004013d9 	.word	0x004013d9
  4046c4:	40028000 	.word	0x40028000
  4046c8:	4002c000 	.word	0x4002c000

004046cc <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4046cc:	b500      	push	{lr}
  4046ce:	b083      	sub	sp, #12
  4046d0:	9001      	str	r0, [sp, #4]
  4046d2:	460b      	mov	r3, r1
  4046d4:	f88d 3003 	strb.w	r3, [sp, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4046d8:	9b01      	ldr	r3, [sp, #4]
  4046da:	4a3a      	ldr	r2, [pc, #232]	; (4047c4 <usart_serial_putchar+0xf8>)
  4046dc:	4293      	cmp	r3, r2
  4046de:	d10b      	bne.n	4046f8 <usart_serial_putchar+0x2c>
		while (uart_write((Uart*)p_usart, c)!=0);
  4046e0:	bf00      	nop
  4046e2:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4046e6:	4619      	mov	r1, r3
  4046e8:	9801      	ldr	r0, [sp, #4]
  4046ea:	4b37      	ldr	r3, [pc, #220]	; (4047c8 <usart_serial_putchar+0xfc>)
  4046ec:	4798      	blx	r3
  4046ee:	4603      	mov	r3, r0
  4046f0:	2b00      	cmp	r3, #0
  4046f2:	d1f6      	bne.n	4046e2 <usart_serial_putchar+0x16>
		return 1;
  4046f4:	2301      	movs	r3, #1
  4046f6:	e060      	b.n	4047ba <usart_serial_putchar+0xee>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4046f8:	9b01      	ldr	r3, [sp, #4]
  4046fa:	4a34      	ldr	r2, [pc, #208]	; (4047cc <usart_serial_putchar+0x100>)
  4046fc:	4293      	cmp	r3, r2
  4046fe:	d10b      	bne.n	404718 <usart_serial_putchar+0x4c>
		while (uart_write((Uart*)p_usart, c)!=0);
  404700:	bf00      	nop
  404702:	f89d 3003 	ldrb.w	r3, [sp, #3]
  404706:	4619      	mov	r1, r3
  404708:	9801      	ldr	r0, [sp, #4]
  40470a:	4b2f      	ldr	r3, [pc, #188]	; (4047c8 <usart_serial_putchar+0xfc>)
  40470c:	4798      	blx	r3
  40470e:	4603      	mov	r3, r0
  404710:	2b00      	cmp	r3, #0
  404712:	d1f6      	bne.n	404702 <usart_serial_putchar+0x36>
		return 1;
  404714:	2301      	movs	r3, #1
  404716:	e050      	b.n	4047ba <usart_serial_putchar+0xee>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  404718:	9b01      	ldr	r3, [sp, #4]
  40471a:	4a2d      	ldr	r2, [pc, #180]	; (4047d0 <usart_serial_putchar+0x104>)
  40471c:	4293      	cmp	r3, r2
  40471e:	d10b      	bne.n	404738 <usart_serial_putchar+0x6c>
		while (uart_write((Uart*)p_usart, c)!=0);
  404720:	bf00      	nop
  404722:	f89d 3003 	ldrb.w	r3, [sp, #3]
  404726:	4619      	mov	r1, r3
  404728:	9801      	ldr	r0, [sp, #4]
  40472a:	4b27      	ldr	r3, [pc, #156]	; (4047c8 <usart_serial_putchar+0xfc>)
  40472c:	4798      	blx	r3
  40472e:	4603      	mov	r3, r0
  404730:	2b00      	cmp	r3, #0
  404732:	d1f6      	bne.n	404722 <usart_serial_putchar+0x56>
		return 1;
  404734:	2301      	movs	r3, #1
  404736:	e040      	b.n	4047ba <usart_serial_putchar+0xee>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  404738:	9b01      	ldr	r3, [sp, #4]
  40473a:	4a26      	ldr	r2, [pc, #152]	; (4047d4 <usart_serial_putchar+0x108>)
  40473c:	4293      	cmp	r3, r2
  40473e:	d10b      	bne.n	404758 <usart_serial_putchar+0x8c>
		while (uart_write((Uart*)p_usart, c)!=0);
  404740:	bf00      	nop
  404742:	f89d 3003 	ldrb.w	r3, [sp, #3]
  404746:	4619      	mov	r1, r3
  404748:	9801      	ldr	r0, [sp, #4]
  40474a:	4b1f      	ldr	r3, [pc, #124]	; (4047c8 <usart_serial_putchar+0xfc>)
  40474c:	4798      	blx	r3
  40474e:	4603      	mov	r3, r0
  404750:	2b00      	cmp	r3, #0
  404752:	d1f6      	bne.n	404742 <usart_serial_putchar+0x76>
		return 1;
  404754:	2301      	movs	r3, #1
  404756:	e030      	b.n	4047ba <usart_serial_putchar+0xee>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  404758:	9b01      	ldr	r3, [sp, #4]
  40475a:	4a1f      	ldr	r2, [pc, #124]	; (4047d8 <usart_serial_putchar+0x10c>)
  40475c:	4293      	cmp	r3, r2
  40475e:	d10b      	bne.n	404778 <usart_serial_putchar+0xac>
		while (usart_write(p_usart, c)!=0);
  404760:	bf00      	nop
  404762:	f89d 3003 	ldrb.w	r3, [sp, #3]
  404766:	4619      	mov	r1, r3
  404768:	9801      	ldr	r0, [sp, #4]
  40476a:	4b1c      	ldr	r3, [pc, #112]	; (4047dc <usart_serial_putchar+0x110>)
  40476c:	4798      	blx	r3
  40476e:	4603      	mov	r3, r0
  404770:	2b00      	cmp	r3, #0
  404772:	d1f6      	bne.n	404762 <usart_serial_putchar+0x96>
		return 1;
  404774:	2301      	movs	r3, #1
  404776:	e020      	b.n	4047ba <usart_serial_putchar+0xee>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  404778:	9b01      	ldr	r3, [sp, #4]
  40477a:	4a19      	ldr	r2, [pc, #100]	; (4047e0 <usart_serial_putchar+0x114>)
  40477c:	4293      	cmp	r3, r2
  40477e:	d10b      	bne.n	404798 <usart_serial_putchar+0xcc>
		while (usart_write(p_usart, c)!=0);
  404780:	bf00      	nop
  404782:	f89d 3003 	ldrb.w	r3, [sp, #3]
  404786:	4619      	mov	r1, r3
  404788:	9801      	ldr	r0, [sp, #4]
  40478a:	4b14      	ldr	r3, [pc, #80]	; (4047dc <usart_serial_putchar+0x110>)
  40478c:	4798      	blx	r3
  40478e:	4603      	mov	r3, r0
  404790:	2b00      	cmp	r3, #0
  404792:	d1f6      	bne.n	404782 <usart_serial_putchar+0xb6>
		return 1;
  404794:	2301      	movs	r3, #1
  404796:	e010      	b.n	4047ba <usart_serial_putchar+0xee>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  404798:	9b01      	ldr	r3, [sp, #4]
  40479a:	4a12      	ldr	r2, [pc, #72]	; (4047e4 <usart_serial_putchar+0x118>)
  40479c:	4293      	cmp	r3, r2
  40479e:	d10b      	bne.n	4047b8 <usart_serial_putchar+0xec>
		while (usart_write(p_usart, c)!=0);
  4047a0:	bf00      	nop
  4047a2:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4047a6:	4619      	mov	r1, r3
  4047a8:	9801      	ldr	r0, [sp, #4]
  4047aa:	4b0c      	ldr	r3, [pc, #48]	; (4047dc <usart_serial_putchar+0x110>)
  4047ac:	4798      	blx	r3
  4047ae:	4603      	mov	r3, r0
  4047b0:	2b00      	cmp	r3, #0
  4047b2:	d1f6      	bne.n	4047a2 <usart_serial_putchar+0xd6>
		return 1;
  4047b4:	2301      	movs	r3, #1
  4047b6:	e000      	b.n	4047ba <usart_serial_putchar+0xee>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4047b8:	2300      	movs	r3, #0
}
  4047ba:	4618      	mov	r0, r3
  4047bc:	b003      	add	sp, #12
  4047be:	f85d fb04 	ldr.w	pc, [sp], #4
  4047c2:	bf00      	nop
  4047c4:	400e0800 	.word	0x400e0800
  4047c8:	00401213 	.word	0x00401213
  4047cc:	400e0a00 	.word	0x400e0a00
  4047d0:	400e1a00 	.word	0x400e1a00
  4047d4:	400e1c00 	.word	0x400e1c00
  4047d8:	40024000 	.word	0x40024000
  4047dc:	0040141d 	.word	0x0040141d
  4047e0:	40028000 	.word	0x40028000
  4047e4:	4002c000 	.word	0x4002c000

004047e8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4047e8:	b500      	push	{lr}
  4047ea:	b085      	sub	sp, #20
  4047ec:	9001      	str	r0, [sp, #4]
  4047ee:	9100      	str	r1, [sp, #0]
	uint32_t val = 0;
  4047f0:	2300      	movs	r3, #0
  4047f2:	9303      	str	r3, [sp, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4047f4:	9b01      	ldr	r3, [sp, #4]
  4047f6:	4a33      	ldr	r2, [pc, #204]	; (4048c4 <usart_serial_getchar+0xdc>)
  4047f8:	4293      	cmp	r3, r2
  4047fa:	d107      	bne.n	40480c <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  4047fc:	bf00      	nop
  4047fe:	9900      	ldr	r1, [sp, #0]
  404800:	9801      	ldr	r0, [sp, #4]
  404802:	4b31      	ldr	r3, [pc, #196]	; (4048c8 <usart_serial_getchar+0xe0>)
  404804:	4798      	blx	r3
  404806:	4603      	mov	r3, r0
  404808:	2b00      	cmp	r3, #0
  40480a:	d1f8      	bne.n	4047fe <usart_serial_getchar+0x16>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40480c:	9b01      	ldr	r3, [sp, #4]
  40480e:	4a2f      	ldr	r2, [pc, #188]	; (4048cc <usart_serial_getchar+0xe4>)
  404810:	4293      	cmp	r3, r2
  404812:	d107      	bne.n	404824 <usart_serial_getchar+0x3c>
		while (uart_read((Uart*)p_usart, data));
  404814:	bf00      	nop
  404816:	9900      	ldr	r1, [sp, #0]
  404818:	9801      	ldr	r0, [sp, #4]
  40481a:	4b2b      	ldr	r3, [pc, #172]	; (4048c8 <usart_serial_getchar+0xe0>)
  40481c:	4798      	blx	r3
  40481e:	4603      	mov	r3, r0
  404820:	2b00      	cmp	r3, #0
  404822:	d1f8      	bne.n	404816 <usart_serial_getchar+0x2e>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  404824:	9b01      	ldr	r3, [sp, #4]
  404826:	4a2a      	ldr	r2, [pc, #168]	; (4048d0 <usart_serial_getchar+0xe8>)
  404828:	4293      	cmp	r3, r2
  40482a:	d107      	bne.n	40483c <usart_serial_getchar+0x54>
		while (uart_read((Uart*)p_usart, data));
  40482c:	bf00      	nop
  40482e:	9900      	ldr	r1, [sp, #0]
  404830:	9801      	ldr	r0, [sp, #4]
  404832:	4b25      	ldr	r3, [pc, #148]	; (4048c8 <usart_serial_getchar+0xe0>)
  404834:	4798      	blx	r3
  404836:	4603      	mov	r3, r0
  404838:	2b00      	cmp	r3, #0
  40483a:	d1f8      	bne.n	40482e <usart_serial_getchar+0x46>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40483c:	9b01      	ldr	r3, [sp, #4]
  40483e:	4a25      	ldr	r2, [pc, #148]	; (4048d4 <usart_serial_getchar+0xec>)
  404840:	4293      	cmp	r3, r2
  404842:	d107      	bne.n	404854 <usart_serial_getchar+0x6c>
		while (uart_read((Uart*)p_usart, data));
  404844:	bf00      	nop
  404846:	9900      	ldr	r1, [sp, #0]
  404848:	9801      	ldr	r0, [sp, #4]
  40484a:	4b1f      	ldr	r3, [pc, #124]	; (4048c8 <usart_serial_getchar+0xe0>)
  40484c:	4798      	blx	r3
  40484e:	4603      	mov	r3, r0
  404850:	2b00      	cmp	r3, #0
  404852:	d1f8      	bne.n	404846 <usart_serial_getchar+0x5e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  404854:	9b01      	ldr	r3, [sp, #4]
  404856:	4a20      	ldr	r2, [pc, #128]	; (4048d8 <usart_serial_getchar+0xf0>)
  404858:	4293      	cmp	r3, r2
  40485a:	d10c      	bne.n	404876 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
  40485c:	bf00      	nop
  40485e:	ab03      	add	r3, sp, #12
  404860:	4619      	mov	r1, r3
  404862:	9801      	ldr	r0, [sp, #4]
  404864:	4b1d      	ldr	r3, [pc, #116]	; (4048dc <usart_serial_getchar+0xf4>)
  404866:	4798      	blx	r3
  404868:	4603      	mov	r3, r0
  40486a:	2b00      	cmp	r3, #0
  40486c:	d1f7      	bne.n	40485e <usart_serial_getchar+0x76>
		*data = (uint8_t)(val & 0xFF);
  40486e:	9b03      	ldr	r3, [sp, #12]
  404870:	b2da      	uxtb	r2, r3
  404872:	9b00      	ldr	r3, [sp, #0]
  404874:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  404876:	9b01      	ldr	r3, [sp, #4]
  404878:	4a19      	ldr	r2, [pc, #100]	; (4048e0 <usart_serial_getchar+0xf8>)
  40487a:	4293      	cmp	r3, r2
  40487c:	d10c      	bne.n	404898 <usart_serial_getchar+0xb0>
		while (usart_read(p_usart, &val));
  40487e:	bf00      	nop
  404880:	ab03      	add	r3, sp, #12
  404882:	4619      	mov	r1, r3
  404884:	9801      	ldr	r0, [sp, #4]
  404886:	4b15      	ldr	r3, [pc, #84]	; (4048dc <usart_serial_getchar+0xf4>)
  404888:	4798      	blx	r3
  40488a:	4603      	mov	r3, r0
  40488c:	2b00      	cmp	r3, #0
  40488e:	d1f7      	bne.n	404880 <usart_serial_getchar+0x98>
		*data = (uint8_t)(val & 0xFF);
  404890:	9b03      	ldr	r3, [sp, #12]
  404892:	b2da      	uxtb	r2, r3
  404894:	9b00      	ldr	r3, [sp, #0]
  404896:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  404898:	9b01      	ldr	r3, [sp, #4]
  40489a:	4a12      	ldr	r2, [pc, #72]	; (4048e4 <usart_serial_getchar+0xfc>)
  40489c:	4293      	cmp	r3, r2
  40489e:	d10c      	bne.n	4048ba <usart_serial_getchar+0xd2>
		while (usart_read(p_usart, &val));
  4048a0:	bf00      	nop
  4048a2:	ab03      	add	r3, sp, #12
  4048a4:	4619      	mov	r1, r3
  4048a6:	9801      	ldr	r0, [sp, #4]
  4048a8:	4b0c      	ldr	r3, [pc, #48]	; (4048dc <usart_serial_getchar+0xf4>)
  4048aa:	4798      	blx	r3
  4048ac:	4603      	mov	r3, r0
  4048ae:	2b00      	cmp	r3, #0
  4048b0:	d1f7      	bne.n	4048a2 <usart_serial_getchar+0xba>
		*data = (uint8_t)(val & 0xFF);
  4048b2:	9b03      	ldr	r3, [sp, #12]
  4048b4:	b2da      	uxtb	r2, r3
  4048b6:	9b00      	ldr	r3, [sp, #0]
  4048b8:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4048ba:	bf00      	nop
  4048bc:	b005      	add	sp, #20
  4048be:	f85d fb04 	ldr.w	pc, [sp], #4
  4048c2:	bf00      	nop
  4048c4:	400e0800 	.word	0x400e0800
  4048c8:	0040123d 	.word	0x0040123d
  4048cc:	400e0a00 	.word	0x400e0a00
  4048d0:	400e1a00 	.word	0x400e1a00
  4048d4:	400e1c00 	.word	0x400e1c00
  4048d8:	40024000 	.word	0x40024000
  4048dc:	00401445 	.word	0x00401445
  4048e0:	40028000 	.word	0x40028000
  4048e4:	4002c000 	.word	0x4002c000

004048e8 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  4048e8:	b500      	push	{lr}
  4048ea:	b083      	sub	sp, #12
  4048ec:	9001      	str	r0, [sp, #4]
  4048ee:	9100      	str	r1, [sp, #0]
	stdio_base = (void *)usart;
  4048f0:	4a0f      	ldr	r2, [pc, #60]	; (404930 <stdio_serial_init+0x48>)
  4048f2:	9b01      	ldr	r3, [sp, #4]
  4048f4:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4048f6:	4b0f      	ldr	r3, [pc, #60]	; (404934 <stdio_serial_init+0x4c>)
  4048f8:	4a0f      	ldr	r2, [pc, #60]	; (404938 <stdio_serial_init+0x50>)
  4048fa:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4048fc:	4b0f      	ldr	r3, [pc, #60]	; (40493c <stdio_serial_init+0x54>)
  4048fe:	4a10      	ldr	r2, [pc, #64]	; (404940 <stdio_serial_init+0x58>)
  404900:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  404902:	9900      	ldr	r1, [sp, #0]
  404904:	9801      	ldr	r0, [sp, #4]
  404906:	4b0f      	ldr	r3, [pc, #60]	; (404944 <stdio_serial_init+0x5c>)
  404908:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40490a:	4b0f      	ldr	r3, [pc, #60]	; (404948 <stdio_serial_init+0x60>)
  40490c:	681b      	ldr	r3, [r3, #0]
  40490e:	689b      	ldr	r3, [r3, #8]
  404910:	2100      	movs	r1, #0
  404912:	4618      	mov	r0, r3
  404914:	4b0d      	ldr	r3, [pc, #52]	; (40494c <stdio_serial_init+0x64>)
  404916:	4798      	blx	r3
	setbuf(stdin, NULL);
  404918:	4b0b      	ldr	r3, [pc, #44]	; (404948 <stdio_serial_init+0x60>)
  40491a:	681b      	ldr	r3, [r3, #0]
  40491c:	685b      	ldr	r3, [r3, #4]
  40491e:	2100      	movs	r1, #0
  404920:	4618      	mov	r0, r3
  404922:	4b0a      	ldr	r3, [pc, #40]	; (40494c <stdio_serial_init+0x64>)
  404924:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  404926:	bf00      	nop
  404928:	b003      	add	sp, #12
  40492a:	f85d fb04 	ldr.w	pc, [sp], #4
  40492e:	bf00      	nop
  404930:	20400bd4 	.word	0x20400bd4
  404934:	20400bd0 	.word	0x20400bd0
  404938:	004046cd 	.word	0x004046cd
  40493c:	20400bcc 	.word	0x20400bcc
  404940:	004047e9 	.word	0x004047e9
  404944:	0040455d 	.word	0x0040455d
  404948:	20400014 	.word	0x20400014
  40494c:	004057d5 	.word	0x004057d5

00404950 <vApplicationStackOverflowHook>:

/************************************************************************/
/* RTOS application HOOK                                                */
/************************************************************************/

extern void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed char *pcTaskName) {
  404950:	b500      	push	{lr}
  404952:	b083      	sub	sp, #12
  404954:	9001      	str	r0, [sp, #4]
  404956:	9100      	str	r1, [sp, #0]
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  404958:	9a00      	ldr	r2, [sp, #0]
  40495a:	9901      	ldr	r1, [sp, #4]
  40495c:	4801      	ldr	r0, [pc, #4]	; (404964 <vApplicationStackOverflowHook+0x14>)
  40495e:	4b02      	ldr	r3, [pc, #8]	; (404968 <vApplicationStackOverflowHook+0x18>)
  404960:	4798      	blx	r3
	for (;;) {	}
  404962:	e7fe      	b.n	404962 <vApplicationStackOverflowHook+0x12>
  404964:	00407c70 	.word	0x00407c70
  404968:	00405021 	.word	0x00405021

0040496c <vApplicationTickHook>:
}

extern void vApplicationIdleHook(void) { }

extern void vApplicationTickHook(void) { }
  40496c:	bf00      	nop
  40496e:	4770      	bx	lr

00404970 <vApplicationMallocFailedHook>:

extern void vApplicationMallocFailedHook(void) {
  404970:	b082      	sub	sp, #8
  404972:	f04f 0380 	mov.w	r3, #128	; 0x80
  404976:	b672      	cpsid	i
  404978:	f383 8811 	msr	BASEPRI, r3
  40497c:	f3bf 8f6f 	isb	sy
  404980:	f3bf 8f4f 	dsb	sy
  404984:	b662      	cpsie	i
  404986:	9301      	str	r3, [sp, #4]
	configASSERT( ( volatile void * ) NULL );
  404988:	e7fe      	b.n	404988 <vApplicationMallocFailedHook+0x18>
	...

0040498c <but_callback>:

/************************************************************************/
/* handlers / callbacks                                                 */
/************************************************************************/

void but_callback(void) {
  40498c:	b510      	push	{r4, lr}
  40498e:	b08e      	sub	sp, #56	; 0x38
	// Cria um array leds cheio de 1s
	char leds[LEDS_NUMBER];
	for (int i = 0; i < LEDS_NUMBER; i++) {
  404990:	2300      	movs	r3, #0
  404992:	930d      	str	r3, [sp, #52]	; 0x34
  404994:	e007      	b.n	4049a6 <but_callback+0x1a>
		leds[i] = 1;
  404996:	aa02      	add	r2, sp, #8
  404998:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40499a:	4413      	add	r3, r2
  40499c:	2201      	movs	r2, #1
  40499e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < LEDS_NUMBER; i++) {
  4049a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4049a2:	3301      	adds	r3, #1
  4049a4:	930d      	str	r3, [sp, #52]	; 0x34
  4049a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4049a8:	2b2b      	cmp	r3, #43	; 0x2b
  4049aa:	ddf4      	ble.n	404996 <but_callback+0xa>
	}
	BaseType_t xHigherPriorityTaskWoken = pdTRUE;
  4049ac:	2301      	movs	r3, #1
  4049ae:	9301      	str	r3, [sp, #4]
	xQueueSendFromISR(xQueueLed, leds, &xHigherPriorityTaskWoken);
  4049b0:	4b04      	ldr	r3, [pc, #16]	; (4049c4 <but_callback+0x38>)
  4049b2:	6818      	ldr	r0, [r3, #0]
  4049b4:	aa01      	add	r2, sp, #4
  4049b6:	a902      	add	r1, sp, #8
  4049b8:	2300      	movs	r3, #0
  4049ba:	4c03      	ldr	r4, [pc, #12]	; (4049c8 <but_callback+0x3c>)
  4049bc:	47a0      	blx	r4
}
  4049be:	bf00      	nop
  4049c0:	b00e      	add	sp, #56	; 0x38
  4049c2:	bd10      	pop	{r4, pc}
  4049c4:	20400c18 	.word	0x20400c18
  4049c8:	004021b1 	.word	0x004021b1

004049cc <task_led>:

/************************************************************************/
/* TASKS                                                                */
/************************************************************************/

static void task_led(void *pvParameters) {
  4049cc:	b510      	push	{r4, lr}
  4049ce:	b08e      	sub	sp, #56	; 0x38
  4049d0:	9001      	str	r0, [sp, #4]
	char leds[LEDS_NUMBER];
	for(;;){
		// Acende LEDs apenas se o boto for pressionado
		if (xQueueReceive(xQueueLed, leds, 100)) {
  4049d2:	4b0c      	ldr	r3, [pc, #48]	; (404a04 <task_led+0x38>)
  4049d4:	6818      	ldr	r0, [r3, #0]
  4049d6:	a903      	add	r1, sp, #12
  4049d8:	2300      	movs	r3, #0
  4049da:	2264      	movs	r2, #100	; 0x64
  4049dc:	4c0a      	ldr	r4, [pc, #40]	; (404a08 <task_led+0x3c>)
  4049de:	47a0      	blx	r4
  4049e0:	4603      	mov	r3, r0
  4049e2:	2b00      	cmp	r3, #0
  4049e4:	d0f5      	beq.n	4049d2 <task_led+0x6>
			taskENTER_CRITICAL();
  4049e6:	4b09      	ldr	r3, [pc, #36]	; (404a0c <task_led+0x40>)
  4049e8:	4798      	blx	r3
			LEDS_light_up(leds, LEDS_NUMBER);
  4049ea:	ab03      	add	r3, sp, #12
  4049ec:	212c      	movs	r1, #44	; 0x2c
  4049ee:	4618      	mov	r0, r3
  4049f0:	4b07      	ldr	r3, [pc, #28]	; (404a10 <task_led+0x44>)
  4049f2:	4798      	blx	r3
			taskEXIT_CRITICAL();
  4049f4:	4b07      	ldr	r3, [pc, #28]	; (404a14 <task_led+0x48>)
  4049f6:	4798      	blx	r3
			vTaskDelay(100);
  4049f8:	2064      	movs	r0, #100	; 0x64
  4049fa:	4b07      	ldr	r3, [pc, #28]	; (404a18 <task_led+0x4c>)
  4049fc:	4798      	blx	r3
			clearLEDs();
  4049fe:	4b07      	ldr	r3, [pc, #28]	; (404a1c <task_led+0x50>)
  404a00:	4798      	blx	r3
		if (xQueueReceive(xQueueLed, leds, 100)) {
  404a02:	e7e6      	b.n	4049d2 <task_led+0x6>
  404a04:	20400c18 	.word	0x20400c18
  404a08:	0040230d 	.word	0x0040230d
  404a0c:	00401b45 	.word	0x00401b45
  404a10:	00404ab5 	.word	0x00404ab5
  404a14:	00401ba1 	.word	0x00401ba1
  404a18:	00402ae9 	.word	0x00402ae9
  404a1c:	00404469 	.word	0x00404469

00404a20 <LED_init>:

/************************************************************************/
/* configs                                                              */
/************************************************************************/

void LED_init(void) {
  404a20:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(PIN_DATA_ID);
  404a22:	2010      	movs	r0, #16
  404a24:	4b05      	ldr	r3, [pc, #20]	; (404a3c <LED_init+0x1c>)
  404a26:	4798      	blx	r3
	pio_configure(PIN_DATA, PIO_OUTPUT_0, PIN_DATA_IDX_MASK, PIO_DEFAULT);
  404a28:	2300      	movs	r3, #0
  404a2a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  404a2e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  404a32:	4803      	ldr	r0, [pc, #12]	; (404a40 <LED_init+0x20>)
  404a34:	4c03      	ldr	r4, [pc, #12]	; (404a44 <LED_init+0x24>)
  404a36:	47a0      	blx	r4
}
  404a38:	bf00      	nop
  404a3a:	bd10      	pop	{r4, pc}
  404a3c:	0040114d 	.word	0x0040114d
  404a40:	400e1400 	.word	0x400e1400
  404a44:	00400bad 	.word	0x00400bad

00404a48 <but_init>:

void but_init(void) {	
  404a48:	b510      	push	{r4, lr}
  404a4a:	b082      	sub	sp, #8
	config_button(BUT_PIO, BUT_IDX_MASK, BUT_PIO_ID, but_callback, 1, 1);
  404a4c:	2301      	movs	r3, #1
  404a4e:	9301      	str	r3, [sp, #4]
  404a50:	2301      	movs	r3, #1
  404a52:	9300      	str	r3, [sp, #0]
  404a54:	4b04      	ldr	r3, [pc, #16]	; (404a68 <but_init+0x20>)
  404a56:	220a      	movs	r2, #10
  404a58:	f44f 6100 	mov.w	r1, #2048	; 0x800
  404a5c:	4803      	ldr	r0, [pc, #12]	; (404a6c <but_init+0x24>)
  404a5e:	4c04      	ldr	r4, [pc, #16]	; (404a70 <but_init+0x28>)
  404a60:	47a0      	blx	r4
}
  404a62:	bf00      	nop
  404a64:	b002      	add	sp, #8
  404a66:	bd10      	pop	{r4, pc}
  404a68:	0040498d 	.word	0x0040498d
  404a6c:	400e0e00 	.word	0x400e0e00
  404a70:	00404011 	.word	0x00404011

00404a74 <configure_console>:

static void configure_console(void) {
  404a74:	b510      	push	{r4, lr}
  404a76:	b084      	sub	sp, #16
	const usart_serial_options_t uart_serial_options = {
  404a78:	4b09      	ldr	r3, [pc, #36]	; (404aa0 <configure_console+0x2c>)
  404a7a:	466c      	mov	r4, sp
  404a7c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  404a7e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	stdio_serial_init(CONF_UART, &uart_serial_options);
  404a82:	466b      	mov	r3, sp
  404a84:	4619      	mov	r1, r3
  404a86:	4807      	ldr	r0, [pc, #28]	; (404aa4 <configure_console+0x30>)
  404a88:	4b07      	ldr	r3, [pc, #28]	; (404aa8 <configure_console+0x34>)
  404a8a:	4798      	blx	r3

	/* Specify that stdout should not be buffered. */
	setbuf(stdout, NULL);
  404a8c:	4b07      	ldr	r3, [pc, #28]	; (404aac <configure_console+0x38>)
  404a8e:	681b      	ldr	r3, [r3, #0]
  404a90:	689b      	ldr	r3, [r3, #8]
  404a92:	2100      	movs	r1, #0
  404a94:	4618      	mov	r0, r3
  404a96:	4b06      	ldr	r3, [pc, #24]	; (404ab0 <configure_console+0x3c>)
  404a98:	4798      	blx	r3
}
  404a9a:	bf00      	nop
  404a9c:	b004      	add	sp, #16
  404a9e:	bd10      	pop	{r4, pc}
  404aa0:	00407c88 	.word	0x00407c88
  404aa4:	40028000 	.word	0x40028000
  404aa8:	004048e9 	.word	0x004048e9
  404aac:	20400014 	.word	0x20400014
  404ab0:	004057d5 	.word	0x004057d5

00404ab4 <LEDS_light_up>:

/************************************************************************/
/* funcs                                                              */
/************************************************************************/

void LEDS_light_up(char *array, int n) {
  404ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404ab8:	b08d      	sub	sp, #52	; 0x34
  404aba:	9007      	str	r0, [sp, #28]
  404abc:	9106      	str	r1, [sp, #24]
	//for(int i = 0; i < n; i++) {
		 //colorGREEN();
	//}
	// Se quiser acender s alguns LEDS especficos:
	//for(int i = 0; i < n; i++) array[i] ? colorRED() : colorBLACK(); 
	for(int i = 0; i < n; i++) {
  404abe:	2300      	movs	r3, #0
  404ac0:	930b      	str	r3, [sp, #44]	; 0x2c
  404ac2:	e004      	b.n	404ace <LEDS_light_up+0x1a>
		colorGREEN();
  404ac4:	4b50      	ldr	r3, [pc, #320]	; (404c08 <LEDS_light_up+0x154>)
  404ac6:	4798      	blx	r3
	for(int i = 0; i < n; i++) {
  404ac8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404aca:	3301      	adds	r3, #1
  404acc:	930b      	str	r3, [sp, #44]	; 0x2c
  404ace:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404ad0:	9b06      	ldr	r3, [sp, #24]
  404ad2:	429a      	cmp	r2, r3
  404ad4:	dbf6      	blt.n	404ac4 <LEDS_light_up+0x10>
	}
	delay_ms(500);
  404ad6:	4b4d      	ldr	r3, [pc, #308]	; (404c0c <LEDS_light_up+0x158>)
  404ad8:	4798      	blx	r3
  404ada:	4603      	mov	r3, r0
  404adc:	4619      	mov	r1, r3
  404ade:	f04f 0200 	mov.w	r2, #0
  404ae2:	460b      	mov	r3, r1
  404ae4:	4614      	mov	r4, r2
  404ae6:	0160      	lsls	r0, r4, #5
  404ae8:	9001      	str	r0, [sp, #4]
  404aea:	9801      	ldr	r0, [sp, #4]
  404aec:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  404af0:	9001      	str	r0, [sp, #4]
  404af2:	015b      	lsls	r3, r3, #5
  404af4:	9300      	str	r3, [sp, #0]
  404af6:	e9dd 3400 	ldrd	r3, r4, [sp]
  404afa:	1a5b      	subs	r3, r3, r1
  404afc:	eb64 0402 	sbc.w	r4, r4, r2
  404b00:	00a0      	lsls	r0, r4, #2
  404b02:	9003      	str	r0, [sp, #12]
  404b04:	9803      	ldr	r0, [sp, #12]
  404b06:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  404b0a:	9003      	str	r0, [sp, #12]
  404b0c:	009b      	lsls	r3, r3, #2
  404b0e:	9302      	str	r3, [sp, #8]
  404b10:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
  404b14:	185b      	adds	r3, r3, r1
  404b16:	eb44 0402 	adc.w	r4, r4, r2
  404b1a:	00a2      	lsls	r2, r4, #2
  404b1c:	9205      	str	r2, [sp, #20]
  404b1e:	9a05      	ldr	r2, [sp, #20]
  404b20:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
  404b24:	9205      	str	r2, [sp, #20]
  404b26:	009b      	lsls	r3, r3, #2
  404b28:	9304      	str	r3, [sp, #16]
  404b2a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
  404b2e:	4619      	mov	r1, r3
  404b30:	4622      	mov	r2, r4
  404b32:	f241 732b 	movw	r3, #5931	; 0x172b
  404b36:	f04f 0400 	mov.w	r4, #0
  404b3a:	eb11 0b03 	adds.w	fp, r1, r3
  404b3e:	eb42 0c04 	adc.w	ip, r2, r4
  404b42:	4658      	mov	r0, fp
  404b44:	4661      	mov	r1, ip
  404b46:	4c32      	ldr	r4, [pc, #200]	; (404c10 <LEDS_light_up+0x15c>)
  404b48:	f241 722c 	movw	r2, #5932	; 0x172c
  404b4c:	f04f 0300 	mov.w	r3, #0
  404b50:	47a0      	blx	r4
  404b52:	4603      	mov	r3, r0
  404b54:	460c      	mov	r4, r1
  404b56:	4618      	mov	r0, r3
  404b58:	4b2e      	ldr	r3, [pc, #184]	; (404c14 <LEDS_light_up+0x160>)
  404b5a:	4798      	blx	r3
	for(int j = 0; j < n; j++) {
  404b5c:	2300      	movs	r3, #0
  404b5e:	930a      	str	r3, [sp, #40]	; 0x28
  404b60:	e004      	b.n	404b6c <LEDS_light_up+0xb8>
		colorBLUE();
  404b62:	4b2d      	ldr	r3, [pc, #180]	; (404c18 <LEDS_light_up+0x164>)
  404b64:	4798      	blx	r3
	for(int j = 0; j < n; j++) {
  404b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404b68:	3301      	adds	r3, #1
  404b6a:	930a      	str	r3, [sp, #40]	; 0x28
  404b6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404b6e:	9b06      	ldr	r3, [sp, #24]
  404b70:	429a      	cmp	r2, r3
  404b72:	dbf6      	blt.n	404b62 <LEDS_light_up+0xae>
	}
	delay_ms(500);
  404b74:	4b25      	ldr	r3, [pc, #148]	; (404c0c <LEDS_light_up+0x158>)
  404b76:	4798      	blx	r3
  404b78:	4603      	mov	r3, r0
  404b7a:	4619      	mov	r1, r3
  404b7c:	f04f 0200 	mov.w	r2, #0
  404b80:	460b      	mov	r3, r1
  404b82:	4614      	mov	r4, r2
  404b84:	ea4f 1a44 	mov.w	sl, r4, lsl #5
  404b88:	ea4a 6ad3 	orr.w	sl, sl, r3, lsr #27
  404b8c:	ea4f 1943 	mov.w	r9, r3, lsl #5
  404b90:	464b      	mov	r3, r9
  404b92:	4654      	mov	r4, sl
  404b94:	1a5b      	subs	r3, r3, r1
  404b96:	eb64 0402 	sbc.w	r4, r4, r2
  404b9a:	ea4f 0884 	mov.w	r8, r4, lsl #2
  404b9e:	ea48 7893 	orr.w	r8, r8, r3, lsr #30
  404ba2:	009f      	lsls	r7, r3, #2
  404ba4:	463b      	mov	r3, r7
  404ba6:	4644      	mov	r4, r8
  404ba8:	185b      	adds	r3, r3, r1
  404baa:	eb44 0402 	adc.w	r4, r4, r2
  404bae:	00a6      	lsls	r6, r4, #2
  404bb0:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  404bb4:	009d      	lsls	r5, r3, #2
  404bb6:	462b      	mov	r3, r5
  404bb8:	4634      	mov	r4, r6
  404bba:	4619      	mov	r1, r3
  404bbc:	4622      	mov	r2, r4
  404bbe:	f241 732b 	movw	r3, #5931	; 0x172b
  404bc2:	f04f 0400 	mov.w	r4, #0
  404bc6:	18cd      	adds	r5, r1, r3
  404bc8:	eb42 0604 	adc.w	r6, r2, r4
  404bcc:	4628      	mov	r0, r5
  404bce:	4631      	mov	r1, r6
  404bd0:	4c0f      	ldr	r4, [pc, #60]	; (404c10 <LEDS_light_up+0x15c>)
  404bd2:	f241 722c 	movw	r2, #5932	; 0x172c
  404bd6:	f04f 0300 	mov.w	r3, #0
  404bda:	47a0      	blx	r4
  404bdc:	4603      	mov	r3, r0
  404bde:	460c      	mov	r4, r1
  404be0:	4618      	mov	r0, r3
  404be2:	4b0c      	ldr	r3, [pc, #48]	; (404c14 <LEDS_light_up+0x160>)
  404be4:	4798      	blx	r3
	for(int k = 0; k < n; k++) {
  404be6:	2300      	movs	r3, #0
  404be8:	9309      	str	r3, [sp, #36]	; 0x24
  404bea:	e004      	b.n	404bf6 <LEDS_light_up+0x142>
		colorRED();
  404bec:	4b0b      	ldr	r3, [pc, #44]	; (404c1c <LEDS_light_up+0x168>)
  404bee:	4798      	blx	r3
	for(int k = 0; k < n; k++) {
  404bf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404bf2:	3301      	adds	r3, #1
  404bf4:	9309      	str	r3, [sp, #36]	; 0x24
  404bf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404bf8:	9b06      	ldr	r3, [sp, #24]
  404bfa:	429a      	cmp	r2, r3
  404bfc:	dbf6      	blt.n	404bec <LEDS_light_up+0x138>
	}
	
}
  404bfe:	bf00      	nop
  404c00:	b00d      	add	sp, #52	; 0x34
  404c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c06:	bf00      	nop
  404c08:	0040431d 	.word	0x0040431d
  404c0c:	00404521 	.word	0x00404521
  404c10:	00404cc1 	.word	0x00404cc1
  404c14:	20400001 	.word	0x20400001
  404c18:	0040438d 	.word	0x0040438d
  404c1c:	004042ad 	.word	0x004042ad

00404c20 <main>:

/************************************************************************/
/* main                                                                 */
/************************************************************************/

int main(void) {
  404c20:	b510      	push	{r4, lr}
  404c22:	b084      	sub	sp, #16
	/* Initialize the SAM system */
	sysclk_init();
  404c24:	4b18      	ldr	r3, [pc, #96]	; (404c88 <main+0x68>)
  404c26:	4798      	blx	r3
	board_init();
  404c28:	4b18      	ldr	r3, [pc, #96]	; (404c8c <main+0x6c>)
  404c2a:	4798      	blx	r3
	
	LED_init();
  404c2c:	4b18      	ldr	r3, [pc, #96]	; (404c90 <main+0x70>)
  404c2e:	4798      	blx	r3
	but_init();
  404c30:	4b18      	ldr	r3, [pc, #96]	; (404c94 <main+0x74>)
  404c32:	4798      	blx	r3
	
	/* Initialize the console uart */
	configure_console();	
  404c34:	4b18      	ldr	r3, [pc, #96]	; (404c98 <main+0x78>)
  404c36:	4798      	blx	r3

	/* Create task to make led blink */
	xQueueLed = xQueueCreate(20, sizeof(char));
  404c38:	2200      	movs	r2, #0
  404c3a:	2101      	movs	r1, #1
  404c3c:	2014      	movs	r0, #20
  404c3e:	4b17      	ldr	r3, [pc, #92]	; (404c9c <main+0x7c>)
  404c40:	4798      	blx	r3
  404c42:	4602      	mov	r2, r0
  404c44:	4b16      	ldr	r3, [pc, #88]	; (404ca0 <main+0x80>)
  404c46:	601a      	str	r2, [r3, #0]
	if (xQueueLed == NULL){
  404c48:	4b15      	ldr	r3, [pc, #84]	; (404ca0 <main+0x80>)
  404c4a:	681b      	ldr	r3, [r3, #0]
  404c4c:	2b00      	cmp	r3, #0
  404c4e:	d102      	bne.n	404c56 <main+0x36>
		printf("Falhou ao criar a xQueueLed \n");
  404c50:	4814      	ldr	r0, [pc, #80]	; (404ca4 <main+0x84>)
  404c52:	4b15      	ldr	r3, [pc, #84]	; (404ca8 <main+0x88>)
  404c54:	4798      	blx	r3
	}
	
	if (xTaskCreate(task_led, "LED", TASK_LED_STACK_SIZE, NULL, TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
  404c56:	2300      	movs	r3, #0
  404c58:	9303      	str	r3, [sp, #12]
  404c5a:	2300      	movs	r3, #0
  404c5c:	9302      	str	r3, [sp, #8]
  404c5e:	2300      	movs	r3, #0
  404c60:	9301      	str	r3, [sp, #4]
  404c62:	2300      	movs	r3, #0
  404c64:	9300      	str	r3, [sp, #0]
  404c66:	2300      	movs	r3, #0
  404c68:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  404c6c:	490f      	ldr	r1, [pc, #60]	; (404cac <main+0x8c>)
  404c6e:	4810      	ldr	r0, [pc, #64]	; (404cb0 <main+0x90>)
  404c70:	4c10      	ldr	r4, [pc, #64]	; (404cb4 <main+0x94>)
  404c72:	47a0      	blx	r4
  404c74:	4603      	mov	r3, r0
  404c76:	2b01      	cmp	r3, #1
  404c78:	d002      	beq.n	404c80 <main+0x60>
		printf("Falhou ao criar a task_led \r\n");
  404c7a:	480f      	ldr	r0, [pc, #60]	; (404cb8 <main+0x98>)
  404c7c:	4b0a      	ldr	r3, [pc, #40]	; (404ca8 <main+0x88>)
  404c7e:	4798      	blx	r3
	}

	/* Start the scheduler. */
	vTaskStartScheduler();
  404c80:	4b0e      	ldr	r3, [pc, #56]	; (404cbc <main+0x9c>)
  404c82:	4798      	blx	r3

	while(1){}
  404c84:	e7fe      	b.n	404c84 <main+0x64>
  404c86:	bf00      	nop
  404c88:	004004a1 	.word	0x004004a1
  404c8c:	004008e5 	.word	0x004008e5
  404c90:	00404a21 	.word	0x00404a21
  404c94:	00404a49 	.word	0x00404a49
  404c98:	00404a75 	.word	0x00404a75
  404c9c:	00401e95 	.word	0x00401e95
  404ca0:	20400c18 	.word	0x20400c18
  404ca4:	00407c98 	.word	0x00407c98
  404ca8:	00405021 	.word	0x00405021
  404cac:	00407cb8 	.word	0x00407cb8
  404cb0:	004049cd 	.word	0x004049cd
  404cb4:	0040291d 	.word	0x0040291d
  404cb8:	00407cbc 	.word	0x00407cbc
  404cbc:	00402ba1 	.word	0x00402ba1

00404cc0 <__aeabi_uldivmod>:
  404cc0:	b953      	cbnz	r3, 404cd8 <__aeabi_uldivmod+0x18>
  404cc2:	b94a      	cbnz	r2, 404cd8 <__aeabi_uldivmod+0x18>
  404cc4:	2900      	cmp	r1, #0
  404cc6:	bf08      	it	eq
  404cc8:	2800      	cmpeq	r0, #0
  404cca:	bf1c      	itt	ne
  404ccc:	f04f 31ff 	movne.w	r1, #4294967295
  404cd0:	f04f 30ff 	movne.w	r0, #4294967295
  404cd4:	f000 b97a 	b.w	404fcc <__aeabi_idiv0>
  404cd8:	f1ad 0c08 	sub.w	ip, sp, #8
  404cdc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404ce0:	f000 f806 	bl	404cf0 <__udivmoddi4>
  404ce4:	f8dd e004 	ldr.w	lr, [sp, #4]
  404ce8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404cec:	b004      	add	sp, #16
  404cee:	4770      	bx	lr

00404cf0 <__udivmoddi4>:
  404cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404cf4:	468c      	mov	ip, r1
  404cf6:	460d      	mov	r5, r1
  404cf8:	4604      	mov	r4, r0
  404cfa:	9e08      	ldr	r6, [sp, #32]
  404cfc:	2b00      	cmp	r3, #0
  404cfe:	d151      	bne.n	404da4 <__udivmoddi4+0xb4>
  404d00:	428a      	cmp	r2, r1
  404d02:	4617      	mov	r7, r2
  404d04:	d96d      	bls.n	404de2 <__udivmoddi4+0xf2>
  404d06:	fab2 fe82 	clz	lr, r2
  404d0a:	f1be 0f00 	cmp.w	lr, #0
  404d0e:	d00b      	beq.n	404d28 <__udivmoddi4+0x38>
  404d10:	f1ce 0c20 	rsb	ip, lr, #32
  404d14:	fa01 f50e 	lsl.w	r5, r1, lr
  404d18:	fa20 fc0c 	lsr.w	ip, r0, ip
  404d1c:	fa02 f70e 	lsl.w	r7, r2, lr
  404d20:	ea4c 0c05 	orr.w	ip, ip, r5
  404d24:	fa00 f40e 	lsl.w	r4, r0, lr
  404d28:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404d2c:	0c25      	lsrs	r5, r4, #16
  404d2e:	fbbc f8fa 	udiv	r8, ip, sl
  404d32:	fa1f f987 	uxth.w	r9, r7
  404d36:	fb0a cc18 	mls	ip, sl, r8, ip
  404d3a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  404d3e:	fb08 f309 	mul.w	r3, r8, r9
  404d42:	42ab      	cmp	r3, r5
  404d44:	d90a      	bls.n	404d5c <__udivmoddi4+0x6c>
  404d46:	19ed      	adds	r5, r5, r7
  404d48:	f108 32ff 	add.w	r2, r8, #4294967295
  404d4c:	f080 8123 	bcs.w	404f96 <__udivmoddi4+0x2a6>
  404d50:	42ab      	cmp	r3, r5
  404d52:	f240 8120 	bls.w	404f96 <__udivmoddi4+0x2a6>
  404d56:	f1a8 0802 	sub.w	r8, r8, #2
  404d5a:	443d      	add	r5, r7
  404d5c:	1aed      	subs	r5, r5, r3
  404d5e:	b2a4      	uxth	r4, r4
  404d60:	fbb5 f0fa 	udiv	r0, r5, sl
  404d64:	fb0a 5510 	mls	r5, sl, r0, r5
  404d68:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  404d6c:	fb00 f909 	mul.w	r9, r0, r9
  404d70:	45a1      	cmp	r9, r4
  404d72:	d909      	bls.n	404d88 <__udivmoddi4+0x98>
  404d74:	19e4      	adds	r4, r4, r7
  404d76:	f100 33ff 	add.w	r3, r0, #4294967295
  404d7a:	f080 810a 	bcs.w	404f92 <__udivmoddi4+0x2a2>
  404d7e:	45a1      	cmp	r9, r4
  404d80:	f240 8107 	bls.w	404f92 <__udivmoddi4+0x2a2>
  404d84:	3802      	subs	r0, #2
  404d86:	443c      	add	r4, r7
  404d88:	eba4 0409 	sub.w	r4, r4, r9
  404d8c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404d90:	2100      	movs	r1, #0
  404d92:	2e00      	cmp	r6, #0
  404d94:	d061      	beq.n	404e5a <__udivmoddi4+0x16a>
  404d96:	fa24 f40e 	lsr.w	r4, r4, lr
  404d9a:	2300      	movs	r3, #0
  404d9c:	6034      	str	r4, [r6, #0]
  404d9e:	6073      	str	r3, [r6, #4]
  404da0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404da4:	428b      	cmp	r3, r1
  404da6:	d907      	bls.n	404db8 <__udivmoddi4+0xc8>
  404da8:	2e00      	cmp	r6, #0
  404daa:	d054      	beq.n	404e56 <__udivmoddi4+0x166>
  404dac:	2100      	movs	r1, #0
  404dae:	e886 0021 	stmia.w	r6, {r0, r5}
  404db2:	4608      	mov	r0, r1
  404db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404db8:	fab3 f183 	clz	r1, r3
  404dbc:	2900      	cmp	r1, #0
  404dbe:	f040 808e 	bne.w	404ede <__udivmoddi4+0x1ee>
  404dc2:	42ab      	cmp	r3, r5
  404dc4:	d302      	bcc.n	404dcc <__udivmoddi4+0xdc>
  404dc6:	4282      	cmp	r2, r0
  404dc8:	f200 80fa 	bhi.w	404fc0 <__udivmoddi4+0x2d0>
  404dcc:	1a84      	subs	r4, r0, r2
  404dce:	eb65 0503 	sbc.w	r5, r5, r3
  404dd2:	2001      	movs	r0, #1
  404dd4:	46ac      	mov	ip, r5
  404dd6:	2e00      	cmp	r6, #0
  404dd8:	d03f      	beq.n	404e5a <__udivmoddi4+0x16a>
  404dda:	e886 1010 	stmia.w	r6, {r4, ip}
  404dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404de2:	b912      	cbnz	r2, 404dea <__udivmoddi4+0xfa>
  404de4:	2701      	movs	r7, #1
  404de6:	fbb7 f7f2 	udiv	r7, r7, r2
  404dea:	fab7 fe87 	clz	lr, r7
  404dee:	f1be 0f00 	cmp.w	lr, #0
  404df2:	d134      	bne.n	404e5e <__udivmoddi4+0x16e>
  404df4:	1beb      	subs	r3, r5, r7
  404df6:	0c3a      	lsrs	r2, r7, #16
  404df8:	fa1f fc87 	uxth.w	ip, r7
  404dfc:	2101      	movs	r1, #1
  404dfe:	fbb3 f8f2 	udiv	r8, r3, r2
  404e02:	0c25      	lsrs	r5, r4, #16
  404e04:	fb02 3318 	mls	r3, r2, r8, r3
  404e08:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404e0c:	fb0c f308 	mul.w	r3, ip, r8
  404e10:	42ab      	cmp	r3, r5
  404e12:	d907      	bls.n	404e24 <__udivmoddi4+0x134>
  404e14:	19ed      	adds	r5, r5, r7
  404e16:	f108 30ff 	add.w	r0, r8, #4294967295
  404e1a:	d202      	bcs.n	404e22 <__udivmoddi4+0x132>
  404e1c:	42ab      	cmp	r3, r5
  404e1e:	f200 80d1 	bhi.w	404fc4 <__udivmoddi4+0x2d4>
  404e22:	4680      	mov	r8, r0
  404e24:	1aed      	subs	r5, r5, r3
  404e26:	b2a3      	uxth	r3, r4
  404e28:	fbb5 f0f2 	udiv	r0, r5, r2
  404e2c:	fb02 5510 	mls	r5, r2, r0, r5
  404e30:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  404e34:	fb0c fc00 	mul.w	ip, ip, r0
  404e38:	45a4      	cmp	ip, r4
  404e3a:	d907      	bls.n	404e4c <__udivmoddi4+0x15c>
  404e3c:	19e4      	adds	r4, r4, r7
  404e3e:	f100 33ff 	add.w	r3, r0, #4294967295
  404e42:	d202      	bcs.n	404e4a <__udivmoddi4+0x15a>
  404e44:	45a4      	cmp	ip, r4
  404e46:	f200 80b8 	bhi.w	404fba <__udivmoddi4+0x2ca>
  404e4a:	4618      	mov	r0, r3
  404e4c:	eba4 040c 	sub.w	r4, r4, ip
  404e50:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404e54:	e79d      	b.n	404d92 <__udivmoddi4+0xa2>
  404e56:	4631      	mov	r1, r6
  404e58:	4630      	mov	r0, r6
  404e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404e5e:	f1ce 0420 	rsb	r4, lr, #32
  404e62:	fa05 f30e 	lsl.w	r3, r5, lr
  404e66:	fa07 f70e 	lsl.w	r7, r7, lr
  404e6a:	fa20 f804 	lsr.w	r8, r0, r4
  404e6e:	0c3a      	lsrs	r2, r7, #16
  404e70:	fa25 f404 	lsr.w	r4, r5, r4
  404e74:	ea48 0803 	orr.w	r8, r8, r3
  404e78:	fbb4 f1f2 	udiv	r1, r4, r2
  404e7c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  404e80:	fb02 4411 	mls	r4, r2, r1, r4
  404e84:	fa1f fc87 	uxth.w	ip, r7
  404e88:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  404e8c:	fb01 f30c 	mul.w	r3, r1, ip
  404e90:	42ab      	cmp	r3, r5
  404e92:	fa00 f40e 	lsl.w	r4, r0, lr
  404e96:	d909      	bls.n	404eac <__udivmoddi4+0x1bc>
  404e98:	19ed      	adds	r5, r5, r7
  404e9a:	f101 30ff 	add.w	r0, r1, #4294967295
  404e9e:	f080 808a 	bcs.w	404fb6 <__udivmoddi4+0x2c6>
  404ea2:	42ab      	cmp	r3, r5
  404ea4:	f240 8087 	bls.w	404fb6 <__udivmoddi4+0x2c6>
  404ea8:	3902      	subs	r1, #2
  404eaa:	443d      	add	r5, r7
  404eac:	1aeb      	subs	r3, r5, r3
  404eae:	fa1f f588 	uxth.w	r5, r8
  404eb2:	fbb3 f0f2 	udiv	r0, r3, r2
  404eb6:	fb02 3310 	mls	r3, r2, r0, r3
  404eba:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  404ebe:	fb00 f30c 	mul.w	r3, r0, ip
  404ec2:	42ab      	cmp	r3, r5
  404ec4:	d907      	bls.n	404ed6 <__udivmoddi4+0x1e6>
  404ec6:	19ed      	adds	r5, r5, r7
  404ec8:	f100 38ff 	add.w	r8, r0, #4294967295
  404ecc:	d26f      	bcs.n	404fae <__udivmoddi4+0x2be>
  404ece:	42ab      	cmp	r3, r5
  404ed0:	d96d      	bls.n	404fae <__udivmoddi4+0x2be>
  404ed2:	3802      	subs	r0, #2
  404ed4:	443d      	add	r5, r7
  404ed6:	1aeb      	subs	r3, r5, r3
  404ed8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404edc:	e78f      	b.n	404dfe <__udivmoddi4+0x10e>
  404ede:	f1c1 0720 	rsb	r7, r1, #32
  404ee2:	fa22 f807 	lsr.w	r8, r2, r7
  404ee6:	408b      	lsls	r3, r1
  404ee8:	fa05 f401 	lsl.w	r4, r5, r1
  404eec:	ea48 0303 	orr.w	r3, r8, r3
  404ef0:	fa20 fe07 	lsr.w	lr, r0, r7
  404ef4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  404ef8:	40fd      	lsrs	r5, r7
  404efa:	ea4e 0e04 	orr.w	lr, lr, r4
  404efe:	fbb5 f9fc 	udiv	r9, r5, ip
  404f02:	ea4f 441e 	mov.w	r4, lr, lsr #16
  404f06:	fb0c 5519 	mls	r5, ip, r9, r5
  404f0a:	fa1f f883 	uxth.w	r8, r3
  404f0e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  404f12:	fb09 f408 	mul.w	r4, r9, r8
  404f16:	42ac      	cmp	r4, r5
  404f18:	fa02 f201 	lsl.w	r2, r2, r1
  404f1c:	fa00 fa01 	lsl.w	sl, r0, r1
  404f20:	d908      	bls.n	404f34 <__udivmoddi4+0x244>
  404f22:	18ed      	adds	r5, r5, r3
  404f24:	f109 30ff 	add.w	r0, r9, #4294967295
  404f28:	d243      	bcs.n	404fb2 <__udivmoddi4+0x2c2>
  404f2a:	42ac      	cmp	r4, r5
  404f2c:	d941      	bls.n	404fb2 <__udivmoddi4+0x2c2>
  404f2e:	f1a9 0902 	sub.w	r9, r9, #2
  404f32:	441d      	add	r5, r3
  404f34:	1b2d      	subs	r5, r5, r4
  404f36:	fa1f fe8e 	uxth.w	lr, lr
  404f3a:	fbb5 f0fc 	udiv	r0, r5, ip
  404f3e:	fb0c 5510 	mls	r5, ip, r0, r5
  404f42:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  404f46:	fb00 f808 	mul.w	r8, r0, r8
  404f4a:	45a0      	cmp	r8, r4
  404f4c:	d907      	bls.n	404f5e <__udivmoddi4+0x26e>
  404f4e:	18e4      	adds	r4, r4, r3
  404f50:	f100 35ff 	add.w	r5, r0, #4294967295
  404f54:	d229      	bcs.n	404faa <__udivmoddi4+0x2ba>
  404f56:	45a0      	cmp	r8, r4
  404f58:	d927      	bls.n	404faa <__udivmoddi4+0x2ba>
  404f5a:	3802      	subs	r0, #2
  404f5c:	441c      	add	r4, r3
  404f5e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  404f62:	eba4 0408 	sub.w	r4, r4, r8
  404f66:	fba0 8902 	umull	r8, r9, r0, r2
  404f6a:	454c      	cmp	r4, r9
  404f6c:	46c6      	mov	lr, r8
  404f6e:	464d      	mov	r5, r9
  404f70:	d315      	bcc.n	404f9e <__udivmoddi4+0x2ae>
  404f72:	d012      	beq.n	404f9a <__udivmoddi4+0x2aa>
  404f74:	b156      	cbz	r6, 404f8c <__udivmoddi4+0x29c>
  404f76:	ebba 030e 	subs.w	r3, sl, lr
  404f7a:	eb64 0405 	sbc.w	r4, r4, r5
  404f7e:	fa04 f707 	lsl.w	r7, r4, r7
  404f82:	40cb      	lsrs	r3, r1
  404f84:	431f      	orrs	r7, r3
  404f86:	40cc      	lsrs	r4, r1
  404f88:	6037      	str	r7, [r6, #0]
  404f8a:	6074      	str	r4, [r6, #4]
  404f8c:	2100      	movs	r1, #0
  404f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404f92:	4618      	mov	r0, r3
  404f94:	e6f8      	b.n	404d88 <__udivmoddi4+0x98>
  404f96:	4690      	mov	r8, r2
  404f98:	e6e0      	b.n	404d5c <__udivmoddi4+0x6c>
  404f9a:	45c2      	cmp	sl, r8
  404f9c:	d2ea      	bcs.n	404f74 <__udivmoddi4+0x284>
  404f9e:	ebb8 0e02 	subs.w	lr, r8, r2
  404fa2:	eb69 0503 	sbc.w	r5, r9, r3
  404fa6:	3801      	subs	r0, #1
  404fa8:	e7e4      	b.n	404f74 <__udivmoddi4+0x284>
  404faa:	4628      	mov	r0, r5
  404fac:	e7d7      	b.n	404f5e <__udivmoddi4+0x26e>
  404fae:	4640      	mov	r0, r8
  404fb0:	e791      	b.n	404ed6 <__udivmoddi4+0x1e6>
  404fb2:	4681      	mov	r9, r0
  404fb4:	e7be      	b.n	404f34 <__udivmoddi4+0x244>
  404fb6:	4601      	mov	r1, r0
  404fb8:	e778      	b.n	404eac <__udivmoddi4+0x1bc>
  404fba:	3802      	subs	r0, #2
  404fbc:	443c      	add	r4, r7
  404fbe:	e745      	b.n	404e4c <__udivmoddi4+0x15c>
  404fc0:	4608      	mov	r0, r1
  404fc2:	e708      	b.n	404dd6 <__udivmoddi4+0xe6>
  404fc4:	f1a8 0802 	sub.w	r8, r8, #2
  404fc8:	443d      	add	r5, r7
  404fca:	e72b      	b.n	404e24 <__udivmoddi4+0x134>

00404fcc <__aeabi_idiv0>:
  404fcc:	4770      	bx	lr
  404fce:	bf00      	nop

00404fd0 <__libc_init_array>:
  404fd0:	b570      	push	{r4, r5, r6, lr}
  404fd2:	4e0f      	ldr	r6, [pc, #60]	; (405010 <__libc_init_array+0x40>)
  404fd4:	4d0f      	ldr	r5, [pc, #60]	; (405014 <__libc_init_array+0x44>)
  404fd6:	1b76      	subs	r6, r6, r5
  404fd8:	10b6      	asrs	r6, r6, #2
  404fda:	bf18      	it	ne
  404fdc:	2400      	movne	r4, #0
  404fde:	d005      	beq.n	404fec <__libc_init_array+0x1c>
  404fe0:	3401      	adds	r4, #1
  404fe2:	f855 3b04 	ldr.w	r3, [r5], #4
  404fe6:	4798      	blx	r3
  404fe8:	42a6      	cmp	r6, r4
  404fea:	d1f9      	bne.n	404fe0 <__libc_init_array+0x10>
  404fec:	4e0a      	ldr	r6, [pc, #40]	; (405018 <__libc_init_array+0x48>)
  404fee:	4d0b      	ldr	r5, [pc, #44]	; (40501c <__libc_init_array+0x4c>)
  404ff0:	1b76      	subs	r6, r6, r5
  404ff2:	f002 ff27 	bl	407e44 <_init>
  404ff6:	10b6      	asrs	r6, r6, #2
  404ff8:	bf18      	it	ne
  404ffa:	2400      	movne	r4, #0
  404ffc:	d006      	beq.n	40500c <__libc_init_array+0x3c>
  404ffe:	3401      	adds	r4, #1
  405000:	f855 3b04 	ldr.w	r3, [r5], #4
  405004:	4798      	blx	r3
  405006:	42a6      	cmp	r6, r4
  405008:	d1f9      	bne.n	404ffe <__libc_init_array+0x2e>
  40500a:	bd70      	pop	{r4, r5, r6, pc}
  40500c:	bd70      	pop	{r4, r5, r6, pc}
  40500e:	bf00      	nop
  405010:	00407e50 	.word	0x00407e50
  405014:	00407e50 	.word	0x00407e50
  405018:	00407e58 	.word	0x00407e58
  40501c:	00407e50 	.word	0x00407e50

00405020 <iprintf>:
  405020:	b40f      	push	{r0, r1, r2, r3}
  405022:	b500      	push	{lr}
  405024:	4907      	ldr	r1, [pc, #28]	; (405044 <iprintf+0x24>)
  405026:	b083      	sub	sp, #12
  405028:	ab04      	add	r3, sp, #16
  40502a:	6808      	ldr	r0, [r1, #0]
  40502c:	f853 2b04 	ldr.w	r2, [r3], #4
  405030:	6881      	ldr	r1, [r0, #8]
  405032:	9301      	str	r3, [sp, #4]
  405034:	f000 fd52 	bl	405adc <_vfiprintf_r>
  405038:	b003      	add	sp, #12
  40503a:	f85d eb04 	ldr.w	lr, [sp], #4
  40503e:	b004      	add	sp, #16
  405040:	4770      	bx	lr
  405042:	bf00      	nop
  405044:	20400014 	.word	0x20400014

00405048 <malloc>:
  405048:	4b02      	ldr	r3, [pc, #8]	; (405054 <malloc+0xc>)
  40504a:	4601      	mov	r1, r0
  40504c:	6818      	ldr	r0, [r3, #0]
  40504e:	f000 b80b 	b.w	405068 <_malloc_r>
  405052:	bf00      	nop
  405054:	20400014 	.word	0x20400014

00405058 <free>:
  405058:	4b02      	ldr	r3, [pc, #8]	; (405064 <free+0xc>)
  40505a:	4601      	mov	r1, r0
  40505c:	6818      	ldr	r0, [r3, #0]
  40505e:	f001 be59 	b.w	406d14 <_free_r>
  405062:	bf00      	nop
  405064:	20400014 	.word	0x20400014

00405068 <_malloc_r>:
  405068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40506c:	f101 060b 	add.w	r6, r1, #11
  405070:	2e16      	cmp	r6, #22
  405072:	b083      	sub	sp, #12
  405074:	4605      	mov	r5, r0
  405076:	f240 809e 	bls.w	4051b6 <_malloc_r+0x14e>
  40507a:	f036 0607 	bics.w	r6, r6, #7
  40507e:	f100 80bd 	bmi.w	4051fc <_malloc_r+0x194>
  405082:	42b1      	cmp	r1, r6
  405084:	f200 80ba 	bhi.w	4051fc <_malloc_r+0x194>
  405088:	f000 fb86 	bl	405798 <__malloc_lock>
  40508c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405090:	f0c0 8293 	bcc.w	4055ba <_malloc_r+0x552>
  405094:	0a73      	lsrs	r3, r6, #9
  405096:	f000 80b8 	beq.w	40520a <_malloc_r+0x1a2>
  40509a:	2b04      	cmp	r3, #4
  40509c:	f200 8179 	bhi.w	405392 <_malloc_r+0x32a>
  4050a0:	09b3      	lsrs	r3, r6, #6
  4050a2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4050a6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4050aa:	00c3      	lsls	r3, r0, #3
  4050ac:	4fbf      	ldr	r7, [pc, #764]	; (4053ac <_malloc_r+0x344>)
  4050ae:	443b      	add	r3, r7
  4050b0:	f1a3 0108 	sub.w	r1, r3, #8
  4050b4:	685c      	ldr	r4, [r3, #4]
  4050b6:	42a1      	cmp	r1, r4
  4050b8:	d106      	bne.n	4050c8 <_malloc_r+0x60>
  4050ba:	e00c      	b.n	4050d6 <_malloc_r+0x6e>
  4050bc:	2a00      	cmp	r2, #0
  4050be:	f280 80aa 	bge.w	405216 <_malloc_r+0x1ae>
  4050c2:	68e4      	ldr	r4, [r4, #12]
  4050c4:	42a1      	cmp	r1, r4
  4050c6:	d006      	beq.n	4050d6 <_malloc_r+0x6e>
  4050c8:	6863      	ldr	r3, [r4, #4]
  4050ca:	f023 0303 	bic.w	r3, r3, #3
  4050ce:	1b9a      	subs	r2, r3, r6
  4050d0:	2a0f      	cmp	r2, #15
  4050d2:	ddf3      	ble.n	4050bc <_malloc_r+0x54>
  4050d4:	4670      	mov	r0, lr
  4050d6:	693c      	ldr	r4, [r7, #16]
  4050d8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4053c0 <_malloc_r+0x358>
  4050dc:	4574      	cmp	r4, lr
  4050de:	f000 81ab 	beq.w	405438 <_malloc_r+0x3d0>
  4050e2:	6863      	ldr	r3, [r4, #4]
  4050e4:	f023 0303 	bic.w	r3, r3, #3
  4050e8:	1b9a      	subs	r2, r3, r6
  4050ea:	2a0f      	cmp	r2, #15
  4050ec:	f300 8190 	bgt.w	405410 <_malloc_r+0x3a8>
  4050f0:	2a00      	cmp	r2, #0
  4050f2:	f8c7 e014 	str.w	lr, [r7, #20]
  4050f6:	f8c7 e010 	str.w	lr, [r7, #16]
  4050fa:	f280 809d 	bge.w	405238 <_malloc_r+0x1d0>
  4050fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405102:	f080 8161 	bcs.w	4053c8 <_malloc_r+0x360>
  405106:	08db      	lsrs	r3, r3, #3
  405108:	f103 0c01 	add.w	ip, r3, #1
  40510c:	1099      	asrs	r1, r3, #2
  40510e:	687a      	ldr	r2, [r7, #4]
  405110:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405114:	f8c4 8008 	str.w	r8, [r4, #8]
  405118:	2301      	movs	r3, #1
  40511a:	408b      	lsls	r3, r1
  40511c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  405120:	4313      	orrs	r3, r2
  405122:	3908      	subs	r1, #8
  405124:	60e1      	str	r1, [r4, #12]
  405126:	607b      	str	r3, [r7, #4]
  405128:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40512c:	f8c8 400c 	str.w	r4, [r8, #12]
  405130:	1082      	asrs	r2, r0, #2
  405132:	2401      	movs	r4, #1
  405134:	4094      	lsls	r4, r2
  405136:	429c      	cmp	r4, r3
  405138:	f200 808b 	bhi.w	405252 <_malloc_r+0x1ea>
  40513c:	421c      	tst	r4, r3
  40513e:	d106      	bne.n	40514e <_malloc_r+0xe6>
  405140:	f020 0003 	bic.w	r0, r0, #3
  405144:	0064      	lsls	r4, r4, #1
  405146:	421c      	tst	r4, r3
  405148:	f100 0004 	add.w	r0, r0, #4
  40514c:	d0fa      	beq.n	405144 <_malloc_r+0xdc>
  40514e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405152:	46cc      	mov	ip, r9
  405154:	4680      	mov	r8, r0
  405156:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40515a:	459c      	cmp	ip, r3
  40515c:	d107      	bne.n	40516e <_malloc_r+0x106>
  40515e:	e16d      	b.n	40543c <_malloc_r+0x3d4>
  405160:	2a00      	cmp	r2, #0
  405162:	f280 817b 	bge.w	40545c <_malloc_r+0x3f4>
  405166:	68db      	ldr	r3, [r3, #12]
  405168:	459c      	cmp	ip, r3
  40516a:	f000 8167 	beq.w	40543c <_malloc_r+0x3d4>
  40516e:	6859      	ldr	r1, [r3, #4]
  405170:	f021 0103 	bic.w	r1, r1, #3
  405174:	1b8a      	subs	r2, r1, r6
  405176:	2a0f      	cmp	r2, #15
  405178:	ddf2      	ble.n	405160 <_malloc_r+0xf8>
  40517a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40517e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405182:	9300      	str	r3, [sp, #0]
  405184:	199c      	adds	r4, r3, r6
  405186:	4628      	mov	r0, r5
  405188:	f046 0601 	orr.w	r6, r6, #1
  40518c:	f042 0501 	orr.w	r5, r2, #1
  405190:	605e      	str	r6, [r3, #4]
  405192:	f8c8 c00c 	str.w	ip, [r8, #12]
  405196:	f8cc 8008 	str.w	r8, [ip, #8]
  40519a:	617c      	str	r4, [r7, #20]
  40519c:	613c      	str	r4, [r7, #16]
  40519e:	f8c4 e00c 	str.w	lr, [r4, #12]
  4051a2:	f8c4 e008 	str.w	lr, [r4, #8]
  4051a6:	6065      	str	r5, [r4, #4]
  4051a8:	505a      	str	r2, [r3, r1]
  4051aa:	f000 fafb 	bl	4057a4 <__malloc_unlock>
  4051ae:	9b00      	ldr	r3, [sp, #0]
  4051b0:	f103 0408 	add.w	r4, r3, #8
  4051b4:	e01e      	b.n	4051f4 <_malloc_r+0x18c>
  4051b6:	2910      	cmp	r1, #16
  4051b8:	d820      	bhi.n	4051fc <_malloc_r+0x194>
  4051ba:	f000 faed 	bl	405798 <__malloc_lock>
  4051be:	2610      	movs	r6, #16
  4051c0:	2318      	movs	r3, #24
  4051c2:	2002      	movs	r0, #2
  4051c4:	4f79      	ldr	r7, [pc, #484]	; (4053ac <_malloc_r+0x344>)
  4051c6:	443b      	add	r3, r7
  4051c8:	f1a3 0208 	sub.w	r2, r3, #8
  4051cc:	685c      	ldr	r4, [r3, #4]
  4051ce:	4294      	cmp	r4, r2
  4051d0:	f000 813d 	beq.w	40544e <_malloc_r+0x3e6>
  4051d4:	6863      	ldr	r3, [r4, #4]
  4051d6:	68e1      	ldr	r1, [r4, #12]
  4051d8:	68a6      	ldr	r6, [r4, #8]
  4051da:	f023 0303 	bic.w	r3, r3, #3
  4051de:	4423      	add	r3, r4
  4051e0:	4628      	mov	r0, r5
  4051e2:	685a      	ldr	r2, [r3, #4]
  4051e4:	60f1      	str	r1, [r6, #12]
  4051e6:	f042 0201 	orr.w	r2, r2, #1
  4051ea:	608e      	str	r6, [r1, #8]
  4051ec:	605a      	str	r2, [r3, #4]
  4051ee:	f000 fad9 	bl	4057a4 <__malloc_unlock>
  4051f2:	3408      	adds	r4, #8
  4051f4:	4620      	mov	r0, r4
  4051f6:	b003      	add	sp, #12
  4051f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051fc:	2400      	movs	r4, #0
  4051fe:	230c      	movs	r3, #12
  405200:	4620      	mov	r0, r4
  405202:	602b      	str	r3, [r5, #0]
  405204:	b003      	add	sp, #12
  405206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40520a:	2040      	movs	r0, #64	; 0x40
  40520c:	f44f 7300 	mov.w	r3, #512	; 0x200
  405210:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405214:	e74a      	b.n	4050ac <_malloc_r+0x44>
  405216:	4423      	add	r3, r4
  405218:	68e1      	ldr	r1, [r4, #12]
  40521a:	685a      	ldr	r2, [r3, #4]
  40521c:	68a6      	ldr	r6, [r4, #8]
  40521e:	f042 0201 	orr.w	r2, r2, #1
  405222:	60f1      	str	r1, [r6, #12]
  405224:	4628      	mov	r0, r5
  405226:	608e      	str	r6, [r1, #8]
  405228:	605a      	str	r2, [r3, #4]
  40522a:	f000 fabb 	bl	4057a4 <__malloc_unlock>
  40522e:	3408      	adds	r4, #8
  405230:	4620      	mov	r0, r4
  405232:	b003      	add	sp, #12
  405234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405238:	4423      	add	r3, r4
  40523a:	4628      	mov	r0, r5
  40523c:	685a      	ldr	r2, [r3, #4]
  40523e:	f042 0201 	orr.w	r2, r2, #1
  405242:	605a      	str	r2, [r3, #4]
  405244:	f000 faae 	bl	4057a4 <__malloc_unlock>
  405248:	3408      	adds	r4, #8
  40524a:	4620      	mov	r0, r4
  40524c:	b003      	add	sp, #12
  40524e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405252:	68bc      	ldr	r4, [r7, #8]
  405254:	6863      	ldr	r3, [r4, #4]
  405256:	f023 0803 	bic.w	r8, r3, #3
  40525a:	45b0      	cmp	r8, r6
  40525c:	d304      	bcc.n	405268 <_malloc_r+0x200>
  40525e:	eba8 0306 	sub.w	r3, r8, r6
  405262:	2b0f      	cmp	r3, #15
  405264:	f300 8085 	bgt.w	405372 <_malloc_r+0x30a>
  405268:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4053c4 <_malloc_r+0x35c>
  40526c:	4b50      	ldr	r3, [pc, #320]	; (4053b0 <_malloc_r+0x348>)
  40526e:	f8d9 2000 	ldr.w	r2, [r9]
  405272:	681b      	ldr	r3, [r3, #0]
  405274:	3201      	adds	r2, #1
  405276:	4433      	add	r3, r6
  405278:	eb04 0a08 	add.w	sl, r4, r8
  40527c:	f000 8155 	beq.w	40552a <_malloc_r+0x4c2>
  405280:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405284:	330f      	adds	r3, #15
  405286:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40528a:	f02b 0b0f 	bic.w	fp, fp, #15
  40528e:	4659      	mov	r1, fp
  405290:	4628      	mov	r0, r5
  405292:	f000 fa8d 	bl	4057b0 <_sbrk_r>
  405296:	1c41      	adds	r1, r0, #1
  405298:	4602      	mov	r2, r0
  40529a:	f000 80fc 	beq.w	405496 <_malloc_r+0x42e>
  40529e:	4582      	cmp	sl, r0
  4052a0:	f200 80f7 	bhi.w	405492 <_malloc_r+0x42a>
  4052a4:	4b43      	ldr	r3, [pc, #268]	; (4053b4 <_malloc_r+0x34c>)
  4052a6:	6819      	ldr	r1, [r3, #0]
  4052a8:	4459      	add	r1, fp
  4052aa:	6019      	str	r1, [r3, #0]
  4052ac:	f000 814d 	beq.w	40554a <_malloc_r+0x4e2>
  4052b0:	f8d9 0000 	ldr.w	r0, [r9]
  4052b4:	3001      	adds	r0, #1
  4052b6:	bf1b      	ittet	ne
  4052b8:	eba2 0a0a 	subne.w	sl, r2, sl
  4052bc:	4451      	addne	r1, sl
  4052be:	f8c9 2000 	streq.w	r2, [r9]
  4052c2:	6019      	strne	r1, [r3, #0]
  4052c4:	f012 0107 	ands.w	r1, r2, #7
  4052c8:	f000 8115 	beq.w	4054f6 <_malloc_r+0x48e>
  4052cc:	f1c1 0008 	rsb	r0, r1, #8
  4052d0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4052d4:	4402      	add	r2, r0
  4052d6:	3108      	adds	r1, #8
  4052d8:	eb02 090b 	add.w	r9, r2, fp
  4052dc:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4052e0:	eba1 0909 	sub.w	r9, r1, r9
  4052e4:	4649      	mov	r1, r9
  4052e6:	4628      	mov	r0, r5
  4052e8:	9301      	str	r3, [sp, #4]
  4052ea:	9200      	str	r2, [sp, #0]
  4052ec:	f000 fa60 	bl	4057b0 <_sbrk_r>
  4052f0:	1c43      	adds	r3, r0, #1
  4052f2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4052f6:	f000 8143 	beq.w	405580 <_malloc_r+0x518>
  4052fa:	1a80      	subs	r0, r0, r2
  4052fc:	4448      	add	r0, r9
  4052fe:	f040 0001 	orr.w	r0, r0, #1
  405302:	6819      	ldr	r1, [r3, #0]
  405304:	60ba      	str	r2, [r7, #8]
  405306:	4449      	add	r1, r9
  405308:	42bc      	cmp	r4, r7
  40530a:	6050      	str	r0, [r2, #4]
  40530c:	6019      	str	r1, [r3, #0]
  40530e:	d017      	beq.n	405340 <_malloc_r+0x2d8>
  405310:	f1b8 0f0f 	cmp.w	r8, #15
  405314:	f240 80fb 	bls.w	40550e <_malloc_r+0x4a6>
  405318:	6860      	ldr	r0, [r4, #4]
  40531a:	f1a8 020c 	sub.w	r2, r8, #12
  40531e:	f022 0207 	bic.w	r2, r2, #7
  405322:	eb04 0e02 	add.w	lr, r4, r2
  405326:	f000 0001 	and.w	r0, r0, #1
  40532a:	f04f 0c05 	mov.w	ip, #5
  40532e:	4310      	orrs	r0, r2
  405330:	2a0f      	cmp	r2, #15
  405332:	6060      	str	r0, [r4, #4]
  405334:	f8ce c004 	str.w	ip, [lr, #4]
  405338:	f8ce c008 	str.w	ip, [lr, #8]
  40533c:	f200 8117 	bhi.w	40556e <_malloc_r+0x506>
  405340:	4b1d      	ldr	r3, [pc, #116]	; (4053b8 <_malloc_r+0x350>)
  405342:	68bc      	ldr	r4, [r7, #8]
  405344:	681a      	ldr	r2, [r3, #0]
  405346:	4291      	cmp	r1, r2
  405348:	bf88      	it	hi
  40534a:	6019      	strhi	r1, [r3, #0]
  40534c:	4b1b      	ldr	r3, [pc, #108]	; (4053bc <_malloc_r+0x354>)
  40534e:	681a      	ldr	r2, [r3, #0]
  405350:	4291      	cmp	r1, r2
  405352:	6862      	ldr	r2, [r4, #4]
  405354:	bf88      	it	hi
  405356:	6019      	strhi	r1, [r3, #0]
  405358:	f022 0203 	bic.w	r2, r2, #3
  40535c:	4296      	cmp	r6, r2
  40535e:	eba2 0306 	sub.w	r3, r2, r6
  405362:	d801      	bhi.n	405368 <_malloc_r+0x300>
  405364:	2b0f      	cmp	r3, #15
  405366:	dc04      	bgt.n	405372 <_malloc_r+0x30a>
  405368:	4628      	mov	r0, r5
  40536a:	f000 fa1b 	bl	4057a4 <__malloc_unlock>
  40536e:	2400      	movs	r4, #0
  405370:	e740      	b.n	4051f4 <_malloc_r+0x18c>
  405372:	19a2      	adds	r2, r4, r6
  405374:	f043 0301 	orr.w	r3, r3, #1
  405378:	f046 0601 	orr.w	r6, r6, #1
  40537c:	6066      	str	r6, [r4, #4]
  40537e:	4628      	mov	r0, r5
  405380:	60ba      	str	r2, [r7, #8]
  405382:	6053      	str	r3, [r2, #4]
  405384:	f000 fa0e 	bl	4057a4 <__malloc_unlock>
  405388:	3408      	adds	r4, #8
  40538a:	4620      	mov	r0, r4
  40538c:	b003      	add	sp, #12
  40538e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405392:	2b14      	cmp	r3, #20
  405394:	d971      	bls.n	40547a <_malloc_r+0x412>
  405396:	2b54      	cmp	r3, #84	; 0x54
  405398:	f200 80a3 	bhi.w	4054e2 <_malloc_r+0x47a>
  40539c:	0b33      	lsrs	r3, r6, #12
  40539e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4053a2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4053a6:	00c3      	lsls	r3, r0, #3
  4053a8:	e680      	b.n	4050ac <_malloc_r+0x44>
  4053aa:	bf00      	nop
  4053ac:	20400440 	.word	0x20400440
  4053b0:	20400bc8 	.word	0x20400bc8
  4053b4:	20400b98 	.word	0x20400b98
  4053b8:	20400bc0 	.word	0x20400bc0
  4053bc:	20400bc4 	.word	0x20400bc4
  4053c0:	20400448 	.word	0x20400448
  4053c4:	20400848 	.word	0x20400848
  4053c8:	0a5a      	lsrs	r2, r3, #9
  4053ca:	2a04      	cmp	r2, #4
  4053cc:	d95b      	bls.n	405486 <_malloc_r+0x41e>
  4053ce:	2a14      	cmp	r2, #20
  4053d0:	f200 80ae 	bhi.w	405530 <_malloc_r+0x4c8>
  4053d4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4053d8:	00c9      	lsls	r1, r1, #3
  4053da:	325b      	adds	r2, #91	; 0x5b
  4053dc:	eb07 0c01 	add.w	ip, r7, r1
  4053e0:	5879      	ldr	r1, [r7, r1]
  4053e2:	f1ac 0c08 	sub.w	ip, ip, #8
  4053e6:	458c      	cmp	ip, r1
  4053e8:	f000 8088 	beq.w	4054fc <_malloc_r+0x494>
  4053ec:	684a      	ldr	r2, [r1, #4]
  4053ee:	f022 0203 	bic.w	r2, r2, #3
  4053f2:	4293      	cmp	r3, r2
  4053f4:	d273      	bcs.n	4054de <_malloc_r+0x476>
  4053f6:	6889      	ldr	r1, [r1, #8]
  4053f8:	458c      	cmp	ip, r1
  4053fa:	d1f7      	bne.n	4053ec <_malloc_r+0x384>
  4053fc:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405400:	687b      	ldr	r3, [r7, #4]
  405402:	60e2      	str	r2, [r4, #12]
  405404:	f8c4 c008 	str.w	ip, [r4, #8]
  405408:	6094      	str	r4, [r2, #8]
  40540a:	f8cc 400c 	str.w	r4, [ip, #12]
  40540e:	e68f      	b.n	405130 <_malloc_r+0xc8>
  405410:	19a1      	adds	r1, r4, r6
  405412:	f046 0c01 	orr.w	ip, r6, #1
  405416:	f042 0601 	orr.w	r6, r2, #1
  40541a:	f8c4 c004 	str.w	ip, [r4, #4]
  40541e:	4628      	mov	r0, r5
  405420:	6179      	str	r1, [r7, #20]
  405422:	6139      	str	r1, [r7, #16]
  405424:	f8c1 e00c 	str.w	lr, [r1, #12]
  405428:	f8c1 e008 	str.w	lr, [r1, #8]
  40542c:	604e      	str	r6, [r1, #4]
  40542e:	50e2      	str	r2, [r4, r3]
  405430:	f000 f9b8 	bl	4057a4 <__malloc_unlock>
  405434:	3408      	adds	r4, #8
  405436:	e6dd      	b.n	4051f4 <_malloc_r+0x18c>
  405438:	687b      	ldr	r3, [r7, #4]
  40543a:	e679      	b.n	405130 <_malloc_r+0xc8>
  40543c:	f108 0801 	add.w	r8, r8, #1
  405440:	f018 0f03 	tst.w	r8, #3
  405444:	f10c 0c08 	add.w	ip, ip, #8
  405448:	f47f ae85 	bne.w	405156 <_malloc_r+0xee>
  40544c:	e02d      	b.n	4054aa <_malloc_r+0x442>
  40544e:	68dc      	ldr	r4, [r3, #12]
  405450:	42a3      	cmp	r3, r4
  405452:	bf08      	it	eq
  405454:	3002      	addeq	r0, #2
  405456:	f43f ae3e 	beq.w	4050d6 <_malloc_r+0x6e>
  40545a:	e6bb      	b.n	4051d4 <_malloc_r+0x16c>
  40545c:	4419      	add	r1, r3
  40545e:	461c      	mov	r4, r3
  405460:	684a      	ldr	r2, [r1, #4]
  405462:	68db      	ldr	r3, [r3, #12]
  405464:	f854 6f08 	ldr.w	r6, [r4, #8]!
  405468:	f042 0201 	orr.w	r2, r2, #1
  40546c:	604a      	str	r2, [r1, #4]
  40546e:	4628      	mov	r0, r5
  405470:	60f3      	str	r3, [r6, #12]
  405472:	609e      	str	r6, [r3, #8]
  405474:	f000 f996 	bl	4057a4 <__malloc_unlock>
  405478:	e6bc      	b.n	4051f4 <_malloc_r+0x18c>
  40547a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40547e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405482:	00c3      	lsls	r3, r0, #3
  405484:	e612      	b.n	4050ac <_malloc_r+0x44>
  405486:	099a      	lsrs	r2, r3, #6
  405488:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40548c:	00c9      	lsls	r1, r1, #3
  40548e:	3238      	adds	r2, #56	; 0x38
  405490:	e7a4      	b.n	4053dc <_malloc_r+0x374>
  405492:	42bc      	cmp	r4, r7
  405494:	d054      	beq.n	405540 <_malloc_r+0x4d8>
  405496:	68bc      	ldr	r4, [r7, #8]
  405498:	6862      	ldr	r2, [r4, #4]
  40549a:	f022 0203 	bic.w	r2, r2, #3
  40549e:	e75d      	b.n	40535c <_malloc_r+0x2f4>
  4054a0:	f859 3908 	ldr.w	r3, [r9], #-8
  4054a4:	4599      	cmp	r9, r3
  4054a6:	f040 8086 	bne.w	4055b6 <_malloc_r+0x54e>
  4054aa:	f010 0f03 	tst.w	r0, #3
  4054ae:	f100 30ff 	add.w	r0, r0, #4294967295
  4054b2:	d1f5      	bne.n	4054a0 <_malloc_r+0x438>
  4054b4:	687b      	ldr	r3, [r7, #4]
  4054b6:	ea23 0304 	bic.w	r3, r3, r4
  4054ba:	607b      	str	r3, [r7, #4]
  4054bc:	0064      	lsls	r4, r4, #1
  4054be:	429c      	cmp	r4, r3
  4054c0:	f63f aec7 	bhi.w	405252 <_malloc_r+0x1ea>
  4054c4:	2c00      	cmp	r4, #0
  4054c6:	f43f aec4 	beq.w	405252 <_malloc_r+0x1ea>
  4054ca:	421c      	tst	r4, r3
  4054cc:	4640      	mov	r0, r8
  4054ce:	f47f ae3e 	bne.w	40514e <_malloc_r+0xe6>
  4054d2:	0064      	lsls	r4, r4, #1
  4054d4:	421c      	tst	r4, r3
  4054d6:	f100 0004 	add.w	r0, r0, #4
  4054da:	d0fa      	beq.n	4054d2 <_malloc_r+0x46a>
  4054dc:	e637      	b.n	40514e <_malloc_r+0xe6>
  4054de:	468c      	mov	ip, r1
  4054e0:	e78c      	b.n	4053fc <_malloc_r+0x394>
  4054e2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4054e6:	d815      	bhi.n	405514 <_malloc_r+0x4ac>
  4054e8:	0bf3      	lsrs	r3, r6, #15
  4054ea:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4054ee:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4054f2:	00c3      	lsls	r3, r0, #3
  4054f4:	e5da      	b.n	4050ac <_malloc_r+0x44>
  4054f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4054fa:	e6ed      	b.n	4052d8 <_malloc_r+0x270>
  4054fc:	687b      	ldr	r3, [r7, #4]
  4054fe:	1092      	asrs	r2, r2, #2
  405500:	2101      	movs	r1, #1
  405502:	fa01 f202 	lsl.w	r2, r1, r2
  405506:	4313      	orrs	r3, r2
  405508:	607b      	str	r3, [r7, #4]
  40550a:	4662      	mov	r2, ip
  40550c:	e779      	b.n	405402 <_malloc_r+0x39a>
  40550e:	2301      	movs	r3, #1
  405510:	6053      	str	r3, [r2, #4]
  405512:	e729      	b.n	405368 <_malloc_r+0x300>
  405514:	f240 5254 	movw	r2, #1364	; 0x554
  405518:	4293      	cmp	r3, r2
  40551a:	d822      	bhi.n	405562 <_malloc_r+0x4fa>
  40551c:	0cb3      	lsrs	r3, r6, #18
  40551e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  405522:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  405526:	00c3      	lsls	r3, r0, #3
  405528:	e5c0      	b.n	4050ac <_malloc_r+0x44>
  40552a:	f103 0b10 	add.w	fp, r3, #16
  40552e:	e6ae      	b.n	40528e <_malloc_r+0x226>
  405530:	2a54      	cmp	r2, #84	; 0x54
  405532:	d829      	bhi.n	405588 <_malloc_r+0x520>
  405534:	0b1a      	lsrs	r2, r3, #12
  405536:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40553a:	00c9      	lsls	r1, r1, #3
  40553c:	326e      	adds	r2, #110	; 0x6e
  40553e:	e74d      	b.n	4053dc <_malloc_r+0x374>
  405540:	4b20      	ldr	r3, [pc, #128]	; (4055c4 <_malloc_r+0x55c>)
  405542:	6819      	ldr	r1, [r3, #0]
  405544:	4459      	add	r1, fp
  405546:	6019      	str	r1, [r3, #0]
  405548:	e6b2      	b.n	4052b0 <_malloc_r+0x248>
  40554a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40554e:	2800      	cmp	r0, #0
  405550:	f47f aeae 	bne.w	4052b0 <_malloc_r+0x248>
  405554:	eb08 030b 	add.w	r3, r8, fp
  405558:	68ba      	ldr	r2, [r7, #8]
  40555a:	f043 0301 	orr.w	r3, r3, #1
  40555e:	6053      	str	r3, [r2, #4]
  405560:	e6ee      	b.n	405340 <_malloc_r+0x2d8>
  405562:	207f      	movs	r0, #127	; 0x7f
  405564:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  405568:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40556c:	e59e      	b.n	4050ac <_malloc_r+0x44>
  40556e:	f104 0108 	add.w	r1, r4, #8
  405572:	4628      	mov	r0, r5
  405574:	9300      	str	r3, [sp, #0]
  405576:	f001 fbcd 	bl	406d14 <_free_r>
  40557a:	9b00      	ldr	r3, [sp, #0]
  40557c:	6819      	ldr	r1, [r3, #0]
  40557e:	e6df      	b.n	405340 <_malloc_r+0x2d8>
  405580:	2001      	movs	r0, #1
  405582:	f04f 0900 	mov.w	r9, #0
  405586:	e6bc      	b.n	405302 <_malloc_r+0x29a>
  405588:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40558c:	d805      	bhi.n	40559a <_malloc_r+0x532>
  40558e:	0bda      	lsrs	r2, r3, #15
  405590:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405594:	00c9      	lsls	r1, r1, #3
  405596:	3277      	adds	r2, #119	; 0x77
  405598:	e720      	b.n	4053dc <_malloc_r+0x374>
  40559a:	f240 5154 	movw	r1, #1364	; 0x554
  40559e:	428a      	cmp	r2, r1
  4055a0:	d805      	bhi.n	4055ae <_malloc_r+0x546>
  4055a2:	0c9a      	lsrs	r2, r3, #18
  4055a4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4055a8:	00c9      	lsls	r1, r1, #3
  4055aa:	327c      	adds	r2, #124	; 0x7c
  4055ac:	e716      	b.n	4053dc <_malloc_r+0x374>
  4055ae:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4055b2:	227e      	movs	r2, #126	; 0x7e
  4055b4:	e712      	b.n	4053dc <_malloc_r+0x374>
  4055b6:	687b      	ldr	r3, [r7, #4]
  4055b8:	e780      	b.n	4054bc <_malloc_r+0x454>
  4055ba:	08f0      	lsrs	r0, r6, #3
  4055bc:	f106 0308 	add.w	r3, r6, #8
  4055c0:	e600      	b.n	4051c4 <_malloc_r+0x15c>
  4055c2:	bf00      	nop
  4055c4:	20400b98 	.word	0x20400b98

004055c8 <memcpy>:
  4055c8:	4684      	mov	ip, r0
  4055ca:	ea41 0300 	orr.w	r3, r1, r0
  4055ce:	f013 0303 	ands.w	r3, r3, #3
  4055d2:	d16d      	bne.n	4056b0 <memcpy+0xe8>
  4055d4:	3a40      	subs	r2, #64	; 0x40
  4055d6:	d341      	bcc.n	40565c <memcpy+0x94>
  4055d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4055dc:	f840 3b04 	str.w	r3, [r0], #4
  4055e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4055e4:	f840 3b04 	str.w	r3, [r0], #4
  4055e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4055ec:	f840 3b04 	str.w	r3, [r0], #4
  4055f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4055f4:	f840 3b04 	str.w	r3, [r0], #4
  4055f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4055fc:	f840 3b04 	str.w	r3, [r0], #4
  405600:	f851 3b04 	ldr.w	r3, [r1], #4
  405604:	f840 3b04 	str.w	r3, [r0], #4
  405608:	f851 3b04 	ldr.w	r3, [r1], #4
  40560c:	f840 3b04 	str.w	r3, [r0], #4
  405610:	f851 3b04 	ldr.w	r3, [r1], #4
  405614:	f840 3b04 	str.w	r3, [r0], #4
  405618:	f851 3b04 	ldr.w	r3, [r1], #4
  40561c:	f840 3b04 	str.w	r3, [r0], #4
  405620:	f851 3b04 	ldr.w	r3, [r1], #4
  405624:	f840 3b04 	str.w	r3, [r0], #4
  405628:	f851 3b04 	ldr.w	r3, [r1], #4
  40562c:	f840 3b04 	str.w	r3, [r0], #4
  405630:	f851 3b04 	ldr.w	r3, [r1], #4
  405634:	f840 3b04 	str.w	r3, [r0], #4
  405638:	f851 3b04 	ldr.w	r3, [r1], #4
  40563c:	f840 3b04 	str.w	r3, [r0], #4
  405640:	f851 3b04 	ldr.w	r3, [r1], #4
  405644:	f840 3b04 	str.w	r3, [r0], #4
  405648:	f851 3b04 	ldr.w	r3, [r1], #4
  40564c:	f840 3b04 	str.w	r3, [r0], #4
  405650:	f851 3b04 	ldr.w	r3, [r1], #4
  405654:	f840 3b04 	str.w	r3, [r0], #4
  405658:	3a40      	subs	r2, #64	; 0x40
  40565a:	d2bd      	bcs.n	4055d8 <memcpy+0x10>
  40565c:	3230      	adds	r2, #48	; 0x30
  40565e:	d311      	bcc.n	405684 <memcpy+0xbc>
  405660:	f851 3b04 	ldr.w	r3, [r1], #4
  405664:	f840 3b04 	str.w	r3, [r0], #4
  405668:	f851 3b04 	ldr.w	r3, [r1], #4
  40566c:	f840 3b04 	str.w	r3, [r0], #4
  405670:	f851 3b04 	ldr.w	r3, [r1], #4
  405674:	f840 3b04 	str.w	r3, [r0], #4
  405678:	f851 3b04 	ldr.w	r3, [r1], #4
  40567c:	f840 3b04 	str.w	r3, [r0], #4
  405680:	3a10      	subs	r2, #16
  405682:	d2ed      	bcs.n	405660 <memcpy+0x98>
  405684:	320c      	adds	r2, #12
  405686:	d305      	bcc.n	405694 <memcpy+0xcc>
  405688:	f851 3b04 	ldr.w	r3, [r1], #4
  40568c:	f840 3b04 	str.w	r3, [r0], #4
  405690:	3a04      	subs	r2, #4
  405692:	d2f9      	bcs.n	405688 <memcpy+0xc0>
  405694:	3204      	adds	r2, #4
  405696:	d008      	beq.n	4056aa <memcpy+0xe2>
  405698:	07d2      	lsls	r2, r2, #31
  40569a:	bf1c      	itt	ne
  40569c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4056a0:	f800 3b01 	strbne.w	r3, [r0], #1
  4056a4:	d301      	bcc.n	4056aa <memcpy+0xe2>
  4056a6:	880b      	ldrh	r3, [r1, #0]
  4056a8:	8003      	strh	r3, [r0, #0]
  4056aa:	4660      	mov	r0, ip
  4056ac:	4770      	bx	lr
  4056ae:	bf00      	nop
  4056b0:	2a08      	cmp	r2, #8
  4056b2:	d313      	bcc.n	4056dc <memcpy+0x114>
  4056b4:	078b      	lsls	r3, r1, #30
  4056b6:	d08d      	beq.n	4055d4 <memcpy+0xc>
  4056b8:	f010 0303 	ands.w	r3, r0, #3
  4056bc:	d08a      	beq.n	4055d4 <memcpy+0xc>
  4056be:	f1c3 0304 	rsb	r3, r3, #4
  4056c2:	1ad2      	subs	r2, r2, r3
  4056c4:	07db      	lsls	r3, r3, #31
  4056c6:	bf1c      	itt	ne
  4056c8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4056cc:	f800 3b01 	strbne.w	r3, [r0], #1
  4056d0:	d380      	bcc.n	4055d4 <memcpy+0xc>
  4056d2:	f831 3b02 	ldrh.w	r3, [r1], #2
  4056d6:	f820 3b02 	strh.w	r3, [r0], #2
  4056da:	e77b      	b.n	4055d4 <memcpy+0xc>
  4056dc:	3a04      	subs	r2, #4
  4056de:	d3d9      	bcc.n	405694 <memcpy+0xcc>
  4056e0:	3a01      	subs	r2, #1
  4056e2:	f811 3b01 	ldrb.w	r3, [r1], #1
  4056e6:	f800 3b01 	strb.w	r3, [r0], #1
  4056ea:	d2f9      	bcs.n	4056e0 <memcpy+0x118>
  4056ec:	780b      	ldrb	r3, [r1, #0]
  4056ee:	7003      	strb	r3, [r0, #0]
  4056f0:	784b      	ldrb	r3, [r1, #1]
  4056f2:	7043      	strb	r3, [r0, #1]
  4056f4:	788b      	ldrb	r3, [r1, #2]
  4056f6:	7083      	strb	r3, [r0, #2]
  4056f8:	4660      	mov	r0, ip
  4056fa:	4770      	bx	lr

004056fc <memset>:
  4056fc:	b470      	push	{r4, r5, r6}
  4056fe:	0786      	lsls	r6, r0, #30
  405700:	d046      	beq.n	405790 <memset+0x94>
  405702:	1e54      	subs	r4, r2, #1
  405704:	2a00      	cmp	r2, #0
  405706:	d041      	beq.n	40578c <memset+0x90>
  405708:	b2ca      	uxtb	r2, r1
  40570a:	4603      	mov	r3, r0
  40570c:	e002      	b.n	405714 <memset+0x18>
  40570e:	f114 34ff 	adds.w	r4, r4, #4294967295
  405712:	d33b      	bcc.n	40578c <memset+0x90>
  405714:	f803 2b01 	strb.w	r2, [r3], #1
  405718:	079d      	lsls	r5, r3, #30
  40571a:	d1f8      	bne.n	40570e <memset+0x12>
  40571c:	2c03      	cmp	r4, #3
  40571e:	d92e      	bls.n	40577e <memset+0x82>
  405720:	b2cd      	uxtb	r5, r1
  405722:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  405726:	2c0f      	cmp	r4, #15
  405728:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40572c:	d919      	bls.n	405762 <memset+0x66>
  40572e:	f103 0210 	add.w	r2, r3, #16
  405732:	4626      	mov	r6, r4
  405734:	3e10      	subs	r6, #16
  405736:	2e0f      	cmp	r6, #15
  405738:	f842 5c10 	str.w	r5, [r2, #-16]
  40573c:	f842 5c0c 	str.w	r5, [r2, #-12]
  405740:	f842 5c08 	str.w	r5, [r2, #-8]
  405744:	f842 5c04 	str.w	r5, [r2, #-4]
  405748:	f102 0210 	add.w	r2, r2, #16
  40574c:	d8f2      	bhi.n	405734 <memset+0x38>
  40574e:	f1a4 0210 	sub.w	r2, r4, #16
  405752:	f022 020f 	bic.w	r2, r2, #15
  405756:	f004 040f 	and.w	r4, r4, #15
  40575a:	3210      	adds	r2, #16
  40575c:	2c03      	cmp	r4, #3
  40575e:	4413      	add	r3, r2
  405760:	d90d      	bls.n	40577e <memset+0x82>
  405762:	461e      	mov	r6, r3
  405764:	4622      	mov	r2, r4
  405766:	3a04      	subs	r2, #4
  405768:	2a03      	cmp	r2, #3
  40576a:	f846 5b04 	str.w	r5, [r6], #4
  40576e:	d8fa      	bhi.n	405766 <memset+0x6a>
  405770:	1f22      	subs	r2, r4, #4
  405772:	f022 0203 	bic.w	r2, r2, #3
  405776:	3204      	adds	r2, #4
  405778:	4413      	add	r3, r2
  40577a:	f004 0403 	and.w	r4, r4, #3
  40577e:	b12c      	cbz	r4, 40578c <memset+0x90>
  405780:	b2c9      	uxtb	r1, r1
  405782:	441c      	add	r4, r3
  405784:	f803 1b01 	strb.w	r1, [r3], #1
  405788:	429c      	cmp	r4, r3
  40578a:	d1fb      	bne.n	405784 <memset+0x88>
  40578c:	bc70      	pop	{r4, r5, r6}
  40578e:	4770      	bx	lr
  405790:	4614      	mov	r4, r2
  405792:	4603      	mov	r3, r0
  405794:	e7c2      	b.n	40571c <memset+0x20>
  405796:	bf00      	nop

00405798 <__malloc_lock>:
  405798:	4801      	ldr	r0, [pc, #4]	; (4057a0 <__malloc_lock+0x8>)
  40579a:	f001 bd55 	b.w	407248 <__retarget_lock_acquire_recursive>
  40579e:	bf00      	nop
  4057a0:	20400c2c 	.word	0x20400c2c

004057a4 <__malloc_unlock>:
  4057a4:	4801      	ldr	r0, [pc, #4]	; (4057ac <__malloc_unlock+0x8>)
  4057a6:	f001 bd51 	b.w	40724c <__retarget_lock_release_recursive>
  4057aa:	bf00      	nop
  4057ac:	20400c2c 	.word	0x20400c2c

004057b0 <_sbrk_r>:
  4057b0:	b538      	push	{r3, r4, r5, lr}
  4057b2:	4c07      	ldr	r4, [pc, #28]	; (4057d0 <_sbrk_r+0x20>)
  4057b4:	2300      	movs	r3, #0
  4057b6:	4605      	mov	r5, r0
  4057b8:	4608      	mov	r0, r1
  4057ba:	6023      	str	r3, [r4, #0]
  4057bc:	f7fb fffa 	bl	4017b4 <_sbrk>
  4057c0:	1c43      	adds	r3, r0, #1
  4057c2:	d000      	beq.n	4057c6 <_sbrk_r+0x16>
  4057c4:	bd38      	pop	{r3, r4, r5, pc}
  4057c6:	6823      	ldr	r3, [r4, #0]
  4057c8:	2b00      	cmp	r3, #0
  4057ca:	d0fb      	beq.n	4057c4 <_sbrk_r+0x14>
  4057cc:	602b      	str	r3, [r5, #0]
  4057ce:	bd38      	pop	{r3, r4, r5, pc}
  4057d0:	20400c40 	.word	0x20400c40

004057d4 <setbuf>:
  4057d4:	2900      	cmp	r1, #0
  4057d6:	bf0c      	ite	eq
  4057d8:	2202      	moveq	r2, #2
  4057da:	2200      	movne	r2, #0
  4057dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4057e0:	f000 b800 	b.w	4057e4 <setvbuf>

004057e4 <setvbuf>:
  4057e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4057e8:	4c61      	ldr	r4, [pc, #388]	; (405970 <setvbuf+0x18c>)
  4057ea:	6825      	ldr	r5, [r4, #0]
  4057ec:	b083      	sub	sp, #12
  4057ee:	4604      	mov	r4, r0
  4057f0:	460f      	mov	r7, r1
  4057f2:	4690      	mov	r8, r2
  4057f4:	461e      	mov	r6, r3
  4057f6:	b115      	cbz	r5, 4057fe <setvbuf+0x1a>
  4057f8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4057fa:	2b00      	cmp	r3, #0
  4057fc:	d064      	beq.n	4058c8 <setvbuf+0xe4>
  4057fe:	f1b8 0f02 	cmp.w	r8, #2
  405802:	d006      	beq.n	405812 <setvbuf+0x2e>
  405804:	f1b8 0f01 	cmp.w	r8, #1
  405808:	f200 809f 	bhi.w	40594a <setvbuf+0x166>
  40580c:	2e00      	cmp	r6, #0
  40580e:	f2c0 809c 	blt.w	40594a <setvbuf+0x166>
  405812:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405814:	07d8      	lsls	r0, r3, #31
  405816:	d534      	bpl.n	405882 <setvbuf+0x9e>
  405818:	4621      	mov	r1, r4
  40581a:	4628      	mov	r0, r5
  40581c:	f001 f8fc 	bl	406a18 <_fflush_r>
  405820:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405822:	b141      	cbz	r1, 405836 <setvbuf+0x52>
  405824:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405828:	4299      	cmp	r1, r3
  40582a:	d002      	beq.n	405832 <setvbuf+0x4e>
  40582c:	4628      	mov	r0, r5
  40582e:	f001 fa71 	bl	406d14 <_free_r>
  405832:	2300      	movs	r3, #0
  405834:	6323      	str	r3, [r4, #48]	; 0x30
  405836:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40583a:	2200      	movs	r2, #0
  40583c:	61a2      	str	r2, [r4, #24]
  40583e:	6062      	str	r2, [r4, #4]
  405840:	061a      	lsls	r2, r3, #24
  405842:	d43a      	bmi.n	4058ba <setvbuf+0xd6>
  405844:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  405848:	f023 0303 	bic.w	r3, r3, #3
  40584c:	f1b8 0f02 	cmp.w	r8, #2
  405850:	81a3      	strh	r3, [r4, #12]
  405852:	d01d      	beq.n	405890 <setvbuf+0xac>
  405854:	ab01      	add	r3, sp, #4
  405856:	466a      	mov	r2, sp
  405858:	4621      	mov	r1, r4
  40585a:	4628      	mov	r0, r5
  40585c:	f001 fcf8 	bl	407250 <__swhatbuf_r>
  405860:	89a3      	ldrh	r3, [r4, #12]
  405862:	4318      	orrs	r0, r3
  405864:	81a0      	strh	r0, [r4, #12]
  405866:	2e00      	cmp	r6, #0
  405868:	d132      	bne.n	4058d0 <setvbuf+0xec>
  40586a:	9e00      	ldr	r6, [sp, #0]
  40586c:	4630      	mov	r0, r6
  40586e:	f7ff fbeb 	bl	405048 <malloc>
  405872:	4607      	mov	r7, r0
  405874:	2800      	cmp	r0, #0
  405876:	d06b      	beq.n	405950 <setvbuf+0x16c>
  405878:	89a3      	ldrh	r3, [r4, #12]
  40587a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40587e:	81a3      	strh	r3, [r4, #12]
  405880:	e028      	b.n	4058d4 <setvbuf+0xf0>
  405882:	89a3      	ldrh	r3, [r4, #12]
  405884:	0599      	lsls	r1, r3, #22
  405886:	d4c7      	bmi.n	405818 <setvbuf+0x34>
  405888:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40588a:	f001 fcdd 	bl	407248 <__retarget_lock_acquire_recursive>
  40588e:	e7c3      	b.n	405818 <setvbuf+0x34>
  405890:	2500      	movs	r5, #0
  405892:	6e61      	ldr	r1, [r4, #100]	; 0x64
  405894:	2600      	movs	r6, #0
  405896:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40589a:	f043 0302 	orr.w	r3, r3, #2
  40589e:	2001      	movs	r0, #1
  4058a0:	60a6      	str	r6, [r4, #8]
  4058a2:	07ce      	lsls	r6, r1, #31
  4058a4:	81a3      	strh	r3, [r4, #12]
  4058a6:	6022      	str	r2, [r4, #0]
  4058a8:	6122      	str	r2, [r4, #16]
  4058aa:	6160      	str	r0, [r4, #20]
  4058ac:	d401      	bmi.n	4058b2 <setvbuf+0xce>
  4058ae:	0598      	lsls	r0, r3, #22
  4058b0:	d53e      	bpl.n	405930 <setvbuf+0x14c>
  4058b2:	4628      	mov	r0, r5
  4058b4:	b003      	add	sp, #12
  4058b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4058ba:	6921      	ldr	r1, [r4, #16]
  4058bc:	4628      	mov	r0, r5
  4058be:	f001 fa29 	bl	406d14 <_free_r>
  4058c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4058c6:	e7bd      	b.n	405844 <setvbuf+0x60>
  4058c8:	4628      	mov	r0, r5
  4058ca:	f001 f8fd 	bl	406ac8 <__sinit>
  4058ce:	e796      	b.n	4057fe <setvbuf+0x1a>
  4058d0:	2f00      	cmp	r7, #0
  4058d2:	d0cb      	beq.n	40586c <setvbuf+0x88>
  4058d4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4058d6:	2b00      	cmp	r3, #0
  4058d8:	d033      	beq.n	405942 <setvbuf+0x15e>
  4058da:	9b00      	ldr	r3, [sp, #0]
  4058dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4058e0:	6027      	str	r7, [r4, #0]
  4058e2:	429e      	cmp	r6, r3
  4058e4:	bf1c      	itt	ne
  4058e6:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4058ea:	81a2      	strhne	r2, [r4, #12]
  4058ec:	f1b8 0f01 	cmp.w	r8, #1
  4058f0:	bf04      	itt	eq
  4058f2:	f042 0201 	orreq.w	r2, r2, #1
  4058f6:	81a2      	strheq	r2, [r4, #12]
  4058f8:	b292      	uxth	r2, r2
  4058fa:	f012 0308 	ands.w	r3, r2, #8
  4058fe:	6127      	str	r7, [r4, #16]
  405900:	6166      	str	r6, [r4, #20]
  405902:	d00e      	beq.n	405922 <setvbuf+0x13e>
  405904:	07d1      	lsls	r1, r2, #31
  405906:	d51a      	bpl.n	40593e <setvbuf+0x15a>
  405908:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40590a:	4276      	negs	r6, r6
  40590c:	2300      	movs	r3, #0
  40590e:	f015 0501 	ands.w	r5, r5, #1
  405912:	61a6      	str	r6, [r4, #24]
  405914:	60a3      	str	r3, [r4, #8]
  405916:	d009      	beq.n	40592c <setvbuf+0x148>
  405918:	2500      	movs	r5, #0
  40591a:	4628      	mov	r0, r5
  40591c:	b003      	add	sp, #12
  40591e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  405922:	60a3      	str	r3, [r4, #8]
  405924:	6e65      	ldr	r5, [r4, #100]	; 0x64
  405926:	f015 0501 	ands.w	r5, r5, #1
  40592a:	d1f5      	bne.n	405918 <setvbuf+0x134>
  40592c:	0593      	lsls	r3, r2, #22
  40592e:	d4c0      	bmi.n	4058b2 <setvbuf+0xce>
  405930:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405932:	f001 fc8b 	bl	40724c <__retarget_lock_release_recursive>
  405936:	4628      	mov	r0, r5
  405938:	b003      	add	sp, #12
  40593a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40593e:	60a6      	str	r6, [r4, #8]
  405940:	e7f0      	b.n	405924 <setvbuf+0x140>
  405942:	4628      	mov	r0, r5
  405944:	f001 f8c0 	bl	406ac8 <__sinit>
  405948:	e7c7      	b.n	4058da <setvbuf+0xf6>
  40594a:	f04f 35ff 	mov.w	r5, #4294967295
  40594e:	e7b0      	b.n	4058b2 <setvbuf+0xce>
  405950:	f8dd 9000 	ldr.w	r9, [sp]
  405954:	45b1      	cmp	r9, r6
  405956:	d004      	beq.n	405962 <setvbuf+0x17e>
  405958:	4648      	mov	r0, r9
  40595a:	f7ff fb75 	bl	405048 <malloc>
  40595e:	4607      	mov	r7, r0
  405960:	b920      	cbnz	r0, 40596c <setvbuf+0x188>
  405962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405966:	f04f 35ff 	mov.w	r5, #4294967295
  40596a:	e792      	b.n	405892 <setvbuf+0xae>
  40596c:	464e      	mov	r6, r9
  40596e:	e783      	b.n	405878 <setvbuf+0x94>
  405970:	20400014 	.word	0x20400014
	...

00405980 <strlen>:
  405980:	f890 f000 	pld	[r0]
  405984:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405988:	f020 0107 	bic.w	r1, r0, #7
  40598c:	f06f 0c00 	mvn.w	ip, #0
  405990:	f010 0407 	ands.w	r4, r0, #7
  405994:	f891 f020 	pld	[r1, #32]
  405998:	f040 8049 	bne.w	405a2e <strlen+0xae>
  40599c:	f04f 0400 	mov.w	r4, #0
  4059a0:	f06f 0007 	mvn.w	r0, #7
  4059a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4059a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4059ac:	f100 0008 	add.w	r0, r0, #8
  4059b0:	fa82 f24c 	uadd8	r2, r2, ip
  4059b4:	faa4 f28c 	sel	r2, r4, ip
  4059b8:	fa83 f34c 	uadd8	r3, r3, ip
  4059bc:	faa2 f38c 	sel	r3, r2, ip
  4059c0:	bb4b      	cbnz	r3, 405a16 <strlen+0x96>
  4059c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4059c6:	fa82 f24c 	uadd8	r2, r2, ip
  4059ca:	f100 0008 	add.w	r0, r0, #8
  4059ce:	faa4 f28c 	sel	r2, r4, ip
  4059d2:	fa83 f34c 	uadd8	r3, r3, ip
  4059d6:	faa2 f38c 	sel	r3, r2, ip
  4059da:	b9e3      	cbnz	r3, 405a16 <strlen+0x96>
  4059dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4059e0:	fa82 f24c 	uadd8	r2, r2, ip
  4059e4:	f100 0008 	add.w	r0, r0, #8
  4059e8:	faa4 f28c 	sel	r2, r4, ip
  4059ec:	fa83 f34c 	uadd8	r3, r3, ip
  4059f0:	faa2 f38c 	sel	r3, r2, ip
  4059f4:	b97b      	cbnz	r3, 405a16 <strlen+0x96>
  4059f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4059fa:	f101 0120 	add.w	r1, r1, #32
  4059fe:	fa82 f24c 	uadd8	r2, r2, ip
  405a02:	f100 0008 	add.w	r0, r0, #8
  405a06:	faa4 f28c 	sel	r2, r4, ip
  405a0a:	fa83 f34c 	uadd8	r3, r3, ip
  405a0e:	faa2 f38c 	sel	r3, r2, ip
  405a12:	2b00      	cmp	r3, #0
  405a14:	d0c6      	beq.n	4059a4 <strlen+0x24>
  405a16:	2a00      	cmp	r2, #0
  405a18:	bf04      	itt	eq
  405a1a:	3004      	addeq	r0, #4
  405a1c:	461a      	moveq	r2, r3
  405a1e:	ba12      	rev	r2, r2
  405a20:	fab2 f282 	clz	r2, r2
  405a24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405a28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  405a2c:	4770      	bx	lr
  405a2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405a32:	f004 0503 	and.w	r5, r4, #3
  405a36:	f1c4 0000 	rsb	r0, r4, #0
  405a3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  405a3e:	f014 0f04 	tst.w	r4, #4
  405a42:	f891 f040 	pld	[r1, #64]	; 0x40
  405a46:	fa0c f505 	lsl.w	r5, ip, r5
  405a4a:	ea62 0205 	orn	r2, r2, r5
  405a4e:	bf1c      	itt	ne
  405a50:	ea63 0305 	ornne	r3, r3, r5
  405a54:	4662      	movne	r2, ip
  405a56:	f04f 0400 	mov.w	r4, #0
  405a5a:	e7a9      	b.n	4059b0 <strlen+0x30>

00405a5c <__sprint_r.part.0>:
  405a5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405a60:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  405a62:	049c      	lsls	r4, r3, #18
  405a64:	4693      	mov	fp, r2
  405a66:	d52f      	bpl.n	405ac8 <__sprint_r.part.0+0x6c>
  405a68:	6893      	ldr	r3, [r2, #8]
  405a6a:	6812      	ldr	r2, [r2, #0]
  405a6c:	b353      	cbz	r3, 405ac4 <__sprint_r.part.0+0x68>
  405a6e:	460e      	mov	r6, r1
  405a70:	4607      	mov	r7, r0
  405a72:	f102 0908 	add.w	r9, r2, #8
  405a76:	e919 0420 	ldmdb	r9, {r5, sl}
  405a7a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  405a7e:	d017      	beq.n	405ab0 <__sprint_r.part.0+0x54>
  405a80:	3d04      	subs	r5, #4
  405a82:	2400      	movs	r4, #0
  405a84:	e001      	b.n	405a8a <__sprint_r.part.0+0x2e>
  405a86:	45a0      	cmp	r8, r4
  405a88:	d010      	beq.n	405aac <__sprint_r.part.0+0x50>
  405a8a:	4632      	mov	r2, r6
  405a8c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  405a90:	4638      	mov	r0, r7
  405a92:	f001 f8bb 	bl	406c0c <_fputwc_r>
  405a96:	1c43      	adds	r3, r0, #1
  405a98:	f104 0401 	add.w	r4, r4, #1
  405a9c:	d1f3      	bne.n	405a86 <__sprint_r.part.0+0x2a>
  405a9e:	2300      	movs	r3, #0
  405aa0:	f8cb 3008 	str.w	r3, [fp, #8]
  405aa4:	f8cb 3004 	str.w	r3, [fp, #4]
  405aa8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405aac:	f8db 3008 	ldr.w	r3, [fp, #8]
  405ab0:	f02a 0a03 	bic.w	sl, sl, #3
  405ab4:	eba3 030a 	sub.w	r3, r3, sl
  405ab8:	f8cb 3008 	str.w	r3, [fp, #8]
  405abc:	f109 0908 	add.w	r9, r9, #8
  405ac0:	2b00      	cmp	r3, #0
  405ac2:	d1d8      	bne.n	405a76 <__sprint_r.part.0+0x1a>
  405ac4:	2000      	movs	r0, #0
  405ac6:	e7ea      	b.n	405a9e <__sprint_r.part.0+0x42>
  405ac8:	f001 fa0a 	bl	406ee0 <__sfvwrite_r>
  405acc:	2300      	movs	r3, #0
  405ace:	f8cb 3008 	str.w	r3, [fp, #8]
  405ad2:	f8cb 3004 	str.w	r3, [fp, #4]
  405ad6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ada:	bf00      	nop

00405adc <_vfiprintf_r>:
  405adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405ae0:	b0ad      	sub	sp, #180	; 0xb4
  405ae2:	461d      	mov	r5, r3
  405ae4:	468b      	mov	fp, r1
  405ae6:	4690      	mov	r8, r2
  405ae8:	9307      	str	r3, [sp, #28]
  405aea:	9006      	str	r0, [sp, #24]
  405aec:	b118      	cbz	r0, 405af6 <_vfiprintf_r+0x1a>
  405aee:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405af0:	2b00      	cmp	r3, #0
  405af2:	f000 80f3 	beq.w	405cdc <_vfiprintf_r+0x200>
  405af6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405afa:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  405afe:	07df      	lsls	r7, r3, #31
  405b00:	b281      	uxth	r1, r0
  405b02:	d402      	bmi.n	405b0a <_vfiprintf_r+0x2e>
  405b04:	058e      	lsls	r6, r1, #22
  405b06:	f140 80fc 	bpl.w	405d02 <_vfiprintf_r+0x226>
  405b0a:	048c      	lsls	r4, r1, #18
  405b0c:	d40a      	bmi.n	405b24 <_vfiprintf_r+0x48>
  405b0e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405b12:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  405b16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  405b1a:	f8ab 100c 	strh.w	r1, [fp, #12]
  405b1e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  405b22:	b289      	uxth	r1, r1
  405b24:	0708      	lsls	r0, r1, #28
  405b26:	f140 80b3 	bpl.w	405c90 <_vfiprintf_r+0x1b4>
  405b2a:	f8db 3010 	ldr.w	r3, [fp, #16]
  405b2e:	2b00      	cmp	r3, #0
  405b30:	f000 80ae 	beq.w	405c90 <_vfiprintf_r+0x1b4>
  405b34:	f001 031a 	and.w	r3, r1, #26
  405b38:	2b0a      	cmp	r3, #10
  405b3a:	f000 80b5 	beq.w	405ca8 <_vfiprintf_r+0x1cc>
  405b3e:	2300      	movs	r3, #0
  405b40:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  405b44:	930b      	str	r3, [sp, #44]	; 0x2c
  405b46:	9311      	str	r3, [sp, #68]	; 0x44
  405b48:	9310      	str	r3, [sp, #64]	; 0x40
  405b4a:	9303      	str	r3, [sp, #12]
  405b4c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  405b50:	46ca      	mov	sl, r9
  405b52:	f8cd b010 	str.w	fp, [sp, #16]
  405b56:	f898 3000 	ldrb.w	r3, [r8]
  405b5a:	4644      	mov	r4, r8
  405b5c:	b1fb      	cbz	r3, 405b9e <_vfiprintf_r+0xc2>
  405b5e:	2b25      	cmp	r3, #37	; 0x25
  405b60:	d102      	bne.n	405b68 <_vfiprintf_r+0x8c>
  405b62:	e01c      	b.n	405b9e <_vfiprintf_r+0xc2>
  405b64:	2b25      	cmp	r3, #37	; 0x25
  405b66:	d003      	beq.n	405b70 <_vfiprintf_r+0x94>
  405b68:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  405b6c:	2b00      	cmp	r3, #0
  405b6e:	d1f9      	bne.n	405b64 <_vfiprintf_r+0x88>
  405b70:	eba4 0508 	sub.w	r5, r4, r8
  405b74:	b19d      	cbz	r5, 405b9e <_vfiprintf_r+0xc2>
  405b76:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405b78:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b7a:	f8ca 8000 	str.w	r8, [sl]
  405b7e:	3301      	adds	r3, #1
  405b80:	442a      	add	r2, r5
  405b82:	2b07      	cmp	r3, #7
  405b84:	f8ca 5004 	str.w	r5, [sl, #4]
  405b88:	9211      	str	r2, [sp, #68]	; 0x44
  405b8a:	9310      	str	r3, [sp, #64]	; 0x40
  405b8c:	dd7a      	ble.n	405c84 <_vfiprintf_r+0x1a8>
  405b8e:	2a00      	cmp	r2, #0
  405b90:	f040 84b0 	bne.w	4064f4 <_vfiprintf_r+0xa18>
  405b94:	9b03      	ldr	r3, [sp, #12]
  405b96:	9210      	str	r2, [sp, #64]	; 0x40
  405b98:	442b      	add	r3, r5
  405b9a:	46ca      	mov	sl, r9
  405b9c:	9303      	str	r3, [sp, #12]
  405b9e:	7823      	ldrb	r3, [r4, #0]
  405ba0:	2b00      	cmp	r3, #0
  405ba2:	f000 83e0 	beq.w	406366 <_vfiprintf_r+0x88a>
  405ba6:	2000      	movs	r0, #0
  405ba8:	f04f 0300 	mov.w	r3, #0
  405bac:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  405bb0:	f104 0801 	add.w	r8, r4, #1
  405bb4:	7862      	ldrb	r2, [r4, #1]
  405bb6:	4605      	mov	r5, r0
  405bb8:	4606      	mov	r6, r0
  405bba:	4603      	mov	r3, r0
  405bbc:	f04f 34ff 	mov.w	r4, #4294967295
  405bc0:	f108 0801 	add.w	r8, r8, #1
  405bc4:	f1a2 0120 	sub.w	r1, r2, #32
  405bc8:	2958      	cmp	r1, #88	; 0x58
  405bca:	f200 82de 	bhi.w	40618a <_vfiprintf_r+0x6ae>
  405bce:	e8df f011 	tbh	[pc, r1, lsl #1]
  405bd2:	0221      	.short	0x0221
  405bd4:	02dc02dc 	.word	0x02dc02dc
  405bd8:	02dc0229 	.word	0x02dc0229
  405bdc:	02dc02dc 	.word	0x02dc02dc
  405be0:	02dc02dc 	.word	0x02dc02dc
  405be4:	028902dc 	.word	0x028902dc
  405be8:	02dc0295 	.word	0x02dc0295
  405bec:	02bd00a2 	.word	0x02bd00a2
  405bf0:	019f02dc 	.word	0x019f02dc
  405bf4:	01a401a4 	.word	0x01a401a4
  405bf8:	01a401a4 	.word	0x01a401a4
  405bfc:	01a401a4 	.word	0x01a401a4
  405c00:	01a401a4 	.word	0x01a401a4
  405c04:	02dc01a4 	.word	0x02dc01a4
  405c08:	02dc02dc 	.word	0x02dc02dc
  405c0c:	02dc02dc 	.word	0x02dc02dc
  405c10:	02dc02dc 	.word	0x02dc02dc
  405c14:	02dc02dc 	.word	0x02dc02dc
  405c18:	01b202dc 	.word	0x01b202dc
  405c1c:	02dc02dc 	.word	0x02dc02dc
  405c20:	02dc02dc 	.word	0x02dc02dc
  405c24:	02dc02dc 	.word	0x02dc02dc
  405c28:	02dc02dc 	.word	0x02dc02dc
  405c2c:	02dc02dc 	.word	0x02dc02dc
  405c30:	02dc0197 	.word	0x02dc0197
  405c34:	02dc02dc 	.word	0x02dc02dc
  405c38:	02dc02dc 	.word	0x02dc02dc
  405c3c:	02dc019b 	.word	0x02dc019b
  405c40:	025302dc 	.word	0x025302dc
  405c44:	02dc02dc 	.word	0x02dc02dc
  405c48:	02dc02dc 	.word	0x02dc02dc
  405c4c:	02dc02dc 	.word	0x02dc02dc
  405c50:	02dc02dc 	.word	0x02dc02dc
  405c54:	02dc02dc 	.word	0x02dc02dc
  405c58:	021b025a 	.word	0x021b025a
  405c5c:	02dc02dc 	.word	0x02dc02dc
  405c60:	026e02dc 	.word	0x026e02dc
  405c64:	02dc021b 	.word	0x02dc021b
  405c68:	027302dc 	.word	0x027302dc
  405c6c:	01f502dc 	.word	0x01f502dc
  405c70:	02090182 	.word	0x02090182
  405c74:	02dc02d7 	.word	0x02dc02d7
  405c78:	02dc029a 	.word	0x02dc029a
  405c7c:	02dc00a7 	.word	0x02dc00a7
  405c80:	022e02dc 	.word	0x022e02dc
  405c84:	f10a 0a08 	add.w	sl, sl, #8
  405c88:	9b03      	ldr	r3, [sp, #12]
  405c8a:	442b      	add	r3, r5
  405c8c:	9303      	str	r3, [sp, #12]
  405c8e:	e786      	b.n	405b9e <_vfiprintf_r+0xc2>
  405c90:	4659      	mov	r1, fp
  405c92:	9806      	ldr	r0, [sp, #24]
  405c94:	f000 fdac 	bl	4067f0 <__swsetup_r>
  405c98:	bb18      	cbnz	r0, 405ce2 <_vfiprintf_r+0x206>
  405c9a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  405c9e:	f001 031a 	and.w	r3, r1, #26
  405ca2:	2b0a      	cmp	r3, #10
  405ca4:	f47f af4b 	bne.w	405b3e <_vfiprintf_r+0x62>
  405ca8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  405cac:	2b00      	cmp	r3, #0
  405cae:	f6ff af46 	blt.w	405b3e <_vfiprintf_r+0x62>
  405cb2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405cb6:	07db      	lsls	r3, r3, #31
  405cb8:	d405      	bmi.n	405cc6 <_vfiprintf_r+0x1ea>
  405cba:	058f      	lsls	r7, r1, #22
  405cbc:	d403      	bmi.n	405cc6 <_vfiprintf_r+0x1ea>
  405cbe:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405cc2:	f001 fac3 	bl	40724c <__retarget_lock_release_recursive>
  405cc6:	462b      	mov	r3, r5
  405cc8:	4642      	mov	r2, r8
  405cca:	4659      	mov	r1, fp
  405ccc:	9806      	ldr	r0, [sp, #24]
  405cce:	f000 fd4d 	bl	40676c <__sbprintf>
  405cd2:	9003      	str	r0, [sp, #12]
  405cd4:	9803      	ldr	r0, [sp, #12]
  405cd6:	b02d      	add	sp, #180	; 0xb4
  405cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405cdc:	f000 fef4 	bl	406ac8 <__sinit>
  405ce0:	e709      	b.n	405af6 <_vfiprintf_r+0x1a>
  405ce2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  405ce6:	07d9      	lsls	r1, r3, #31
  405ce8:	d404      	bmi.n	405cf4 <_vfiprintf_r+0x218>
  405cea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  405cee:	059a      	lsls	r2, r3, #22
  405cf0:	f140 84aa 	bpl.w	406648 <_vfiprintf_r+0xb6c>
  405cf4:	f04f 33ff 	mov.w	r3, #4294967295
  405cf8:	9303      	str	r3, [sp, #12]
  405cfa:	9803      	ldr	r0, [sp, #12]
  405cfc:	b02d      	add	sp, #180	; 0xb4
  405cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d02:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405d06:	f001 fa9f 	bl	407248 <__retarget_lock_acquire_recursive>
  405d0a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  405d0e:	b281      	uxth	r1, r0
  405d10:	e6fb      	b.n	405b0a <_vfiprintf_r+0x2e>
  405d12:	4276      	negs	r6, r6
  405d14:	9207      	str	r2, [sp, #28]
  405d16:	f043 0304 	orr.w	r3, r3, #4
  405d1a:	f898 2000 	ldrb.w	r2, [r8]
  405d1e:	e74f      	b.n	405bc0 <_vfiprintf_r+0xe4>
  405d20:	9608      	str	r6, [sp, #32]
  405d22:	069e      	lsls	r6, r3, #26
  405d24:	f100 8450 	bmi.w	4065c8 <_vfiprintf_r+0xaec>
  405d28:	9907      	ldr	r1, [sp, #28]
  405d2a:	06dd      	lsls	r5, r3, #27
  405d2c:	460a      	mov	r2, r1
  405d2e:	f100 83ef 	bmi.w	406510 <_vfiprintf_r+0xa34>
  405d32:	0658      	lsls	r0, r3, #25
  405d34:	f140 83ec 	bpl.w	406510 <_vfiprintf_r+0xa34>
  405d38:	880e      	ldrh	r6, [r1, #0]
  405d3a:	3104      	adds	r1, #4
  405d3c:	2700      	movs	r7, #0
  405d3e:	2201      	movs	r2, #1
  405d40:	9107      	str	r1, [sp, #28]
  405d42:	f04f 0100 	mov.w	r1, #0
  405d46:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  405d4a:	2500      	movs	r5, #0
  405d4c:	1c61      	adds	r1, r4, #1
  405d4e:	f000 8116 	beq.w	405f7e <_vfiprintf_r+0x4a2>
  405d52:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  405d56:	9102      	str	r1, [sp, #8]
  405d58:	ea56 0107 	orrs.w	r1, r6, r7
  405d5c:	f040 8114 	bne.w	405f88 <_vfiprintf_r+0x4ac>
  405d60:	2c00      	cmp	r4, #0
  405d62:	f040 835c 	bne.w	40641e <_vfiprintf_r+0x942>
  405d66:	2a00      	cmp	r2, #0
  405d68:	f040 83b7 	bne.w	4064da <_vfiprintf_r+0x9fe>
  405d6c:	f013 0301 	ands.w	r3, r3, #1
  405d70:	9305      	str	r3, [sp, #20]
  405d72:	f000 8457 	beq.w	406624 <_vfiprintf_r+0xb48>
  405d76:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405d7a:	2330      	movs	r3, #48	; 0x30
  405d7c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  405d80:	9b05      	ldr	r3, [sp, #20]
  405d82:	42a3      	cmp	r3, r4
  405d84:	bfb8      	it	lt
  405d86:	4623      	movlt	r3, r4
  405d88:	9301      	str	r3, [sp, #4]
  405d8a:	b10d      	cbz	r5, 405d90 <_vfiprintf_r+0x2b4>
  405d8c:	3301      	adds	r3, #1
  405d8e:	9301      	str	r3, [sp, #4]
  405d90:	9b02      	ldr	r3, [sp, #8]
  405d92:	f013 0302 	ands.w	r3, r3, #2
  405d96:	9309      	str	r3, [sp, #36]	; 0x24
  405d98:	d002      	beq.n	405da0 <_vfiprintf_r+0x2c4>
  405d9a:	9b01      	ldr	r3, [sp, #4]
  405d9c:	3302      	adds	r3, #2
  405d9e:	9301      	str	r3, [sp, #4]
  405da0:	9b02      	ldr	r3, [sp, #8]
  405da2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  405da6:	930a      	str	r3, [sp, #40]	; 0x28
  405da8:	f040 8217 	bne.w	4061da <_vfiprintf_r+0x6fe>
  405dac:	9b08      	ldr	r3, [sp, #32]
  405dae:	9a01      	ldr	r2, [sp, #4]
  405db0:	1a9d      	subs	r5, r3, r2
  405db2:	2d00      	cmp	r5, #0
  405db4:	f340 8211 	ble.w	4061da <_vfiprintf_r+0x6fe>
  405db8:	2d10      	cmp	r5, #16
  405dba:	f340 8490 	ble.w	4066de <_vfiprintf_r+0xc02>
  405dbe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405dc0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405dc2:	4ec4      	ldr	r6, [pc, #784]	; (4060d4 <_vfiprintf_r+0x5f8>)
  405dc4:	46d6      	mov	lr, sl
  405dc6:	2710      	movs	r7, #16
  405dc8:	46a2      	mov	sl, r4
  405dca:	4619      	mov	r1, r3
  405dcc:	9c06      	ldr	r4, [sp, #24]
  405dce:	e007      	b.n	405de0 <_vfiprintf_r+0x304>
  405dd0:	f101 0c02 	add.w	ip, r1, #2
  405dd4:	f10e 0e08 	add.w	lr, lr, #8
  405dd8:	4601      	mov	r1, r0
  405dda:	3d10      	subs	r5, #16
  405ddc:	2d10      	cmp	r5, #16
  405dde:	dd11      	ble.n	405e04 <_vfiprintf_r+0x328>
  405de0:	1c48      	adds	r0, r1, #1
  405de2:	3210      	adds	r2, #16
  405de4:	2807      	cmp	r0, #7
  405de6:	9211      	str	r2, [sp, #68]	; 0x44
  405de8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  405dec:	9010      	str	r0, [sp, #64]	; 0x40
  405dee:	ddef      	ble.n	405dd0 <_vfiprintf_r+0x2f4>
  405df0:	2a00      	cmp	r2, #0
  405df2:	f040 81e4 	bne.w	4061be <_vfiprintf_r+0x6e2>
  405df6:	3d10      	subs	r5, #16
  405df8:	2d10      	cmp	r5, #16
  405dfa:	4611      	mov	r1, r2
  405dfc:	f04f 0c01 	mov.w	ip, #1
  405e00:	46ce      	mov	lr, r9
  405e02:	dced      	bgt.n	405de0 <_vfiprintf_r+0x304>
  405e04:	4654      	mov	r4, sl
  405e06:	4661      	mov	r1, ip
  405e08:	46f2      	mov	sl, lr
  405e0a:	442a      	add	r2, r5
  405e0c:	2907      	cmp	r1, #7
  405e0e:	9211      	str	r2, [sp, #68]	; 0x44
  405e10:	f8ca 6000 	str.w	r6, [sl]
  405e14:	f8ca 5004 	str.w	r5, [sl, #4]
  405e18:	9110      	str	r1, [sp, #64]	; 0x40
  405e1a:	f300 82ec 	bgt.w	4063f6 <_vfiprintf_r+0x91a>
  405e1e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405e22:	f10a 0a08 	add.w	sl, sl, #8
  405e26:	1c48      	adds	r0, r1, #1
  405e28:	2d00      	cmp	r5, #0
  405e2a:	f040 81de 	bne.w	4061ea <_vfiprintf_r+0x70e>
  405e2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405e30:	2b00      	cmp	r3, #0
  405e32:	f000 81f8 	beq.w	406226 <_vfiprintf_r+0x74a>
  405e36:	3202      	adds	r2, #2
  405e38:	a90e      	add	r1, sp, #56	; 0x38
  405e3a:	2302      	movs	r3, #2
  405e3c:	2807      	cmp	r0, #7
  405e3e:	9211      	str	r2, [sp, #68]	; 0x44
  405e40:	9010      	str	r0, [sp, #64]	; 0x40
  405e42:	e88a 000a 	stmia.w	sl, {r1, r3}
  405e46:	f340 81ea 	ble.w	40621e <_vfiprintf_r+0x742>
  405e4a:	2a00      	cmp	r2, #0
  405e4c:	f040 838c 	bne.w	406568 <_vfiprintf_r+0xa8c>
  405e50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405e52:	2b80      	cmp	r3, #128	; 0x80
  405e54:	f04f 0001 	mov.w	r0, #1
  405e58:	4611      	mov	r1, r2
  405e5a:	46ca      	mov	sl, r9
  405e5c:	f040 81e7 	bne.w	40622e <_vfiprintf_r+0x752>
  405e60:	9b08      	ldr	r3, [sp, #32]
  405e62:	9d01      	ldr	r5, [sp, #4]
  405e64:	1b5e      	subs	r6, r3, r5
  405e66:	2e00      	cmp	r6, #0
  405e68:	f340 81e1 	ble.w	40622e <_vfiprintf_r+0x752>
  405e6c:	2e10      	cmp	r6, #16
  405e6e:	4d9a      	ldr	r5, [pc, #616]	; (4060d8 <_vfiprintf_r+0x5fc>)
  405e70:	f340 8450 	ble.w	406714 <_vfiprintf_r+0xc38>
  405e74:	46d4      	mov	ip, sl
  405e76:	2710      	movs	r7, #16
  405e78:	46a2      	mov	sl, r4
  405e7a:	9c06      	ldr	r4, [sp, #24]
  405e7c:	e007      	b.n	405e8e <_vfiprintf_r+0x3b2>
  405e7e:	f101 0e02 	add.w	lr, r1, #2
  405e82:	f10c 0c08 	add.w	ip, ip, #8
  405e86:	4601      	mov	r1, r0
  405e88:	3e10      	subs	r6, #16
  405e8a:	2e10      	cmp	r6, #16
  405e8c:	dd11      	ble.n	405eb2 <_vfiprintf_r+0x3d6>
  405e8e:	1c48      	adds	r0, r1, #1
  405e90:	3210      	adds	r2, #16
  405e92:	2807      	cmp	r0, #7
  405e94:	9211      	str	r2, [sp, #68]	; 0x44
  405e96:	e88c 00a0 	stmia.w	ip, {r5, r7}
  405e9a:	9010      	str	r0, [sp, #64]	; 0x40
  405e9c:	ddef      	ble.n	405e7e <_vfiprintf_r+0x3a2>
  405e9e:	2a00      	cmp	r2, #0
  405ea0:	f040 829d 	bne.w	4063de <_vfiprintf_r+0x902>
  405ea4:	3e10      	subs	r6, #16
  405ea6:	2e10      	cmp	r6, #16
  405ea8:	f04f 0e01 	mov.w	lr, #1
  405eac:	4611      	mov	r1, r2
  405eae:	46cc      	mov	ip, r9
  405eb0:	dced      	bgt.n	405e8e <_vfiprintf_r+0x3b2>
  405eb2:	4654      	mov	r4, sl
  405eb4:	46e2      	mov	sl, ip
  405eb6:	4432      	add	r2, r6
  405eb8:	f1be 0f07 	cmp.w	lr, #7
  405ebc:	9211      	str	r2, [sp, #68]	; 0x44
  405ebe:	e88a 0060 	stmia.w	sl, {r5, r6}
  405ec2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  405ec6:	f300 8369 	bgt.w	40659c <_vfiprintf_r+0xac0>
  405eca:	f10a 0a08 	add.w	sl, sl, #8
  405ece:	f10e 0001 	add.w	r0, lr, #1
  405ed2:	4671      	mov	r1, lr
  405ed4:	e1ab      	b.n	40622e <_vfiprintf_r+0x752>
  405ed6:	9608      	str	r6, [sp, #32]
  405ed8:	f013 0220 	ands.w	r2, r3, #32
  405edc:	f040 838c 	bne.w	4065f8 <_vfiprintf_r+0xb1c>
  405ee0:	f013 0110 	ands.w	r1, r3, #16
  405ee4:	f040 831a 	bne.w	40651c <_vfiprintf_r+0xa40>
  405ee8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  405eec:	f000 8316 	beq.w	40651c <_vfiprintf_r+0xa40>
  405ef0:	9807      	ldr	r0, [sp, #28]
  405ef2:	460a      	mov	r2, r1
  405ef4:	4601      	mov	r1, r0
  405ef6:	3104      	adds	r1, #4
  405ef8:	8806      	ldrh	r6, [r0, #0]
  405efa:	9107      	str	r1, [sp, #28]
  405efc:	2700      	movs	r7, #0
  405efe:	e720      	b.n	405d42 <_vfiprintf_r+0x266>
  405f00:	9608      	str	r6, [sp, #32]
  405f02:	f043 0310 	orr.w	r3, r3, #16
  405f06:	e7e7      	b.n	405ed8 <_vfiprintf_r+0x3fc>
  405f08:	9608      	str	r6, [sp, #32]
  405f0a:	f043 0310 	orr.w	r3, r3, #16
  405f0e:	e708      	b.n	405d22 <_vfiprintf_r+0x246>
  405f10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405f14:	f898 2000 	ldrb.w	r2, [r8]
  405f18:	e652      	b.n	405bc0 <_vfiprintf_r+0xe4>
  405f1a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  405f1e:	2600      	movs	r6, #0
  405f20:	f818 2b01 	ldrb.w	r2, [r8], #1
  405f24:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  405f28:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  405f2c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  405f30:	2909      	cmp	r1, #9
  405f32:	d9f5      	bls.n	405f20 <_vfiprintf_r+0x444>
  405f34:	e646      	b.n	405bc4 <_vfiprintf_r+0xe8>
  405f36:	9608      	str	r6, [sp, #32]
  405f38:	2800      	cmp	r0, #0
  405f3a:	f040 8408 	bne.w	40674e <_vfiprintf_r+0xc72>
  405f3e:	f043 0310 	orr.w	r3, r3, #16
  405f42:	069e      	lsls	r6, r3, #26
  405f44:	f100 834c 	bmi.w	4065e0 <_vfiprintf_r+0xb04>
  405f48:	06dd      	lsls	r5, r3, #27
  405f4a:	f100 82f3 	bmi.w	406534 <_vfiprintf_r+0xa58>
  405f4e:	0658      	lsls	r0, r3, #25
  405f50:	f140 82f0 	bpl.w	406534 <_vfiprintf_r+0xa58>
  405f54:	9d07      	ldr	r5, [sp, #28]
  405f56:	f9b5 6000 	ldrsh.w	r6, [r5]
  405f5a:	462a      	mov	r2, r5
  405f5c:	17f7      	asrs	r7, r6, #31
  405f5e:	3204      	adds	r2, #4
  405f60:	4630      	mov	r0, r6
  405f62:	4639      	mov	r1, r7
  405f64:	9207      	str	r2, [sp, #28]
  405f66:	2800      	cmp	r0, #0
  405f68:	f171 0200 	sbcs.w	r2, r1, #0
  405f6c:	f2c0 835d 	blt.w	40662a <_vfiprintf_r+0xb4e>
  405f70:	1c61      	adds	r1, r4, #1
  405f72:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405f76:	f04f 0201 	mov.w	r2, #1
  405f7a:	f47f aeea 	bne.w	405d52 <_vfiprintf_r+0x276>
  405f7e:	ea56 0107 	orrs.w	r1, r6, r7
  405f82:	f000 824d 	beq.w	406420 <_vfiprintf_r+0x944>
  405f86:	9302      	str	r3, [sp, #8]
  405f88:	2a01      	cmp	r2, #1
  405f8a:	f000 828c 	beq.w	4064a6 <_vfiprintf_r+0x9ca>
  405f8e:	2a02      	cmp	r2, #2
  405f90:	f040 825c 	bne.w	40644c <_vfiprintf_r+0x970>
  405f94:	980b      	ldr	r0, [sp, #44]	; 0x2c
  405f96:	46cb      	mov	fp, r9
  405f98:	0933      	lsrs	r3, r6, #4
  405f9a:	f006 010f 	and.w	r1, r6, #15
  405f9e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  405fa2:	093a      	lsrs	r2, r7, #4
  405fa4:	461e      	mov	r6, r3
  405fa6:	4617      	mov	r7, r2
  405fa8:	5c43      	ldrb	r3, [r0, r1]
  405faa:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  405fae:	ea56 0307 	orrs.w	r3, r6, r7
  405fb2:	d1f1      	bne.n	405f98 <_vfiprintf_r+0x4bc>
  405fb4:	eba9 030b 	sub.w	r3, r9, fp
  405fb8:	9305      	str	r3, [sp, #20]
  405fba:	e6e1      	b.n	405d80 <_vfiprintf_r+0x2a4>
  405fbc:	2800      	cmp	r0, #0
  405fbe:	f040 83c0 	bne.w	406742 <_vfiprintf_r+0xc66>
  405fc2:	0699      	lsls	r1, r3, #26
  405fc4:	f100 8367 	bmi.w	406696 <_vfiprintf_r+0xbba>
  405fc8:	06da      	lsls	r2, r3, #27
  405fca:	f100 80f1 	bmi.w	4061b0 <_vfiprintf_r+0x6d4>
  405fce:	065b      	lsls	r3, r3, #25
  405fd0:	f140 80ee 	bpl.w	4061b0 <_vfiprintf_r+0x6d4>
  405fd4:	9a07      	ldr	r2, [sp, #28]
  405fd6:	6813      	ldr	r3, [r2, #0]
  405fd8:	3204      	adds	r2, #4
  405fda:	9207      	str	r2, [sp, #28]
  405fdc:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  405fe0:	801a      	strh	r2, [r3, #0]
  405fe2:	e5b8      	b.n	405b56 <_vfiprintf_r+0x7a>
  405fe4:	9807      	ldr	r0, [sp, #28]
  405fe6:	4a3d      	ldr	r2, [pc, #244]	; (4060dc <_vfiprintf_r+0x600>)
  405fe8:	9608      	str	r6, [sp, #32]
  405fea:	920b      	str	r2, [sp, #44]	; 0x2c
  405fec:	6806      	ldr	r6, [r0, #0]
  405fee:	2278      	movs	r2, #120	; 0x78
  405ff0:	2130      	movs	r1, #48	; 0x30
  405ff2:	3004      	adds	r0, #4
  405ff4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  405ff8:	f043 0302 	orr.w	r3, r3, #2
  405ffc:	9007      	str	r0, [sp, #28]
  405ffe:	2700      	movs	r7, #0
  406000:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  406004:	2202      	movs	r2, #2
  406006:	e69c      	b.n	405d42 <_vfiprintf_r+0x266>
  406008:	9608      	str	r6, [sp, #32]
  40600a:	2800      	cmp	r0, #0
  40600c:	d099      	beq.n	405f42 <_vfiprintf_r+0x466>
  40600e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406012:	e796      	b.n	405f42 <_vfiprintf_r+0x466>
  406014:	f898 2000 	ldrb.w	r2, [r8]
  406018:	2d00      	cmp	r5, #0
  40601a:	f47f add1 	bne.w	405bc0 <_vfiprintf_r+0xe4>
  40601e:	2001      	movs	r0, #1
  406020:	2520      	movs	r5, #32
  406022:	e5cd      	b.n	405bc0 <_vfiprintf_r+0xe4>
  406024:	f043 0301 	orr.w	r3, r3, #1
  406028:	f898 2000 	ldrb.w	r2, [r8]
  40602c:	e5c8      	b.n	405bc0 <_vfiprintf_r+0xe4>
  40602e:	9608      	str	r6, [sp, #32]
  406030:	2800      	cmp	r0, #0
  406032:	f040 8393 	bne.w	40675c <_vfiprintf_r+0xc80>
  406036:	4929      	ldr	r1, [pc, #164]	; (4060dc <_vfiprintf_r+0x600>)
  406038:	910b      	str	r1, [sp, #44]	; 0x2c
  40603a:	069f      	lsls	r7, r3, #26
  40603c:	f100 82e8 	bmi.w	406610 <_vfiprintf_r+0xb34>
  406040:	9807      	ldr	r0, [sp, #28]
  406042:	06de      	lsls	r6, r3, #27
  406044:	4601      	mov	r1, r0
  406046:	f100 8270 	bmi.w	40652a <_vfiprintf_r+0xa4e>
  40604a:	065d      	lsls	r5, r3, #25
  40604c:	f140 826d 	bpl.w	40652a <_vfiprintf_r+0xa4e>
  406050:	3104      	adds	r1, #4
  406052:	8806      	ldrh	r6, [r0, #0]
  406054:	9107      	str	r1, [sp, #28]
  406056:	2700      	movs	r7, #0
  406058:	07d8      	lsls	r0, r3, #31
  40605a:	f140 8222 	bpl.w	4064a2 <_vfiprintf_r+0x9c6>
  40605e:	ea56 0107 	orrs.w	r1, r6, r7
  406062:	f000 821e 	beq.w	4064a2 <_vfiprintf_r+0x9c6>
  406066:	2130      	movs	r1, #48	; 0x30
  406068:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40606c:	f043 0302 	orr.w	r3, r3, #2
  406070:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  406074:	2202      	movs	r2, #2
  406076:	e664      	b.n	405d42 <_vfiprintf_r+0x266>
  406078:	9608      	str	r6, [sp, #32]
  40607a:	2800      	cmp	r0, #0
  40607c:	f040 836b 	bne.w	406756 <_vfiprintf_r+0xc7a>
  406080:	4917      	ldr	r1, [pc, #92]	; (4060e0 <_vfiprintf_r+0x604>)
  406082:	910b      	str	r1, [sp, #44]	; 0x2c
  406084:	e7d9      	b.n	40603a <_vfiprintf_r+0x55e>
  406086:	9907      	ldr	r1, [sp, #28]
  406088:	9608      	str	r6, [sp, #32]
  40608a:	680a      	ldr	r2, [r1, #0]
  40608c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  406090:	f04f 0000 	mov.w	r0, #0
  406094:	460a      	mov	r2, r1
  406096:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40609a:	3204      	adds	r2, #4
  40609c:	2001      	movs	r0, #1
  40609e:	9001      	str	r0, [sp, #4]
  4060a0:	9207      	str	r2, [sp, #28]
  4060a2:	9005      	str	r0, [sp, #20]
  4060a4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4060a8:	9302      	str	r3, [sp, #8]
  4060aa:	2400      	movs	r4, #0
  4060ac:	e670      	b.n	405d90 <_vfiprintf_r+0x2b4>
  4060ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4060b2:	f898 2000 	ldrb.w	r2, [r8]
  4060b6:	e583      	b.n	405bc0 <_vfiprintf_r+0xe4>
  4060b8:	f898 2000 	ldrb.w	r2, [r8]
  4060bc:	2a6c      	cmp	r2, #108	; 0x6c
  4060be:	bf03      	ittte	eq
  4060c0:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4060c4:	f043 0320 	orreq.w	r3, r3, #32
  4060c8:	f108 0801 	addeq.w	r8, r8, #1
  4060cc:	f043 0310 	orrne.w	r3, r3, #16
  4060d0:	e576      	b.n	405bc0 <_vfiprintf_r+0xe4>
  4060d2:	bf00      	nop
  4060d4:	00407d10 	.word	0x00407d10
  4060d8:	00407d20 	.word	0x00407d20
  4060dc:	00407cf4 	.word	0x00407cf4
  4060e0:	00407ce0 	.word	0x00407ce0
  4060e4:	9907      	ldr	r1, [sp, #28]
  4060e6:	680e      	ldr	r6, [r1, #0]
  4060e8:	460a      	mov	r2, r1
  4060ea:	2e00      	cmp	r6, #0
  4060ec:	f102 0204 	add.w	r2, r2, #4
  4060f0:	f6ff ae0f 	blt.w	405d12 <_vfiprintf_r+0x236>
  4060f4:	9207      	str	r2, [sp, #28]
  4060f6:	f898 2000 	ldrb.w	r2, [r8]
  4060fa:	e561      	b.n	405bc0 <_vfiprintf_r+0xe4>
  4060fc:	f898 2000 	ldrb.w	r2, [r8]
  406100:	2001      	movs	r0, #1
  406102:	252b      	movs	r5, #43	; 0x2b
  406104:	e55c      	b.n	405bc0 <_vfiprintf_r+0xe4>
  406106:	9907      	ldr	r1, [sp, #28]
  406108:	9608      	str	r6, [sp, #32]
  40610a:	f8d1 b000 	ldr.w	fp, [r1]
  40610e:	f04f 0200 	mov.w	r2, #0
  406112:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406116:	1d0e      	adds	r6, r1, #4
  406118:	f1bb 0f00 	cmp.w	fp, #0
  40611c:	f000 82e5 	beq.w	4066ea <_vfiprintf_r+0xc0e>
  406120:	1c67      	adds	r7, r4, #1
  406122:	f000 82c4 	beq.w	4066ae <_vfiprintf_r+0xbd2>
  406126:	4622      	mov	r2, r4
  406128:	2100      	movs	r1, #0
  40612a:	4658      	mov	r0, fp
  40612c:	9301      	str	r3, [sp, #4]
  40612e:	f001 f91f 	bl	407370 <memchr>
  406132:	9b01      	ldr	r3, [sp, #4]
  406134:	2800      	cmp	r0, #0
  406136:	f000 82e5 	beq.w	406704 <_vfiprintf_r+0xc28>
  40613a:	eba0 020b 	sub.w	r2, r0, fp
  40613e:	9205      	str	r2, [sp, #20]
  406140:	9607      	str	r6, [sp, #28]
  406142:	9302      	str	r3, [sp, #8]
  406144:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  406148:	2400      	movs	r4, #0
  40614a:	e619      	b.n	405d80 <_vfiprintf_r+0x2a4>
  40614c:	f898 2000 	ldrb.w	r2, [r8]
  406150:	2a2a      	cmp	r2, #42	; 0x2a
  406152:	f108 0701 	add.w	r7, r8, #1
  406156:	f000 82e9 	beq.w	40672c <_vfiprintf_r+0xc50>
  40615a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40615e:	2909      	cmp	r1, #9
  406160:	46b8      	mov	r8, r7
  406162:	f04f 0400 	mov.w	r4, #0
  406166:	f63f ad2d 	bhi.w	405bc4 <_vfiprintf_r+0xe8>
  40616a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40616e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  406172:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  406176:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40617a:	2909      	cmp	r1, #9
  40617c:	d9f5      	bls.n	40616a <_vfiprintf_r+0x68e>
  40617e:	e521      	b.n	405bc4 <_vfiprintf_r+0xe8>
  406180:	f043 0320 	orr.w	r3, r3, #32
  406184:	f898 2000 	ldrb.w	r2, [r8]
  406188:	e51a      	b.n	405bc0 <_vfiprintf_r+0xe4>
  40618a:	9608      	str	r6, [sp, #32]
  40618c:	2800      	cmp	r0, #0
  40618e:	f040 82db 	bne.w	406748 <_vfiprintf_r+0xc6c>
  406192:	2a00      	cmp	r2, #0
  406194:	f000 80e7 	beq.w	406366 <_vfiprintf_r+0x88a>
  406198:	2101      	movs	r1, #1
  40619a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40619e:	f04f 0200 	mov.w	r2, #0
  4061a2:	9101      	str	r1, [sp, #4]
  4061a4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4061a8:	9105      	str	r1, [sp, #20]
  4061aa:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4061ae:	e77b      	b.n	4060a8 <_vfiprintf_r+0x5cc>
  4061b0:	9a07      	ldr	r2, [sp, #28]
  4061b2:	6813      	ldr	r3, [r2, #0]
  4061b4:	3204      	adds	r2, #4
  4061b6:	9207      	str	r2, [sp, #28]
  4061b8:	9a03      	ldr	r2, [sp, #12]
  4061ba:	601a      	str	r2, [r3, #0]
  4061bc:	e4cb      	b.n	405b56 <_vfiprintf_r+0x7a>
  4061be:	aa0f      	add	r2, sp, #60	; 0x3c
  4061c0:	9904      	ldr	r1, [sp, #16]
  4061c2:	4620      	mov	r0, r4
  4061c4:	f7ff fc4a 	bl	405a5c <__sprint_r.part.0>
  4061c8:	2800      	cmp	r0, #0
  4061ca:	f040 8139 	bne.w	406440 <_vfiprintf_r+0x964>
  4061ce:	9910      	ldr	r1, [sp, #64]	; 0x40
  4061d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4061d2:	f101 0c01 	add.w	ip, r1, #1
  4061d6:	46ce      	mov	lr, r9
  4061d8:	e5ff      	b.n	405dda <_vfiprintf_r+0x2fe>
  4061da:	9910      	ldr	r1, [sp, #64]	; 0x40
  4061dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4061de:	1c48      	adds	r0, r1, #1
  4061e0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4061e4:	2d00      	cmp	r5, #0
  4061e6:	f43f ae22 	beq.w	405e2e <_vfiprintf_r+0x352>
  4061ea:	3201      	adds	r2, #1
  4061ec:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4061f0:	2101      	movs	r1, #1
  4061f2:	2807      	cmp	r0, #7
  4061f4:	9211      	str	r2, [sp, #68]	; 0x44
  4061f6:	9010      	str	r0, [sp, #64]	; 0x40
  4061f8:	f8ca 5000 	str.w	r5, [sl]
  4061fc:	f8ca 1004 	str.w	r1, [sl, #4]
  406200:	f340 8108 	ble.w	406414 <_vfiprintf_r+0x938>
  406204:	2a00      	cmp	r2, #0
  406206:	f040 81bc 	bne.w	406582 <_vfiprintf_r+0xaa6>
  40620a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40620c:	2b00      	cmp	r3, #0
  40620e:	f43f ae1f 	beq.w	405e50 <_vfiprintf_r+0x374>
  406212:	ab0e      	add	r3, sp, #56	; 0x38
  406214:	2202      	movs	r2, #2
  406216:	4608      	mov	r0, r1
  406218:	931c      	str	r3, [sp, #112]	; 0x70
  40621a:	921d      	str	r2, [sp, #116]	; 0x74
  40621c:	46ca      	mov	sl, r9
  40621e:	4601      	mov	r1, r0
  406220:	f10a 0a08 	add.w	sl, sl, #8
  406224:	3001      	adds	r0, #1
  406226:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406228:	2b80      	cmp	r3, #128	; 0x80
  40622a:	f43f ae19 	beq.w	405e60 <_vfiprintf_r+0x384>
  40622e:	9b05      	ldr	r3, [sp, #20]
  406230:	1ae4      	subs	r4, r4, r3
  406232:	2c00      	cmp	r4, #0
  406234:	dd2e      	ble.n	406294 <_vfiprintf_r+0x7b8>
  406236:	2c10      	cmp	r4, #16
  406238:	4db3      	ldr	r5, [pc, #716]	; (406508 <_vfiprintf_r+0xa2c>)
  40623a:	dd1e      	ble.n	40627a <_vfiprintf_r+0x79e>
  40623c:	46d6      	mov	lr, sl
  40623e:	2610      	movs	r6, #16
  406240:	9f06      	ldr	r7, [sp, #24]
  406242:	f8dd a010 	ldr.w	sl, [sp, #16]
  406246:	e006      	b.n	406256 <_vfiprintf_r+0x77a>
  406248:	1c88      	adds	r0, r1, #2
  40624a:	f10e 0e08 	add.w	lr, lr, #8
  40624e:	4619      	mov	r1, r3
  406250:	3c10      	subs	r4, #16
  406252:	2c10      	cmp	r4, #16
  406254:	dd10      	ble.n	406278 <_vfiprintf_r+0x79c>
  406256:	1c4b      	adds	r3, r1, #1
  406258:	3210      	adds	r2, #16
  40625a:	2b07      	cmp	r3, #7
  40625c:	9211      	str	r2, [sp, #68]	; 0x44
  40625e:	e88e 0060 	stmia.w	lr, {r5, r6}
  406262:	9310      	str	r3, [sp, #64]	; 0x40
  406264:	ddf0      	ble.n	406248 <_vfiprintf_r+0x76c>
  406266:	2a00      	cmp	r2, #0
  406268:	d165      	bne.n	406336 <_vfiprintf_r+0x85a>
  40626a:	3c10      	subs	r4, #16
  40626c:	2c10      	cmp	r4, #16
  40626e:	f04f 0001 	mov.w	r0, #1
  406272:	4611      	mov	r1, r2
  406274:	46ce      	mov	lr, r9
  406276:	dcee      	bgt.n	406256 <_vfiprintf_r+0x77a>
  406278:	46f2      	mov	sl, lr
  40627a:	4422      	add	r2, r4
  40627c:	2807      	cmp	r0, #7
  40627e:	9211      	str	r2, [sp, #68]	; 0x44
  406280:	f8ca 5000 	str.w	r5, [sl]
  406284:	f8ca 4004 	str.w	r4, [sl, #4]
  406288:	9010      	str	r0, [sp, #64]	; 0x40
  40628a:	f300 8085 	bgt.w	406398 <_vfiprintf_r+0x8bc>
  40628e:	f10a 0a08 	add.w	sl, sl, #8
  406292:	3001      	adds	r0, #1
  406294:	9905      	ldr	r1, [sp, #20]
  406296:	f8ca b000 	str.w	fp, [sl]
  40629a:	440a      	add	r2, r1
  40629c:	2807      	cmp	r0, #7
  40629e:	9211      	str	r2, [sp, #68]	; 0x44
  4062a0:	f8ca 1004 	str.w	r1, [sl, #4]
  4062a4:	9010      	str	r0, [sp, #64]	; 0x40
  4062a6:	f340 8082 	ble.w	4063ae <_vfiprintf_r+0x8d2>
  4062aa:	2a00      	cmp	r2, #0
  4062ac:	f040 8118 	bne.w	4064e0 <_vfiprintf_r+0xa04>
  4062b0:	9b02      	ldr	r3, [sp, #8]
  4062b2:	9210      	str	r2, [sp, #64]	; 0x40
  4062b4:	0758      	lsls	r0, r3, #29
  4062b6:	d535      	bpl.n	406324 <_vfiprintf_r+0x848>
  4062b8:	9b08      	ldr	r3, [sp, #32]
  4062ba:	9901      	ldr	r1, [sp, #4]
  4062bc:	1a5c      	subs	r4, r3, r1
  4062be:	2c00      	cmp	r4, #0
  4062c0:	f340 80e7 	ble.w	406492 <_vfiprintf_r+0x9b6>
  4062c4:	46ca      	mov	sl, r9
  4062c6:	2c10      	cmp	r4, #16
  4062c8:	f340 8218 	ble.w	4066fc <_vfiprintf_r+0xc20>
  4062cc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4062ce:	4e8f      	ldr	r6, [pc, #572]	; (40650c <_vfiprintf_r+0xa30>)
  4062d0:	9f06      	ldr	r7, [sp, #24]
  4062d2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4062d6:	2510      	movs	r5, #16
  4062d8:	e006      	b.n	4062e8 <_vfiprintf_r+0x80c>
  4062da:	1c88      	adds	r0, r1, #2
  4062dc:	f10a 0a08 	add.w	sl, sl, #8
  4062e0:	4619      	mov	r1, r3
  4062e2:	3c10      	subs	r4, #16
  4062e4:	2c10      	cmp	r4, #16
  4062e6:	dd11      	ble.n	40630c <_vfiprintf_r+0x830>
  4062e8:	1c4b      	adds	r3, r1, #1
  4062ea:	3210      	adds	r2, #16
  4062ec:	2b07      	cmp	r3, #7
  4062ee:	9211      	str	r2, [sp, #68]	; 0x44
  4062f0:	f8ca 6000 	str.w	r6, [sl]
  4062f4:	f8ca 5004 	str.w	r5, [sl, #4]
  4062f8:	9310      	str	r3, [sp, #64]	; 0x40
  4062fa:	ddee      	ble.n	4062da <_vfiprintf_r+0x7fe>
  4062fc:	bb42      	cbnz	r2, 406350 <_vfiprintf_r+0x874>
  4062fe:	3c10      	subs	r4, #16
  406300:	2c10      	cmp	r4, #16
  406302:	f04f 0001 	mov.w	r0, #1
  406306:	4611      	mov	r1, r2
  406308:	46ca      	mov	sl, r9
  40630a:	dced      	bgt.n	4062e8 <_vfiprintf_r+0x80c>
  40630c:	4422      	add	r2, r4
  40630e:	2807      	cmp	r0, #7
  406310:	9211      	str	r2, [sp, #68]	; 0x44
  406312:	f8ca 6000 	str.w	r6, [sl]
  406316:	f8ca 4004 	str.w	r4, [sl, #4]
  40631a:	9010      	str	r0, [sp, #64]	; 0x40
  40631c:	dd51      	ble.n	4063c2 <_vfiprintf_r+0x8e6>
  40631e:	2a00      	cmp	r2, #0
  406320:	f040 819b 	bne.w	40665a <_vfiprintf_r+0xb7e>
  406324:	9b03      	ldr	r3, [sp, #12]
  406326:	9a08      	ldr	r2, [sp, #32]
  406328:	9901      	ldr	r1, [sp, #4]
  40632a:	428a      	cmp	r2, r1
  40632c:	bfac      	ite	ge
  40632e:	189b      	addge	r3, r3, r2
  406330:	185b      	addlt	r3, r3, r1
  406332:	9303      	str	r3, [sp, #12]
  406334:	e04e      	b.n	4063d4 <_vfiprintf_r+0x8f8>
  406336:	aa0f      	add	r2, sp, #60	; 0x3c
  406338:	4651      	mov	r1, sl
  40633a:	4638      	mov	r0, r7
  40633c:	f7ff fb8e 	bl	405a5c <__sprint_r.part.0>
  406340:	2800      	cmp	r0, #0
  406342:	f040 813f 	bne.w	4065c4 <_vfiprintf_r+0xae8>
  406346:	9910      	ldr	r1, [sp, #64]	; 0x40
  406348:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40634a:	1c48      	adds	r0, r1, #1
  40634c:	46ce      	mov	lr, r9
  40634e:	e77f      	b.n	406250 <_vfiprintf_r+0x774>
  406350:	aa0f      	add	r2, sp, #60	; 0x3c
  406352:	4659      	mov	r1, fp
  406354:	4638      	mov	r0, r7
  406356:	f7ff fb81 	bl	405a5c <__sprint_r.part.0>
  40635a:	b960      	cbnz	r0, 406376 <_vfiprintf_r+0x89a>
  40635c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40635e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406360:	1c48      	adds	r0, r1, #1
  406362:	46ca      	mov	sl, r9
  406364:	e7bd      	b.n	4062e2 <_vfiprintf_r+0x806>
  406366:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406368:	f8dd b010 	ldr.w	fp, [sp, #16]
  40636c:	2b00      	cmp	r3, #0
  40636e:	f040 81d4 	bne.w	40671a <_vfiprintf_r+0xc3e>
  406372:	2300      	movs	r3, #0
  406374:	9310      	str	r3, [sp, #64]	; 0x40
  406376:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40637a:	f013 0f01 	tst.w	r3, #1
  40637e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  406382:	d102      	bne.n	40638a <_vfiprintf_r+0x8ae>
  406384:	059a      	lsls	r2, r3, #22
  406386:	f140 80de 	bpl.w	406546 <_vfiprintf_r+0xa6a>
  40638a:	065b      	lsls	r3, r3, #25
  40638c:	f53f acb2 	bmi.w	405cf4 <_vfiprintf_r+0x218>
  406390:	9803      	ldr	r0, [sp, #12]
  406392:	b02d      	add	sp, #180	; 0xb4
  406394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406398:	2a00      	cmp	r2, #0
  40639a:	f040 8106 	bne.w	4065aa <_vfiprintf_r+0xace>
  40639e:	9a05      	ldr	r2, [sp, #20]
  4063a0:	921d      	str	r2, [sp, #116]	; 0x74
  4063a2:	2301      	movs	r3, #1
  4063a4:	9211      	str	r2, [sp, #68]	; 0x44
  4063a6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4063aa:	9310      	str	r3, [sp, #64]	; 0x40
  4063ac:	46ca      	mov	sl, r9
  4063ae:	f10a 0a08 	add.w	sl, sl, #8
  4063b2:	9b02      	ldr	r3, [sp, #8]
  4063b4:	0759      	lsls	r1, r3, #29
  4063b6:	d504      	bpl.n	4063c2 <_vfiprintf_r+0x8e6>
  4063b8:	9b08      	ldr	r3, [sp, #32]
  4063ba:	9901      	ldr	r1, [sp, #4]
  4063bc:	1a5c      	subs	r4, r3, r1
  4063be:	2c00      	cmp	r4, #0
  4063c0:	dc81      	bgt.n	4062c6 <_vfiprintf_r+0x7ea>
  4063c2:	9b03      	ldr	r3, [sp, #12]
  4063c4:	9908      	ldr	r1, [sp, #32]
  4063c6:	9801      	ldr	r0, [sp, #4]
  4063c8:	4281      	cmp	r1, r0
  4063ca:	bfac      	ite	ge
  4063cc:	185b      	addge	r3, r3, r1
  4063ce:	181b      	addlt	r3, r3, r0
  4063d0:	9303      	str	r3, [sp, #12]
  4063d2:	bb72      	cbnz	r2, 406432 <_vfiprintf_r+0x956>
  4063d4:	2300      	movs	r3, #0
  4063d6:	9310      	str	r3, [sp, #64]	; 0x40
  4063d8:	46ca      	mov	sl, r9
  4063da:	f7ff bbbc 	b.w	405b56 <_vfiprintf_r+0x7a>
  4063de:	aa0f      	add	r2, sp, #60	; 0x3c
  4063e0:	9904      	ldr	r1, [sp, #16]
  4063e2:	4620      	mov	r0, r4
  4063e4:	f7ff fb3a 	bl	405a5c <__sprint_r.part.0>
  4063e8:	bb50      	cbnz	r0, 406440 <_vfiprintf_r+0x964>
  4063ea:	9910      	ldr	r1, [sp, #64]	; 0x40
  4063ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4063ee:	f101 0e01 	add.w	lr, r1, #1
  4063f2:	46cc      	mov	ip, r9
  4063f4:	e548      	b.n	405e88 <_vfiprintf_r+0x3ac>
  4063f6:	2a00      	cmp	r2, #0
  4063f8:	f040 8140 	bne.w	40667c <_vfiprintf_r+0xba0>
  4063fc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  406400:	2900      	cmp	r1, #0
  406402:	f000 811b 	beq.w	40663c <_vfiprintf_r+0xb60>
  406406:	2201      	movs	r2, #1
  406408:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40640c:	4610      	mov	r0, r2
  40640e:	921d      	str	r2, [sp, #116]	; 0x74
  406410:	911c      	str	r1, [sp, #112]	; 0x70
  406412:	46ca      	mov	sl, r9
  406414:	4601      	mov	r1, r0
  406416:	f10a 0a08 	add.w	sl, sl, #8
  40641a:	3001      	adds	r0, #1
  40641c:	e507      	b.n	405e2e <_vfiprintf_r+0x352>
  40641e:	9b02      	ldr	r3, [sp, #8]
  406420:	2a01      	cmp	r2, #1
  406422:	f000 8098 	beq.w	406556 <_vfiprintf_r+0xa7a>
  406426:	2a02      	cmp	r2, #2
  406428:	d10d      	bne.n	406446 <_vfiprintf_r+0x96a>
  40642a:	9302      	str	r3, [sp, #8]
  40642c:	2600      	movs	r6, #0
  40642e:	2700      	movs	r7, #0
  406430:	e5b0      	b.n	405f94 <_vfiprintf_r+0x4b8>
  406432:	aa0f      	add	r2, sp, #60	; 0x3c
  406434:	9904      	ldr	r1, [sp, #16]
  406436:	9806      	ldr	r0, [sp, #24]
  406438:	f7ff fb10 	bl	405a5c <__sprint_r.part.0>
  40643c:	2800      	cmp	r0, #0
  40643e:	d0c9      	beq.n	4063d4 <_vfiprintf_r+0x8f8>
  406440:	f8dd b010 	ldr.w	fp, [sp, #16]
  406444:	e797      	b.n	406376 <_vfiprintf_r+0x89a>
  406446:	9302      	str	r3, [sp, #8]
  406448:	2600      	movs	r6, #0
  40644a:	2700      	movs	r7, #0
  40644c:	4649      	mov	r1, r9
  40644e:	e000      	b.n	406452 <_vfiprintf_r+0x976>
  406450:	4659      	mov	r1, fp
  406452:	08f2      	lsrs	r2, r6, #3
  406454:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  406458:	08f8      	lsrs	r0, r7, #3
  40645a:	f006 0307 	and.w	r3, r6, #7
  40645e:	4607      	mov	r7, r0
  406460:	4616      	mov	r6, r2
  406462:	3330      	adds	r3, #48	; 0x30
  406464:	ea56 0207 	orrs.w	r2, r6, r7
  406468:	f801 3c01 	strb.w	r3, [r1, #-1]
  40646c:	f101 3bff 	add.w	fp, r1, #4294967295
  406470:	d1ee      	bne.n	406450 <_vfiprintf_r+0x974>
  406472:	9a02      	ldr	r2, [sp, #8]
  406474:	07d6      	lsls	r6, r2, #31
  406476:	f57f ad9d 	bpl.w	405fb4 <_vfiprintf_r+0x4d8>
  40647a:	2b30      	cmp	r3, #48	; 0x30
  40647c:	f43f ad9a 	beq.w	405fb4 <_vfiprintf_r+0x4d8>
  406480:	3902      	subs	r1, #2
  406482:	2330      	movs	r3, #48	; 0x30
  406484:	f80b 3c01 	strb.w	r3, [fp, #-1]
  406488:	eba9 0301 	sub.w	r3, r9, r1
  40648c:	9305      	str	r3, [sp, #20]
  40648e:	468b      	mov	fp, r1
  406490:	e476      	b.n	405d80 <_vfiprintf_r+0x2a4>
  406492:	9b03      	ldr	r3, [sp, #12]
  406494:	9a08      	ldr	r2, [sp, #32]
  406496:	428a      	cmp	r2, r1
  406498:	bfac      	ite	ge
  40649a:	189b      	addge	r3, r3, r2
  40649c:	185b      	addlt	r3, r3, r1
  40649e:	9303      	str	r3, [sp, #12]
  4064a0:	e798      	b.n	4063d4 <_vfiprintf_r+0x8f8>
  4064a2:	2202      	movs	r2, #2
  4064a4:	e44d      	b.n	405d42 <_vfiprintf_r+0x266>
  4064a6:	2f00      	cmp	r7, #0
  4064a8:	bf08      	it	eq
  4064aa:	2e0a      	cmpeq	r6, #10
  4064ac:	d352      	bcc.n	406554 <_vfiprintf_r+0xa78>
  4064ae:	46cb      	mov	fp, r9
  4064b0:	4630      	mov	r0, r6
  4064b2:	4639      	mov	r1, r7
  4064b4:	220a      	movs	r2, #10
  4064b6:	2300      	movs	r3, #0
  4064b8:	f7fe fc02 	bl	404cc0 <__aeabi_uldivmod>
  4064bc:	3230      	adds	r2, #48	; 0x30
  4064be:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4064c2:	4630      	mov	r0, r6
  4064c4:	4639      	mov	r1, r7
  4064c6:	2300      	movs	r3, #0
  4064c8:	220a      	movs	r2, #10
  4064ca:	f7fe fbf9 	bl	404cc0 <__aeabi_uldivmod>
  4064ce:	4606      	mov	r6, r0
  4064d0:	460f      	mov	r7, r1
  4064d2:	ea56 0307 	orrs.w	r3, r6, r7
  4064d6:	d1eb      	bne.n	4064b0 <_vfiprintf_r+0x9d4>
  4064d8:	e56c      	b.n	405fb4 <_vfiprintf_r+0x4d8>
  4064da:	9405      	str	r4, [sp, #20]
  4064dc:	46cb      	mov	fp, r9
  4064de:	e44f      	b.n	405d80 <_vfiprintf_r+0x2a4>
  4064e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4064e2:	9904      	ldr	r1, [sp, #16]
  4064e4:	9806      	ldr	r0, [sp, #24]
  4064e6:	f7ff fab9 	bl	405a5c <__sprint_r.part.0>
  4064ea:	2800      	cmp	r0, #0
  4064ec:	d1a8      	bne.n	406440 <_vfiprintf_r+0x964>
  4064ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4064f0:	46ca      	mov	sl, r9
  4064f2:	e75e      	b.n	4063b2 <_vfiprintf_r+0x8d6>
  4064f4:	aa0f      	add	r2, sp, #60	; 0x3c
  4064f6:	9904      	ldr	r1, [sp, #16]
  4064f8:	9806      	ldr	r0, [sp, #24]
  4064fa:	f7ff faaf 	bl	405a5c <__sprint_r.part.0>
  4064fe:	2800      	cmp	r0, #0
  406500:	d19e      	bne.n	406440 <_vfiprintf_r+0x964>
  406502:	46ca      	mov	sl, r9
  406504:	f7ff bbc0 	b.w	405c88 <_vfiprintf_r+0x1ac>
  406508:	00407d20 	.word	0x00407d20
  40650c:	00407d10 	.word	0x00407d10
  406510:	3104      	adds	r1, #4
  406512:	6816      	ldr	r6, [r2, #0]
  406514:	9107      	str	r1, [sp, #28]
  406516:	2201      	movs	r2, #1
  406518:	2700      	movs	r7, #0
  40651a:	e412      	b.n	405d42 <_vfiprintf_r+0x266>
  40651c:	9807      	ldr	r0, [sp, #28]
  40651e:	4601      	mov	r1, r0
  406520:	3104      	adds	r1, #4
  406522:	6806      	ldr	r6, [r0, #0]
  406524:	9107      	str	r1, [sp, #28]
  406526:	2700      	movs	r7, #0
  406528:	e40b      	b.n	405d42 <_vfiprintf_r+0x266>
  40652a:	680e      	ldr	r6, [r1, #0]
  40652c:	3104      	adds	r1, #4
  40652e:	9107      	str	r1, [sp, #28]
  406530:	2700      	movs	r7, #0
  406532:	e591      	b.n	406058 <_vfiprintf_r+0x57c>
  406534:	9907      	ldr	r1, [sp, #28]
  406536:	680e      	ldr	r6, [r1, #0]
  406538:	460a      	mov	r2, r1
  40653a:	17f7      	asrs	r7, r6, #31
  40653c:	3204      	adds	r2, #4
  40653e:	9207      	str	r2, [sp, #28]
  406540:	4630      	mov	r0, r6
  406542:	4639      	mov	r1, r7
  406544:	e50f      	b.n	405f66 <_vfiprintf_r+0x48a>
  406546:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40654a:	f000 fe7f 	bl	40724c <__retarget_lock_release_recursive>
  40654e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  406552:	e71a      	b.n	40638a <_vfiprintf_r+0x8ae>
  406554:	9b02      	ldr	r3, [sp, #8]
  406556:	9302      	str	r3, [sp, #8]
  406558:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40655c:	3630      	adds	r6, #48	; 0x30
  40655e:	2301      	movs	r3, #1
  406560:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  406564:	9305      	str	r3, [sp, #20]
  406566:	e40b      	b.n	405d80 <_vfiprintf_r+0x2a4>
  406568:	aa0f      	add	r2, sp, #60	; 0x3c
  40656a:	9904      	ldr	r1, [sp, #16]
  40656c:	9806      	ldr	r0, [sp, #24]
  40656e:	f7ff fa75 	bl	405a5c <__sprint_r.part.0>
  406572:	2800      	cmp	r0, #0
  406574:	f47f af64 	bne.w	406440 <_vfiprintf_r+0x964>
  406578:	9910      	ldr	r1, [sp, #64]	; 0x40
  40657a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40657c:	1c48      	adds	r0, r1, #1
  40657e:	46ca      	mov	sl, r9
  406580:	e651      	b.n	406226 <_vfiprintf_r+0x74a>
  406582:	aa0f      	add	r2, sp, #60	; 0x3c
  406584:	9904      	ldr	r1, [sp, #16]
  406586:	9806      	ldr	r0, [sp, #24]
  406588:	f7ff fa68 	bl	405a5c <__sprint_r.part.0>
  40658c:	2800      	cmp	r0, #0
  40658e:	f47f af57 	bne.w	406440 <_vfiprintf_r+0x964>
  406592:	9910      	ldr	r1, [sp, #64]	; 0x40
  406594:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406596:	1c48      	adds	r0, r1, #1
  406598:	46ca      	mov	sl, r9
  40659a:	e448      	b.n	405e2e <_vfiprintf_r+0x352>
  40659c:	2a00      	cmp	r2, #0
  40659e:	f040 8091 	bne.w	4066c4 <_vfiprintf_r+0xbe8>
  4065a2:	2001      	movs	r0, #1
  4065a4:	4611      	mov	r1, r2
  4065a6:	46ca      	mov	sl, r9
  4065a8:	e641      	b.n	40622e <_vfiprintf_r+0x752>
  4065aa:	aa0f      	add	r2, sp, #60	; 0x3c
  4065ac:	9904      	ldr	r1, [sp, #16]
  4065ae:	9806      	ldr	r0, [sp, #24]
  4065b0:	f7ff fa54 	bl	405a5c <__sprint_r.part.0>
  4065b4:	2800      	cmp	r0, #0
  4065b6:	f47f af43 	bne.w	406440 <_vfiprintf_r+0x964>
  4065ba:	9810      	ldr	r0, [sp, #64]	; 0x40
  4065bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4065be:	3001      	adds	r0, #1
  4065c0:	46ca      	mov	sl, r9
  4065c2:	e667      	b.n	406294 <_vfiprintf_r+0x7b8>
  4065c4:	46d3      	mov	fp, sl
  4065c6:	e6d6      	b.n	406376 <_vfiprintf_r+0x89a>
  4065c8:	9e07      	ldr	r6, [sp, #28]
  4065ca:	3607      	adds	r6, #7
  4065cc:	f026 0207 	bic.w	r2, r6, #7
  4065d0:	f102 0108 	add.w	r1, r2, #8
  4065d4:	e9d2 6700 	ldrd	r6, r7, [r2]
  4065d8:	9107      	str	r1, [sp, #28]
  4065da:	2201      	movs	r2, #1
  4065dc:	f7ff bbb1 	b.w	405d42 <_vfiprintf_r+0x266>
  4065e0:	9e07      	ldr	r6, [sp, #28]
  4065e2:	3607      	adds	r6, #7
  4065e4:	f026 0607 	bic.w	r6, r6, #7
  4065e8:	e9d6 0100 	ldrd	r0, r1, [r6]
  4065ec:	f106 0208 	add.w	r2, r6, #8
  4065f0:	9207      	str	r2, [sp, #28]
  4065f2:	4606      	mov	r6, r0
  4065f4:	460f      	mov	r7, r1
  4065f6:	e4b6      	b.n	405f66 <_vfiprintf_r+0x48a>
  4065f8:	9e07      	ldr	r6, [sp, #28]
  4065fa:	3607      	adds	r6, #7
  4065fc:	f026 0207 	bic.w	r2, r6, #7
  406600:	f102 0108 	add.w	r1, r2, #8
  406604:	e9d2 6700 	ldrd	r6, r7, [r2]
  406608:	9107      	str	r1, [sp, #28]
  40660a:	2200      	movs	r2, #0
  40660c:	f7ff bb99 	b.w	405d42 <_vfiprintf_r+0x266>
  406610:	9e07      	ldr	r6, [sp, #28]
  406612:	3607      	adds	r6, #7
  406614:	f026 0107 	bic.w	r1, r6, #7
  406618:	f101 0008 	add.w	r0, r1, #8
  40661c:	9007      	str	r0, [sp, #28]
  40661e:	e9d1 6700 	ldrd	r6, r7, [r1]
  406622:	e519      	b.n	406058 <_vfiprintf_r+0x57c>
  406624:	46cb      	mov	fp, r9
  406626:	f7ff bbab 	b.w	405d80 <_vfiprintf_r+0x2a4>
  40662a:	252d      	movs	r5, #45	; 0x2d
  40662c:	4276      	negs	r6, r6
  40662e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  406632:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406636:	2201      	movs	r2, #1
  406638:	f7ff bb88 	b.w	405d4c <_vfiprintf_r+0x270>
  40663c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40663e:	b9b3      	cbnz	r3, 40666e <_vfiprintf_r+0xb92>
  406640:	4611      	mov	r1, r2
  406642:	2001      	movs	r0, #1
  406644:	46ca      	mov	sl, r9
  406646:	e5f2      	b.n	40622e <_vfiprintf_r+0x752>
  406648:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40664c:	f000 fdfe 	bl	40724c <__retarget_lock_release_recursive>
  406650:	f04f 33ff 	mov.w	r3, #4294967295
  406654:	9303      	str	r3, [sp, #12]
  406656:	f7ff bb50 	b.w	405cfa <_vfiprintf_r+0x21e>
  40665a:	aa0f      	add	r2, sp, #60	; 0x3c
  40665c:	9904      	ldr	r1, [sp, #16]
  40665e:	9806      	ldr	r0, [sp, #24]
  406660:	f7ff f9fc 	bl	405a5c <__sprint_r.part.0>
  406664:	2800      	cmp	r0, #0
  406666:	f47f aeeb 	bne.w	406440 <_vfiprintf_r+0x964>
  40666a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40666c:	e6a9      	b.n	4063c2 <_vfiprintf_r+0x8e6>
  40666e:	ab0e      	add	r3, sp, #56	; 0x38
  406670:	2202      	movs	r2, #2
  406672:	931c      	str	r3, [sp, #112]	; 0x70
  406674:	921d      	str	r2, [sp, #116]	; 0x74
  406676:	2001      	movs	r0, #1
  406678:	46ca      	mov	sl, r9
  40667a:	e5d0      	b.n	40621e <_vfiprintf_r+0x742>
  40667c:	aa0f      	add	r2, sp, #60	; 0x3c
  40667e:	9904      	ldr	r1, [sp, #16]
  406680:	9806      	ldr	r0, [sp, #24]
  406682:	f7ff f9eb 	bl	405a5c <__sprint_r.part.0>
  406686:	2800      	cmp	r0, #0
  406688:	f47f aeda 	bne.w	406440 <_vfiprintf_r+0x964>
  40668c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40668e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  406690:	1c48      	adds	r0, r1, #1
  406692:	46ca      	mov	sl, r9
  406694:	e5a4      	b.n	4061e0 <_vfiprintf_r+0x704>
  406696:	9a07      	ldr	r2, [sp, #28]
  406698:	9903      	ldr	r1, [sp, #12]
  40669a:	6813      	ldr	r3, [r2, #0]
  40669c:	17cd      	asrs	r5, r1, #31
  40669e:	4608      	mov	r0, r1
  4066a0:	3204      	adds	r2, #4
  4066a2:	4629      	mov	r1, r5
  4066a4:	9207      	str	r2, [sp, #28]
  4066a6:	e9c3 0100 	strd	r0, r1, [r3]
  4066aa:	f7ff ba54 	b.w	405b56 <_vfiprintf_r+0x7a>
  4066ae:	4658      	mov	r0, fp
  4066b0:	9607      	str	r6, [sp, #28]
  4066b2:	9302      	str	r3, [sp, #8]
  4066b4:	f7ff f964 	bl	405980 <strlen>
  4066b8:	2400      	movs	r4, #0
  4066ba:	9005      	str	r0, [sp, #20]
  4066bc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4066c0:	f7ff bb5e 	b.w	405d80 <_vfiprintf_r+0x2a4>
  4066c4:	aa0f      	add	r2, sp, #60	; 0x3c
  4066c6:	9904      	ldr	r1, [sp, #16]
  4066c8:	9806      	ldr	r0, [sp, #24]
  4066ca:	f7ff f9c7 	bl	405a5c <__sprint_r.part.0>
  4066ce:	2800      	cmp	r0, #0
  4066d0:	f47f aeb6 	bne.w	406440 <_vfiprintf_r+0x964>
  4066d4:	9910      	ldr	r1, [sp, #64]	; 0x40
  4066d6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4066d8:	1c48      	adds	r0, r1, #1
  4066da:	46ca      	mov	sl, r9
  4066dc:	e5a7      	b.n	40622e <_vfiprintf_r+0x752>
  4066de:	9910      	ldr	r1, [sp, #64]	; 0x40
  4066e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4066e2:	4e20      	ldr	r6, [pc, #128]	; (406764 <_vfiprintf_r+0xc88>)
  4066e4:	3101      	adds	r1, #1
  4066e6:	f7ff bb90 	b.w	405e0a <_vfiprintf_r+0x32e>
  4066ea:	2c06      	cmp	r4, #6
  4066ec:	bf28      	it	cs
  4066ee:	2406      	movcs	r4, #6
  4066f0:	9405      	str	r4, [sp, #20]
  4066f2:	9607      	str	r6, [sp, #28]
  4066f4:	9401      	str	r4, [sp, #4]
  4066f6:	f8df b070 	ldr.w	fp, [pc, #112]	; 406768 <_vfiprintf_r+0xc8c>
  4066fa:	e4d5      	b.n	4060a8 <_vfiprintf_r+0x5cc>
  4066fc:	9810      	ldr	r0, [sp, #64]	; 0x40
  4066fe:	4e19      	ldr	r6, [pc, #100]	; (406764 <_vfiprintf_r+0xc88>)
  406700:	3001      	adds	r0, #1
  406702:	e603      	b.n	40630c <_vfiprintf_r+0x830>
  406704:	9405      	str	r4, [sp, #20]
  406706:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40670a:	9607      	str	r6, [sp, #28]
  40670c:	9302      	str	r3, [sp, #8]
  40670e:	4604      	mov	r4, r0
  406710:	f7ff bb36 	b.w	405d80 <_vfiprintf_r+0x2a4>
  406714:	4686      	mov	lr, r0
  406716:	f7ff bbce 	b.w	405eb6 <_vfiprintf_r+0x3da>
  40671a:	9806      	ldr	r0, [sp, #24]
  40671c:	aa0f      	add	r2, sp, #60	; 0x3c
  40671e:	4659      	mov	r1, fp
  406720:	f7ff f99c 	bl	405a5c <__sprint_r.part.0>
  406724:	2800      	cmp	r0, #0
  406726:	f43f ae24 	beq.w	406372 <_vfiprintf_r+0x896>
  40672a:	e624      	b.n	406376 <_vfiprintf_r+0x89a>
  40672c:	9907      	ldr	r1, [sp, #28]
  40672e:	f898 2001 	ldrb.w	r2, [r8, #1]
  406732:	680c      	ldr	r4, [r1, #0]
  406734:	3104      	adds	r1, #4
  406736:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40673a:	46b8      	mov	r8, r7
  40673c:	9107      	str	r1, [sp, #28]
  40673e:	f7ff ba3f 	b.w	405bc0 <_vfiprintf_r+0xe4>
  406742:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406746:	e43c      	b.n	405fc2 <_vfiprintf_r+0x4e6>
  406748:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40674c:	e521      	b.n	406192 <_vfiprintf_r+0x6b6>
  40674e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406752:	f7ff bbf4 	b.w	405f3e <_vfiprintf_r+0x462>
  406756:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40675a:	e491      	b.n	406080 <_vfiprintf_r+0x5a4>
  40675c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  406760:	e469      	b.n	406036 <_vfiprintf_r+0x55a>
  406762:	bf00      	nop
  406764:	00407d10 	.word	0x00407d10
  406768:	00407d08 	.word	0x00407d08

0040676c <__sbprintf>:
  40676c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406770:	460c      	mov	r4, r1
  406772:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  406776:	8989      	ldrh	r1, [r1, #12]
  406778:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40677a:	89e5      	ldrh	r5, [r4, #14]
  40677c:	9619      	str	r6, [sp, #100]	; 0x64
  40677e:	f021 0102 	bic.w	r1, r1, #2
  406782:	4606      	mov	r6, r0
  406784:	69e0      	ldr	r0, [r4, #28]
  406786:	f8ad 100c 	strh.w	r1, [sp, #12]
  40678a:	4617      	mov	r7, r2
  40678c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  406790:	6a62      	ldr	r2, [r4, #36]	; 0x24
  406792:	f8ad 500e 	strh.w	r5, [sp, #14]
  406796:	4698      	mov	r8, r3
  406798:	ad1a      	add	r5, sp, #104	; 0x68
  40679a:	2300      	movs	r3, #0
  40679c:	9007      	str	r0, [sp, #28]
  40679e:	a816      	add	r0, sp, #88	; 0x58
  4067a0:	9209      	str	r2, [sp, #36]	; 0x24
  4067a2:	9306      	str	r3, [sp, #24]
  4067a4:	9500      	str	r5, [sp, #0]
  4067a6:	9504      	str	r5, [sp, #16]
  4067a8:	9102      	str	r1, [sp, #8]
  4067aa:	9105      	str	r1, [sp, #20]
  4067ac:	f000 fd48 	bl	407240 <__retarget_lock_init_recursive>
  4067b0:	4643      	mov	r3, r8
  4067b2:	463a      	mov	r2, r7
  4067b4:	4669      	mov	r1, sp
  4067b6:	4630      	mov	r0, r6
  4067b8:	f7ff f990 	bl	405adc <_vfiprintf_r>
  4067bc:	1e05      	subs	r5, r0, #0
  4067be:	db07      	blt.n	4067d0 <__sbprintf+0x64>
  4067c0:	4630      	mov	r0, r6
  4067c2:	4669      	mov	r1, sp
  4067c4:	f000 f928 	bl	406a18 <_fflush_r>
  4067c8:	2800      	cmp	r0, #0
  4067ca:	bf18      	it	ne
  4067cc:	f04f 35ff 	movne.w	r5, #4294967295
  4067d0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4067d4:	065b      	lsls	r3, r3, #25
  4067d6:	d503      	bpl.n	4067e0 <__sbprintf+0x74>
  4067d8:	89a3      	ldrh	r3, [r4, #12]
  4067da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4067de:	81a3      	strh	r3, [r4, #12]
  4067e0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4067e2:	f000 fd2f 	bl	407244 <__retarget_lock_close_recursive>
  4067e6:	4628      	mov	r0, r5
  4067e8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4067ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004067f0 <__swsetup_r>:
  4067f0:	b538      	push	{r3, r4, r5, lr}
  4067f2:	4b30      	ldr	r3, [pc, #192]	; (4068b4 <__swsetup_r+0xc4>)
  4067f4:	681b      	ldr	r3, [r3, #0]
  4067f6:	4605      	mov	r5, r0
  4067f8:	460c      	mov	r4, r1
  4067fa:	b113      	cbz	r3, 406802 <__swsetup_r+0x12>
  4067fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4067fe:	2a00      	cmp	r2, #0
  406800:	d038      	beq.n	406874 <__swsetup_r+0x84>
  406802:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406806:	b293      	uxth	r3, r2
  406808:	0718      	lsls	r0, r3, #28
  40680a:	d50c      	bpl.n	406826 <__swsetup_r+0x36>
  40680c:	6920      	ldr	r0, [r4, #16]
  40680e:	b1a8      	cbz	r0, 40683c <__swsetup_r+0x4c>
  406810:	f013 0201 	ands.w	r2, r3, #1
  406814:	d01e      	beq.n	406854 <__swsetup_r+0x64>
  406816:	6963      	ldr	r3, [r4, #20]
  406818:	2200      	movs	r2, #0
  40681a:	425b      	negs	r3, r3
  40681c:	61a3      	str	r3, [r4, #24]
  40681e:	60a2      	str	r2, [r4, #8]
  406820:	b1f0      	cbz	r0, 406860 <__swsetup_r+0x70>
  406822:	2000      	movs	r0, #0
  406824:	bd38      	pop	{r3, r4, r5, pc}
  406826:	06d9      	lsls	r1, r3, #27
  406828:	d53c      	bpl.n	4068a4 <__swsetup_r+0xb4>
  40682a:	0758      	lsls	r0, r3, #29
  40682c:	d426      	bmi.n	40687c <__swsetup_r+0x8c>
  40682e:	6920      	ldr	r0, [r4, #16]
  406830:	f042 0308 	orr.w	r3, r2, #8
  406834:	81a3      	strh	r3, [r4, #12]
  406836:	b29b      	uxth	r3, r3
  406838:	2800      	cmp	r0, #0
  40683a:	d1e9      	bne.n	406810 <__swsetup_r+0x20>
  40683c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  406840:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  406844:	d0e4      	beq.n	406810 <__swsetup_r+0x20>
  406846:	4628      	mov	r0, r5
  406848:	4621      	mov	r1, r4
  40684a:	f000 fd2f 	bl	4072ac <__smakebuf_r>
  40684e:	89a3      	ldrh	r3, [r4, #12]
  406850:	6920      	ldr	r0, [r4, #16]
  406852:	e7dd      	b.n	406810 <__swsetup_r+0x20>
  406854:	0799      	lsls	r1, r3, #30
  406856:	bf58      	it	pl
  406858:	6962      	ldrpl	r2, [r4, #20]
  40685a:	60a2      	str	r2, [r4, #8]
  40685c:	2800      	cmp	r0, #0
  40685e:	d1e0      	bne.n	406822 <__swsetup_r+0x32>
  406860:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406864:	061a      	lsls	r2, r3, #24
  406866:	d5dd      	bpl.n	406824 <__swsetup_r+0x34>
  406868:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40686c:	81a3      	strh	r3, [r4, #12]
  40686e:	f04f 30ff 	mov.w	r0, #4294967295
  406872:	bd38      	pop	{r3, r4, r5, pc}
  406874:	4618      	mov	r0, r3
  406876:	f000 f927 	bl	406ac8 <__sinit>
  40687a:	e7c2      	b.n	406802 <__swsetup_r+0x12>
  40687c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40687e:	b151      	cbz	r1, 406896 <__swsetup_r+0xa6>
  406880:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406884:	4299      	cmp	r1, r3
  406886:	d004      	beq.n	406892 <__swsetup_r+0xa2>
  406888:	4628      	mov	r0, r5
  40688a:	f000 fa43 	bl	406d14 <_free_r>
  40688e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406892:	2300      	movs	r3, #0
  406894:	6323      	str	r3, [r4, #48]	; 0x30
  406896:	2300      	movs	r3, #0
  406898:	6920      	ldr	r0, [r4, #16]
  40689a:	6063      	str	r3, [r4, #4]
  40689c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4068a0:	6020      	str	r0, [r4, #0]
  4068a2:	e7c5      	b.n	406830 <__swsetup_r+0x40>
  4068a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4068a8:	2309      	movs	r3, #9
  4068aa:	602b      	str	r3, [r5, #0]
  4068ac:	f04f 30ff 	mov.w	r0, #4294967295
  4068b0:	81a2      	strh	r2, [r4, #12]
  4068b2:	bd38      	pop	{r3, r4, r5, pc}
  4068b4:	20400014 	.word	0x20400014

004068b8 <register_fini>:
  4068b8:	4b02      	ldr	r3, [pc, #8]	; (4068c4 <register_fini+0xc>)
  4068ba:	b113      	cbz	r3, 4068c2 <register_fini+0xa>
  4068bc:	4802      	ldr	r0, [pc, #8]	; (4068c8 <register_fini+0x10>)
  4068be:	f000 b805 	b.w	4068cc <atexit>
  4068c2:	4770      	bx	lr
  4068c4:	00000000 	.word	0x00000000
  4068c8:	00406b39 	.word	0x00406b39

004068cc <atexit>:
  4068cc:	2300      	movs	r3, #0
  4068ce:	4601      	mov	r1, r0
  4068d0:	461a      	mov	r2, r3
  4068d2:	4618      	mov	r0, r3
  4068d4:	f001 b890 	b.w	4079f8 <__register_exitproc>

004068d8 <__sflush_r>:
  4068d8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4068dc:	b29a      	uxth	r2, r3
  4068de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4068e2:	460d      	mov	r5, r1
  4068e4:	0711      	lsls	r1, r2, #28
  4068e6:	4680      	mov	r8, r0
  4068e8:	d43a      	bmi.n	406960 <__sflush_r+0x88>
  4068ea:	686a      	ldr	r2, [r5, #4]
  4068ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4068f0:	2a00      	cmp	r2, #0
  4068f2:	81ab      	strh	r3, [r5, #12]
  4068f4:	dd6f      	ble.n	4069d6 <__sflush_r+0xfe>
  4068f6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4068f8:	2c00      	cmp	r4, #0
  4068fa:	d049      	beq.n	406990 <__sflush_r+0xb8>
  4068fc:	2200      	movs	r2, #0
  4068fe:	b29b      	uxth	r3, r3
  406900:	f8d8 6000 	ldr.w	r6, [r8]
  406904:	f8c8 2000 	str.w	r2, [r8]
  406908:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40690c:	d067      	beq.n	4069de <__sflush_r+0x106>
  40690e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  406910:	075f      	lsls	r7, r3, #29
  406912:	d505      	bpl.n	406920 <__sflush_r+0x48>
  406914:	6869      	ldr	r1, [r5, #4]
  406916:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  406918:	1a52      	subs	r2, r2, r1
  40691a:	b10b      	cbz	r3, 406920 <__sflush_r+0x48>
  40691c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40691e:	1ad2      	subs	r2, r2, r3
  406920:	2300      	movs	r3, #0
  406922:	69e9      	ldr	r1, [r5, #28]
  406924:	4640      	mov	r0, r8
  406926:	47a0      	blx	r4
  406928:	1c44      	adds	r4, r0, #1
  40692a:	d03c      	beq.n	4069a6 <__sflush_r+0xce>
  40692c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  406930:	692a      	ldr	r2, [r5, #16]
  406932:	602a      	str	r2, [r5, #0]
  406934:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  406938:	2200      	movs	r2, #0
  40693a:	81ab      	strh	r3, [r5, #12]
  40693c:	04db      	lsls	r3, r3, #19
  40693e:	606a      	str	r2, [r5, #4]
  406940:	d447      	bmi.n	4069d2 <__sflush_r+0xfa>
  406942:	6b29      	ldr	r1, [r5, #48]	; 0x30
  406944:	f8c8 6000 	str.w	r6, [r8]
  406948:	b311      	cbz	r1, 406990 <__sflush_r+0xb8>
  40694a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40694e:	4299      	cmp	r1, r3
  406950:	d002      	beq.n	406958 <__sflush_r+0x80>
  406952:	4640      	mov	r0, r8
  406954:	f000 f9de 	bl	406d14 <_free_r>
  406958:	2000      	movs	r0, #0
  40695a:	6328      	str	r0, [r5, #48]	; 0x30
  40695c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406960:	692e      	ldr	r6, [r5, #16]
  406962:	b1ae      	cbz	r6, 406990 <__sflush_r+0xb8>
  406964:	682c      	ldr	r4, [r5, #0]
  406966:	602e      	str	r6, [r5, #0]
  406968:	0791      	lsls	r1, r2, #30
  40696a:	bf0c      	ite	eq
  40696c:	696b      	ldreq	r3, [r5, #20]
  40696e:	2300      	movne	r3, #0
  406970:	1ba4      	subs	r4, r4, r6
  406972:	60ab      	str	r3, [r5, #8]
  406974:	e00a      	b.n	40698c <__sflush_r+0xb4>
  406976:	4623      	mov	r3, r4
  406978:	4632      	mov	r2, r6
  40697a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40697c:	69e9      	ldr	r1, [r5, #28]
  40697e:	4640      	mov	r0, r8
  406980:	47b8      	blx	r7
  406982:	2800      	cmp	r0, #0
  406984:	eba4 0400 	sub.w	r4, r4, r0
  406988:	4406      	add	r6, r0
  40698a:	dd04      	ble.n	406996 <__sflush_r+0xbe>
  40698c:	2c00      	cmp	r4, #0
  40698e:	dcf2      	bgt.n	406976 <__sflush_r+0x9e>
  406990:	2000      	movs	r0, #0
  406992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406996:	89ab      	ldrh	r3, [r5, #12]
  406998:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40699c:	81ab      	strh	r3, [r5, #12]
  40699e:	f04f 30ff 	mov.w	r0, #4294967295
  4069a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4069a6:	f8d8 4000 	ldr.w	r4, [r8]
  4069aa:	2c1d      	cmp	r4, #29
  4069ac:	d8f3      	bhi.n	406996 <__sflush_r+0xbe>
  4069ae:	4b19      	ldr	r3, [pc, #100]	; (406a14 <__sflush_r+0x13c>)
  4069b0:	40e3      	lsrs	r3, r4
  4069b2:	43db      	mvns	r3, r3
  4069b4:	f013 0301 	ands.w	r3, r3, #1
  4069b8:	d1ed      	bne.n	406996 <__sflush_r+0xbe>
  4069ba:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4069be:	606b      	str	r3, [r5, #4]
  4069c0:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4069c4:	6929      	ldr	r1, [r5, #16]
  4069c6:	81ab      	strh	r3, [r5, #12]
  4069c8:	04da      	lsls	r2, r3, #19
  4069ca:	6029      	str	r1, [r5, #0]
  4069cc:	d5b9      	bpl.n	406942 <__sflush_r+0x6a>
  4069ce:	2c00      	cmp	r4, #0
  4069d0:	d1b7      	bne.n	406942 <__sflush_r+0x6a>
  4069d2:	6528      	str	r0, [r5, #80]	; 0x50
  4069d4:	e7b5      	b.n	406942 <__sflush_r+0x6a>
  4069d6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4069d8:	2a00      	cmp	r2, #0
  4069da:	dc8c      	bgt.n	4068f6 <__sflush_r+0x1e>
  4069dc:	e7d8      	b.n	406990 <__sflush_r+0xb8>
  4069de:	2301      	movs	r3, #1
  4069e0:	69e9      	ldr	r1, [r5, #28]
  4069e2:	4640      	mov	r0, r8
  4069e4:	47a0      	blx	r4
  4069e6:	1c43      	adds	r3, r0, #1
  4069e8:	4602      	mov	r2, r0
  4069ea:	d002      	beq.n	4069f2 <__sflush_r+0x11a>
  4069ec:	89ab      	ldrh	r3, [r5, #12]
  4069ee:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4069f0:	e78e      	b.n	406910 <__sflush_r+0x38>
  4069f2:	f8d8 3000 	ldr.w	r3, [r8]
  4069f6:	2b00      	cmp	r3, #0
  4069f8:	d0f8      	beq.n	4069ec <__sflush_r+0x114>
  4069fa:	2b1d      	cmp	r3, #29
  4069fc:	d001      	beq.n	406a02 <__sflush_r+0x12a>
  4069fe:	2b16      	cmp	r3, #22
  406a00:	d102      	bne.n	406a08 <__sflush_r+0x130>
  406a02:	f8c8 6000 	str.w	r6, [r8]
  406a06:	e7c3      	b.n	406990 <__sflush_r+0xb8>
  406a08:	89ab      	ldrh	r3, [r5, #12]
  406a0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406a0e:	81ab      	strh	r3, [r5, #12]
  406a10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406a14:	20400001 	.word	0x20400001

00406a18 <_fflush_r>:
  406a18:	b538      	push	{r3, r4, r5, lr}
  406a1a:	460d      	mov	r5, r1
  406a1c:	4604      	mov	r4, r0
  406a1e:	b108      	cbz	r0, 406a24 <_fflush_r+0xc>
  406a20:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406a22:	b1bb      	cbz	r3, 406a54 <_fflush_r+0x3c>
  406a24:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  406a28:	b188      	cbz	r0, 406a4e <_fflush_r+0x36>
  406a2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  406a2c:	07db      	lsls	r3, r3, #31
  406a2e:	d401      	bmi.n	406a34 <_fflush_r+0x1c>
  406a30:	0581      	lsls	r1, r0, #22
  406a32:	d517      	bpl.n	406a64 <_fflush_r+0x4c>
  406a34:	4620      	mov	r0, r4
  406a36:	4629      	mov	r1, r5
  406a38:	f7ff ff4e 	bl	4068d8 <__sflush_r>
  406a3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  406a3e:	07da      	lsls	r2, r3, #31
  406a40:	4604      	mov	r4, r0
  406a42:	d402      	bmi.n	406a4a <_fflush_r+0x32>
  406a44:	89ab      	ldrh	r3, [r5, #12]
  406a46:	059b      	lsls	r3, r3, #22
  406a48:	d507      	bpl.n	406a5a <_fflush_r+0x42>
  406a4a:	4620      	mov	r0, r4
  406a4c:	bd38      	pop	{r3, r4, r5, pc}
  406a4e:	4604      	mov	r4, r0
  406a50:	4620      	mov	r0, r4
  406a52:	bd38      	pop	{r3, r4, r5, pc}
  406a54:	f000 f838 	bl	406ac8 <__sinit>
  406a58:	e7e4      	b.n	406a24 <_fflush_r+0xc>
  406a5a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406a5c:	f000 fbf6 	bl	40724c <__retarget_lock_release_recursive>
  406a60:	4620      	mov	r0, r4
  406a62:	bd38      	pop	{r3, r4, r5, pc}
  406a64:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406a66:	f000 fbef 	bl	407248 <__retarget_lock_acquire_recursive>
  406a6a:	e7e3      	b.n	406a34 <_fflush_r+0x1c>

00406a6c <_cleanup_r>:
  406a6c:	4901      	ldr	r1, [pc, #4]	; (406a74 <_cleanup_r+0x8>)
  406a6e:	f000 bbaf 	b.w	4071d0 <_fwalk_reent>
  406a72:	bf00      	nop
  406a74:	00407ae1 	.word	0x00407ae1

00406a78 <std.isra.0>:
  406a78:	b510      	push	{r4, lr}
  406a7a:	2300      	movs	r3, #0
  406a7c:	4604      	mov	r4, r0
  406a7e:	8181      	strh	r1, [r0, #12]
  406a80:	81c2      	strh	r2, [r0, #14]
  406a82:	6003      	str	r3, [r0, #0]
  406a84:	6043      	str	r3, [r0, #4]
  406a86:	6083      	str	r3, [r0, #8]
  406a88:	6643      	str	r3, [r0, #100]	; 0x64
  406a8a:	6103      	str	r3, [r0, #16]
  406a8c:	6143      	str	r3, [r0, #20]
  406a8e:	6183      	str	r3, [r0, #24]
  406a90:	4619      	mov	r1, r3
  406a92:	2208      	movs	r2, #8
  406a94:	305c      	adds	r0, #92	; 0x5c
  406a96:	f7fe fe31 	bl	4056fc <memset>
  406a9a:	4807      	ldr	r0, [pc, #28]	; (406ab8 <std.isra.0+0x40>)
  406a9c:	4907      	ldr	r1, [pc, #28]	; (406abc <std.isra.0+0x44>)
  406a9e:	4a08      	ldr	r2, [pc, #32]	; (406ac0 <std.isra.0+0x48>)
  406aa0:	4b08      	ldr	r3, [pc, #32]	; (406ac4 <std.isra.0+0x4c>)
  406aa2:	6220      	str	r0, [r4, #32]
  406aa4:	61e4      	str	r4, [r4, #28]
  406aa6:	6261      	str	r1, [r4, #36]	; 0x24
  406aa8:	62a2      	str	r2, [r4, #40]	; 0x28
  406aaa:	62e3      	str	r3, [r4, #44]	; 0x2c
  406aac:	f104 0058 	add.w	r0, r4, #88	; 0x58
  406ab0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406ab4:	f000 bbc4 	b.w	407240 <__retarget_lock_init_recursive>
  406ab8:	00407825 	.word	0x00407825
  406abc:	00407849 	.word	0x00407849
  406ac0:	00407885 	.word	0x00407885
  406ac4:	004078a5 	.word	0x004078a5

00406ac8 <__sinit>:
  406ac8:	b510      	push	{r4, lr}
  406aca:	4604      	mov	r4, r0
  406acc:	4812      	ldr	r0, [pc, #72]	; (406b18 <__sinit+0x50>)
  406ace:	f000 fbbb 	bl	407248 <__retarget_lock_acquire_recursive>
  406ad2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406ad4:	b9d2      	cbnz	r2, 406b0c <__sinit+0x44>
  406ad6:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  406ada:	4810      	ldr	r0, [pc, #64]	; (406b1c <__sinit+0x54>)
  406adc:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  406ae0:	2103      	movs	r1, #3
  406ae2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  406ae6:	63e0      	str	r0, [r4, #60]	; 0x3c
  406ae8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406aec:	6860      	ldr	r0, [r4, #4]
  406aee:	2104      	movs	r1, #4
  406af0:	f7ff ffc2 	bl	406a78 <std.isra.0>
  406af4:	2201      	movs	r2, #1
  406af6:	2109      	movs	r1, #9
  406af8:	68a0      	ldr	r0, [r4, #8]
  406afa:	f7ff ffbd 	bl	406a78 <std.isra.0>
  406afe:	2202      	movs	r2, #2
  406b00:	2112      	movs	r1, #18
  406b02:	68e0      	ldr	r0, [r4, #12]
  406b04:	f7ff ffb8 	bl	406a78 <std.isra.0>
  406b08:	2301      	movs	r3, #1
  406b0a:	63a3      	str	r3, [r4, #56]	; 0x38
  406b0c:	4802      	ldr	r0, [pc, #8]	; (406b18 <__sinit+0x50>)
  406b0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406b12:	f000 bb9b 	b.w	40724c <__retarget_lock_release_recursive>
  406b16:	bf00      	nop
  406b18:	20400c28 	.word	0x20400c28
  406b1c:	00406a6d 	.word	0x00406a6d

00406b20 <__sfp_lock_acquire>:
  406b20:	4801      	ldr	r0, [pc, #4]	; (406b28 <__sfp_lock_acquire+0x8>)
  406b22:	f000 bb91 	b.w	407248 <__retarget_lock_acquire_recursive>
  406b26:	bf00      	nop
  406b28:	20400c3c 	.word	0x20400c3c

00406b2c <__sfp_lock_release>:
  406b2c:	4801      	ldr	r0, [pc, #4]	; (406b34 <__sfp_lock_release+0x8>)
  406b2e:	f000 bb8d 	b.w	40724c <__retarget_lock_release_recursive>
  406b32:	bf00      	nop
  406b34:	20400c3c 	.word	0x20400c3c

00406b38 <__libc_fini_array>:
  406b38:	b538      	push	{r3, r4, r5, lr}
  406b3a:	4c0a      	ldr	r4, [pc, #40]	; (406b64 <__libc_fini_array+0x2c>)
  406b3c:	4d0a      	ldr	r5, [pc, #40]	; (406b68 <__libc_fini_array+0x30>)
  406b3e:	1b64      	subs	r4, r4, r5
  406b40:	10a4      	asrs	r4, r4, #2
  406b42:	d00a      	beq.n	406b5a <__libc_fini_array+0x22>
  406b44:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406b48:	3b01      	subs	r3, #1
  406b4a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406b4e:	3c01      	subs	r4, #1
  406b50:	f855 3904 	ldr.w	r3, [r5], #-4
  406b54:	4798      	blx	r3
  406b56:	2c00      	cmp	r4, #0
  406b58:	d1f9      	bne.n	406b4e <__libc_fini_array+0x16>
  406b5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406b5e:	f001 b97b 	b.w	407e58 <_fini>
  406b62:	bf00      	nop
  406b64:	00407e68 	.word	0x00407e68
  406b68:	00407e64 	.word	0x00407e64

00406b6c <__fputwc>:
  406b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406b70:	b082      	sub	sp, #8
  406b72:	4680      	mov	r8, r0
  406b74:	4689      	mov	r9, r1
  406b76:	4614      	mov	r4, r2
  406b78:	f000 fb54 	bl	407224 <__locale_mb_cur_max>
  406b7c:	2801      	cmp	r0, #1
  406b7e:	d036      	beq.n	406bee <__fputwc+0x82>
  406b80:	464a      	mov	r2, r9
  406b82:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406b86:	a901      	add	r1, sp, #4
  406b88:	4640      	mov	r0, r8
  406b8a:	f000 fee7 	bl	40795c <_wcrtomb_r>
  406b8e:	1c42      	adds	r2, r0, #1
  406b90:	4606      	mov	r6, r0
  406b92:	d025      	beq.n	406be0 <__fputwc+0x74>
  406b94:	b3a8      	cbz	r0, 406c02 <__fputwc+0x96>
  406b96:	f89d e004 	ldrb.w	lr, [sp, #4]
  406b9a:	2500      	movs	r5, #0
  406b9c:	f10d 0a04 	add.w	sl, sp, #4
  406ba0:	e009      	b.n	406bb6 <__fputwc+0x4a>
  406ba2:	6823      	ldr	r3, [r4, #0]
  406ba4:	1c5a      	adds	r2, r3, #1
  406ba6:	6022      	str	r2, [r4, #0]
  406ba8:	f883 e000 	strb.w	lr, [r3]
  406bac:	3501      	adds	r5, #1
  406bae:	42b5      	cmp	r5, r6
  406bb0:	d227      	bcs.n	406c02 <__fputwc+0x96>
  406bb2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  406bb6:	68a3      	ldr	r3, [r4, #8]
  406bb8:	3b01      	subs	r3, #1
  406bba:	2b00      	cmp	r3, #0
  406bbc:	60a3      	str	r3, [r4, #8]
  406bbe:	daf0      	bge.n	406ba2 <__fputwc+0x36>
  406bc0:	69a7      	ldr	r7, [r4, #24]
  406bc2:	42bb      	cmp	r3, r7
  406bc4:	4671      	mov	r1, lr
  406bc6:	4622      	mov	r2, r4
  406bc8:	4640      	mov	r0, r8
  406bca:	db02      	blt.n	406bd2 <__fputwc+0x66>
  406bcc:	f1be 0f0a 	cmp.w	lr, #10
  406bd0:	d1e7      	bne.n	406ba2 <__fputwc+0x36>
  406bd2:	f000 fe6b 	bl	4078ac <__swbuf_r>
  406bd6:	1c43      	adds	r3, r0, #1
  406bd8:	d1e8      	bne.n	406bac <__fputwc+0x40>
  406bda:	b002      	add	sp, #8
  406bdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406be0:	89a3      	ldrh	r3, [r4, #12]
  406be2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406be6:	81a3      	strh	r3, [r4, #12]
  406be8:	b002      	add	sp, #8
  406bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406bee:	f109 33ff 	add.w	r3, r9, #4294967295
  406bf2:	2bfe      	cmp	r3, #254	; 0xfe
  406bf4:	d8c4      	bhi.n	406b80 <__fputwc+0x14>
  406bf6:	fa5f fe89 	uxtb.w	lr, r9
  406bfa:	4606      	mov	r6, r0
  406bfc:	f88d e004 	strb.w	lr, [sp, #4]
  406c00:	e7cb      	b.n	406b9a <__fputwc+0x2e>
  406c02:	4648      	mov	r0, r9
  406c04:	b002      	add	sp, #8
  406c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406c0a:	bf00      	nop

00406c0c <_fputwc_r>:
  406c0c:	b530      	push	{r4, r5, lr}
  406c0e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  406c10:	f013 0f01 	tst.w	r3, #1
  406c14:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  406c18:	4614      	mov	r4, r2
  406c1a:	b083      	sub	sp, #12
  406c1c:	4605      	mov	r5, r0
  406c1e:	b29a      	uxth	r2, r3
  406c20:	d101      	bne.n	406c26 <_fputwc_r+0x1a>
  406c22:	0590      	lsls	r0, r2, #22
  406c24:	d51c      	bpl.n	406c60 <_fputwc_r+0x54>
  406c26:	0490      	lsls	r0, r2, #18
  406c28:	d406      	bmi.n	406c38 <_fputwc_r+0x2c>
  406c2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  406c2c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  406c30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406c34:	81a3      	strh	r3, [r4, #12]
  406c36:	6662      	str	r2, [r4, #100]	; 0x64
  406c38:	4628      	mov	r0, r5
  406c3a:	4622      	mov	r2, r4
  406c3c:	f7ff ff96 	bl	406b6c <__fputwc>
  406c40:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406c42:	07da      	lsls	r2, r3, #31
  406c44:	4605      	mov	r5, r0
  406c46:	d402      	bmi.n	406c4e <_fputwc_r+0x42>
  406c48:	89a3      	ldrh	r3, [r4, #12]
  406c4a:	059b      	lsls	r3, r3, #22
  406c4c:	d502      	bpl.n	406c54 <_fputwc_r+0x48>
  406c4e:	4628      	mov	r0, r5
  406c50:	b003      	add	sp, #12
  406c52:	bd30      	pop	{r4, r5, pc}
  406c54:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406c56:	f000 faf9 	bl	40724c <__retarget_lock_release_recursive>
  406c5a:	4628      	mov	r0, r5
  406c5c:	b003      	add	sp, #12
  406c5e:	bd30      	pop	{r4, r5, pc}
  406c60:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406c62:	9101      	str	r1, [sp, #4]
  406c64:	f000 faf0 	bl	407248 <__retarget_lock_acquire_recursive>
  406c68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406c6c:	9901      	ldr	r1, [sp, #4]
  406c6e:	b29a      	uxth	r2, r3
  406c70:	e7d9      	b.n	406c26 <_fputwc_r+0x1a>
  406c72:	bf00      	nop

00406c74 <_malloc_trim_r>:
  406c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406c76:	4f24      	ldr	r7, [pc, #144]	; (406d08 <_malloc_trim_r+0x94>)
  406c78:	460c      	mov	r4, r1
  406c7a:	4606      	mov	r6, r0
  406c7c:	f7fe fd8c 	bl	405798 <__malloc_lock>
  406c80:	68bb      	ldr	r3, [r7, #8]
  406c82:	685d      	ldr	r5, [r3, #4]
  406c84:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406c88:	310f      	adds	r1, #15
  406c8a:	f025 0503 	bic.w	r5, r5, #3
  406c8e:	4429      	add	r1, r5
  406c90:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406c94:	f021 010f 	bic.w	r1, r1, #15
  406c98:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406c9c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406ca0:	db07      	blt.n	406cb2 <_malloc_trim_r+0x3e>
  406ca2:	2100      	movs	r1, #0
  406ca4:	4630      	mov	r0, r6
  406ca6:	f7fe fd83 	bl	4057b0 <_sbrk_r>
  406caa:	68bb      	ldr	r3, [r7, #8]
  406cac:	442b      	add	r3, r5
  406cae:	4298      	cmp	r0, r3
  406cb0:	d004      	beq.n	406cbc <_malloc_trim_r+0x48>
  406cb2:	4630      	mov	r0, r6
  406cb4:	f7fe fd76 	bl	4057a4 <__malloc_unlock>
  406cb8:	2000      	movs	r0, #0
  406cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406cbc:	4261      	negs	r1, r4
  406cbe:	4630      	mov	r0, r6
  406cc0:	f7fe fd76 	bl	4057b0 <_sbrk_r>
  406cc4:	3001      	adds	r0, #1
  406cc6:	d00d      	beq.n	406ce4 <_malloc_trim_r+0x70>
  406cc8:	4b10      	ldr	r3, [pc, #64]	; (406d0c <_malloc_trim_r+0x98>)
  406cca:	68ba      	ldr	r2, [r7, #8]
  406ccc:	6819      	ldr	r1, [r3, #0]
  406cce:	1b2d      	subs	r5, r5, r4
  406cd0:	f045 0501 	orr.w	r5, r5, #1
  406cd4:	4630      	mov	r0, r6
  406cd6:	1b09      	subs	r1, r1, r4
  406cd8:	6055      	str	r5, [r2, #4]
  406cda:	6019      	str	r1, [r3, #0]
  406cdc:	f7fe fd62 	bl	4057a4 <__malloc_unlock>
  406ce0:	2001      	movs	r0, #1
  406ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406ce4:	2100      	movs	r1, #0
  406ce6:	4630      	mov	r0, r6
  406ce8:	f7fe fd62 	bl	4057b0 <_sbrk_r>
  406cec:	68ba      	ldr	r2, [r7, #8]
  406cee:	1a83      	subs	r3, r0, r2
  406cf0:	2b0f      	cmp	r3, #15
  406cf2:	ddde      	ble.n	406cb2 <_malloc_trim_r+0x3e>
  406cf4:	4c06      	ldr	r4, [pc, #24]	; (406d10 <_malloc_trim_r+0x9c>)
  406cf6:	4905      	ldr	r1, [pc, #20]	; (406d0c <_malloc_trim_r+0x98>)
  406cf8:	6824      	ldr	r4, [r4, #0]
  406cfa:	f043 0301 	orr.w	r3, r3, #1
  406cfe:	1b00      	subs	r0, r0, r4
  406d00:	6053      	str	r3, [r2, #4]
  406d02:	6008      	str	r0, [r1, #0]
  406d04:	e7d5      	b.n	406cb2 <_malloc_trim_r+0x3e>
  406d06:	bf00      	nop
  406d08:	20400440 	.word	0x20400440
  406d0c:	20400b98 	.word	0x20400b98
  406d10:	20400848 	.word	0x20400848

00406d14 <_free_r>:
  406d14:	2900      	cmp	r1, #0
  406d16:	d044      	beq.n	406da2 <_free_r+0x8e>
  406d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406d1c:	460d      	mov	r5, r1
  406d1e:	4680      	mov	r8, r0
  406d20:	f7fe fd3a 	bl	405798 <__malloc_lock>
  406d24:	f855 7c04 	ldr.w	r7, [r5, #-4]
  406d28:	4969      	ldr	r1, [pc, #420]	; (406ed0 <_free_r+0x1bc>)
  406d2a:	f027 0301 	bic.w	r3, r7, #1
  406d2e:	f1a5 0408 	sub.w	r4, r5, #8
  406d32:	18e2      	adds	r2, r4, r3
  406d34:	688e      	ldr	r6, [r1, #8]
  406d36:	6850      	ldr	r0, [r2, #4]
  406d38:	42b2      	cmp	r2, r6
  406d3a:	f020 0003 	bic.w	r0, r0, #3
  406d3e:	d05e      	beq.n	406dfe <_free_r+0xea>
  406d40:	07fe      	lsls	r6, r7, #31
  406d42:	6050      	str	r0, [r2, #4]
  406d44:	d40b      	bmi.n	406d5e <_free_r+0x4a>
  406d46:	f855 7c08 	ldr.w	r7, [r5, #-8]
  406d4a:	1be4      	subs	r4, r4, r7
  406d4c:	f101 0e08 	add.w	lr, r1, #8
  406d50:	68a5      	ldr	r5, [r4, #8]
  406d52:	4575      	cmp	r5, lr
  406d54:	443b      	add	r3, r7
  406d56:	d06d      	beq.n	406e34 <_free_r+0x120>
  406d58:	68e7      	ldr	r7, [r4, #12]
  406d5a:	60ef      	str	r7, [r5, #12]
  406d5c:	60bd      	str	r5, [r7, #8]
  406d5e:	1815      	adds	r5, r2, r0
  406d60:	686d      	ldr	r5, [r5, #4]
  406d62:	07ed      	lsls	r5, r5, #31
  406d64:	d53e      	bpl.n	406de4 <_free_r+0xd0>
  406d66:	f043 0201 	orr.w	r2, r3, #1
  406d6a:	6062      	str	r2, [r4, #4]
  406d6c:	50e3      	str	r3, [r4, r3]
  406d6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406d72:	d217      	bcs.n	406da4 <_free_r+0x90>
  406d74:	08db      	lsrs	r3, r3, #3
  406d76:	1c58      	adds	r0, r3, #1
  406d78:	109a      	asrs	r2, r3, #2
  406d7a:	684d      	ldr	r5, [r1, #4]
  406d7c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406d80:	60a7      	str	r7, [r4, #8]
  406d82:	2301      	movs	r3, #1
  406d84:	4093      	lsls	r3, r2
  406d86:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406d8a:	432b      	orrs	r3, r5
  406d8c:	3a08      	subs	r2, #8
  406d8e:	60e2      	str	r2, [r4, #12]
  406d90:	604b      	str	r3, [r1, #4]
  406d92:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406d96:	60fc      	str	r4, [r7, #12]
  406d98:	4640      	mov	r0, r8
  406d9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406d9e:	f7fe bd01 	b.w	4057a4 <__malloc_unlock>
  406da2:	4770      	bx	lr
  406da4:	0a5a      	lsrs	r2, r3, #9
  406da6:	2a04      	cmp	r2, #4
  406da8:	d852      	bhi.n	406e50 <_free_r+0x13c>
  406daa:	099a      	lsrs	r2, r3, #6
  406dac:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406db0:	00ff      	lsls	r7, r7, #3
  406db2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406db6:	19c8      	adds	r0, r1, r7
  406db8:	59ca      	ldr	r2, [r1, r7]
  406dba:	3808      	subs	r0, #8
  406dbc:	4290      	cmp	r0, r2
  406dbe:	d04f      	beq.n	406e60 <_free_r+0x14c>
  406dc0:	6851      	ldr	r1, [r2, #4]
  406dc2:	f021 0103 	bic.w	r1, r1, #3
  406dc6:	428b      	cmp	r3, r1
  406dc8:	d232      	bcs.n	406e30 <_free_r+0x11c>
  406dca:	6892      	ldr	r2, [r2, #8]
  406dcc:	4290      	cmp	r0, r2
  406dce:	d1f7      	bne.n	406dc0 <_free_r+0xac>
  406dd0:	68c3      	ldr	r3, [r0, #12]
  406dd2:	60a0      	str	r0, [r4, #8]
  406dd4:	60e3      	str	r3, [r4, #12]
  406dd6:	609c      	str	r4, [r3, #8]
  406dd8:	60c4      	str	r4, [r0, #12]
  406dda:	4640      	mov	r0, r8
  406ddc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406de0:	f7fe bce0 	b.w	4057a4 <__malloc_unlock>
  406de4:	6895      	ldr	r5, [r2, #8]
  406de6:	4f3b      	ldr	r7, [pc, #236]	; (406ed4 <_free_r+0x1c0>)
  406de8:	42bd      	cmp	r5, r7
  406dea:	4403      	add	r3, r0
  406dec:	d040      	beq.n	406e70 <_free_r+0x15c>
  406dee:	68d0      	ldr	r0, [r2, #12]
  406df0:	60e8      	str	r0, [r5, #12]
  406df2:	f043 0201 	orr.w	r2, r3, #1
  406df6:	6085      	str	r5, [r0, #8]
  406df8:	6062      	str	r2, [r4, #4]
  406dfa:	50e3      	str	r3, [r4, r3]
  406dfc:	e7b7      	b.n	406d6e <_free_r+0x5a>
  406dfe:	07ff      	lsls	r7, r7, #31
  406e00:	4403      	add	r3, r0
  406e02:	d407      	bmi.n	406e14 <_free_r+0x100>
  406e04:	f855 2c08 	ldr.w	r2, [r5, #-8]
  406e08:	1aa4      	subs	r4, r4, r2
  406e0a:	4413      	add	r3, r2
  406e0c:	68a0      	ldr	r0, [r4, #8]
  406e0e:	68e2      	ldr	r2, [r4, #12]
  406e10:	60c2      	str	r2, [r0, #12]
  406e12:	6090      	str	r0, [r2, #8]
  406e14:	4a30      	ldr	r2, [pc, #192]	; (406ed8 <_free_r+0x1c4>)
  406e16:	6812      	ldr	r2, [r2, #0]
  406e18:	f043 0001 	orr.w	r0, r3, #1
  406e1c:	4293      	cmp	r3, r2
  406e1e:	6060      	str	r0, [r4, #4]
  406e20:	608c      	str	r4, [r1, #8]
  406e22:	d3b9      	bcc.n	406d98 <_free_r+0x84>
  406e24:	4b2d      	ldr	r3, [pc, #180]	; (406edc <_free_r+0x1c8>)
  406e26:	4640      	mov	r0, r8
  406e28:	6819      	ldr	r1, [r3, #0]
  406e2a:	f7ff ff23 	bl	406c74 <_malloc_trim_r>
  406e2e:	e7b3      	b.n	406d98 <_free_r+0x84>
  406e30:	4610      	mov	r0, r2
  406e32:	e7cd      	b.n	406dd0 <_free_r+0xbc>
  406e34:	1811      	adds	r1, r2, r0
  406e36:	6849      	ldr	r1, [r1, #4]
  406e38:	07c9      	lsls	r1, r1, #31
  406e3a:	d444      	bmi.n	406ec6 <_free_r+0x1b2>
  406e3c:	6891      	ldr	r1, [r2, #8]
  406e3e:	68d2      	ldr	r2, [r2, #12]
  406e40:	60ca      	str	r2, [r1, #12]
  406e42:	4403      	add	r3, r0
  406e44:	f043 0001 	orr.w	r0, r3, #1
  406e48:	6091      	str	r1, [r2, #8]
  406e4a:	6060      	str	r0, [r4, #4]
  406e4c:	50e3      	str	r3, [r4, r3]
  406e4e:	e7a3      	b.n	406d98 <_free_r+0x84>
  406e50:	2a14      	cmp	r2, #20
  406e52:	d816      	bhi.n	406e82 <_free_r+0x16e>
  406e54:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406e58:	00ff      	lsls	r7, r7, #3
  406e5a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406e5e:	e7aa      	b.n	406db6 <_free_r+0xa2>
  406e60:	10aa      	asrs	r2, r5, #2
  406e62:	2301      	movs	r3, #1
  406e64:	684d      	ldr	r5, [r1, #4]
  406e66:	4093      	lsls	r3, r2
  406e68:	432b      	orrs	r3, r5
  406e6a:	604b      	str	r3, [r1, #4]
  406e6c:	4603      	mov	r3, r0
  406e6e:	e7b0      	b.n	406dd2 <_free_r+0xbe>
  406e70:	f043 0201 	orr.w	r2, r3, #1
  406e74:	614c      	str	r4, [r1, #20]
  406e76:	610c      	str	r4, [r1, #16]
  406e78:	60e5      	str	r5, [r4, #12]
  406e7a:	60a5      	str	r5, [r4, #8]
  406e7c:	6062      	str	r2, [r4, #4]
  406e7e:	50e3      	str	r3, [r4, r3]
  406e80:	e78a      	b.n	406d98 <_free_r+0x84>
  406e82:	2a54      	cmp	r2, #84	; 0x54
  406e84:	d806      	bhi.n	406e94 <_free_r+0x180>
  406e86:	0b1a      	lsrs	r2, r3, #12
  406e88:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406e8c:	00ff      	lsls	r7, r7, #3
  406e8e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406e92:	e790      	b.n	406db6 <_free_r+0xa2>
  406e94:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406e98:	d806      	bhi.n	406ea8 <_free_r+0x194>
  406e9a:	0bda      	lsrs	r2, r3, #15
  406e9c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406ea0:	00ff      	lsls	r7, r7, #3
  406ea2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406ea6:	e786      	b.n	406db6 <_free_r+0xa2>
  406ea8:	f240 5054 	movw	r0, #1364	; 0x554
  406eac:	4282      	cmp	r2, r0
  406eae:	d806      	bhi.n	406ebe <_free_r+0x1aa>
  406eb0:	0c9a      	lsrs	r2, r3, #18
  406eb2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406eb6:	00ff      	lsls	r7, r7, #3
  406eb8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406ebc:	e77b      	b.n	406db6 <_free_r+0xa2>
  406ebe:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406ec2:	257e      	movs	r5, #126	; 0x7e
  406ec4:	e777      	b.n	406db6 <_free_r+0xa2>
  406ec6:	f043 0101 	orr.w	r1, r3, #1
  406eca:	6061      	str	r1, [r4, #4]
  406ecc:	6013      	str	r3, [r2, #0]
  406ece:	e763      	b.n	406d98 <_free_r+0x84>
  406ed0:	20400440 	.word	0x20400440
  406ed4:	20400448 	.word	0x20400448
  406ed8:	2040084c 	.word	0x2040084c
  406edc:	20400bc8 	.word	0x20400bc8

00406ee0 <__sfvwrite_r>:
  406ee0:	6893      	ldr	r3, [r2, #8]
  406ee2:	2b00      	cmp	r3, #0
  406ee4:	d073      	beq.n	406fce <__sfvwrite_r+0xee>
  406ee6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406eea:	898b      	ldrh	r3, [r1, #12]
  406eec:	b083      	sub	sp, #12
  406eee:	460c      	mov	r4, r1
  406ef0:	0719      	lsls	r1, r3, #28
  406ef2:	9000      	str	r0, [sp, #0]
  406ef4:	4616      	mov	r6, r2
  406ef6:	d526      	bpl.n	406f46 <__sfvwrite_r+0x66>
  406ef8:	6922      	ldr	r2, [r4, #16]
  406efa:	b322      	cbz	r2, 406f46 <__sfvwrite_r+0x66>
  406efc:	f013 0002 	ands.w	r0, r3, #2
  406f00:	6835      	ldr	r5, [r6, #0]
  406f02:	d02c      	beq.n	406f5e <__sfvwrite_r+0x7e>
  406f04:	f04f 0900 	mov.w	r9, #0
  406f08:	4fb0      	ldr	r7, [pc, #704]	; (4071cc <__sfvwrite_r+0x2ec>)
  406f0a:	46c8      	mov	r8, r9
  406f0c:	46b2      	mov	sl, r6
  406f0e:	45b8      	cmp	r8, r7
  406f10:	4643      	mov	r3, r8
  406f12:	464a      	mov	r2, r9
  406f14:	bf28      	it	cs
  406f16:	463b      	movcs	r3, r7
  406f18:	9800      	ldr	r0, [sp, #0]
  406f1a:	f1b8 0f00 	cmp.w	r8, #0
  406f1e:	d050      	beq.n	406fc2 <__sfvwrite_r+0xe2>
  406f20:	69e1      	ldr	r1, [r4, #28]
  406f22:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406f24:	47b0      	blx	r6
  406f26:	2800      	cmp	r0, #0
  406f28:	dd58      	ble.n	406fdc <__sfvwrite_r+0xfc>
  406f2a:	f8da 3008 	ldr.w	r3, [sl, #8]
  406f2e:	1a1b      	subs	r3, r3, r0
  406f30:	4481      	add	r9, r0
  406f32:	eba8 0800 	sub.w	r8, r8, r0
  406f36:	f8ca 3008 	str.w	r3, [sl, #8]
  406f3a:	2b00      	cmp	r3, #0
  406f3c:	d1e7      	bne.n	406f0e <__sfvwrite_r+0x2e>
  406f3e:	2000      	movs	r0, #0
  406f40:	b003      	add	sp, #12
  406f42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406f46:	4621      	mov	r1, r4
  406f48:	9800      	ldr	r0, [sp, #0]
  406f4a:	f7ff fc51 	bl	4067f0 <__swsetup_r>
  406f4e:	2800      	cmp	r0, #0
  406f50:	f040 8133 	bne.w	4071ba <__sfvwrite_r+0x2da>
  406f54:	89a3      	ldrh	r3, [r4, #12]
  406f56:	6835      	ldr	r5, [r6, #0]
  406f58:	f013 0002 	ands.w	r0, r3, #2
  406f5c:	d1d2      	bne.n	406f04 <__sfvwrite_r+0x24>
  406f5e:	f013 0901 	ands.w	r9, r3, #1
  406f62:	d145      	bne.n	406ff0 <__sfvwrite_r+0x110>
  406f64:	464f      	mov	r7, r9
  406f66:	9601      	str	r6, [sp, #4]
  406f68:	b337      	cbz	r7, 406fb8 <__sfvwrite_r+0xd8>
  406f6a:	059a      	lsls	r2, r3, #22
  406f6c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406f70:	f140 8083 	bpl.w	40707a <__sfvwrite_r+0x19a>
  406f74:	4547      	cmp	r7, r8
  406f76:	46c3      	mov	fp, r8
  406f78:	f0c0 80ab 	bcc.w	4070d2 <__sfvwrite_r+0x1f2>
  406f7c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406f80:	f040 80ac 	bne.w	4070dc <__sfvwrite_r+0x1fc>
  406f84:	6820      	ldr	r0, [r4, #0]
  406f86:	46ba      	mov	sl, r7
  406f88:	465a      	mov	r2, fp
  406f8a:	4649      	mov	r1, r9
  406f8c:	f000 fa40 	bl	407410 <memmove>
  406f90:	68a2      	ldr	r2, [r4, #8]
  406f92:	6823      	ldr	r3, [r4, #0]
  406f94:	eba2 0208 	sub.w	r2, r2, r8
  406f98:	445b      	add	r3, fp
  406f9a:	60a2      	str	r2, [r4, #8]
  406f9c:	6023      	str	r3, [r4, #0]
  406f9e:	9a01      	ldr	r2, [sp, #4]
  406fa0:	6893      	ldr	r3, [r2, #8]
  406fa2:	eba3 030a 	sub.w	r3, r3, sl
  406fa6:	44d1      	add	r9, sl
  406fa8:	eba7 070a 	sub.w	r7, r7, sl
  406fac:	6093      	str	r3, [r2, #8]
  406fae:	2b00      	cmp	r3, #0
  406fb0:	d0c5      	beq.n	406f3e <__sfvwrite_r+0x5e>
  406fb2:	89a3      	ldrh	r3, [r4, #12]
  406fb4:	2f00      	cmp	r7, #0
  406fb6:	d1d8      	bne.n	406f6a <__sfvwrite_r+0x8a>
  406fb8:	f8d5 9000 	ldr.w	r9, [r5]
  406fbc:	686f      	ldr	r7, [r5, #4]
  406fbe:	3508      	adds	r5, #8
  406fc0:	e7d2      	b.n	406f68 <__sfvwrite_r+0x88>
  406fc2:	f8d5 9000 	ldr.w	r9, [r5]
  406fc6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406fca:	3508      	adds	r5, #8
  406fcc:	e79f      	b.n	406f0e <__sfvwrite_r+0x2e>
  406fce:	2000      	movs	r0, #0
  406fd0:	4770      	bx	lr
  406fd2:	4621      	mov	r1, r4
  406fd4:	9800      	ldr	r0, [sp, #0]
  406fd6:	f7ff fd1f 	bl	406a18 <_fflush_r>
  406fda:	b370      	cbz	r0, 40703a <__sfvwrite_r+0x15a>
  406fdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406fe0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406fe4:	f04f 30ff 	mov.w	r0, #4294967295
  406fe8:	81a3      	strh	r3, [r4, #12]
  406fea:	b003      	add	sp, #12
  406fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ff0:	4681      	mov	r9, r0
  406ff2:	4633      	mov	r3, r6
  406ff4:	464e      	mov	r6, r9
  406ff6:	46a8      	mov	r8, r5
  406ff8:	469a      	mov	sl, r3
  406ffa:	464d      	mov	r5, r9
  406ffc:	b34e      	cbz	r6, 407052 <__sfvwrite_r+0x172>
  406ffe:	b380      	cbz	r0, 407062 <__sfvwrite_r+0x182>
  407000:	6820      	ldr	r0, [r4, #0]
  407002:	6923      	ldr	r3, [r4, #16]
  407004:	6962      	ldr	r2, [r4, #20]
  407006:	45b1      	cmp	r9, r6
  407008:	46cb      	mov	fp, r9
  40700a:	bf28      	it	cs
  40700c:	46b3      	movcs	fp, r6
  40700e:	4298      	cmp	r0, r3
  407010:	465f      	mov	r7, fp
  407012:	d904      	bls.n	40701e <__sfvwrite_r+0x13e>
  407014:	68a3      	ldr	r3, [r4, #8]
  407016:	4413      	add	r3, r2
  407018:	459b      	cmp	fp, r3
  40701a:	f300 80a6 	bgt.w	40716a <__sfvwrite_r+0x28a>
  40701e:	4593      	cmp	fp, r2
  407020:	db4b      	blt.n	4070ba <__sfvwrite_r+0x1da>
  407022:	4613      	mov	r3, r2
  407024:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407026:	69e1      	ldr	r1, [r4, #28]
  407028:	9800      	ldr	r0, [sp, #0]
  40702a:	462a      	mov	r2, r5
  40702c:	47b8      	blx	r7
  40702e:	1e07      	subs	r7, r0, #0
  407030:	ddd4      	ble.n	406fdc <__sfvwrite_r+0xfc>
  407032:	ebb9 0907 	subs.w	r9, r9, r7
  407036:	d0cc      	beq.n	406fd2 <__sfvwrite_r+0xf2>
  407038:	2001      	movs	r0, #1
  40703a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40703e:	1bdb      	subs	r3, r3, r7
  407040:	443d      	add	r5, r7
  407042:	1bf6      	subs	r6, r6, r7
  407044:	f8ca 3008 	str.w	r3, [sl, #8]
  407048:	2b00      	cmp	r3, #0
  40704a:	f43f af78 	beq.w	406f3e <__sfvwrite_r+0x5e>
  40704e:	2e00      	cmp	r6, #0
  407050:	d1d5      	bne.n	406ffe <__sfvwrite_r+0x11e>
  407052:	f108 0308 	add.w	r3, r8, #8
  407056:	e913 0060 	ldmdb	r3, {r5, r6}
  40705a:	4698      	mov	r8, r3
  40705c:	3308      	adds	r3, #8
  40705e:	2e00      	cmp	r6, #0
  407060:	d0f9      	beq.n	407056 <__sfvwrite_r+0x176>
  407062:	4632      	mov	r2, r6
  407064:	210a      	movs	r1, #10
  407066:	4628      	mov	r0, r5
  407068:	f000 f982 	bl	407370 <memchr>
  40706c:	2800      	cmp	r0, #0
  40706e:	f000 80a1 	beq.w	4071b4 <__sfvwrite_r+0x2d4>
  407072:	3001      	adds	r0, #1
  407074:	eba0 0905 	sub.w	r9, r0, r5
  407078:	e7c2      	b.n	407000 <__sfvwrite_r+0x120>
  40707a:	6820      	ldr	r0, [r4, #0]
  40707c:	6923      	ldr	r3, [r4, #16]
  40707e:	4298      	cmp	r0, r3
  407080:	d802      	bhi.n	407088 <__sfvwrite_r+0x1a8>
  407082:	6963      	ldr	r3, [r4, #20]
  407084:	429f      	cmp	r7, r3
  407086:	d25d      	bcs.n	407144 <__sfvwrite_r+0x264>
  407088:	45b8      	cmp	r8, r7
  40708a:	bf28      	it	cs
  40708c:	46b8      	movcs	r8, r7
  40708e:	4642      	mov	r2, r8
  407090:	4649      	mov	r1, r9
  407092:	f000 f9bd 	bl	407410 <memmove>
  407096:	68a3      	ldr	r3, [r4, #8]
  407098:	6822      	ldr	r2, [r4, #0]
  40709a:	eba3 0308 	sub.w	r3, r3, r8
  40709e:	4442      	add	r2, r8
  4070a0:	60a3      	str	r3, [r4, #8]
  4070a2:	6022      	str	r2, [r4, #0]
  4070a4:	b10b      	cbz	r3, 4070aa <__sfvwrite_r+0x1ca>
  4070a6:	46c2      	mov	sl, r8
  4070a8:	e779      	b.n	406f9e <__sfvwrite_r+0xbe>
  4070aa:	4621      	mov	r1, r4
  4070ac:	9800      	ldr	r0, [sp, #0]
  4070ae:	f7ff fcb3 	bl	406a18 <_fflush_r>
  4070b2:	2800      	cmp	r0, #0
  4070b4:	d192      	bne.n	406fdc <__sfvwrite_r+0xfc>
  4070b6:	46c2      	mov	sl, r8
  4070b8:	e771      	b.n	406f9e <__sfvwrite_r+0xbe>
  4070ba:	465a      	mov	r2, fp
  4070bc:	4629      	mov	r1, r5
  4070be:	f000 f9a7 	bl	407410 <memmove>
  4070c2:	68a2      	ldr	r2, [r4, #8]
  4070c4:	6823      	ldr	r3, [r4, #0]
  4070c6:	eba2 020b 	sub.w	r2, r2, fp
  4070ca:	445b      	add	r3, fp
  4070cc:	60a2      	str	r2, [r4, #8]
  4070ce:	6023      	str	r3, [r4, #0]
  4070d0:	e7af      	b.n	407032 <__sfvwrite_r+0x152>
  4070d2:	6820      	ldr	r0, [r4, #0]
  4070d4:	46b8      	mov	r8, r7
  4070d6:	46ba      	mov	sl, r7
  4070d8:	46bb      	mov	fp, r7
  4070da:	e755      	b.n	406f88 <__sfvwrite_r+0xa8>
  4070dc:	6962      	ldr	r2, [r4, #20]
  4070de:	6820      	ldr	r0, [r4, #0]
  4070e0:	6921      	ldr	r1, [r4, #16]
  4070e2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4070e6:	eba0 0a01 	sub.w	sl, r0, r1
  4070ea:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4070ee:	f10a 0001 	add.w	r0, sl, #1
  4070f2:	ea4f 0868 	mov.w	r8, r8, asr #1
  4070f6:	4438      	add	r0, r7
  4070f8:	4540      	cmp	r0, r8
  4070fa:	4642      	mov	r2, r8
  4070fc:	bf84      	itt	hi
  4070fe:	4680      	movhi	r8, r0
  407100:	4642      	movhi	r2, r8
  407102:	055b      	lsls	r3, r3, #21
  407104:	d544      	bpl.n	407190 <__sfvwrite_r+0x2b0>
  407106:	4611      	mov	r1, r2
  407108:	9800      	ldr	r0, [sp, #0]
  40710a:	f7fd ffad 	bl	405068 <_malloc_r>
  40710e:	4683      	mov	fp, r0
  407110:	2800      	cmp	r0, #0
  407112:	d055      	beq.n	4071c0 <__sfvwrite_r+0x2e0>
  407114:	4652      	mov	r2, sl
  407116:	6921      	ldr	r1, [r4, #16]
  407118:	f7fe fa56 	bl	4055c8 <memcpy>
  40711c:	89a3      	ldrh	r3, [r4, #12]
  40711e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  407122:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407126:	81a3      	strh	r3, [r4, #12]
  407128:	eb0b 000a 	add.w	r0, fp, sl
  40712c:	eba8 030a 	sub.w	r3, r8, sl
  407130:	f8c4 b010 	str.w	fp, [r4, #16]
  407134:	f8c4 8014 	str.w	r8, [r4, #20]
  407138:	6020      	str	r0, [r4, #0]
  40713a:	60a3      	str	r3, [r4, #8]
  40713c:	46b8      	mov	r8, r7
  40713e:	46ba      	mov	sl, r7
  407140:	46bb      	mov	fp, r7
  407142:	e721      	b.n	406f88 <__sfvwrite_r+0xa8>
  407144:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  407148:	42b9      	cmp	r1, r7
  40714a:	bf28      	it	cs
  40714c:	4639      	movcs	r1, r7
  40714e:	464a      	mov	r2, r9
  407150:	fb91 f1f3 	sdiv	r1, r1, r3
  407154:	9800      	ldr	r0, [sp, #0]
  407156:	6a66      	ldr	r6, [r4, #36]	; 0x24
  407158:	fb03 f301 	mul.w	r3, r3, r1
  40715c:	69e1      	ldr	r1, [r4, #28]
  40715e:	47b0      	blx	r6
  407160:	f1b0 0a00 	subs.w	sl, r0, #0
  407164:	f73f af1b 	bgt.w	406f9e <__sfvwrite_r+0xbe>
  407168:	e738      	b.n	406fdc <__sfvwrite_r+0xfc>
  40716a:	461a      	mov	r2, r3
  40716c:	4629      	mov	r1, r5
  40716e:	9301      	str	r3, [sp, #4]
  407170:	f000 f94e 	bl	407410 <memmove>
  407174:	6822      	ldr	r2, [r4, #0]
  407176:	9b01      	ldr	r3, [sp, #4]
  407178:	9800      	ldr	r0, [sp, #0]
  40717a:	441a      	add	r2, r3
  40717c:	6022      	str	r2, [r4, #0]
  40717e:	4621      	mov	r1, r4
  407180:	f7ff fc4a 	bl	406a18 <_fflush_r>
  407184:	9b01      	ldr	r3, [sp, #4]
  407186:	2800      	cmp	r0, #0
  407188:	f47f af28 	bne.w	406fdc <__sfvwrite_r+0xfc>
  40718c:	461f      	mov	r7, r3
  40718e:	e750      	b.n	407032 <__sfvwrite_r+0x152>
  407190:	9800      	ldr	r0, [sp, #0]
  407192:	f000 f9a1 	bl	4074d8 <_realloc_r>
  407196:	4683      	mov	fp, r0
  407198:	2800      	cmp	r0, #0
  40719a:	d1c5      	bne.n	407128 <__sfvwrite_r+0x248>
  40719c:	9d00      	ldr	r5, [sp, #0]
  40719e:	6921      	ldr	r1, [r4, #16]
  4071a0:	4628      	mov	r0, r5
  4071a2:	f7ff fdb7 	bl	406d14 <_free_r>
  4071a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4071aa:	220c      	movs	r2, #12
  4071ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4071b0:	602a      	str	r2, [r5, #0]
  4071b2:	e715      	b.n	406fe0 <__sfvwrite_r+0x100>
  4071b4:	f106 0901 	add.w	r9, r6, #1
  4071b8:	e722      	b.n	407000 <__sfvwrite_r+0x120>
  4071ba:	f04f 30ff 	mov.w	r0, #4294967295
  4071be:	e6bf      	b.n	406f40 <__sfvwrite_r+0x60>
  4071c0:	9a00      	ldr	r2, [sp, #0]
  4071c2:	230c      	movs	r3, #12
  4071c4:	6013      	str	r3, [r2, #0]
  4071c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4071ca:	e709      	b.n	406fe0 <__sfvwrite_r+0x100>
  4071cc:	7ffffc00 	.word	0x7ffffc00

004071d0 <_fwalk_reent>:
  4071d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4071d4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4071d8:	d01f      	beq.n	40721a <_fwalk_reent+0x4a>
  4071da:	4688      	mov	r8, r1
  4071dc:	4606      	mov	r6, r0
  4071de:	f04f 0900 	mov.w	r9, #0
  4071e2:	687d      	ldr	r5, [r7, #4]
  4071e4:	68bc      	ldr	r4, [r7, #8]
  4071e6:	3d01      	subs	r5, #1
  4071e8:	d411      	bmi.n	40720e <_fwalk_reent+0x3e>
  4071ea:	89a3      	ldrh	r3, [r4, #12]
  4071ec:	2b01      	cmp	r3, #1
  4071ee:	f105 35ff 	add.w	r5, r5, #4294967295
  4071f2:	d908      	bls.n	407206 <_fwalk_reent+0x36>
  4071f4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4071f8:	3301      	adds	r3, #1
  4071fa:	4621      	mov	r1, r4
  4071fc:	4630      	mov	r0, r6
  4071fe:	d002      	beq.n	407206 <_fwalk_reent+0x36>
  407200:	47c0      	blx	r8
  407202:	ea49 0900 	orr.w	r9, r9, r0
  407206:	1c6b      	adds	r3, r5, #1
  407208:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40720c:	d1ed      	bne.n	4071ea <_fwalk_reent+0x1a>
  40720e:	683f      	ldr	r7, [r7, #0]
  407210:	2f00      	cmp	r7, #0
  407212:	d1e6      	bne.n	4071e2 <_fwalk_reent+0x12>
  407214:	4648      	mov	r0, r9
  407216:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40721a:	46b9      	mov	r9, r7
  40721c:	4648      	mov	r0, r9
  40721e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407222:	bf00      	nop

00407224 <__locale_mb_cur_max>:
  407224:	4b04      	ldr	r3, [pc, #16]	; (407238 <__locale_mb_cur_max+0x14>)
  407226:	4a05      	ldr	r2, [pc, #20]	; (40723c <__locale_mb_cur_max+0x18>)
  407228:	681b      	ldr	r3, [r3, #0]
  40722a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40722c:	2b00      	cmp	r3, #0
  40722e:	bf08      	it	eq
  407230:	4613      	moveq	r3, r2
  407232:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  407236:	4770      	bx	lr
  407238:	20400014 	.word	0x20400014
  40723c:	20400854 	.word	0x20400854

00407240 <__retarget_lock_init_recursive>:
  407240:	4770      	bx	lr
  407242:	bf00      	nop

00407244 <__retarget_lock_close_recursive>:
  407244:	4770      	bx	lr
  407246:	bf00      	nop

00407248 <__retarget_lock_acquire_recursive>:
  407248:	4770      	bx	lr
  40724a:	bf00      	nop

0040724c <__retarget_lock_release_recursive>:
  40724c:	4770      	bx	lr
  40724e:	bf00      	nop

00407250 <__swhatbuf_r>:
  407250:	b570      	push	{r4, r5, r6, lr}
  407252:	460c      	mov	r4, r1
  407254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407258:	2900      	cmp	r1, #0
  40725a:	b090      	sub	sp, #64	; 0x40
  40725c:	4615      	mov	r5, r2
  40725e:	461e      	mov	r6, r3
  407260:	db14      	blt.n	40728c <__swhatbuf_r+0x3c>
  407262:	aa01      	add	r2, sp, #4
  407264:	f000 fc9e 	bl	407ba4 <_fstat_r>
  407268:	2800      	cmp	r0, #0
  40726a:	db0f      	blt.n	40728c <__swhatbuf_r+0x3c>
  40726c:	9a02      	ldr	r2, [sp, #8]
  40726e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  407272:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  407276:	fab2 f282 	clz	r2, r2
  40727a:	0952      	lsrs	r2, r2, #5
  40727c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407280:	f44f 6000 	mov.w	r0, #2048	; 0x800
  407284:	6032      	str	r2, [r6, #0]
  407286:	602b      	str	r3, [r5, #0]
  407288:	b010      	add	sp, #64	; 0x40
  40728a:	bd70      	pop	{r4, r5, r6, pc}
  40728c:	89a2      	ldrh	r2, [r4, #12]
  40728e:	2300      	movs	r3, #0
  407290:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  407294:	6033      	str	r3, [r6, #0]
  407296:	d004      	beq.n	4072a2 <__swhatbuf_r+0x52>
  407298:	2240      	movs	r2, #64	; 0x40
  40729a:	4618      	mov	r0, r3
  40729c:	602a      	str	r2, [r5, #0]
  40729e:	b010      	add	sp, #64	; 0x40
  4072a0:	bd70      	pop	{r4, r5, r6, pc}
  4072a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4072a6:	602b      	str	r3, [r5, #0]
  4072a8:	b010      	add	sp, #64	; 0x40
  4072aa:	bd70      	pop	{r4, r5, r6, pc}

004072ac <__smakebuf_r>:
  4072ac:	898a      	ldrh	r2, [r1, #12]
  4072ae:	0792      	lsls	r2, r2, #30
  4072b0:	460b      	mov	r3, r1
  4072b2:	d506      	bpl.n	4072c2 <__smakebuf_r+0x16>
  4072b4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4072b8:	2101      	movs	r1, #1
  4072ba:	601a      	str	r2, [r3, #0]
  4072bc:	611a      	str	r2, [r3, #16]
  4072be:	6159      	str	r1, [r3, #20]
  4072c0:	4770      	bx	lr
  4072c2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4072c4:	b083      	sub	sp, #12
  4072c6:	ab01      	add	r3, sp, #4
  4072c8:	466a      	mov	r2, sp
  4072ca:	460c      	mov	r4, r1
  4072cc:	4606      	mov	r6, r0
  4072ce:	f7ff ffbf 	bl	407250 <__swhatbuf_r>
  4072d2:	9900      	ldr	r1, [sp, #0]
  4072d4:	4605      	mov	r5, r0
  4072d6:	4630      	mov	r0, r6
  4072d8:	f7fd fec6 	bl	405068 <_malloc_r>
  4072dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4072e0:	b1d8      	cbz	r0, 40731a <__smakebuf_r+0x6e>
  4072e2:	9a01      	ldr	r2, [sp, #4]
  4072e4:	4f15      	ldr	r7, [pc, #84]	; (40733c <__smakebuf_r+0x90>)
  4072e6:	9900      	ldr	r1, [sp, #0]
  4072e8:	63f7      	str	r7, [r6, #60]	; 0x3c
  4072ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4072ee:	81a3      	strh	r3, [r4, #12]
  4072f0:	6020      	str	r0, [r4, #0]
  4072f2:	6120      	str	r0, [r4, #16]
  4072f4:	6161      	str	r1, [r4, #20]
  4072f6:	b91a      	cbnz	r2, 407300 <__smakebuf_r+0x54>
  4072f8:	432b      	orrs	r3, r5
  4072fa:	81a3      	strh	r3, [r4, #12]
  4072fc:	b003      	add	sp, #12
  4072fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407300:	4630      	mov	r0, r6
  407302:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407306:	f000 fc61 	bl	407bcc <_isatty_r>
  40730a:	b1a0      	cbz	r0, 407336 <__smakebuf_r+0x8a>
  40730c:	89a3      	ldrh	r3, [r4, #12]
  40730e:	f023 0303 	bic.w	r3, r3, #3
  407312:	f043 0301 	orr.w	r3, r3, #1
  407316:	b21b      	sxth	r3, r3
  407318:	e7ee      	b.n	4072f8 <__smakebuf_r+0x4c>
  40731a:	059a      	lsls	r2, r3, #22
  40731c:	d4ee      	bmi.n	4072fc <__smakebuf_r+0x50>
  40731e:	f023 0303 	bic.w	r3, r3, #3
  407322:	f104 0243 	add.w	r2, r4, #67	; 0x43
  407326:	f043 0302 	orr.w	r3, r3, #2
  40732a:	2101      	movs	r1, #1
  40732c:	81a3      	strh	r3, [r4, #12]
  40732e:	6022      	str	r2, [r4, #0]
  407330:	6122      	str	r2, [r4, #16]
  407332:	6161      	str	r1, [r4, #20]
  407334:	e7e2      	b.n	4072fc <__smakebuf_r+0x50>
  407336:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40733a:	e7dd      	b.n	4072f8 <__smakebuf_r+0x4c>
  40733c:	00406a6d 	.word	0x00406a6d

00407340 <__ascii_mbtowc>:
  407340:	b082      	sub	sp, #8
  407342:	b149      	cbz	r1, 407358 <__ascii_mbtowc+0x18>
  407344:	b15a      	cbz	r2, 40735e <__ascii_mbtowc+0x1e>
  407346:	b16b      	cbz	r3, 407364 <__ascii_mbtowc+0x24>
  407348:	7813      	ldrb	r3, [r2, #0]
  40734a:	600b      	str	r3, [r1, #0]
  40734c:	7812      	ldrb	r2, [r2, #0]
  40734e:	1c10      	adds	r0, r2, #0
  407350:	bf18      	it	ne
  407352:	2001      	movne	r0, #1
  407354:	b002      	add	sp, #8
  407356:	4770      	bx	lr
  407358:	a901      	add	r1, sp, #4
  40735a:	2a00      	cmp	r2, #0
  40735c:	d1f3      	bne.n	407346 <__ascii_mbtowc+0x6>
  40735e:	4610      	mov	r0, r2
  407360:	b002      	add	sp, #8
  407362:	4770      	bx	lr
  407364:	f06f 0001 	mvn.w	r0, #1
  407368:	e7f4      	b.n	407354 <__ascii_mbtowc+0x14>
  40736a:	bf00      	nop
  40736c:	0000      	movs	r0, r0
	...

00407370 <memchr>:
  407370:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407374:	2a10      	cmp	r2, #16
  407376:	db2b      	blt.n	4073d0 <memchr+0x60>
  407378:	f010 0f07 	tst.w	r0, #7
  40737c:	d008      	beq.n	407390 <memchr+0x20>
  40737e:	f810 3b01 	ldrb.w	r3, [r0], #1
  407382:	3a01      	subs	r2, #1
  407384:	428b      	cmp	r3, r1
  407386:	d02d      	beq.n	4073e4 <memchr+0x74>
  407388:	f010 0f07 	tst.w	r0, #7
  40738c:	b342      	cbz	r2, 4073e0 <memchr+0x70>
  40738e:	d1f6      	bne.n	40737e <memchr+0xe>
  407390:	b4f0      	push	{r4, r5, r6, r7}
  407392:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  407396:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40739a:	f022 0407 	bic.w	r4, r2, #7
  40739e:	f07f 0700 	mvns.w	r7, #0
  4073a2:	2300      	movs	r3, #0
  4073a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4073a8:	3c08      	subs	r4, #8
  4073aa:	ea85 0501 	eor.w	r5, r5, r1
  4073ae:	ea86 0601 	eor.w	r6, r6, r1
  4073b2:	fa85 f547 	uadd8	r5, r5, r7
  4073b6:	faa3 f587 	sel	r5, r3, r7
  4073ba:	fa86 f647 	uadd8	r6, r6, r7
  4073be:	faa5 f687 	sel	r6, r5, r7
  4073c2:	b98e      	cbnz	r6, 4073e8 <memchr+0x78>
  4073c4:	d1ee      	bne.n	4073a4 <memchr+0x34>
  4073c6:	bcf0      	pop	{r4, r5, r6, r7}
  4073c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4073cc:	f002 0207 	and.w	r2, r2, #7
  4073d0:	b132      	cbz	r2, 4073e0 <memchr+0x70>
  4073d2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4073d6:	3a01      	subs	r2, #1
  4073d8:	ea83 0301 	eor.w	r3, r3, r1
  4073dc:	b113      	cbz	r3, 4073e4 <memchr+0x74>
  4073de:	d1f8      	bne.n	4073d2 <memchr+0x62>
  4073e0:	2000      	movs	r0, #0
  4073e2:	4770      	bx	lr
  4073e4:	3801      	subs	r0, #1
  4073e6:	4770      	bx	lr
  4073e8:	2d00      	cmp	r5, #0
  4073ea:	bf06      	itte	eq
  4073ec:	4635      	moveq	r5, r6
  4073ee:	3803      	subeq	r0, #3
  4073f0:	3807      	subne	r0, #7
  4073f2:	f015 0f01 	tst.w	r5, #1
  4073f6:	d107      	bne.n	407408 <memchr+0x98>
  4073f8:	3001      	adds	r0, #1
  4073fa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4073fe:	bf02      	ittt	eq
  407400:	3001      	addeq	r0, #1
  407402:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407406:	3001      	addeq	r0, #1
  407408:	bcf0      	pop	{r4, r5, r6, r7}
  40740a:	3801      	subs	r0, #1
  40740c:	4770      	bx	lr
  40740e:	bf00      	nop

00407410 <memmove>:
  407410:	4288      	cmp	r0, r1
  407412:	b5f0      	push	{r4, r5, r6, r7, lr}
  407414:	d90d      	bls.n	407432 <memmove+0x22>
  407416:	188b      	adds	r3, r1, r2
  407418:	4298      	cmp	r0, r3
  40741a:	d20a      	bcs.n	407432 <memmove+0x22>
  40741c:	1884      	adds	r4, r0, r2
  40741e:	2a00      	cmp	r2, #0
  407420:	d051      	beq.n	4074c6 <memmove+0xb6>
  407422:	4622      	mov	r2, r4
  407424:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407428:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40742c:	4299      	cmp	r1, r3
  40742e:	d1f9      	bne.n	407424 <memmove+0x14>
  407430:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407432:	2a0f      	cmp	r2, #15
  407434:	d948      	bls.n	4074c8 <memmove+0xb8>
  407436:	ea41 0300 	orr.w	r3, r1, r0
  40743a:	079b      	lsls	r3, r3, #30
  40743c:	d146      	bne.n	4074cc <memmove+0xbc>
  40743e:	f100 0410 	add.w	r4, r0, #16
  407442:	f101 0310 	add.w	r3, r1, #16
  407446:	4615      	mov	r5, r2
  407448:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40744c:	f844 6c10 	str.w	r6, [r4, #-16]
  407450:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407454:	f844 6c0c 	str.w	r6, [r4, #-12]
  407458:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40745c:	f844 6c08 	str.w	r6, [r4, #-8]
  407460:	3d10      	subs	r5, #16
  407462:	f853 6c04 	ldr.w	r6, [r3, #-4]
  407466:	f844 6c04 	str.w	r6, [r4, #-4]
  40746a:	2d0f      	cmp	r5, #15
  40746c:	f103 0310 	add.w	r3, r3, #16
  407470:	f104 0410 	add.w	r4, r4, #16
  407474:	d8e8      	bhi.n	407448 <memmove+0x38>
  407476:	f1a2 0310 	sub.w	r3, r2, #16
  40747a:	f023 030f 	bic.w	r3, r3, #15
  40747e:	f002 0e0f 	and.w	lr, r2, #15
  407482:	3310      	adds	r3, #16
  407484:	f1be 0f03 	cmp.w	lr, #3
  407488:	4419      	add	r1, r3
  40748a:	4403      	add	r3, r0
  40748c:	d921      	bls.n	4074d2 <memmove+0xc2>
  40748e:	1f1e      	subs	r6, r3, #4
  407490:	460d      	mov	r5, r1
  407492:	4674      	mov	r4, lr
  407494:	3c04      	subs	r4, #4
  407496:	f855 7b04 	ldr.w	r7, [r5], #4
  40749a:	f846 7f04 	str.w	r7, [r6, #4]!
  40749e:	2c03      	cmp	r4, #3
  4074a0:	d8f8      	bhi.n	407494 <memmove+0x84>
  4074a2:	f1ae 0404 	sub.w	r4, lr, #4
  4074a6:	f024 0403 	bic.w	r4, r4, #3
  4074aa:	3404      	adds	r4, #4
  4074ac:	4421      	add	r1, r4
  4074ae:	4423      	add	r3, r4
  4074b0:	f002 0203 	and.w	r2, r2, #3
  4074b4:	b162      	cbz	r2, 4074d0 <memmove+0xc0>
  4074b6:	3b01      	subs	r3, #1
  4074b8:	440a      	add	r2, r1
  4074ba:	f811 4b01 	ldrb.w	r4, [r1], #1
  4074be:	f803 4f01 	strb.w	r4, [r3, #1]!
  4074c2:	428a      	cmp	r2, r1
  4074c4:	d1f9      	bne.n	4074ba <memmove+0xaa>
  4074c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4074c8:	4603      	mov	r3, r0
  4074ca:	e7f3      	b.n	4074b4 <memmove+0xa4>
  4074cc:	4603      	mov	r3, r0
  4074ce:	e7f2      	b.n	4074b6 <memmove+0xa6>
  4074d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4074d2:	4672      	mov	r2, lr
  4074d4:	e7ee      	b.n	4074b4 <memmove+0xa4>
  4074d6:	bf00      	nop

004074d8 <_realloc_r>:
  4074d8:	2900      	cmp	r1, #0
  4074da:	f000 8095 	beq.w	407608 <_realloc_r+0x130>
  4074de:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4074e2:	460d      	mov	r5, r1
  4074e4:	4616      	mov	r6, r2
  4074e6:	b083      	sub	sp, #12
  4074e8:	4680      	mov	r8, r0
  4074ea:	f106 070b 	add.w	r7, r6, #11
  4074ee:	f7fe f953 	bl	405798 <__malloc_lock>
  4074f2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4074f6:	2f16      	cmp	r7, #22
  4074f8:	f02e 0403 	bic.w	r4, lr, #3
  4074fc:	f1a5 0908 	sub.w	r9, r5, #8
  407500:	d83c      	bhi.n	40757c <_realloc_r+0xa4>
  407502:	2210      	movs	r2, #16
  407504:	4617      	mov	r7, r2
  407506:	42be      	cmp	r6, r7
  407508:	d83d      	bhi.n	407586 <_realloc_r+0xae>
  40750a:	4294      	cmp	r4, r2
  40750c:	da43      	bge.n	407596 <_realloc_r+0xbe>
  40750e:	4bc4      	ldr	r3, [pc, #784]	; (407820 <_realloc_r+0x348>)
  407510:	6899      	ldr	r1, [r3, #8]
  407512:	eb09 0004 	add.w	r0, r9, r4
  407516:	4288      	cmp	r0, r1
  407518:	f000 80b4 	beq.w	407684 <_realloc_r+0x1ac>
  40751c:	6843      	ldr	r3, [r0, #4]
  40751e:	f023 0101 	bic.w	r1, r3, #1
  407522:	4401      	add	r1, r0
  407524:	6849      	ldr	r1, [r1, #4]
  407526:	07c9      	lsls	r1, r1, #31
  407528:	d54c      	bpl.n	4075c4 <_realloc_r+0xec>
  40752a:	f01e 0f01 	tst.w	lr, #1
  40752e:	f000 809b 	beq.w	407668 <_realloc_r+0x190>
  407532:	4631      	mov	r1, r6
  407534:	4640      	mov	r0, r8
  407536:	f7fd fd97 	bl	405068 <_malloc_r>
  40753a:	4606      	mov	r6, r0
  40753c:	2800      	cmp	r0, #0
  40753e:	d03a      	beq.n	4075b6 <_realloc_r+0xde>
  407540:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407544:	f023 0301 	bic.w	r3, r3, #1
  407548:	444b      	add	r3, r9
  40754a:	f1a0 0208 	sub.w	r2, r0, #8
  40754e:	429a      	cmp	r2, r3
  407550:	f000 8121 	beq.w	407796 <_realloc_r+0x2be>
  407554:	1f22      	subs	r2, r4, #4
  407556:	2a24      	cmp	r2, #36	; 0x24
  407558:	f200 8107 	bhi.w	40776a <_realloc_r+0x292>
  40755c:	2a13      	cmp	r2, #19
  40755e:	f200 80db 	bhi.w	407718 <_realloc_r+0x240>
  407562:	4603      	mov	r3, r0
  407564:	462a      	mov	r2, r5
  407566:	6811      	ldr	r1, [r2, #0]
  407568:	6019      	str	r1, [r3, #0]
  40756a:	6851      	ldr	r1, [r2, #4]
  40756c:	6059      	str	r1, [r3, #4]
  40756e:	6892      	ldr	r2, [r2, #8]
  407570:	609a      	str	r2, [r3, #8]
  407572:	4629      	mov	r1, r5
  407574:	4640      	mov	r0, r8
  407576:	f7ff fbcd 	bl	406d14 <_free_r>
  40757a:	e01c      	b.n	4075b6 <_realloc_r+0xde>
  40757c:	f027 0707 	bic.w	r7, r7, #7
  407580:	2f00      	cmp	r7, #0
  407582:	463a      	mov	r2, r7
  407584:	dabf      	bge.n	407506 <_realloc_r+0x2e>
  407586:	2600      	movs	r6, #0
  407588:	230c      	movs	r3, #12
  40758a:	4630      	mov	r0, r6
  40758c:	f8c8 3000 	str.w	r3, [r8]
  407590:	b003      	add	sp, #12
  407592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407596:	462e      	mov	r6, r5
  407598:	1be3      	subs	r3, r4, r7
  40759a:	2b0f      	cmp	r3, #15
  40759c:	d81e      	bhi.n	4075dc <_realloc_r+0x104>
  40759e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4075a2:	f003 0301 	and.w	r3, r3, #1
  4075a6:	4323      	orrs	r3, r4
  4075a8:	444c      	add	r4, r9
  4075aa:	f8c9 3004 	str.w	r3, [r9, #4]
  4075ae:	6863      	ldr	r3, [r4, #4]
  4075b0:	f043 0301 	orr.w	r3, r3, #1
  4075b4:	6063      	str	r3, [r4, #4]
  4075b6:	4640      	mov	r0, r8
  4075b8:	f7fe f8f4 	bl	4057a4 <__malloc_unlock>
  4075bc:	4630      	mov	r0, r6
  4075be:	b003      	add	sp, #12
  4075c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4075c4:	f023 0303 	bic.w	r3, r3, #3
  4075c8:	18e1      	adds	r1, r4, r3
  4075ca:	4291      	cmp	r1, r2
  4075cc:	db1f      	blt.n	40760e <_realloc_r+0x136>
  4075ce:	68c3      	ldr	r3, [r0, #12]
  4075d0:	6882      	ldr	r2, [r0, #8]
  4075d2:	462e      	mov	r6, r5
  4075d4:	60d3      	str	r3, [r2, #12]
  4075d6:	460c      	mov	r4, r1
  4075d8:	609a      	str	r2, [r3, #8]
  4075da:	e7dd      	b.n	407598 <_realloc_r+0xc0>
  4075dc:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4075e0:	eb09 0107 	add.w	r1, r9, r7
  4075e4:	f002 0201 	and.w	r2, r2, #1
  4075e8:	444c      	add	r4, r9
  4075ea:	f043 0301 	orr.w	r3, r3, #1
  4075ee:	4317      	orrs	r7, r2
  4075f0:	f8c9 7004 	str.w	r7, [r9, #4]
  4075f4:	604b      	str	r3, [r1, #4]
  4075f6:	6863      	ldr	r3, [r4, #4]
  4075f8:	f043 0301 	orr.w	r3, r3, #1
  4075fc:	3108      	adds	r1, #8
  4075fe:	6063      	str	r3, [r4, #4]
  407600:	4640      	mov	r0, r8
  407602:	f7ff fb87 	bl	406d14 <_free_r>
  407606:	e7d6      	b.n	4075b6 <_realloc_r+0xde>
  407608:	4611      	mov	r1, r2
  40760a:	f7fd bd2d 	b.w	405068 <_malloc_r>
  40760e:	f01e 0f01 	tst.w	lr, #1
  407612:	d18e      	bne.n	407532 <_realloc_r+0x5a>
  407614:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407618:	eba9 0a01 	sub.w	sl, r9, r1
  40761c:	f8da 1004 	ldr.w	r1, [sl, #4]
  407620:	f021 0103 	bic.w	r1, r1, #3
  407624:	440b      	add	r3, r1
  407626:	4423      	add	r3, r4
  407628:	4293      	cmp	r3, r2
  40762a:	db25      	blt.n	407678 <_realloc_r+0x1a0>
  40762c:	68c2      	ldr	r2, [r0, #12]
  40762e:	6881      	ldr	r1, [r0, #8]
  407630:	4656      	mov	r6, sl
  407632:	60ca      	str	r2, [r1, #12]
  407634:	6091      	str	r1, [r2, #8]
  407636:	f8da 100c 	ldr.w	r1, [sl, #12]
  40763a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40763e:	1f22      	subs	r2, r4, #4
  407640:	2a24      	cmp	r2, #36	; 0x24
  407642:	60c1      	str	r1, [r0, #12]
  407644:	6088      	str	r0, [r1, #8]
  407646:	f200 8094 	bhi.w	407772 <_realloc_r+0x29a>
  40764a:	2a13      	cmp	r2, #19
  40764c:	d96f      	bls.n	40772e <_realloc_r+0x256>
  40764e:	6829      	ldr	r1, [r5, #0]
  407650:	f8ca 1008 	str.w	r1, [sl, #8]
  407654:	6869      	ldr	r1, [r5, #4]
  407656:	f8ca 100c 	str.w	r1, [sl, #12]
  40765a:	2a1b      	cmp	r2, #27
  40765c:	f200 80a2 	bhi.w	4077a4 <_realloc_r+0x2cc>
  407660:	3508      	adds	r5, #8
  407662:	f10a 0210 	add.w	r2, sl, #16
  407666:	e063      	b.n	407730 <_realloc_r+0x258>
  407668:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40766c:	eba9 0a03 	sub.w	sl, r9, r3
  407670:	f8da 1004 	ldr.w	r1, [sl, #4]
  407674:	f021 0103 	bic.w	r1, r1, #3
  407678:	1863      	adds	r3, r4, r1
  40767a:	4293      	cmp	r3, r2
  40767c:	f6ff af59 	blt.w	407532 <_realloc_r+0x5a>
  407680:	4656      	mov	r6, sl
  407682:	e7d8      	b.n	407636 <_realloc_r+0x15e>
  407684:	6841      	ldr	r1, [r0, #4]
  407686:	f021 0b03 	bic.w	fp, r1, #3
  40768a:	44a3      	add	fp, r4
  40768c:	f107 0010 	add.w	r0, r7, #16
  407690:	4583      	cmp	fp, r0
  407692:	da56      	bge.n	407742 <_realloc_r+0x26a>
  407694:	f01e 0f01 	tst.w	lr, #1
  407698:	f47f af4b 	bne.w	407532 <_realloc_r+0x5a>
  40769c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4076a0:	eba9 0a01 	sub.w	sl, r9, r1
  4076a4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4076a8:	f021 0103 	bic.w	r1, r1, #3
  4076ac:	448b      	add	fp, r1
  4076ae:	4558      	cmp	r0, fp
  4076b0:	dce2      	bgt.n	407678 <_realloc_r+0x1a0>
  4076b2:	4656      	mov	r6, sl
  4076b4:	f8da 100c 	ldr.w	r1, [sl, #12]
  4076b8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4076bc:	1f22      	subs	r2, r4, #4
  4076be:	2a24      	cmp	r2, #36	; 0x24
  4076c0:	60c1      	str	r1, [r0, #12]
  4076c2:	6088      	str	r0, [r1, #8]
  4076c4:	f200 808f 	bhi.w	4077e6 <_realloc_r+0x30e>
  4076c8:	2a13      	cmp	r2, #19
  4076ca:	f240 808a 	bls.w	4077e2 <_realloc_r+0x30a>
  4076ce:	6829      	ldr	r1, [r5, #0]
  4076d0:	f8ca 1008 	str.w	r1, [sl, #8]
  4076d4:	6869      	ldr	r1, [r5, #4]
  4076d6:	f8ca 100c 	str.w	r1, [sl, #12]
  4076da:	2a1b      	cmp	r2, #27
  4076dc:	f200 808a 	bhi.w	4077f4 <_realloc_r+0x31c>
  4076e0:	3508      	adds	r5, #8
  4076e2:	f10a 0210 	add.w	r2, sl, #16
  4076e6:	6829      	ldr	r1, [r5, #0]
  4076e8:	6011      	str	r1, [r2, #0]
  4076ea:	6869      	ldr	r1, [r5, #4]
  4076ec:	6051      	str	r1, [r2, #4]
  4076ee:	68a9      	ldr	r1, [r5, #8]
  4076f0:	6091      	str	r1, [r2, #8]
  4076f2:	eb0a 0107 	add.w	r1, sl, r7
  4076f6:	ebab 0207 	sub.w	r2, fp, r7
  4076fa:	f042 0201 	orr.w	r2, r2, #1
  4076fe:	6099      	str	r1, [r3, #8]
  407700:	604a      	str	r2, [r1, #4]
  407702:	f8da 3004 	ldr.w	r3, [sl, #4]
  407706:	f003 0301 	and.w	r3, r3, #1
  40770a:	431f      	orrs	r7, r3
  40770c:	4640      	mov	r0, r8
  40770e:	f8ca 7004 	str.w	r7, [sl, #4]
  407712:	f7fe f847 	bl	4057a4 <__malloc_unlock>
  407716:	e751      	b.n	4075bc <_realloc_r+0xe4>
  407718:	682b      	ldr	r3, [r5, #0]
  40771a:	6003      	str	r3, [r0, #0]
  40771c:	686b      	ldr	r3, [r5, #4]
  40771e:	6043      	str	r3, [r0, #4]
  407720:	2a1b      	cmp	r2, #27
  407722:	d82d      	bhi.n	407780 <_realloc_r+0x2a8>
  407724:	f100 0308 	add.w	r3, r0, #8
  407728:	f105 0208 	add.w	r2, r5, #8
  40772c:	e71b      	b.n	407566 <_realloc_r+0x8e>
  40772e:	4632      	mov	r2, r6
  407730:	6829      	ldr	r1, [r5, #0]
  407732:	6011      	str	r1, [r2, #0]
  407734:	6869      	ldr	r1, [r5, #4]
  407736:	6051      	str	r1, [r2, #4]
  407738:	68a9      	ldr	r1, [r5, #8]
  40773a:	6091      	str	r1, [r2, #8]
  40773c:	461c      	mov	r4, r3
  40773e:	46d1      	mov	r9, sl
  407740:	e72a      	b.n	407598 <_realloc_r+0xc0>
  407742:	eb09 0107 	add.w	r1, r9, r7
  407746:	ebab 0b07 	sub.w	fp, fp, r7
  40774a:	f04b 0201 	orr.w	r2, fp, #1
  40774e:	6099      	str	r1, [r3, #8]
  407750:	604a      	str	r2, [r1, #4]
  407752:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407756:	f003 0301 	and.w	r3, r3, #1
  40775a:	431f      	orrs	r7, r3
  40775c:	4640      	mov	r0, r8
  40775e:	f845 7c04 	str.w	r7, [r5, #-4]
  407762:	f7fe f81f 	bl	4057a4 <__malloc_unlock>
  407766:	462e      	mov	r6, r5
  407768:	e728      	b.n	4075bc <_realloc_r+0xe4>
  40776a:	4629      	mov	r1, r5
  40776c:	f7ff fe50 	bl	407410 <memmove>
  407770:	e6ff      	b.n	407572 <_realloc_r+0x9a>
  407772:	4629      	mov	r1, r5
  407774:	4630      	mov	r0, r6
  407776:	461c      	mov	r4, r3
  407778:	46d1      	mov	r9, sl
  40777a:	f7ff fe49 	bl	407410 <memmove>
  40777e:	e70b      	b.n	407598 <_realloc_r+0xc0>
  407780:	68ab      	ldr	r3, [r5, #8]
  407782:	6083      	str	r3, [r0, #8]
  407784:	68eb      	ldr	r3, [r5, #12]
  407786:	60c3      	str	r3, [r0, #12]
  407788:	2a24      	cmp	r2, #36	; 0x24
  40778a:	d017      	beq.n	4077bc <_realloc_r+0x2e4>
  40778c:	f100 0310 	add.w	r3, r0, #16
  407790:	f105 0210 	add.w	r2, r5, #16
  407794:	e6e7      	b.n	407566 <_realloc_r+0x8e>
  407796:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40779a:	f023 0303 	bic.w	r3, r3, #3
  40779e:	441c      	add	r4, r3
  4077a0:	462e      	mov	r6, r5
  4077a2:	e6f9      	b.n	407598 <_realloc_r+0xc0>
  4077a4:	68a9      	ldr	r1, [r5, #8]
  4077a6:	f8ca 1010 	str.w	r1, [sl, #16]
  4077aa:	68e9      	ldr	r1, [r5, #12]
  4077ac:	f8ca 1014 	str.w	r1, [sl, #20]
  4077b0:	2a24      	cmp	r2, #36	; 0x24
  4077b2:	d00c      	beq.n	4077ce <_realloc_r+0x2f6>
  4077b4:	3510      	adds	r5, #16
  4077b6:	f10a 0218 	add.w	r2, sl, #24
  4077ba:	e7b9      	b.n	407730 <_realloc_r+0x258>
  4077bc:	692b      	ldr	r3, [r5, #16]
  4077be:	6103      	str	r3, [r0, #16]
  4077c0:	696b      	ldr	r3, [r5, #20]
  4077c2:	6143      	str	r3, [r0, #20]
  4077c4:	f105 0218 	add.w	r2, r5, #24
  4077c8:	f100 0318 	add.w	r3, r0, #24
  4077cc:	e6cb      	b.n	407566 <_realloc_r+0x8e>
  4077ce:	692a      	ldr	r2, [r5, #16]
  4077d0:	f8ca 2018 	str.w	r2, [sl, #24]
  4077d4:	696a      	ldr	r2, [r5, #20]
  4077d6:	f8ca 201c 	str.w	r2, [sl, #28]
  4077da:	3518      	adds	r5, #24
  4077dc:	f10a 0220 	add.w	r2, sl, #32
  4077e0:	e7a6      	b.n	407730 <_realloc_r+0x258>
  4077e2:	4632      	mov	r2, r6
  4077e4:	e77f      	b.n	4076e6 <_realloc_r+0x20e>
  4077e6:	4629      	mov	r1, r5
  4077e8:	4630      	mov	r0, r6
  4077ea:	9301      	str	r3, [sp, #4]
  4077ec:	f7ff fe10 	bl	407410 <memmove>
  4077f0:	9b01      	ldr	r3, [sp, #4]
  4077f2:	e77e      	b.n	4076f2 <_realloc_r+0x21a>
  4077f4:	68a9      	ldr	r1, [r5, #8]
  4077f6:	f8ca 1010 	str.w	r1, [sl, #16]
  4077fa:	68e9      	ldr	r1, [r5, #12]
  4077fc:	f8ca 1014 	str.w	r1, [sl, #20]
  407800:	2a24      	cmp	r2, #36	; 0x24
  407802:	d003      	beq.n	40780c <_realloc_r+0x334>
  407804:	3510      	adds	r5, #16
  407806:	f10a 0218 	add.w	r2, sl, #24
  40780a:	e76c      	b.n	4076e6 <_realloc_r+0x20e>
  40780c:	692a      	ldr	r2, [r5, #16]
  40780e:	f8ca 2018 	str.w	r2, [sl, #24]
  407812:	696a      	ldr	r2, [r5, #20]
  407814:	f8ca 201c 	str.w	r2, [sl, #28]
  407818:	3518      	adds	r5, #24
  40781a:	f10a 0220 	add.w	r2, sl, #32
  40781e:	e762      	b.n	4076e6 <_realloc_r+0x20e>
  407820:	20400440 	.word	0x20400440

00407824 <__sread>:
  407824:	b510      	push	{r4, lr}
  407826:	460c      	mov	r4, r1
  407828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40782c:	f000 f9f6 	bl	407c1c <_read_r>
  407830:	2800      	cmp	r0, #0
  407832:	db03      	blt.n	40783c <__sread+0x18>
  407834:	6d23      	ldr	r3, [r4, #80]	; 0x50
  407836:	4403      	add	r3, r0
  407838:	6523      	str	r3, [r4, #80]	; 0x50
  40783a:	bd10      	pop	{r4, pc}
  40783c:	89a3      	ldrh	r3, [r4, #12]
  40783e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407842:	81a3      	strh	r3, [r4, #12]
  407844:	bd10      	pop	{r4, pc}
  407846:	bf00      	nop

00407848 <__swrite>:
  407848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40784c:	4616      	mov	r6, r2
  40784e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  407852:	461f      	mov	r7, r3
  407854:	05d3      	lsls	r3, r2, #23
  407856:	460c      	mov	r4, r1
  407858:	4605      	mov	r5, r0
  40785a:	d507      	bpl.n	40786c <__swrite+0x24>
  40785c:	2200      	movs	r2, #0
  40785e:	2302      	movs	r3, #2
  407860:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407864:	f000 f9c4 	bl	407bf0 <_lseek_r>
  407868:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40786c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407870:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  407874:	81a2      	strh	r2, [r4, #12]
  407876:	463b      	mov	r3, r7
  407878:	4632      	mov	r2, r6
  40787a:	4628      	mov	r0, r5
  40787c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407880:	f000 b8a4 	b.w	4079cc <_write_r>

00407884 <__sseek>:
  407884:	b510      	push	{r4, lr}
  407886:	460c      	mov	r4, r1
  407888:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40788c:	f000 f9b0 	bl	407bf0 <_lseek_r>
  407890:	89a3      	ldrh	r3, [r4, #12]
  407892:	1c42      	adds	r2, r0, #1
  407894:	bf0e      	itee	eq
  407896:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40789a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40789e:	6520      	strne	r0, [r4, #80]	; 0x50
  4078a0:	81a3      	strh	r3, [r4, #12]
  4078a2:	bd10      	pop	{r4, pc}

004078a4 <__sclose>:
  4078a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4078a8:	f000 b908 	b.w	407abc <_close_r>

004078ac <__swbuf_r>:
  4078ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4078ae:	460d      	mov	r5, r1
  4078b0:	4614      	mov	r4, r2
  4078b2:	4606      	mov	r6, r0
  4078b4:	b110      	cbz	r0, 4078bc <__swbuf_r+0x10>
  4078b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4078b8:	2b00      	cmp	r3, #0
  4078ba:	d04b      	beq.n	407954 <__swbuf_r+0xa8>
  4078bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4078c0:	69a3      	ldr	r3, [r4, #24]
  4078c2:	60a3      	str	r3, [r4, #8]
  4078c4:	b291      	uxth	r1, r2
  4078c6:	0708      	lsls	r0, r1, #28
  4078c8:	d539      	bpl.n	40793e <__swbuf_r+0x92>
  4078ca:	6923      	ldr	r3, [r4, #16]
  4078cc:	2b00      	cmp	r3, #0
  4078ce:	d036      	beq.n	40793e <__swbuf_r+0x92>
  4078d0:	b2ed      	uxtb	r5, r5
  4078d2:	0489      	lsls	r1, r1, #18
  4078d4:	462f      	mov	r7, r5
  4078d6:	d515      	bpl.n	407904 <__swbuf_r+0x58>
  4078d8:	6822      	ldr	r2, [r4, #0]
  4078da:	6961      	ldr	r1, [r4, #20]
  4078dc:	1ad3      	subs	r3, r2, r3
  4078de:	428b      	cmp	r3, r1
  4078e0:	da1c      	bge.n	40791c <__swbuf_r+0x70>
  4078e2:	3301      	adds	r3, #1
  4078e4:	68a1      	ldr	r1, [r4, #8]
  4078e6:	1c50      	adds	r0, r2, #1
  4078e8:	3901      	subs	r1, #1
  4078ea:	60a1      	str	r1, [r4, #8]
  4078ec:	6020      	str	r0, [r4, #0]
  4078ee:	7015      	strb	r5, [r2, #0]
  4078f0:	6962      	ldr	r2, [r4, #20]
  4078f2:	429a      	cmp	r2, r3
  4078f4:	d01a      	beq.n	40792c <__swbuf_r+0x80>
  4078f6:	89a3      	ldrh	r3, [r4, #12]
  4078f8:	07db      	lsls	r3, r3, #31
  4078fa:	d501      	bpl.n	407900 <__swbuf_r+0x54>
  4078fc:	2d0a      	cmp	r5, #10
  4078fe:	d015      	beq.n	40792c <__swbuf_r+0x80>
  407900:	4638      	mov	r0, r7
  407902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407904:	6e61      	ldr	r1, [r4, #100]	; 0x64
  407906:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40790a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40790e:	81a2      	strh	r2, [r4, #12]
  407910:	6822      	ldr	r2, [r4, #0]
  407912:	6661      	str	r1, [r4, #100]	; 0x64
  407914:	6961      	ldr	r1, [r4, #20]
  407916:	1ad3      	subs	r3, r2, r3
  407918:	428b      	cmp	r3, r1
  40791a:	dbe2      	blt.n	4078e2 <__swbuf_r+0x36>
  40791c:	4621      	mov	r1, r4
  40791e:	4630      	mov	r0, r6
  407920:	f7ff f87a 	bl	406a18 <_fflush_r>
  407924:	b940      	cbnz	r0, 407938 <__swbuf_r+0x8c>
  407926:	6822      	ldr	r2, [r4, #0]
  407928:	2301      	movs	r3, #1
  40792a:	e7db      	b.n	4078e4 <__swbuf_r+0x38>
  40792c:	4621      	mov	r1, r4
  40792e:	4630      	mov	r0, r6
  407930:	f7ff f872 	bl	406a18 <_fflush_r>
  407934:	2800      	cmp	r0, #0
  407936:	d0e3      	beq.n	407900 <__swbuf_r+0x54>
  407938:	f04f 37ff 	mov.w	r7, #4294967295
  40793c:	e7e0      	b.n	407900 <__swbuf_r+0x54>
  40793e:	4621      	mov	r1, r4
  407940:	4630      	mov	r0, r6
  407942:	f7fe ff55 	bl	4067f0 <__swsetup_r>
  407946:	2800      	cmp	r0, #0
  407948:	d1f6      	bne.n	407938 <__swbuf_r+0x8c>
  40794a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40794e:	6923      	ldr	r3, [r4, #16]
  407950:	b291      	uxth	r1, r2
  407952:	e7bd      	b.n	4078d0 <__swbuf_r+0x24>
  407954:	f7ff f8b8 	bl	406ac8 <__sinit>
  407958:	e7b0      	b.n	4078bc <__swbuf_r+0x10>
  40795a:	bf00      	nop

0040795c <_wcrtomb_r>:
  40795c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40795e:	4606      	mov	r6, r0
  407960:	b085      	sub	sp, #20
  407962:	461f      	mov	r7, r3
  407964:	b189      	cbz	r1, 40798a <_wcrtomb_r+0x2e>
  407966:	4c10      	ldr	r4, [pc, #64]	; (4079a8 <_wcrtomb_r+0x4c>)
  407968:	4d10      	ldr	r5, [pc, #64]	; (4079ac <_wcrtomb_r+0x50>)
  40796a:	6824      	ldr	r4, [r4, #0]
  40796c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40796e:	2c00      	cmp	r4, #0
  407970:	bf08      	it	eq
  407972:	462c      	moveq	r4, r5
  407974:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  407978:	47a0      	blx	r4
  40797a:	1c43      	adds	r3, r0, #1
  40797c:	d103      	bne.n	407986 <_wcrtomb_r+0x2a>
  40797e:	2200      	movs	r2, #0
  407980:	238a      	movs	r3, #138	; 0x8a
  407982:	603a      	str	r2, [r7, #0]
  407984:	6033      	str	r3, [r6, #0]
  407986:	b005      	add	sp, #20
  407988:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40798a:	460c      	mov	r4, r1
  40798c:	4906      	ldr	r1, [pc, #24]	; (4079a8 <_wcrtomb_r+0x4c>)
  40798e:	4a07      	ldr	r2, [pc, #28]	; (4079ac <_wcrtomb_r+0x50>)
  407990:	6809      	ldr	r1, [r1, #0]
  407992:	6b49      	ldr	r1, [r1, #52]	; 0x34
  407994:	2900      	cmp	r1, #0
  407996:	bf08      	it	eq
  407998:	4611      	moveq	r1, r2
  40799a:	4622      	mov	r2, r4
  40799c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4079a0:	a901      	add	r1, sp, #4
  4079a2:	47a0      	blx	r4
  4079a4:	e7e9      	b.n	40797a <_wcrtomb_r+0x1e>
  4079a6:	bf00      	nop
  4079a8:	20400014 	.word	0x20400014
  4079ac:	20400854 	.word	0x20400854

004079b0 <__ascii_wctomb>:
  4079b0:	b121      	cbz	r1, 4079bc <__ascii_wctomb+0xc>
  4079b2:	2aff      	cmp	r2, #255	; 0xff
  4079b4:	d804      	bhi.n	4079c0 <__ascii_wctomb+0x10>
  4079b6:	700a      	strb	r2, [r1, #0]
  4079b8:	2001      	movs	r0, #1
  4079ba:	4770      	bx	lr
  4079bc:	4608      	mov	r0, r1
  4079be:	4770      	bx	lr
  4079c0:	238a      	movs	r3, #138	; 0x8a
  4079c2:	6003      	str	r3, [r0, #0]
  4079c4:	f04f 30ff 	mov.w	r0, #4294967295
  4079c8:	4770      	bx	lr
  4079ca:	bf00      	nop

004079cc <_write_r>:
  4079cc:	b570      	push	{r4, r5, r6, lr}
  4079ce:	460d      	mov	r5, r1
  4079d0:	4c08      	ldr	r4, [pc, #32]	; (4079f4 <_write_r+0x28>)
  4079d2:	4611      	mov	r1, r2
  4079d4:	4606      	mov	r6, r0
  4079d6:	461a      	mov	r2, r3
  4079d8:	4628      	mov	r0, r5
  4079da:	2300      	movs	r3, #0
  4079dc:	6023      	str	r3, [r4, #0]
  4079de:	f7f8 fdc5 	bl	40056c <_write>
  4079e2:	1c43      	adds	r3, r0, #1
  4079e4:	d000      	beq.n	4079e8 <_write_r+0x1c>
  4079e6:	bd70      	pop	{r4, r5, r6, pc}
  4079e8:	6823      	ldr	r3, [r4, #0]
  4079ea:	2b00      	cmp	r3, #0
  4079ec:	d0fb      	beq.n	4079e6 <_write_r+0x1a>
  4079ee:	6033      	str	r3, [r6, #0]
  4079f0:	bd70      	pop	{r4, r5, r6, pc}
  4079f2:	bf00      	nop
  4079f4:	20400c40 	.word	0x20400c40

004079f8 <__register_exitproc>:
  4079f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4079fc:	4d2c      	ldr	r5, [pc, #176]	; (407ab0 <__register_exitproc+0xb8>)
  4079fe:	4606      	mov	r6, r0
  407a00:	6828      	ldr	r0, [r5, #0]
  407a02:	4698      	mov	r8, r3
  407a04:	460f      	mov	r7, r1
  407a06:	4691      	mov	r9, r2
  407a08:	f7ff fc1e 	bl	407248 <__retarget_lock_acquire_recursive>
  407a0c:	4b29      	ldr	r3, [pc, #164]	; (407ab4 <__register_exitproc+0xbc>)
  407a0e:	681c      	ldr	r4, [r3, #0]
  407a10:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407a14:	2b00      	cmp	r3, #0
  407a16:	d03e      	beq.n	407a96 <__register_exitproc+0x9e>
  407a18:	685a      	ldr	r2, [r3, #4]
  407a1a:	2a1f      	cmp	r2, #31
  407a1c:	dc1c      	bgt.n	407a58 <__register_exitproc+0x60>
  407a1e:	f102 0e01 	add.w	lr, r2, #1
  407a22:	b176      	cbz	r6, 407a42 <__register_exitproc+0x4a>
  407a24:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407a28:	2401      	movs	r4, #1
  407a2a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  407a2e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407a32:	4094      	lsls	r4, r2
  407a34:	4320      	orrs	r0, r4
  407a36:	2e02      	cmp	r6, #2
  407a38:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  407a3c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407a40:	d023      	beq.n	407a8a <__register_exitproc+0x92>
  407a42:	3202      	adds	r2, #2
  407a44:	f8c3 e004 	str.w	lr, [r3, #4]
  407a48:	6828      	ldr	r0, [r5, #0]
  407a4a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  407a4e:	f7ff fbfd 	bl	40724c <__retarget_lock_release_recursive>
  407a52:	2000      	movs	r0, #0
  407a54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407a58:	4b17      	ldr	r3, [pc, #92]	; (407ab8 <__register_exitproc+0xc0>)
  407a5a:	b30b      	cbz	r3, 407aa0 <__register_exitproc+0xa8>
  407a5c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407a60:	f7fd faf2 	bl	405048 <malloc>
  407a64:	4603      	mov	r3, r0
  407a66:	b1d8      	cbz	r0, 407aa0 <__register_exitproc+0xa8>
  407a68:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  407a6c:	6002      	str	r2, [r0, #0]
  407a6e:	2100      	movs	r1, #0
  407a70:	6041      	str	r1, [r0, #4]
  407a72:	460a      	mov	r2, r1
  407a74:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407a78:	f04f 0e01 	mov.w	lr, #1
  407a7c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407a80:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407a84:	2e00      	cmp	r6, #0
  407a86:	d0dc      	beq.n	407a42 <__register_exitproc+0x4a>
  407a88:	e7cc      	b.n	407a24 <__register_exitproc+0x2c>
  407a8a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  407a8e:	430c      	orrs	r4, r1
  407a90:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407a94:	e7d5      	b.n	407a42 <__register_exitproc+0x4a>
  407a96:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  407a9a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  407a9e:	e7bb      	b.n	407a18 <__register_exitproc+0x20>
  407aa0:	6828      	ldr	r0, [r5, #0]
  407aa2:	f7ff fbd3 	bl	40724c <__retarget_lock_release_recursive>
  407aa6:	f04f 30ff 	mov.w	r0, #4294967295
  407aaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407aae:	bf00      	nop
  407ab0:	20400850 	.word	0x20400850
  407ab4:	00407cdc 	.word	0x00407cdc
  407ab8:	00405049 	.word	0x00405049

00407abc <_close_r>:
  407abc:	b538      	push	{r3, r4, r5, lr}
  407abe:	4c07      	ldr	r4, [pc, #28]	; (407adc <_close_r+0x20>)
  407ac0:	2300      	movs	r3, #0
  407ac2:	4605      	mov	r5, r0
  407ac4:	4608      	mov	r0, r1
  407ac6:	6023      	str	r3, [r4, #0]
  407ac8:	f7f9 fe9c 	bl	401804 <_close>
  407acc:	1c43      	adds	r3, r0, #1
  407ace:	d000      	beq.n	407ad2 <_close_r+0x16>
  407ad0:	bd38      	pop	{r3, r4, r5, pc}
  407ad2:	6823      	ldr	r3, [r4, #0]
  407ad4:	2b00      	cmp	r3, #0
  407ad6:	d0fb      	beq.n	407ad0 <_close_r+0x14>
  407ad8:	602b      	str	r3, [r5, #0]
  407ada:	bd38      	pop	{r3, r4, r5, pc}
  407adc:	20400c40 	.word	0x20400c40

00407ae0 <_fclose_r>:
  407ae0:	b570      	push	{r4, r5, r6, lr}
  407ae2:	b159      	cbz	r1, 407afc <_fclose_r+0x1c>
  407ae4:	4605      	mov	r5, r0
  407ae6:	460c      	mov	r4, r1
  407ae8:	b110      	cbz	r0, 407af0 <_fclose_r+0x10>
  407aea:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407aec:	2b00      	cmp	r3, #0
  407aee:	d03c      	beq.n	407b6a <_fclose_r+0x8a>
  407af0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407af2:	07d8      	lsls	r0, r3, #31
  407af4:	d505      	bpl.n	407b02 <_fclose_r+0x22>
  407af6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407afa:	b92b      	cbnz	r3, 407b08 <_fclose_r+0x28>
  407afc:	2600      	movs	r6, #0
  407afe:	4630      	mov	r0, r6
  407b00:	bd70      	pop	{r4, r5, r6, pc}
  407b02:	89a3      	ldrh	r3, [r4, #12]
  407b04:	0599      	lsls	r1, r3, #22
  407b06:	d53c      	bpl.n	407b82 <_fclose_r+0xa2>
  407b08:	4621      	mov	r1, r4
  407b0a:	4628      	mov	r0, r5
  407b0c:	f7fe fee4 	bl	4068d8 <__sflush_r>
  407b10:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407b12:	4606      	mov	r6, r0
  407b14:	b133      	cbz	r3, 407b24 <_fclose_r+0x44>
  407b16:	69e1      	ldr	r1, [r4, #28]
  407b18:	4628      	mov	r0, r5
  407b1a:	4798      	blx	r3
  407b1c:	2800      	cmp	r0, #0
  407b1e:	bfb8      	it	lt
  407b20:	f04f 36ff 	movlt.w	r6, #4294967295
  407b24:	89a3      	ldrh	r3, [r4, #12]
  407b26:	061a      	lsls	r2, r3, #24
  407b28:	d422      	bmi.n	407b70 <_fclose_r+0x90>
  407b2a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407b2c:	b141      	cbz	r1, 407b40 <_fclose_r+0x60>
  407b2e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407b32:	4299      	cmp	r1, r3
  407b34:	d002      	beq.n	407b3c <_fclose_r+0x5c>
  407b36:	4628      	mov	r0, r5
  407b38:	f7ff f8ec 	bl	406d14 <_free_r>
  407b3c:	2300      	movs	r3, #0
  407b3e:	6323      	str	r3, [r4, #48]	; 0x30
  407b40:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407b42:	b121      	cbz	r1, 407b4e <_fclose_r+0x6e>
  407b44:	4628      	mov	r0, r5
  407b46:	f7ff f8e5 	bl	406d14 <_free_r>
  407b4a:	2300      	movs	r3, #0
  407b4c:	6463      	str	r3, [r4, #68]	; 0x44
  407b4e:	f7fe ffe7 	bl	406b20 <__sfp_lock_acquire>
  407b52:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407b54:	2200      	movs	r2, #0
  407b56:	07db      	lsls	r3, r3, #31
  407b58:	81a2      	strh	r2, [r4, #12]
  407b5a:	d50e      	bpl.n	407b7a <_fclose_r+0x9a>
  407b5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407b5e:	f7ff fb71 	bl	407244 <__retarget_lock_close_recursive>
  407b62:	f7fe ffe3 	bl	406b2c <__sfp_lock_release>
  407b66:	4630      	mov	r0, r6
  407b68:	bd70      	pop	{r4, r5, r6, pc}
  407b6a:	f7fe ffad 	bl	406ac8 <__sinit>
  407b6e:	e7bf      	b.n	407af0 <_fclose_r+0x10>
  407b70:	6921      	ldr	r1, [r4, #16]
  407b72:	4628      	mov	r0, r5
  407b74:	f7ff f8ce 	bl	406d14 <_free_r>
  407b78:	e7d7      	b.n	407b2a <_fclose_r+0x4a>
  407b7a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407b7c:	f7ff fb66 	bl	40724c <__retarget_lock_release_recursive>
  407b80:	e7ec      	b.n	407b5c <_fclose_r+0x7c>
  407b82:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407b84:	f7ff fb60 	bl	407248 <__retarget_lock_acquire_recursive>
  407b88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407b8c:	2b00      	cmp	r3, #0
  407b8e:	d1bb      	bne.n	407b08 <_fclose_r+0x28>
  407b90:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407b92:	f016 0601 	ands.w	r6, r6, #1
  407b96:	d1b1      	bne.n	407afc <_fclose_r+0x1c>
  407b98:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407b9a:	f7ff fb57 	bl	40724c <__retarget_lock_release_recursive>
  407b9e:	4630      	mov	r0, r6
  407ba0:	bd70      	pop	{r4, r5, r6, pc}
  407ba2:	bf00      	nop

00407ba4 <_fstat_r>:
  407ba4:	b538      	push	{r3, r4, r5, lr}
  407ba6:	460b      	mov	r3, r1
  407ba8:	4c07      	ldr	r4, [pc, #28]	; (407bc8 <_fstat_r+0x24>)
  407baa:	4605      	mov	r5, r0
  407bac:	4611      	mov	r1, r2
  407bae:	4618      	mov	r0, r3
  407bb0:	2300      	movs	r3, #0
  407bb2:	6023      	str	r3, [r4, #0]
  407bb4:	f7f9 fe2d 	bl	401812 <_fstat>
  407bb8:	1c43      	adds	r3, r0, #1
  407bba:	d000      	beq.n	407bbe <_fstat_r+0x1a>
  407bbc:	bd38      	pop	{r3, r4, r5, pc}
  407bbe:	6823      	ldr	r3, [r4, #0]
  407bc0:	2b00      	cmp	r3, #0
  407bc2:	d0fb      	beq.n	407bbc <_fstat_r+0x18>
  407bc4:	602b      	str	r3, [r5, #0]
  407bc6:	bd38      	pop	{r3, r4, r5, pc}
  407bc8:	20400c40 	.word	0x20400c40

00407bcc <_isatty_r>:
  407bcc:	b538      	push	{r3, r4, r5, lr}
  407bce:	4c07      	ldr	r4, [pc, #28]	; (407bec <_isatty_r+0x20>)
  407bd0:	2300      	movs	r3, #0
  407bd2:	4605      	mov	r5, r0
  407bd4:	4608      	mov	r0, r1
  407bd6:	6023      	str	r3, [r4, #0]
  407bd8:	f7f9 fe26 	bl	401828 <_isatty>
  407bdc:	1c43      	adds	r3, r0, #1
  407bde:	d000      	beq.n	407be2 <_isatty_r+0x16>
  407be0:	bd38      	pop	{r3, r4, r5, pc}
  407be2:	6823      	ldr	r3, [r4, #0]
  407be4:	2b00      	cmp	r3, #0
  407be6:	d0fb      	beq.n	407be0 <_isatty_r+0x14>
  407be8:	602b      	str	r3, [r5, #0]
  407bea:	bd38      	pop	{r3, r4, r5, pc}
  407bec:	20400c40 	.word	0x20400c40

00407bf0 <_lseek_r>:
  407bf0:	b570      	push	{r4, r5, r6, lr}
  407bf2:	460d      	mov	r5, r1
  407bf4:	4c08      	ldr	r4, [pc, #32]	; (407c18 <_lseek_r+0x28>)
  407bf6:	4611      	mov	r1, r2
  407bf8:	4606      	mov	r6, r0
  407bfa:	461a      	mov	r2, r3
  407bfc:	4628      	mov	r0, r5
  407bfe:	2300      	movs	r3, #0
  407c00:	6023      	str	r3, [r4, #0]
  407c02:	f7f9 fe17 	bl	401834 <_lseek>
  407c06:	1c43      	adds	r3, r0, #1
  407c08:	d000      	beq.n	407c0c <_lseek_r+0x1c>
  407c0a:	bd70      	pop	{r4, r5, r6, pc}
  407c0c:	6823      	ldr	r3, [r4, #0]
  407c0e:	2b00      	cmp	r3, #0
  407c10:	d0fb      	beq.n	407c0a <_lseek_r+0x1a>
  407c12:	6033      	str	r3, [r6, #0]
  407c14:	bd70      	pop	{r4, r5, r6, pc}
  407c16:	bf00      	nop
  407c18:	20400c40 	.word	0x20400c40

00407c1c <_read_r>:
  407c1c:	b570      	push	{r4, r5, r6, lr}
  407c1e:	460d      	mov	r5, r1
  407c20:	4c08      	ldr	r4, [pc, #32]	; (407c44 <_read_r+0x28>)
  407c22:	4611      	mov	r1, r2
  407c24:	4606      	mov	r6, r0
  407c26:	461a      	mov	r2, r3
  407c28:	4628      	mov	r0, r5
  407c2a:	2300      	movs	r3, #0
  407c2c:	6023      	str	r3, [r4, #0]
  407c2e:	f7f8 fc73 	bl	400518 <_read>
  407c32:	1c43      	adds	r3, r0, #1
  407c34:	d000      	beq.n	407c38 <_read_r+0x1c>
  407c36:	bd70      	pop	{r4, r5, r6, pc}
  407c38:	6823      	ldr	r3, [r4, #0]
  407c3a:	2b00      	cmp	r3, #0
  407c3c:	d0fb      	beq.n	407c36 <_read_r+0x1a>
  407c3e:	6033      	str	r3, [r6, #0]
  407c40:	bd70      	pop	{r4, r5, r6, pc}
  407c42:	bf00      	nop
  407c44:	20400c40 	.word	0x20400c40
  407c48:	454c4449 	.word	0x454c4449
  407c4c:	00000000 	.word	0x00000000
  407c50:	09632509 	.word	0x09632509
  407c54:	25097525 	.word	0x25097525
  407c58:	75250975 	.word	0x75250975
  407c5c:	00000a0d 	.word	0x00000a0d
  407c60:	20726d54 	.word	0x20726d54
  407c64:	00637653 	.word	0x00637653
  407c68:	51726d54 	.word	0x51726d54
  407c6c:	00000000 	.word	0x00000000
  407c70:	63617473 	.word	0x63617473
  407c74:	766f206b 	.word	0x766f206b
  407c78:	6c667265 	.word	0x6c667265
  407c7c:	2520776f 	.word	0x2520776f
  407c80:	73252078 	.word	0x73252078
  407c84:	00000a0d 	.word	0x00000a0d
  407c88:	0001c200 	.word	0x0001c200
  407c8c:	000000c0 	.word	0x000000c0
  407c90:	00000800 	.word	0x00000800
  407c94:	00000000 	.word	0x00000000
  407c98:	686c6146 	.word	0x686c6146
  407c9c:	6120756f 	.word	0x6120756f
  407ca0:	7263206f 	.word	0x7263206f
  407ca4:	20726169 	.word	0x20726169
  407ca8:	51782061 	.word	0x51782061
  407cac:	65756575 	.word	0x65756575
  407cb0:	2064654c 	.word	0x2064654c
  407cb4:	0000000a 	.word	0x0000000a
  407cb8:	0044454c 	.word	0x0044454c
  407cbc:	686c6146 	.word	0x686c6146
  407cc0:	6120756f 	.word	0x6120756f
  407cc4:	7263206f 	.word	0x7263206f
  407cc8:	20726169 	.word	0x20726169
  407ccc:	61742061 	.word	0x61742061
  407cd0:	6c5f6b73 	.word	0x6c5f6b73
  407cd4:	0d206465 	.word	0x0d206465
  407cd8:	0000000a 	.word	0x0000000a

00407cdc <_global_impure_ptr>:
  407cdc:	20400018 33323130 37363534 42413938     ..@ 0123456789AB
  407cec:	46454443 00000000 33323130 37363534     CDEF....01234567
  407cfc:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  407d0c:	0000296c                                l)..

00407d10 <blanks.7217>:
  407d10:	20202020 20202020 20202020 20202020                     

00407d20 <zeroes.7218>:
  407d20:	30303030 30303030 30303030 30303030     0000000000000000
  407d30:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00407d40 <_ctype_>:
  407d40:	20202000 20202020 28282020 20282828     .         ((((( 
  407d50:	20202020 20202020 20202020 20202020                     
  407d60:	10108820 10101010 10101010 10101010      ...............
  407d70:	04040410 04040404 10040404 10101010     ................
  407d80:	41411010 41414141 01010101 01010101     ..AAAAAA........
  407d90:	01010101 01010101 01010101 10101010     ................
  407da0:	42421010 42424242 02020202 02020202     ..BBBBBB........
  407db0:	02020202 02020202 02020202 10101010     ................
  407dc0:	00000020 00000000 00000000 00000000      ...............
	...

00407e44 <_init>:
  407e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407e46:	bf00      	nop
  407e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407e4a:	bc08      	pop	{r3}
  407e4c:	469e      	mov	lr, r3
  407e4e:	4770      	bx	lr

00407e50 <__init_array_start>:
  407e50:	004068b9 	.word	0x004068b9

00407e54 <__frame_dummy_init_array_entry>:
  407e54:	00400165                                e.@.

00407e58 <_fini>:
  407e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407e5a:	bf00      	nop
  407e5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407e5e:	bc08      	pop	{r3}
  407e60:	469e      	mov	lr, r3
  407e62:	4770      	bx	lr

00407e64 <__fini_array_start>:
  407e64:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <uxCriticalNesting>:
20400010:	aaaa aaaa                                   ....

20400014 <_impure_ptr>:
20400014:	0018 2040                                   ..@ 

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__malloc_av_>:
	...
20400448:	0440 2040 0440 2040 0448 2040 0448 2040     @.@ @.@ H.@ H.@ 
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 

20400848 <__malloc_sbrk_base>:
20400848:	ffff ffff                                   ....

2040084c <__malloc_trim_threshold>:
2040084c:	0000 0002                                   ....

20400850 <__atexit_recursive_mutex>:
20400850:	0c1c 2040                                   ..@ 

20400854 <__global_locale>:
20400854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400934:	79b1 0040 7341 0040 0000 0000 7d40 0040     .y@.As@.....@}@.
20400944:	7d3c 0040 7cf0 0040 7cf0 0040 7cf0 0040     <}@..|@..|@..|@.
20400954:	7cf0 0040 7cf0 0040 7cf0 0040 7cf0 0040     .|@..|@..|@..|@.
20400964:	7cf0 0040 7cf0 0040 ffff ffff ffff ffff     .|@..|@.........
20400974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
