#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec 14 04:08:47 2017
# Process ID: 8024
# Current directory: C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.runs/synth_1
# Command line: vivado.exe -log pipeIn_PipeOut_framework.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeIn_PipeOut_framework.tcl
# Log file: C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.runs/synth_1/pipeIn_PipeOut_framework.vds
# Journal file: C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pipeIn_PipeOut_framework.tcl -notrace
Command: synth_design -top pipeIn_PipeOut_framework -part xc7a75tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6232 
WARNING: [Synth 8-992] SPI_STATE is already implicitly declared earlier [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:81]
WARNING: [Synth 8-992] clk is already implicitly declared earlier [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:95]
WARNING: [Synth 8-992] trig_ack is already implicitly declared earlier [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:96]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 383.504 ; gain = 109.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pipeIn_PipeOut_framework' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:7]
INFO: [Synth 8-638] synthesizing module 'ila' [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_3_ila' requires 1033 connections, but only 1029 given [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila does not have driver. [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:106]
INFO: [Synth 8-256] done synthesizing module 'ila' (46#1) [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:84]
WARNING: [Synth 8-689] width (25) of port connection 'probe0' does not match port width (32) of module 'ila' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:66]
INFO: [Synth 8-638] synthesizing module 'capacitor' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:86]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:84]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:211]
WARNING: [Synth 8-6014] Unused sequential element config_reg_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:217]
WARNING: [Synth 8-6014] Unused sequential element config_reg_data_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:218]
WARNING: [Synth 8-6014] Unused sequential element CH2_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:333]
WARNING: [Synth 8-6014] Unused sequential element CH2_AVE_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:341]
INFO: [Synth 8-256] done synthesizing module 'capacitor' (47#1) [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:134]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:132]
WARNING: [Synth 8-3848] Net SPI_OUT in module/entity SPI does not have driver. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:39]
INFO: [Synth 8-256] done synthesizing module 'SPI' (48#1) [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'state_out' does not match port width (5) of module 'SPI' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:92]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14908]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (49#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14908]
INFO: [Synth 8-638] synthesizing module 'okHost' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/okLibrary.v:10]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (50#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-638] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14894]
INFO: [Synth 8-256] done synthesizing module 'IBUFG' (51#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14894]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20879]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (52#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20879]
WARNING: [Synth 8-350] instance 'mmcm0' of module 'MMCME2_BASE' requires 18 connections, but only 6 given [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/okLibrary.v:51]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (53#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4942]
INFO: [Synth 8-256] done synthesizing module 'GND' (54#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4942]
INFO: [Synth 8-638] synthesizing module 'LUT5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5' (55#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6' (56#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (56#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (56#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3' (57#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (57#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized0' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized0' (57#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT2' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-256] done synthesizing module 'LUT2' (58#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-638] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4' (59#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (59#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (59#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:45038]
INFO: [Synth 8-256] done synthesizing module 'VCC' (60#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:45038]
INFO: [Synth 8-638] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20458]
INFO: [Synth 8-256] done synthesizing module 'LUT1' (61#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20458]
INFO: [Synth 8-638] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-256] done synthesizing module 'FDSE' (62#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:4100]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (62#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized0' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized0' (62#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized1' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized1' (62#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (62#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (62#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized1' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized1' (62#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (62#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT1__parameterized0' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20458]
INFO: [Synth 8-256] done synthesizing module 'LUT1__parameterized0' (62#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20458]
INFO: [Synth 8-638] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3904]
INFO: [Synth 8-256] done synthesizing module 'FDPE' (63#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3904]
INFO: [Synth 8-638] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FDCE' (64#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:41822]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1' (65#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:41822]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (65#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'FDPE__parameterized0' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3904]
INFO: [Synth 8-256] done synthesizing module 'FDPE__parameterized0' (65#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3904]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized2' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized2' (65#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (65#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (65#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (65#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (65#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (65#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (65#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (65#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (65#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (65#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized12' (65#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3032]
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (68#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3032]
INFO: [Synth 8-638] synthesizing module 'FDCE__parameterized0' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-256] done synthesizing module 'FDCE__parameterized0' (68#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3748]
INFO: [Synth 8-638] synthesizing module 'FDPE__parameterized1' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3904]
INFO: [Synth 8-256] done synthesizing module 'FDPE__parameterized1' (68#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3904]
INFO: [Synth 8-638] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2' (69#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized13' (69#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized0' (69#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (69#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized14' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized14' (69#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized15' (69#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized1' (69#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized2' (69#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized3' (69#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized16' (69#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized4' (69#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized17' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized17' (69#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized5' (69#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized18' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized18' (69#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'RAM128X1S' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:36847]
INFO: [Synth 8-256] done synthesizing module 'RAM128X1S' (70#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:36847]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized6' (70#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized19' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized19' (70#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized7' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized7' (70#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:37094]
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:37094]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized8' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized8' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized9' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized9' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized10' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized10' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized11' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized11' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized20' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized20' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized21' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized21' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized12' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized12' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized13' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized13' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized22' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized22' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized14' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized14' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized15' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized15' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized16' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized16' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized23' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized23' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized17' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized17' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized18' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized18' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized19' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized19' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized20' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized20' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized24' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized24' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized25' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized25' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized21' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized21' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20689]
INFO: [Synth 8-638] synthesizing module 'RAMB18E1__parameterized0' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:41822]
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1__parameterized0' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:41822]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized26' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized26' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized27' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized27' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized28' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized28' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized3' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized3' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized29' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized29' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized30' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized30' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized31' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized31' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized32' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized32' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized33' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized33' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized34' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized34' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized35' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized35' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized36' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized36' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized4' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized5' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized37' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized37' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized6' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized6' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized38' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized38' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized7' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized7' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized39' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized39' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized40' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized40' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized41' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized41' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized42' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized42' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized43' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized43' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized44' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized44' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized45' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized45' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized46' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized46' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized47' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized47' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized48' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized48' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized49' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized49' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized50' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized50' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized51' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized51' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized52' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized52' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized53' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized53' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized54' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized54' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized55' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized55' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized56' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized56' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized57' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized57' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized58' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized58' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized59' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized59' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized60' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized60' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized61' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized61' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized62' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized62' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized63' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized63' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized64' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized64' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized65' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized65' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized66' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized66' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized67' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized67' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized68' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized68' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized69' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized69' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized70' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized70' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized71' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized71' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized72' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized72' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized73' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized73' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized74' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized74' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized8' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized8' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized75' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized75' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized9' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized9' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized10' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized10' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized11' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized11' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized76' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized76' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized77' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized77' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized78' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized78' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized79' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized79' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized80' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized80' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized81' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized81' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized82' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized82' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized83' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized83' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized84' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized84' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized85' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized85' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized86' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized86' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized87' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized87' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized88' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized88' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized89' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized89' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized90' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized90' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized91' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized91' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized92' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized92' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized93' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized93' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized94' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized94' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized95' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized95' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized96' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized96' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized97' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized97' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized98' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized98' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized99' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized99' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized100' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized100' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized101' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized101' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized102' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized102' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized4' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized12' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized12' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized103' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized103' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized104' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized104' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized5' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized6' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized6' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized105' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized105' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized13' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized13' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized7' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized7' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized106' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized106' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized14' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized14' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized107' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized107' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized108' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized108' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized15' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized15' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized8' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized8' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized109' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized109' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized16' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized16' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized9' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized9' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized110' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized110' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized111' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized111' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized3' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized3' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized112' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized112' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized10' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized10' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized17' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized17' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized11' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized11' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized18' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized18' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized113' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized113' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized114' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized114' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized19' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized19' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized4' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized20' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized20' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized115' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized115' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized12' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized12' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized21' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized21' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized22' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized22' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized13' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized13' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized116' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized116' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized117' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized117' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized5' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized118' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized118' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized23' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized23' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized119' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized119' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized120' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized120' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized6' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized6' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized121' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized121' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized24' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized24' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized25' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized25' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized26' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized26' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized122' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized122' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized14' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized14' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized123' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized123' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized124' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized124' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized27' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized27' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized125' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized125' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized28' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized28' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized2' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized2' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized126' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized126' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized15' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized15' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized29' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized29' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized127' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized127' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized7' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized7' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized128' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized128' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized129' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized129' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized130' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized130' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized30' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized30' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized131' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized131' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized132' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized132' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized31' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized31' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized133' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized133' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized3' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized3' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized8' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized8' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized134' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized134' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized32' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized32' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized135' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized135' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized136' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized136' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized137' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized137' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized138' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized138' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized9' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized9' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized16' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized16' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized33' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized33' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized139' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized139' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized140' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized140' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized141' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized141' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized142' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized142' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized17' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized17' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized18' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized18' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized143' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized143' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized19' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized19' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized144' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized144' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized145' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized145' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized146' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized146' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized147' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized147' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized34' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized34' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized35' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized35' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized148' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized148' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized149' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized149' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized150' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized150' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized10' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized10' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized151' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized151' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized152' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized152' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized153' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized153' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized11' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized11' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized36' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized36' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized154' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized154' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized155' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized155' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized20' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized20' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized21' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized21' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized37' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized37' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized156' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized156' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized38' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized38' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized157' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized157' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized158' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized158' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized159' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized159' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized160' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized160' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized161' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized161' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized4' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized4' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized162' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized162' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized163' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized163' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized39' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized39' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized164' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized164' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized40' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized40' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized165' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized165' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized41' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized41' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized166' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized166' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized167' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized167' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized168' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized168' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized169' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized169' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized42' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized42' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized170' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized170' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized22' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized22' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized171' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized171' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized172' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized172' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized173' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized173' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized174' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized174' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized175' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized175' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized23' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized23' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized176' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized176' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized24' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized24' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized12' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized12' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized43' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized43' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized177' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized177' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized44' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized44' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized45' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized45' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized178' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized178' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized179' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized179' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized25' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized25' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized26' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized26' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized13' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized13' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized180' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized180' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized46' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized46' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized181' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized181' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized182' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized182' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized183' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized183' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized27' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized27' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized184' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized184' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized28' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized28' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized185' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized185' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized186' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized186' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized187' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized187' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized188' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized188' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized47' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized47' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized14' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized14' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized189' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized189' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized190' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized190' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized29' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized29' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized15' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized15' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized191' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized191' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized192' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized192' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized5' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized5' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized30' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized30' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized48' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized48' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized49' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized49' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized31' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized31' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized50' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized50' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized32' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized32' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized193' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized193' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized194' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized194' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized195' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized195' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized196' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized196' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized197' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized197' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized33' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized33' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized198' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized198' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized16' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized16' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized199' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized199' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized34' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized34' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized200' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized200' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized201' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized201' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized51' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized51' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized52' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized52' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized202' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized202' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized203' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized203' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized204' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized204' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized205' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized205' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized206' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized206' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized53' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized53' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized54' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized54' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized207' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized207' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized55' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized55' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized56' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized56' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized17' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized17' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized208' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized208' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized209' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized209' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized210' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized210' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized211' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized211' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized212' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized212' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized18' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized18' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized19' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized19' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized35' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized35' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized57' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized57' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized213' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized213' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized214' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized214' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized215' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized215' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized36' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized36' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized37' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized37' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized216' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized216' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized217' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized217' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized218' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized218' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized219' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized219' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized220' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized220' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized221' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized221' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized222' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized222' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized58' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized58' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized223' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized223' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized6' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized6' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20492]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized38' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized38' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized224' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized224' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized225' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized225' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized226' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized226' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized20' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized20' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20530]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized59' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized59' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized60' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized60' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized227' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized227' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized228' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized228' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized229' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized229' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized39' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized39' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized230' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized230' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized61' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized61' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized62' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized62' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized63' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized63' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized231' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized231' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized40' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized40' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized232' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized232' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized233' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized233' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized64' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized64' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized234' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized234' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized41' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized41' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized235' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized235' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized236' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized236' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized237' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized237' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized65' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized65' (71#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:42488]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (72#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:42488]
INFO: [Synth 8-256] done synthesizing module 'okHost' (75#1) [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/okLibrary.v:10]
INFO: [Synth 8-638] synthesizing module 'okWireOR' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/okLibrary.v:117]
INFO: [Synth 8-256] done synthesizing module 'okWireOR' (76#1) [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/okLibrary.v:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:167]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:213]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:212]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized42' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized42' (76#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20572]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized66' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized66' (77#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20618]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized238' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized238' (77#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20668]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.runs/synth_1/.Xil/Vivado-8024-ECEB-4022-02/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (81#1) [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.runs/synth_1/.Xil/Vivado-8024-ECEB-4022-02/realtime/fifo_generator_0_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'din' does not match port width (8) of module 'fifo_generator_0' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:289]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:173]
WARNING: [Synth 8-3848] Net USER_33 in module/entity pipeIn_PipeOut_framework does not have driver. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:22]
WARNING: [Synth 8-3848] Net CVM300_T_EXP1_reg in module/entity pipeIn_PipeOut_framework does not have driver. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:50]
WARNING: [Synth 8-3848] Net CVM300_T_EXP2 in module/entity pipeIn_PipeOut_framework does not have driver. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:25]
WARNING: [Synth 8-3848] Net I2C_SCL_0 in module/entity pipeIn_PipeOut_framework does not have driver. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:31]
WARNING: [Synth 8-3848] Net pipeDataOut in module/entity pipeIn_PipeOut_framework does not have driver. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:124]
INFO: [Synth 8-256] done synthesizing module 'pipeIn_PipeOut_framework' (82#1) [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:7]
WARNING: [Synth 8-3917] design pipeIn_PipeOut_framework has port CVM300_Enable_LVDS driven by constant 0
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[112]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[111]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[110]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[109]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[108]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[107]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[106]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[105]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[104]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[103]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[102]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[101]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[100]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[99]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[98]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[97]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[96]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[95]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[94]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[93]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[92]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[91]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[90]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[89]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[88]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[87]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[86]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[85]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[84]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[83]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[82]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[81]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[80]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[79]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[78]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[77]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[76]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[75]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[74]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[73]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[72]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[71]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[70]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[69]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[68]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[67]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[66]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[65]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[64]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[63]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[62]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[61]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[60]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[59]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[58]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[57]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[56]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[55]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[54]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[53]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[52]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[51]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[50]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[49]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[48]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[47]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[45]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[44]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[43]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[41]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[40]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[31]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[30]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[29]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[28]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[27]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[26]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[25]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[24]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[23]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[22]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[21]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[20]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[19]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[18]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[17]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[16]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[15]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[14]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[13]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[12]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[11]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[10]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[9]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[8]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[7]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[6]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[5]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[4]
WARNING: [Synth 8-3331] design okBTPipeOut has unconnected port okHE[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 694.883 ; gain = 421.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/synth/ila.v:3217]
WARNING: [Synth 8-3295] tying undriven pin ila0:probe0[9] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:62]
WARNING: [Synth 8-3295] tying undriven pin ila0:probe0[8] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:62]
WARNING: [Synth 8-3295] tying undriven pin ila0:probe0[7] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:62]
WARNING: [Synth 8-3295] tying undriven pin ila0:probe0[6] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:62]
WARNING: [Synth 8-3295] tying undriven pin ila0:probe0[5] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:62]
WARNING: [Synth 8-3295] tying undriven pin capmodule1:BUTTON[1] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:83]
WARNING: [Synth 8-3295] tying undriven pin capmodule1:BUTTON[0] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:83]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[31] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[30] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[29] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[28] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[27] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[26] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[25] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[24] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[23] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[22] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[21] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[20] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[19] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[18] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[17] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[16] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[15] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[14] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[13] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[12] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[11] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[10] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[9] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[8] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[7] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[6] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[5] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[4] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[3] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[2] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[1] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
WARNING: [Synth 8-3295] tying undriven pin pipeOutA0:ep_datain[0] to constant 0 [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:269]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 694.883 ; gain = 421.313
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 240 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.runs/synth_1/.Xil/Vivado-8024-ECEB-4022-02/dcp3/fifo_generator_0_in_context.xdc] for cell 'fifo'
Finished Parsing XDC File [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.runs/synth_1/.Xil/Vivado-8024-ECEB-4022-02/dcp3/fifo_generator_0_in_context.xdc] for cell 'fifo'
Parsing XDC File [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc] for cell 'ila0/inst'
Finished Parsing XDC File [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc] for cell 'ila0/inst'
Parsing XDC File [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'okUH[0]' is not supported, ignoring it [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:72]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'okUH[0]' is not supported, ignoring it [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:73]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'CVM300_LVDS_CLK_P'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'CVM300-LVDS_CLK_P'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'CVM300_LVDS_CLK_N'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'CVM300_LVDS_CLK_N'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out1_P'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out1_P'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out1_N'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out1_N'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out2_P'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out2_P'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out2_N'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out2_N'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:168]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out3_P'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:170]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out3_P'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:171]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out3_N'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out3_N'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out4_P'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out4_P'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out4_N'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out4_N'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out_ctrl_P'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out_ctrl_P'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out_ctrl_N'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:186]
WARNING: [Vivado 12-584] No ports matched 'CVM300_Out_ctrl_N'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:187]
WARNING: [Vivado 12-584] No ports matched 'USER_SRCC_P'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:264]
WARNING: [Vivado 12-584] No ports matched 'USER_SRCC_P'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:265]
WARNING: [Vivado 12-584] No ports matched 'USER_SRCC_N'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:267]
WARNING: [Vivado 12-584] No ports matched 'USER_SRCC_N'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:268]
WARNING: [Vivado 12-584] No ports matched 'USER_25[0]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'USER_25[0]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:274]
WARNING: [Vivado 12-584] No ports matched 'USER_25[1]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:276]
WARNING: [Vivado 12-584] No ports matched 'USER_25[1]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:277]
WARNING: [Vivado 12-584] No ports matched 'USER_25[2]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:279]
WARNING: [Vivado 12-584] No ports matched 'USER_25[2]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:280]
WARNING: [Vivado 12-584] No ports matched 'USER_25[3]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:282]
WARNING: [Vivado 12-584] No ports matched 'USER_25[3]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:283]
WARNING: [Vivado 12-584] No ports matched 'USER_25[4]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:285]
WARNING: [Vivado 12-584] No ports matched 'USER_25[4]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:286]
WARNING: [Vivado 12-584] No ports matched 'USER_25[5]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:288]
WARNING: [Vivado 12-584] No ports matched 'USER_25[5]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:289]
WARNING: [Vivado 12-584] No ports matched 'USER_25[6]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:291]
WARNING: [Vivado 12-584] No ports matched 'USER_25[6]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:292]
WARNING: [Vivado 12-584] No ports matched 'USER_25[7]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:294]
WARNING: [Vivado 12-584] No ports matched 'USER_25[7]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:295]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A1'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:300]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A1'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:301]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A2'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:303]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A2'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:304]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A3'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:306]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A3'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:307]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A4'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:309]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A4'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:310]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A7'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:312]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A7'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:313]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A8'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:315]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A8'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:316]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A9'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:318]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A9'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:319]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A10'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:321]
WARNING: [Vivado 12-584] No ports matched 'PMOD_A10'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:322]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B1'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:327]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B1'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:328]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B2'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B2'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:331]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B3'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:333]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B3'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:334]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B4'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:336]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B4'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:337]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B7'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:339]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B7'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:340]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B8'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:342]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B8'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:343]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B9'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:345]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B9'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:346]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B10'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:348]
WARNING: [Vivado 12-584] No ports matched 'PMOD_B10'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:349]
WARNING: [Vivado 12-584] No ports matched 'ADT7420_A0'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:384]
WARNING: [Vivado 12-584] No ports matched 'ADT7420_A0'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:385]
WARNING: [Vivado 12-584] No ports matched 'ADT7420_A1'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:387]
WARNING: [Vivado 12-584] No ports matched 'ADT7420_A1'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:388]
WARNING: [Vivado 12-584] No ports matched 'AD7156_OUT2'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:410]
WARNING: [Vivado 12-584] No ports matched 'AD7156_OUT2'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:411]
WARNING: [Vivado 12-584] No ports matched 'AD7156_OUT1'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:413]
WARNING: [Vivado 12-584] No ports matched 'AD7156_OUT1'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:414]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:418]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:419]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:421]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:422]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:424]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:425]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:427]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc:428]
Finished Parsing XDC File [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/pipeIn_PipeOut_framework_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/xem7310.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipeIn_PipeOut_framework_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipeIn_PipeOut_framework_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipeIn_PipeOut_framework_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipeIn_PipeOut_framework_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 165 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 56 instances
  CFGLUT5 => SRLC32E: 11 instances
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM128X1S => RAM128X1S (RAMS64E, RAMS64E, MUXF7): 8 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 788.250 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'fifo' at clock pin 'rd_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ila0/inst. (constraint file  C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized6'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized7'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized5'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'CH2_Thres_H_reg[7:0]' into 'CH1_Thres_H_reg[7:0]' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:221]
INFO: [Synth 8-4471] merging register 'CH2_Thres_L_reg[7:0]' into 'CH1_Thres_L_reg[7:0]' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:222]
WARNING: [Synth 8-6014] Unused sequential element CH2_Thres_H_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:221]
WARNING: [Synth 8-6014] Unused sequential element CH2_Thres_L_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:222]
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'capacitor'
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:80]
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:89]
INFO: [Synth 8-5546] ROM "clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1_AVE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "SDA_select" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "cap_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CH1_Thres_H" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "SCL" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "data_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:45]
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:137]
INFO: [Synth 8-5546] ROM "SPI_CLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_CLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SPI_CLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "SPI_EN" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "counter_8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "SPI_IN" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pipeIn_PipeOut_framework'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:38]
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:216]
INFO: [Synth 8-5546] ROM "CVM300_SYS_RES_N_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "SPI_CONTROL" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "CVM300_FRAME_REQ_reg" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "SPI_DATA_IN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:89]
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:89]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00000 |                           000000
                 iSTATE0 |                            00001 |                           000001
                 iSTATE1 |                            00010 |                           000010
                 iSTATE2 |                            00011 |                           000011
                 iSTATE3 |                            00100 |                           000100
                 iSTATE5 |                            00101 |                           000110
                 iSTATE6 |                            00110 |                           000111
                 iSTATE7 |                            00111 |                           001000
                 iSTATE8 |                            01000 |                           001001
                 iSTATE9 |                            01001 |                           001010
                iSTATE10 |                            01010 |                           001011
                iSTATE11 |                            01011 |                           001100
                iSTATE12 |                            01100 |                           001101
                iSTATE14 |                            01101 |                           001111
                iSTATE15 |                            01110 |                           010000
                iSTATE16 |                            01111 |                           010001
                iSTATE17 |                            10000 |                           010010
                iSTATE18 |                            10001 |                           010011
                iSTATE19 |                            10010 |                           010100
                iSTATE20 |                            10011 |                           010101
                iSTATE21 |                            10100 |                           010110
                iSTATE23 |                            10101 |                           011000
                iSTATE24 |                            10110 |                           011001
                iSTATE25 |                            10111 |                           011010
                iSTATE26 |                            11000 |                           011011
                iSTATE27 |                            11001 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'capacitor'
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:89]
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:89]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:137]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:137]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                        000000001 |                            00000
                 iSTATE0 |                        000000010 |                            00001
                 iSTATE1 |                        000000100 |                            00010
                 iSTATE2 |                        000001000 |                            00011
                 iSTATE3 |                        000010000 |                            00100
                 iSTATE4 |                        000100000 |                            00101
                 iSTATE5 |                        001000000 |                            00110
                 iSTATE6 |                        010000000 |                            00111
                 iSTATE7 |                        100000000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'SPI'
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:137]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/SPI.v:137]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:216]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:216]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                       0000000001 |                            00000
                 iSTATE0 |                       0000000010 |                            00001
                 iSTATE1 |                       0000000100 |                            00010
                 iSTATE2 |                       0000001000 |                            00011
                 iSTATE3 |                       0000010000 |                            00100
                 iSTATE4 |                       0000100000 |                            00101
                 iSTATE5 |                       0001000000 |                            00110
                 iSTATE6 |                       0010000000 |                            00111
                 iSTATE7 |                       0100000000 |                            01000
                 iSTATE8 |                       1000000000 |                            01001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pipeIn_PipeOut_framework'
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:216]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/lab4_framework.v:216]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:24 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "STRG_QUAL.qual_strg_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STRG_QUAL.qual_strg_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "STRG_QUAL.qual_strg_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[4].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[5].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[5].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[5].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[6].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[7].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element capmodule1/data_in_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:312]
WARNING: [Synth 8-6014] Unused sequential element capmodule1/CH1_AVE_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:35]
WARNING: [Synth 8-6014] Unused sequential element capmodule1/CH1_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:35]
WARNING: [Synth 8-6014] Unused sequential element capmodule1/STATUS_reg was removed.  [C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/new/capacitor.v:36]
INFO: [Synth 8-5546] ROM "capmodule1/clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "capmodule1/CH1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "capmodule1/CH1_AVE" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design pipeIn_PipeOut_framework has port CVM300_Enable_LVDS driven by constant 0
WARNING: [Synth 8-3917] design pipeIn_PipeOut_framework has port xled[4] driven by constant 0
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_3_ila.
INFO: [Synth 8-3886] merging instance 'capmodule1/CH1_Thres_L_reg[0]' (FDE) to 'capmodule1/CH1_Thres_H_reg[5]'
INFO: [Synth 8-3886] merging instance 'capmodule1/CH1_Thres_H_reg[0]' (FDE) to 'capmodule1/CH1_Thres_H_reg[1]'
INFO: [Synth 8-3886] merging instance 'capmodule1/CH1_Thres_L_reg[1]' (FDE) to 'capmodule1/CH1_Thres_H_reg[5]'
INFO: [Synth 8-3886] merging instance 'capmodule1/CH1_Thres_H_reg[1]' (FDE) to 'capmodule1/CH1_Thres_H_reg[2]'
INFO: [Synth 8-3886] merging instance 'capmodule1/CH1_Thres_L_reg[2]' (FDE) to 'capmodule1/CH1_Thres_H_reg[5]'
INFO: [Synth 8-3886] merging instance 'capmodule1/CH1_Thres_H_reg[2]' (FDE) to 'capmodule1/CH1_Thres_H_reg[3]'
INFO: [Synth 8-3886] merging instance 'capmodule1/CH1_Thres_L_reg[3]' (FDE) to 'capmodule1/CH1_Thres_H_reg[5]'
INFO: [Synth 8-3886] merging instance 'capmodule1/CH1_Thres_H_reg[3]' (FDE) to 'capmodule1/CH1_Thres_H_reg[4]'
INFO: [Synth 8-3886] merging instance 'capmodule1/CH1_Thres_L_reg[4]' (FDE) to 'capmodule1/CH1_Thres_H_reg[4]'
INFO: [Synth 8-3886] merging instance 'capmodule1/CH1_Thres_H_reg[4]' (FDE) to 'capmodule1/CH1_Thres_H_reg[7]'
INFO: [Synth 8-3886] merging instance 'capmodule1/CH1_Thres_L_reg[5]' (FDE) to 'capmodule1/CH1_Thres_H_reg[7]'
INFO: [Synth 8-3886] merging instance 'capmodule1/CH1_Thres_H_reg[5]' (FDE) to 'capmodule1/CH1_Thres_H_reg[6]'
INFO: [Synth 8-3886] merging instance 'capmodule1/CH1_Thres_L_reg[6]' (FDE) to 'capmodule1/CH1_Thres_H_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\capmodule1/CH1_Thres_H_reg[6] )
INFO: [Synth 8-3886] merging instance 'capmodule1/CH1_Thres_L_reg[7]' (FDE) to 'capmodule1/CH1_Thres_H_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\capmodule1/CH1_Thres_H_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\capmodule1/data_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\capmodule1/data_read_reg[1] )
INFO: [Synth 8-3886] merging instance 'capmodule1/write_reg_reg[7]' (FDE) to 'capmodule1/write_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'capmodule1/write_reg_reg[6]' (FDE) to 'capmodule1/write_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'capmodule1/write_reg_reg[5]' (FDE) to 'capmodule1/write_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\capmodule1/write_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\capmodule1/write_reg_reg[3] )
INFO: [Synth 8-3886] merging instance 'SPI_DATA_IN_reg[1]' (FDE) to 'SPI_ADDR_IN_reg[3]'
INFO: [Synth 8-3886] merging instance 'SPI_DATA_IN_reg[2]' (FDE) to 'SPI_ADDR_IN_reg[1]'
INFO: [Synth 8-3886] merging instance 'SPI_DATA_IN_reg[3]' (FDE) to 'SPI_ADDR_IN_reg[2]'
INFO: [Synth 8-3886] merging instance 'SPI_DATA_IN_reg[4]' (FDE) to 'SPI_ADDR_IN_reg[1]'
INFO: [Synth 8-3886] merging instance 'SPI_DATA_IN_reg[5]' (FDE) to 'SPI_ADDR_IN_reg[1]'
INFO: [Synth 8-3886] merging instance 'SPI_DATA_IN_reg[6]' (FDE) to 'SPI_ADDR_IN_reg[1]'
INFO: [Synth 8-3886] merging instance 'SPI_DATA_IN_reg[7]' (FDE) to 'SPI_ADDR_IN_reg[1]'
INFO: [Synth 8-3886] merging instance 'SPI_ADDR_IN_reg[1]' (FDE) to 'SPI_ADDR_IN_reg[7]'
INFO: [Synth 8-3886] merging instance 'SPI_ADDR_IN_reg[2]' (FDE) to 'SPI_ADDR_IN_reg[6]'
INFO: [Synth 8-3886] merging instance 'SPI_ADDR_IN_reg[3]' (FDE) to 'SPI_ADDR_IN_reg[4]'
INFO: [Synth 8-3886] merging instance 'SPI_ADDR_IN_reg[4]' (FDE) to 'SPI_ADDR_IN_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SPI_ADDR_IN_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hostIF/regctrlout2 )
INFO: [Synth 8-3886] merging instance 'capmodule1/data_read_reg[1]' (FDE) to 'capmodule1/data_read_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\capmodule1/data_read_reg[2] )
INFO: [Synth 8-3886] merging instance 'capmodule1/data_read_reg[2]' (FDE) to 'capmodule1/data_read_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\capmodule1/data_read_reg[3] )
INFO: [Synth 8-3886] merging instance 'capmodule1/data_read_reg[3]' (FDE) to 'capmodule1/data_read_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\capmodule1/data_read_reg[4] )
INFO: [Synth 8-3886] merging instance 'capmodule1/data_read_reg[4]' (FDE) to 'capmodule1/data_read_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\capmodule1/data_read_reg[5] )
INFO: [Synth 8-3886] merging instance 'capmodule1/data_read_reg[5]' (FDE) to 'capmodule1/data_read_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\capmodule1/data_read_reg[6] )
INFO: [Synth 8-3886] merging instance 'capmodule1/data_read_reg[6]' (FDE) to 'capmodule1/data_read_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\capmodule1/data_read_reg[7] )
INFO: [Synth 8-3886] merging instance 'capmodule1/data_read_reg[7]' (FDE) to 'capmodule1/data_read_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\capmodule1/data_read_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\capmodule1/data_read_reg[9] )
WARNING: [Synth 8-3332] Sequential element (l008c72ad3b3ec61be52cde84a395c4fa_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (la85eaf42c58af45585f858cdefb86492_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[0]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lbb5e4c7a1ee012efa72f8a060e42e0e9_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[0]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[10]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[11]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[12]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[13]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[14]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[15]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[16]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[17]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[18]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[19]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[1]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[20]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[21]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[22]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[23]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[24]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[25]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[26]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[27]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[28]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[29]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[2]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[30]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[31]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[3]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[4]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[5]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[6]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[7]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[8]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (ld53bc82cafe43594f651cb14d090c4f9_reg[9]) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (lf38b0951701b1c1d5bc7a746e996b3c6_reg) is unused and will be removed from module okCore.
WARNING: [Synth 8-3332] Sequential element (hostIF/regctrlout2) is unused and will be removed from module pipeIn_PipeOut_framework.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[0]) is unused and will be removed from module okPipeIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[10]) is unused and will be removed from module okPipeIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[11]) is unused and will be removed from module okPipeIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[12]) is unused and will be removed from module okPipeIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[13]) is unused and will be removed from module okPipeIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[14]) is unused and will be removed from module okPipeIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[15]) is unused and will be removed from module okPipeIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[16]) is unused and will be removed from module okPipeIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[17]) is unused and will be removed from module okPipeIn.
WARNING: [Synth 8-3332] Sequential element (ep_dataout_reg[18]) is unused and will be removed from module okPipeIn.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'ila0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'ila0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'ila0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[6].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[3].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/N_DDR_MODE_MU1.MU_STATUS[4].mu_tpid_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila0/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila0/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SPI_ADDR_IN_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SPI_CONTROL_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 41 of c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc. [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc:41]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 62 of c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc. [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc:62]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 68 of c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc. [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc:68]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 69 of c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc. [c:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.srcs/sources_1/ip/ila/ila_v6_2/constraints/ila.xdc:69]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:44 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:44 ; elapsed = 00:01:45 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |fifo_generator_0 |     1|
|2     |BUFG             |     4|
|3     |CARRY4           |    76|
|4     |CFGLUT5          |    67|
|5     |DNA_PORT         |     1|
|6     |LUT1             |   215|
|7     |LUT2             |   173|
|8     |LUT3             |   166|
|9     |LUT4             |   413|
|10    |LUT5             |   282|
|11    |LUT6             |   825|
|12    |LUT6_2           |    50|
|13    |MMCME2_BASE      |     1|
|14    |MUXF7            |    25|
|15    |RAM128X1S        |     8|
|16    |RAM32M           |     4|
|17    |RAMB18E1         |     1|
|18    |RAMB18E1_1       |     1|
|19    |RAMB36E1         |     1|
|20    |RAMB36E1_1       |     1|
|21    |SRL16E           |    38|
|22    |SRLC16E          |     2|
|23    |SRLC32E          |    17|
|24    |FDCE             |   159|
|25    |FDPE             |    47|
|26    |FDRE             |  2088|
|27    |FDSE             |    31|
|28    |LD               |    24|
|29    |IBUF             |    22|
|30    |IBUFG            |     1|
|31    |IBUFGDS          |     1|
|32    |IOBUF            |    33|
|33    |OBUF             |    16|
|34    |OBUFT            |    15|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 788.250 ; gain = 514.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2190 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:01:36 . Memory (MB): peak = 788.250 ; gain = 421.313
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:01:47 . Memory (MB): peak = 788.250 ; gain = 514.680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 189 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 56 instances
  CFGLUT5 => SRLC32E: 11 instances
  IBUFG => IBUF: 1 instances
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LD => LDCE: 24 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

1263 Infos, 404 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 788.250 ; gain = 516.336
INFO: [Common 17-1381] The checkpoint 'C:/Users/jlee167/OKPipes/lab7pipeInPipeOut/lab4_pt01.runs/synth_1/pipeIn_PipeOut_framework.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 788.250 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 14 04:10:46 2017...
