$date
	Thu Mar 20 01:55:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! z $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$var integer 32 ' i [31:0] $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
0%
0$
0#
0"
0!
$end
#10
1&
b1 '
#20
1!
1%
0&
b10 '
#30
0!
1&
b11 '
#40
1!
1$
0%
0&
b100 '
#50
0!
1&
b101 '
#60
1%
0&
b110 '
#70
1&
b111 '
#80
1#
0$
0%
0&
b1000 '
#90
1&
b1001 '
#100
1!
1%
0&
b1010 '
#110
0!
1&
b1011 '
#120
1!
1$
0%
0&
b1100 '
#130
0!
1&
b1101 '
#140
1%
0&
b1110 '
#150
1&
b1111 '
#160
1"
0#
0$
0%
0&
b10000 '
#170
1&
b10001 '
#180
1!
1%
0&
b10010 '
#190
0!
1&
b10011 '
#200
1!
1$
0%
0&
b10100 '
#210
0!
1&
b10101 '
#220
1%
0&
b10110 '
#230
1&
b10111 '
#240
1!
1#
0$
0%
0&
b11000 '
#250
1&
b11001 '
#260
1%
0&
b11010 '
#270
1&
b11011 '
#280
1$
0%
0&
b11100 '
#290
1&
b11101 '
#300
1%
0&
b11110 '
#310
1&
b11111 '
#320
b100000 '
