# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab2.ip_user_files/bd/lab2_tb/ip/lab2_tb_lmb_bram_0/sim/lab2_tb_lmb_bram_0.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../lab2.ip_user_files/bd/lab2_tb/ip/lab2_tb_clk_wiz_1_0/lab2_tb_clk_wiz_1_0_clk_wiz.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../lab2.ip_user_files/bd/lab2_tb/ip/lab2_tb_clk_wiz_1_0/lab2_tb_clk_wiz_1_0.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../lab2.ip_user_files/bd/lab2_tb/ipshared/e16a/hdl/compute_sad_v1_0_S00_AXI.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../lab2.ip_user_files/bd/lab2_tb/ipshared/e16a/hdl/compute_sad_v1_0.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../lab2.ip_user_files/bd/lab2_tb/ip/lab2_tb_compute_sad_0_0/sim/lab2_tb_compute_sad_0_0.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../lab2.ip_user_files/bd/lab2_tb/hdl/lab2_tb.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../lab2.srcs/sources_1/bd/lab2_tb/hdl/lab2_tb_wrapper.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"
verilog xil_defaultlib  "../../../lab2.srcs/sim_1/new/lab2_testbench.v" --include "../../../lab2.srcs/sources_1/bd/lab2_tb/ipshared/100a" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7dd0/hdl" --include "../../../lab2.srcs/sources_1/bd/lab2/ipshared/7e3a/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
