verilog work "ipcore_dir/ram.v"
verilog work "CoreI.v"
verilog work "CoreAndRam.v"
verilog work "CoreAndRam_Test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
