
AVRASM ver. 2.1.30  C:\cvavr\BIN\Lab05\Debug\List\Lab05.asm Mon Nov 02 20:56:39 2020

C:\cvavr\BIN\Lab05\Debug\List\Lab05.asm(1088): warning: Register r5 already defined by the .DEF directive
C:\cvavr\BIN\Lab05\Debug\List\Lab05.asm(1089): warning: Register r4 already defined by the .DEF directive
C:\cvavr\BIN\Lab05\Debug\List\Lab05.asm(1090): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0056 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 00c7 	JMP  _timer2_ovf_isr
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0083 	JMP  _timer0_ovf_isr
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x3:
C:\cvavr\BIN\Lab05\Debug\List\Lab05.asm(1128): warning: .cseg .db misalignment - padding zero byte
000033 0001      	.DB  0x1
                 _0x20000:
000034 7073
000035 6565
000036 3a64
000037 3233      	.DB  0x73,0x70,0x65,0x65,0x64,0x3A,0x33,0x32
000038 7320
000039 6574
00003a 7370
00003b 2020      	.DB  0x20,0x73,0x74,0x65,0x70,0x73,0x20,0x20
00003c 6570
00003d 2072
00003e 6573
00003f 6f63      	.DB  0x70,0x65,0x72,0x20,0x73,0x65,0x63,0x6F
000040 646e
C:\cvavr\BIN\Lab05\Debug\List\Lab05.asm(1133): warning: .cseg .db misalignment - padding zero byte
000041 0000      	.DB  0x6E,0x64,0x0
                 _0x2000003:
000042 c080      	.DB  0x80,0xC0
                 _0x20A0060:
C:\cvavr\BIN\Lab05\Debug\List\Lab05.asm(1137): warning: .cseg .db misalignment - padding zero byte
000043 0001      	.DB  0x1
                 _0x20A0000:
000044 4e2d
000045 4e41
000046 4900
000047 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
C:\cvavr\BIN\Lab05\Debug\List\Lab05.asm(1140): warning: .cseg .db misalignment - padding zero byte
000048 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
000049 0001      	.DW  0x01
00004a 0189      	.DW  _LeftRight
00004b 0066      	.DW  _0x3*2
                 
00004c 001b      	.DW  0x1B
00004d 0160      	.DW  _0x20003
00004e 0068      	.DW  _0x20000*2
                 
00004f 0002      	.DW  0x02
000050 018b      	.DW  __base_y_G100
000051 0084      	.DW  _0x2000003*2
                 
000052 0001      	.DW  0x01
000053 018f      	.DW  __seed_G105
000054 0086      	.DW  _0x20A0060*2
                 
                 _0xFFFFFFFF:
000055 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000056 94f8      	CLI
000057 27ee      	CLR  R30
000058 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000059 e0f1      	LDI  R31,1
00005a bffb      	OUT  GICR,R31
00005b bfeb      	OUT  GICR,R30
00005c bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00005d e08d      	LDI  R24,(14-2)+1
00005e e0a2      	LDI  R26,2
00005f 27bb      	CLR  R27
                 __CLEAR_REG:
000060 93ed      	ST   X+,R30
000061 958a      	DEC  R24
000062 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000063 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000064 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000065 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000066 93ed      	ST   X+,R30
000067 9701      	SBIW R24,1
000068 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000069 e9e2      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00006a e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00006b 9185      	LPM  R24,Z+
00006c 9195      	LPM  R25,Z+
00006d 9700      	SBIW R24,0
00006e f061      	BREQ __GLOBAL_INI_END
00006f 91a5      	LPM  R26,Z+
000070 91b5      	LPM  R27,Z+
000071 9005      	LPM  R0,Z+
000072 9015      	LPM  R1,Z+
000073 01bf      	MOVW R22,R30
000074 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000075 9005      	LPM  R0,Z+
000076 920d      	ST   X+,R0
000077 9701      	SBIW R24,1
000078 f7e1      	BRNE __GLOBAL_INI_LOOP
000079 01fb      	MOVW R30,R22
00007a cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00007b e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00007c bfed      	OUT  SPL,R30
00007d e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00007e bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00007f e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000080 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000081 940c 00db 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 11/1/2020
                 ;Author  : Arman Riasi
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <define.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;int inputNumber = 0;
                 ;float dutyCycle = 0;
                 ;float ocrNumber = 0;
                 ;int CNT = 0;
                 ;int TempCNT = 0;
                 ;int LeftRight = 1; //Left = 0 & Right = 1
                 
                 	.DSEG
                 ;
                 ;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0024 {
                 
                 	.CSEG
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
000083 940e 0292 	CALL SUBOPT_0x0
                 ; 0000 0025 // Place your code here
                 ; 0000 0026      inputNumber = PINA;
000085 b3e9      	IN   R30,0x19
000086 e0f0      	LDI  R31,0
000087 93e0 017b 	STS  _inputNumber,R30
000089 93f0 017c 	STS  _inputNumber+1,R31
                 ; 0000 0027 
                 ; 0000 0028     dutyCycle = ((inputNumber * 90) / 255) + 5;
00008b e5aa      	LDI  R26,LOW(90)
00008c e0b0      	LDI  R27,HIGH(90)
00008d 940e 041a 	CALL __MULW12
00008f 01df      	MOVW R26,R30
000090 efef      	LDI  R30,LOW(255)
000091 e0f0      	LDI  R31,HIGH(255)
000092 940e 0432 	CALL __DIVW21
000094 9635      	ADIW R30,5
000095 e7ad      	LDI  R26,LOW(_dutyCycle)
000096 e0b1      	LDI  R27,HIGH(_dutyCycle)
000097 940e 040d 	CALL __CWD1
000099 940e 0329 	CALL __CDF1
00009b 940e 0445 	CALL __PUTDP1
                 ; 0000 0029     ocrNumber = (2.55 * dutyCycle) + 0.5;
00009d 91e0 017d 	LDS  R30,_dutyCycle
00009f 91f0 017e 	LDS  R31,_dutyCycle+1
0000a1 9160 017f 	LDS  R22,_dutyCycle+2
0000a3 9170 0180 	LDS  R23,_dutyCycle+3
                +
0000a5 e3a3     +LDI R26 , LOW ( 0x40233333 )
0000a6 e3b3     +LDI R27 , HIGH ( 0x40233333 )
0000a7 e283     +LDI R24 , BYTE3 ( 0x40233333 )
0000a8 e490     +LDI R25 , BYTE4 ( 0x40233333 )
                 	__GETD2N 0x40233333
0000a9 940e 03b3 	CALL __MULF12
                +
0000ab e0a0     +LDI R26 , LOW ( 0x3F000000 )
0000ac e0b0     +LDI R27 , HIGH ( 0x3F000000 )
0000ad e080     +LDI R24 , BYTE3 ( 0x3F000000 )
0000ae e39f     +LDI R25 , BYTE4 ( 0x3F000000 )
                 	__GETD2N 0x3F000000
0000af 940e 0363 	CALL __ADDF12
0000b1 93e0 0181 	STS  _ocrNumber,R30
0000b3 93f0 0182 	STS  _ocrNumber+1,R31
0000b5 9360 0183 	STS  _ocrNumber+2,R22
0000b7 9370 0184 	STS  _ocrNumber+3,R23
                 ; 0000 002A 
                 ; 0000 002B     OCR0 = floor(ocrNumber);
0000b9 91a0 0181 	LDS  R26,_ocrNumber
0000bb 91b0 0182 	LDS  R27,_ocrNumber+1
0000bd 9180 0183 	LDS  R24,_ocrNumber+2
0000bf 9190 0184 	LDS  R25,_ocrNumber+3
0000c1 940e 027b 	CALL _floor
0000c3 940e 02f0 	CALL __CFD1U
0000c5 bfec      	OUT  0x3C,R30
                 ; 0000 002C 
                 ; 0000 002D }
0000c6 c006      	RJMP _0x5
                 ; .FEND
                 ;
                 ;
                 ;// Timer2 overflow interrupt service routine
                 ;interrupt [TIM2_OVF] void timer2_ovf_isr(void)
                 ; 0000 0032 {
                 _timer2_ovf_isr:
                 ; .FSTART _timer2_ovf_isr
0000c7 940e 0292 	CALL SUBOPT_0x0
                 ; 0000 0033 
                 ; 0000 0034     TCNT2=0x0B; //31.36 ms
0000c9 e0eb      	LDI  R30,LOW(11)
0000ca bde4      	OUT  0x24,R30
                 ; 0000 0035 
                 ; 0000 0036     runStepperMotor();
0000cb d059      	RCALL _runStepperMotor
                 ; 0000 0037     calculateSpeed();
0000cc d04f      	RCALL _calculateSpeed
                 ; 0000 0038 
                 ; 0000 0039 }
                 _0x5:
0000cd 91e9      	LD   R30,Y+
0000ce bfef      	OUT  SREG,R30
0000cf 91f9      	LD   R31,Y+
0000d0 91e9      	LD   R30,Y+
0000d1 91b9      	LD   R27,Y+
0000d2 91a9      	LD   R26,Y+
0000d3 9199      	LD   R25,Y+
0000d4 9189      	LD   R24,Y+
0000d5 9179      	LD   R23,Y+
0000d6 9169      	LD   R22,Y+
0000d7 90f9      	LD   R15,Y+
0000d8 9019      	LD   R1,Y+
0000d9 9009      	LD   R0,Y+
0000da 9518      	RETI
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 003C {
                 _main:
                 ; .FSTART _main
                 ; 0000 003D     ioInit();
0000db d006      	RCALL _ioInit
                 ; 0000 003E     #asm("sei")
0000dc 9478      	sei
                 ; 0000 003F     lcd_init(16);
0000dd e1a0      	LDI  R26,LOW(16)
0000de 940e 021c 	CALL _lcd_init
                 ; 0000 0040 
                 ; 0000 0041     //question_01();
                 ; 0000 0042     //question_03();
                 ; 0000 0043     //question_04();
                 ; 0000 0044     question_05();
0000e0 d035      	RCALL _question_05
                 ; 0000 0045 }
                 _0x4:
0000e1 cfff      	RJMP _0x4
                 ; .FEND
                 ;#include <define.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;
                 ;void ioInit(){
                 ; 0001 0003 void ioInit(){
                 
                 	.CSEG
                 _ioInit:
                 ; .FSTART _ioInit
                 ; 0001 0004 
                 ; 0001 0005     // Input/Output Ports initialization
                 ; 0001 0006     // Port A initialization
                 ; 0001 0007     // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0001 0008     DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000e2 e0e0      	LDI  R30,LOW(0)
0000e3 bbea      	OUT  0x1A,R30
                 ; 0001 0009     // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0001 000A     PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000e4 bbeb      	OUT  0x1B,R30
                 ; 0001 000B 
                 ; 0001 000C     // Port B initialization
                 ; 0001 000D     // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0001 000E     DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000e5 efe8      	LDI  R30,LOW(248)
0000e6 bbe7      	OUT  0x17,R30
                 ; 0001 000F     // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=0 Bit2=T Bit1=T Bit0=T
                 ; 0001 0010     PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000e7 e0e0      	LDI  R30,LOW(0)
0000e8 bbe8      	OUT  0x18,R30
                 ; 0001 0011 
                 ; 0001 0012     // Port C initialization
                 ; 0001 0013     // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0001 0014     DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
0000e9 efef      	LDI  R30,LOW(255)
0000ea bbe4      	OUT  0x14,R30
                 ; 0001 0015     // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0001 0016     PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000eb e0e0      	LDI  R30,LOW(0)
0000ec bbe5      	OUT  0x15,R30
                 ; 0001 0017 
                 ; 0001 0018     // Port D initialization
                 ; 0001 0019     // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0001 001A     DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000ed bbe1      	OUT  0x11,R30
                 ; 0001 001B     // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0001 001C     PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000ee bbe2      	OUT  0x12,R30
                 ; 0001 001D 
                 ; 0001 001E }
0000ef 9508      	RET
                 ; .FEND
                 ;
                 ;void timerInit(){
                 ; 0001 0020 void timerInit(){
                 _timerInit:
                 ; .FSTART _timerInit
                 ; 0001 0021     // Timer/Counter 0 initialization
                 ; 0001 0022     // Clock source: System Clock
                 ; 0001 0023     // Clock value: 7.813 kHz
                 ; 0001 0024     // Mode: Phase correct PWM top=0xFF
                 ; 0001 0025     // OC0 output: Non-Inverted PWM
                 ; 0001 0026     // Timer Period: 65.28 ms
                 ; 0001 0027     // Output Pulse(s):
                 ; 0001 0028     // OC0 Period: 65.28 ms Width: 6.656 ms
                 ; 0001 0029     TCCR0=(1<<WGM00) | (1<<COM01) | (0<<COM00) | (0<<WGM01) | (1<<CS02) | (0<<CS01) | (1<<CS00);
0000f0 e6e5      	LDI  R30,LOW(101)
0000f1 bfe3      	OUT  0x33,R30
                 ; 0001 002A     TCNT0=0x00;
0000f2 e0e0      	LDI  R30,LOW(0)
0000f3 bfe2      	OUT  0x32,R30
                 ; 0001 002B 
                 ; 0001 002C 
                 ; 0001 002D     //OCR0=0x1A; //duty cycle = 10%
                 ; 0001 002E     //OCR0=0x4D; //duty cycle = 30%
                 ; 0001 002F     OCR0=0x80; //duty cycle = 50%
0000f4 e8e0      	LDI  R30,LOW(128)
0000f5 bfec      	OUT  0x3C,R30
                 ; 0001 0030     //OCR0=0xB2; //duty cycle = 70%
                 ; 0001 0031     //OCR0=0xE5; //duty cycle = 90%
                 ; 0001 0032 
                 ; 0001 0033     // Timer/Counter 1 initialization
                 ; 0001 0034     // Clock source: System Clock
                 ; 0001 0035     // Clock value: Timer1 Stopped
                 ; 0001 0036     // Mode: Normal top=0xFFFF
                 ; 0001 0037     // OC1A output: Disconnected
                 ; 0001 0038     // OC1B output: Disconnected
                 ; 0001 0039     // Noise Canceler: Off
                 ; 0001 003A     // Input Capture on Falling Edge
                 ; 0001 003B     // Timer1 Overflow Interrupt: Off
                 ; 0001 003C     // Input Capture Interrupt: Off
                 ; 0001 003D     // Compare A Match Interrupt: Off
                 ; 0001 003E     // Compare B Match Interrupt: Off
                 ; 0001 003F     TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000f6 e0e0      	LDI  R30,LOW(0)
0000f7 bdef      	OUT  0x2F,R30
                 ; 0001 0040     TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000f8 bdee      	OUT  0x2E,R30
                 ; 0001 0041     TCNT1H=0x00;
0000f9 bded      	OUT  0x2D,R30
                 ; 0001 0042     TCNT1L=0x00;
0000fa bdec      	OUT  0x2C,R30
                 ; 0001 0043     ICR1H=0x00;
0000fb bde7      	OUT  0x27,R30
                 ; 0001 0044     ICR1L=0x00;
0000fc bde6      	OUT  0x26,R30
                 ; 0001 0045     OCR1AH=0x00;
0000fd bdeb      	OUT  0x2B,R30
                 ; 0001 0046     OCR1AL=0x00;
0000fe bdea      	OUT  0x2A,R30
                 ; 0001 0047     OCR1BH=0x00;
0000ff bde9      	OUT  0x29,R30
                 ; 0001 0048     OCR1BL=0x00;
000100 bde8      	OUT  0x28,R30
                 ; 0001 0049 
                 ; 0001 004A     // Timer/Counter 2 initialization
                 ; 0001 004B     // Clock source: System Clock
                 ; 0001 004C     // Clock value: 7.813 kHz
                 ; 0001 004D     // Mode: Normal top=0xFF
                 ; 0001 004E     // OC2 output: Disconnected
                 ; 0001 004F     ASSR=0<<AS2;
000101 bde2      	OUT  0x22,R30
                 ; 0001 0050     TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (1<<CS22) | (1<<CS21) | (1<<CS20);
000102 e0e7      	LDI  R30,LOW(7)
000103 bde5      	OUT  0x25,R30
                 ; 0001 0051     TCNT2=0x0B; //31.36 ms
000104 e0eb      	LDI  R30,LOW(11)
000105 bde4      	OUT  0x24,R30
                 ; 0001 0052     OCR2=0x00;
000106 e0e0      	LDI  R30,LOW(0)
000107 bde3      	OUT  0x23,R30
                 ; 0001 0053 
                 ; 0001 0054 
                 ; 0001 0055     // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0001 0056     TIMSK=(0<<OCIE2) | (1<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (1<<TOIE0);
000108 e4e1      	LDI  R30,LOW(65)
000109 bfe9      	OUT  0x39,R30
                 ; 0001 0057 
                 ; 0001 0058     // External Interrupt(s) initialization
                 ; 0001 0059     // INT0: Off
                 ; 0001 005A     // INT1: Off
                 ; 0001 005B     // INT2: Off
                 ; 0001 005C     MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00010a e0e0      	LDI  R30,LOW(0)
00010b bfe5      	OUT  0x35,R30
                 ; 0001 005D     MCUCSR=(0<<ISC2);
00010c bfe4      	OUT  0x34,R30
                 ; 0001 005E 
                 ; 0001 005F     // USART initialization
                 ; 0001 0060     // USART disabled
                 ; 0001 0061     UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
00010d b9ea      	OUT  0xA,R30
                 ; 0001 0062 
                 ; 0001 0063     // Analog Comparator initialization
                 ; 0001 0064     // Analog Comparator: Off
                 ; 0001 0065     // The Analog Comparator's positive input is
                 ; 0001 0066     // connected to the AIN0 pin
                 ; 0001 0067     // The Analog Comparator's negative input is
                 ; 0001 0068     // connected to the AIN1 pin
                 ; 0001 0069     ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00010e e8e0      	LDI  R30,LOW(128)
00010f b9e8      	OUT  0x8,R30
                 ; 0001 006A     SFIOR=(0<<ACME);
000110 e0e0      	LDI  R30,LOW(0)
000111 bfe0      	OUT  0x30,R30
                 ; 0001 006B 
                 ; 0001 006C     // ADC initialization
                 ; 0001 006D     // ADC disabled
                 ; 0001 006E     ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000112 b9e6      	OUT  0x6,R30
                 ; 0001 006F 
                 ; 0001 0070     // SPI initialization
                 ; 0001 0071     // SPI disabled
                 ; 0001 0072     SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000113 b9ed      	OUT  0xD,R30
                 ; 0001 0073 
                 ; 0001 0074     // TWI initialization
                 ; 0001 0075     // TWI disabled
                 ; 0001 0076     TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000114 bfe6      	OUT  0x36,R30
                 ; 0001 0077 
                 ; 0001 0078 }
000115 9508      	RET
                 ; .FEND
                 ;
                 ;void question_01(){
                 ; 0001 007A void question_01(){
                 ; 0001 007B     TCCR0=(1<<WGM00) | (1<<COM01) | (0<<COM00) | (0<<WGM01) | (1<<CS02) | (0<<CS01) | (1<<CS00);
                 ; 0001 007C     TCNT0=0x00;
                 ; 0001 007D     OCR0=0xB2; //duty cycle = 70%
                 ; 0001 007E     // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0001 007F     TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (1<<TOIE0);
                 ; 0001 0080 
                 ; 0001 0081 
                 ; 0001 0082 }
                 ;
                 ;void question_03(){
                 ; 0001 0084 void question_03(){
                 ; 0001 0085 
                 ; 0001 0086     DDRA = 0x00;
                 ; 0001 0087 
                 ; 0001 0088     TCCR0=(1<<WGM00) | (1<<COM01) | (0<<COM00) | (0<<WGM01) | (1<<CS02) | (0<<CS01) | (1<<CS00);
                 ; 0001 0089     TCNT0=0x00;
                 ; 0001 008A     OCR0=0x80; //duty cycle = 50%
                 ; 0001 008B     // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0001 008C     TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (1<<TOIE0);
                 ; 0001 008D 
                 ; 0001 008E 
                 ; 0001 008F }
                 ;
                 ;
                 ;void question_04(){
                 ; 0001 0092 void question_04(){
                 ; 0001 0093 
                 ; 0001 0094 
                 ; 0001 0095     DDRD = 0x03;
                 ; 0001 0096     ASSR=0<<AS2;
                 ; 0001 0097     TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (1<<CS22) | (1<<CS21) | (1<<CS20);
                 ; 0001 0098     TCNT2=0x0B; //31.36 ms
                 ; 0001 0099     OCR2=0x00;
                 ; 0001 009A 
                 ; 0001 009B 
                 ; 0001 009C     // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0001 009D     TIMSK=(0<<OCIE2) | (1<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
                 ; 0001 009E 
                 ; 0001 009F 
                 ; 0001 00A0 }
                 ;
                 ;void question_05(){
                 ; 0001 00A2 void question_05(){
                 _question_05:
                 ; .FSTART _question_05
                 ; 0001 00A3     DDRA = 0x00;
000116 e0e0      	LDI  R30,LOW(0)
000117 bbea      	OUT  0x1A,R30
                 ; 0001 00A4     DDRD = 0x03;
000118 e0e3      	LDI  R30,LOW(3)
000119 bbe1      	OUT  0x11,R30
                 ; 0001 00A5     timerInit();
00011a dfd5      	RCALL _timerInit
                 ; 0001 00A6 }
00011b 9508      	RET
                 ; .FEND
                 ;
                 ;void calculateSpeed(){
                 ; 0001 00A8 void calculateSpeed(){
                 _calculateSpeed:
                 ; .FSTART _calculateSpeed
                 ; 0001 00A9     //each step -> 31.36 ms -> 0.031 s
                 ; 0001 00AA     //each second -> 32 steps per second
                 ; 0001 00AB     lcd_clear();
00011c d0cd      	RCALL _lcd_clear
                 ; 0001 00AC     lcd_gotoxy(0,0);
00011d e0e0      	LDI  R30,LOW(0)
00011e 93ea      	ST   -Y,R30
00011f e0a0      	LDI  R26,LOW(0)
000120 d0bc      	RCALL _lcd_gotoxy
                 ; 0001 00AD     lcd_puts("speed:32 steps  per second");
                +
000121 e6a0     +LDI R26 , LOW ( _0x20003 + ( 0 ) )
000122 e0b1     +LDI R27 , HIGH ( _0x20003 + ( 0 ) )
                 	__POINTW2MN _0x20003,0
000123 d0e7      	RCALL _lcd_puts
                 ; 0001 00AE }
000124 9508      	RET
                 ; .FEND
                 
                 	.DSEG
                 _0x20003:
000160           	.BYTE 0x1B
                 ;
                 ;
                 ;
                 ;void runStepperMotor(){
                 ; 0001 00B2 void runStepperMotor(){
                 
                 	.CSEG
                 _runStepperMotor:
                 ; .FSTART _runStepperMotor
                 ; 0001 00B3          CNT++;
000125 e8a5      	LDI  R26,LOW(_CNT)
000126 e0b1      	LDI  R27,HIGH(_CNT)
000127 91ed      	LD   R30,X+
000128 91fd      	LD   R31,X+
000129 9631      	ADIW R30,1
00012a 93fe      	ST   -X,R31
00012b 93ee      	ST   -X,R30
                 ; 0001 00B4         if (TempCNT < 0){
00012c 91a0 0188 	LDS  R26,_TempCNT+1
00012e 23aa      	TST  R26
00012f f412      	BRPL _0x20004
                 ; 0001 00B5             PORTD.0 = 0;
000130 9890      	CBI  0x12,0
                 ; 0001 00B6             PORTD.1 = 0;
000131 c007      	RJMP _0x20073
                 ; 0001 00B7         }
                 ; 0001 00B8         else if (LeftRight == 1){ //Right
                 _0x20004:
000132 940e 02a0 	CALL SUBOPT_0x1
000134 f419      	BRNE _0x2000A
                 ; 0001 00B9             PORTD.0 = 0;
000135 9890      	CBI  0x12,0
                 ; 0001 00BA             PORTD.1 = 1;
000136 9a91      	SBI  0x12,1
                 ; 0001 00BB         }
                 ; 0001 00BC         else {
000137 c002      	RJMP _0x2000F
                 _0x2000A:
                 ; 0001 00BD             PORTD.0 = 1;
000138 9a90      	SBI  0x12,0
                 ; 0001 00BE             PORTD.1 = 0;
                 _0x20073:
000139 9891      	CBI  0x12,1
                 ; 0001 00BF         }
                 _0x2000F:
                 ; 0001 00C0 
                 ; 0001 00C1     if (LeftRight == 1){ //Right
00013a 940e 02a0 	CALL SUBOPT_0x1
00013c f501      	BRNE _0x20014
                 ; 0001 00C2         if (CNT == 1) {
00013d 940e 02a6 	CALL SUBOPT_0x2
00013f 9711      	SBIW R26,1
000140 f421      	BRNE _0x20015
                 ; 0001 00C3             PORTB.4 = 1;  //A
000141 9ac4      	SBI  0x18,4
                 ; 0001 00C4             PORTB.5 = 0;  //B
000142 98c5      	CBI  0x18,5
                 ; 0001 00C5             PORTB.6 = 0;  //C
000143 98c6      	CBI  0x18,6
                 ; 0001 00C6             PORTB.7 = 0;  //D
000144 98c7      	CBI  0x18,7
                 ; 0001 00C7         }
                 ; 0001 00C8         if (CNT == 2) {
                 _0x20015:
000145 940e 02a6 	CALL SUBOPT_0x2
000147 9712      	SBIW R26,2
000148 f421      	BRNE _0x2001E
                 ; 0001 00C9             PORTB.4 = 0;  //A
000149 98c4      	CBI  0x18,4
                 ; 0001 00CA             PORTB.5 = 1;  //B
00014a 9ac5      	SBI  0x18,5
                 ; 0001 00CB             PORTB.6 = 0;  //C
00014b 98c6      	CBI  0x18,6
                 ; 0001 00CC             PORTB.7 = 0;  //D
00014c 98c7      	CBI  0x18,7
                 ; 0001 00CD         }
                 ; 0001 00CE         if (CNT == 3) {
                 _0x2001E:
00014d 940e 02a6 	CALL SUBOPT_0x2
00014f 9713      	SBIW R26,3
000150 f421      	BRNE _0x20027
                 ; 0001 00CF             PORTB.4 = 0;  //A
000151 98c4      	CBI  0x18,4
                 ; 0001 00D0             PORTB.5 = 0;  //B
000152 98c5      	CBI  0x18,5
                 ; 0001 00D1             PORTB.6 = 1;  //C
000153 9ac6      	SBI  0x18,6
                 ; 0001 00D2             PORTB.7 = 0;  //D
000154 98c7      	CBI  0x18,7
                 ; 0001 00D3         }
                 ; 0001 00D4         if (CNT == 4) {
                 _0x20027:
000155 940e 02a6 	CALL SUBOPT_0x2
000157 9714      	SBIW R26,4
000158 f421      	BRNE _0x20030
                 ; 0001 00D5             PORTB.4 = 0;  //A
000159 98c4      	CBI  0x18,4
                 ; 0001 00D6             PORTB.5 = 0;  //B
00015a 98c5      	CBI  0x18,5
                 ; 0001 00D7             PORTB.6 = 0;  //C
00015b 98c6      	CBI  0x18,6
                 ; 0001 00D8             PORTB.7 = 1;  //D
00015c 9ac7      	SBI  0x18,7
                 ; 0001 00D9         }
                 ; 0001 00DA     }
                 _0x20030:
                 ; 0001 00DB 
                 ; 0001 00DC     if (LeftRight == 0){ //Left
                 _0x20014:
00015d 91e0 0189 	LDS  R30,_LeftRight
00015f 91f0 018a 	LDS  R31,_LeftRight+1
000161 9730      	SBIW R30,0
000162 f501      	BRNE _0x20039
                 ; 0001 00DD         if (CNT == 1) {
000163 940e 02a6 	CALL SUBOPT_0x2
000165 9711      	SBIW R26,1
000166 f421      	BRNE _0x2003A
                 ; 0001 00DE             PORTB.4 = 0;  //A
000167 98c4      	CBI  0x18,4
                 ; 0001 00DF             PORTB.5 = 0;  //B
000168 98c5      	CBI  0x18,5
                 ; 0001 00E0             PORTB.6 = 0;  //C
000169 98c6      	CBI  0x18,6
                 ; 0001 00E1             PORTB.7 = 1;  //D
00016a 9ac7      	SBI  0x18,7
                 ; 0001 00E2         }
                 ; 0001 00E3         if (CNT == 2) {
                 _0x2003A:
00016b 940e 02a6 	CALL SUBOPT_0x2
00016d 9712      	SBIW R26,2
00016e f421      	BRNE _0x20043
                 ; 0001 00E4             PORTB.4 = 0;  //A
00016f 98c4      	CBI  0x18,4
                 ; 0001 00E5             PORTB.5 = 0;  //B
000170 98c5      	CBI  0x18,5
                 ; 0001 00E6             PORTB.6 = 1;  //C
000171 9ac6      	SBI  0x18,6
                 ; 0001 00E7             PORTB.7 = 0;  //D
000172 98c7      	CBI  0x18,7
                 ; 0001 00E8         }
                 ; 0001 00E9         if (CNT == 3) {
                 _0x20043:
000173 940e 02a6 	CALL SUBOPT_0x2
000175 9713      	SBIW R26,3
000176 f421      	BRNE _0x2004C
                 ; 0001 00EA             PORTB.4 = 0;  //A
000177 98c4      	CBI  0x18,4
                 ; 0001 00EB             PORTB.5 = 1;  //B
000178 9ac5      	SBI  0x18,5
                 ; 0001 00EC             PORTB.6 = 0;  //C
000179 98c6      	CBI  0x18,6
                 ; 0001 00ED             PORTB.7 = 0;  //D
00017a 98c7      	CBI  0x18,7
                 ; 0001 00EE         }
                 ; 0001 00EF         if (CNT == 4) {
                 _0x2004C:
00017b 940e 02a6 	CALL SUBOPT_0x2
00017d 9714      	SBIW R26,4
00017e f421      	BRNE _0x20055
                 ; 0001 00F0             PORTB.4 = 1;  //A
00017f 9ac4      	SBI  0x18,4
                 ; 0001 00F1             PORTB.5 = 0;  //B
000180 98c5      	CBI  0x18,5
                 ; 0001 00F2             PORTB.6 = 0;  //C
000181 98c6      	CBI  0x18,6
                 ; 0001 00F3             PORTB.7 = 0;  //D
000182 98c7      	CBI  0x18,7
                 ; 0001 00F4         }
                 ; 0001 00F5     }
                 _0x20055:
                 ; 0001 00F6 
                 ; 0001 00F7     if (CNT == 5) CNT = 0;
                 _0x20039:
000183 940e 02a6 	CALL SUBOPT_0x2
000185 9715      	SBIW R26,5
000186 f429      	BRNE _0x2005E
000187 e0e0      	LDI  R30,LOW(0)
000188 93e0 0185 	STS  _CNT,R30
00018a 93e0 0186 	STS  _CNT+1,R30
                 ; 0001 00F8 
                 ; 0001 00F9     TempCNT++;
                 _0x2005E:
00018c e8a7      	LDI  R26,LOW(_TempCNT)
00018d e0b1      	LDI  R27,HIGH(_TempCNT)
00018e 91ed      	LD   R30,X+
00018f 91fd      	LD   R31,X+
000190 9631      	ADIW R30,1
000191 93fe      	ST   -X,R31
000192 93ee      	ST   -X,R30
                 ; 0001 00FA     if (TempCNT > 100){
000193 91a0 0187 	LDS  R26,_TempCNT
000195 91b0 0188 	LDS  R27,_TempCNT+1
000197 36a5      	CPI  R26,LOW(0x65)
000198 e0e0      	LDI  R30,HIGH(0x65)
000199 07be      	CPC  R27,R30
00019a f0cc      	BRLT _0x2005F
                 ; 0001 00FB         TempCNT = -80;
00019b ebe0      	LDI  R30,LOW(65456)
00019c efff      	LDI  R31,HIGH(65456)
00019d 93e0 0187 	STS  _TempCNT,R30
00019f 93f0 0188 	STS  _TempCNT+1,R31
                 ; 0001 00FC         if (LeftRight == 1){ //Right
0001a1 940e 02a0 	CALL SUBOPT_0x1
0001a3 f431      	BRNE _0x20060
                 ; 0001 00FD             LeftRight = 0; //Left
0001a4 e0e0      	LDI  R30,LOW(0)
0001a5 93e0 0189 	STS  _LeftRight,R30
0001a7 93e0 018a 	STS  _LeftRight+1,R30
                 ; 0001 00FE         }
                 ; 0001 00FF         else {
0001a9 c006      	RJMP _0x20061
                 _0x20060:
                 ; 0001 0100             LeftRight = 1; //Right
0001aa e0e1      	LDI  R30,LOW(1)
0001ab e0f0      	LDI  R31,HIGH(1)
0001ac 93e0 0189 	STS  _LeftRight,R30
0001ae 93f0 018a 	STS  _LeftRight+1,R31
                 ; 0001 0101         }
                 _0x20061:
                 ; 0001 0102 
                 ; 0001 0103         PORTB.4 = 0;  //A
0001b0 98c4      	CBI  0x18,4
                 ; 0001 0104         PORTB.5 = 0;  //B
0001b1 98c5      	CBI  0x18,5
                 ; 0001 0105         PORTB.6 = 0;  //C
0001b2 98c6      	CBI  0x18,6
                 ; 0001 0106         PORTB.7 = 0;  //D
0001b3 98c7      	CBI  0x18,7
                 ; 0001 0107     }
                 ; 0001 0108     if (TempCNT < 0){
                 _0x2005F:
0001b4 91a0 0188 	LDS  R26,_TempCNT+1
0001b6 23aa      	TST  R26
0001b7 f422      	BRPL _0x2006A
                 ; 0001 0109         PORTB.4 = 0;  //A
0001b8 98c4      	CBI  0x18,4
                 ; 0001 010A         PORTB.5 = 0;  //B
0001b9 98c5      	CBI  0x18,5
                 ; 0001 010B         PORTB.6 = 0;  //C
0001ba 98c6      	CBI  0x18,6
                 ; 0001 010C         PORTB.7 = 0;  //D
0001bb 98c7      	CBI  0x18,7
                 ; 0001 010D     }
                 ; 0001 010E }
                 _0x2006A:
0001bc 9508      	RET
                 ; .FEND
                 ;
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0001bd 93aa      	ST   -Y,R26
0001be b3e5      	IN   R30,0x15
0001bf 70ef      	ANDI R30,LOW(0xF)
0001c0 2fae      	MOV  R26,R30
0001c1 81e8      	LD   R30,Y
0001c2 7fe0      	ANDI R30,LOW(0xF0)
0001c3 2bea      	OR   R30,R26
0001c4 bbe5      	OUT  0x15,R30
                +
0001c5 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0001c6 958a     +DEC R24
0001c7 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0001c8 9aaa      	SBI  0x15,2
                +
0001c9 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0001ca 958a     +DEC R24
0001cb f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0001cc 98aa      	CBI  0x15,2
                +
0001cd e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0001ce 958a     +DEC R24
0001cf f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0001d0 c077      	RJMP _0x20C0002
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0001d1 93aa      	ST   -Y,R26
0001d2 81a8      	LD   R26,Y
0001d3 dfe9      	RCALL __lcd_write_nibble_G100
0001d4 81e8          ld    r30,y
0001d5 95e2          swap  r30
0001d6 83e8          st    y,r30
0001d7 81a8      	LD   R26,Y
0001d8 dfe4      	RCALL __lcd_write_nibble_G100
                +
0001d9 e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
0001da 958a     +DEC R24
0001db f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
0001dc c06b      	RJMP _0x20C0002
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
0001dd 93aa      	ST   -Y,R26
0001de 81e8      	LD   R30,Y
0001df e0f0      	LDI  R31,0
0001e0 57e5      	SUBI R30,LOW(-__base_y_G100)
0001e1 4ffe      	SBCI R31,HIGH(-__base_y_G100)
0001e2 81e0      	LD   R30,Z
0001e3 81a9      	LDD  R26,Y+1
0001e4 0fae      	ADD  R26,R30
0001e5 dfeb      	RCALL __lcd_write_data
0001e6 8059      	LDD  R5,Y+1
0001e7 8048      	LDD  R4,Y+0
0001e8 9622      	ADIW R28,2
0001e9 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0001ea e0a2      	LDI  R26,LOW(2)
0001eb 940e 02ab 	CALL SUBOPT_0x3
0001ed e0ac      	LDI  R26,LOW(12)
0001ee dfe2      	RCALL __lcd_write_data
0001ef e0a1      	LDI  R26,LOW(1)
0001f0 940e 02ab 	CALL SUBOPT_0x3
0001f2 e0e0      	LDI  R30,LOW(0)
0001f3 2e4e      	MOV  R4,R30
0001f4 2e5e      	MOV  R5,R30
0001f5 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
0001f6 93aa      	ST   -Y,R26
0001f7 81a8      	LD   R26,Y
0001f8 30aa      	CPI  R26,LOW(0xA)
0001f9 f011      	BREQ _0x2000005
0001fa 1457      	CP   R5,R7
0001fb f048      	BRLO _0x2000004
                 _0x2000005:
0001fc e0e0      	LDI  R30,LOW(0)
0001fd 93ea      	ST   -Y,R30
0001fe 9443      	INC  R4
0001ff 2da4      	MOV  R26,R4
000200 dfdc      	RCALL _lcd_gotoxy
000201 81a8      	LD   R26,Y
000202 30aa      	CPI  R26,LOW(0xA)
000203 f409      	BRNE _0x2000007
000204 c043      	RJMP _0x20C0002
                 _0x2000007:
                 _0x2000004:
000205 9453      	INC  R5
000206 9aa8      	SBI  0x15,0
000207 81a8      	LD   R26,Y
000208 dfc8      	RCALL __lcd_write_data
000209 98a8      	CBI  0x15,0
00020a c03d      	RJMP _0x20C0002
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
00020b 93ba      	ST   -Y,R27
00020c 93aa      	ST   -Y,R26
00020d 931a      	ST   -Y,R17
                 _0x2000008:
00020e 81a9      	LDD  R26,Y+1
00020f 81ba      	LDD  R27,Y+1+1
000210 91ed      	LD   R30,X+
000211 83a9      	STD  Y+1,R26
000212 83ba      	STD  Y+1+1,R27
000213 2f1e      	MOV  R17,R30
000214 30e0      	CPI  R30,0
000215 f019      	BREQ _0x200000A
000216 2fa1      	MOV  R26,R17
000217 dfde      	RCALL _lcd_putchar
000218 cff5      	RJMP _0x2000008
                 _0x200000A:
000219 8118      	LDD  R17,Y+0
00021a 9623      	ADIW R28,3
00021b 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
00021c 93aa      	ST   -Y,R26
00021d b3e4      	IN   R30,0x14
00021e 6fe0      	ORI  R30,LOW(0xF0)
00021f bbe4      	OUT  0x14,R30
000220 9aa2      	SBI  0x14,2
000221 9aa0      	SBI  0x14,0
000222 9aa1      	SBI  0x14,1
000223 98aa      	CBI  0x15,2
000224 98a8      	CBI  0x15,0
000225 98a9      	CBI  0x15,1
000226 8078      	LDD  R7,Y+0
000227 81e8      	LD   R30,Y
000228 58e0      	SUBI R30,-LOW(128)
                +
000229 93e0 018d+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
00022b 81e8      	LD   R30,Y
00022c 54e0      	SUBI R30,-LOW(192)
                +
00022d 93e0 018e+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
00022f e1a4      	LDI  R26,LOW(20)
000230 e0b0      	LDI  R27,0
000231 940e 02b9 	CALL _delay_ms
000233 940e 02b1 	CALL SUBOPT_0x4
000235 940e 02b1 	CALL SUBOPT_0x4
000237 940e 02b1 	CALL SUBOPT_0x4
000239 e2a0      	LDI  R26,LOW(32)
00023a df82      	RCALL __lcd_write_nibble_G100
                +
00023b ec88     +LDI R24 , LOW ( 200 )
00023c e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00023d 9701     +SBIW R24 , 1
00023e f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00023f e2a8      	LDI  R26,LOW(40)
000240 df90      	RCALL __lcd_write_data
000241 e0a4      	LDI  R26,LOW(4)
000242 df8e      	RCALL __lcd_write_data
000243 e8a5      	LDI  R26,LOW(133)
000244 df8c      	RCALL __lcd_write_data
000245 e0a6      	LDI  R26,LOW(6)
000246 df8a      	RCALL __lcd_write_data
000247 dfa2      	RCALL _lcd_clear
                 _0x20C0002:
000248 9621      	ADIW R28,1
000249 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 _ftrunc:
                 ; .FSTART _ftrunc
00024a 940e 0459 	CALL __PUTPARD2
00024c 817b         ldd  r23,y+3
00024d 816a         ldd  r22,y+2
00024e 81f9         ldd  r31,y+1
00024f 81e8         ld   r30,y
000250 fb77         bst  r23,7
000251 0f77         lsl  r23
000252 fd67         sbrc r22,7
000253 6071         sbr  r23,1
000254 2f97         mov  r25,r23
000255 579e         subi r25,0x7e
000256 f081         breq __ftrunc0
000257 f078         brcs __ftrunc0
000258 3198         cpi  r25,24
000259 f490         brsh __ftrunc1
00025a 27aa         clr  r26
00025b 27bb         clr  r27
00025c 2788         clr  r24
                 __ftrunc2:
00025d 9408         sec
00025e 9587         ror  r24
00025f 95b7         ror  r27
000260 95a7         ror  r26
000261 959a         dec  r25
000262 f7d1         brne __ftrunc2
000263 23ea         and  r30,r26
000264 23fb         and  r31,r27
000265 2368         and  r22,r24
000266 c005         rjmp __ftrunc1
                 __ftrunc0:
000267 94e8         clt
000268 2777         clr  r23
000269 27ee         clr  r30
00026a 27ff         clr  r31
00026b 2766         clr  r22
                 __ftrunc1:
00026c 776f         cbr  r22,0x80
00026d 9576         lsr  r23
00026e f408         brcc __ftrunc3
00026f 6860         sbr  r22,0x80
                 __ftrunc3:
000270 f977         bld  r23,7
000271 91a9         ld   r26,y+
000272 91b9         ld   r27,y+
000273 9189         ld   r24,y+
000274 9199         ld   r25,y+
000275 17ea         cp   r30,r26
000276 07fb         cpc  r31,r27
000277 0768         cpc  r22,r24
000278 0779         cpc  r23,r25
000279 fb97         bst  r25,7
00027a 9508         ret
                 ; .FEND
                 _floor:
                 ; .FSTART _floor
00027b 940e 0459 	CALL __PUTPARD2
00027d 940e 044f 	CALL __GETD2S0
00027f 940e 024a 	CALL _ftrunc
000281 940e 0454 	CALL __PUTD1S0
000283 f419          brne __floor1
                 __floor0:
000284 940e 044a 	CALL __GETD1S0
000286 c009      	RJMP _0x20C0001
                 __floor1:
000287 f7e6          brtc __floor0
000288 940e 044a 	CALL __GETD1S0
                +
00028a e0a0     +LDI R26 , LOW ( 0x3F800000 )
00028b e0b0     +LDI R27 , HIGH ( 0x3F800000 )
00028c e880     +LDI R24 , BYTE3 ( 0x3F800000 )
00028d e39f     +LDI R25 , BYTE4 ( 0x3F800000 )
                 	__GETD2N 0x3F800000
00028e 940e 035c 	CALL __SUBF12
                 _0x20C0001:
000290 9624      	ADIW R28,4
000291 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _inputNumber:
00017b           	.BYTE 0x2
                 _dutyCycle:
00017d           	.BYTE 0x4
                 _ocrNumber:
000181           	.BYTE 0x4
                 _CNT:
000185           	.BYTE 0x2
                 _TempCNT:
000187           	.BYTE 0x2
                 _LeftRight:
000189           	.BYTE 0x2
                 __base_y_G100:
00018b           	.BYTE 0x4
                 __seed_G105:
00018f           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x0:
000292 920a      	ST   -Y,R0
000293 921a      	ST   -Y,R1
000294 92fa      	ST   -Y,R15
000295 936a      	ST   -Y,R22
000296 937a      	ST   -Y,R23
000297 938a      	ST   -Y,R24
000298 939a      	ST   -Y,R25
000299 93aa      	ST   -Y,R26
00029a 93ba      	ST   -Y,R27
00029b 93ea      	ST   -Y,R30
00029c 93fa      	ST   -Y,R31
00029d b7ef      	IN   R30,SREG
00029e 93ea      	ST   -Y,R30
00029f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x1:
0002a0 91a0 0189 	LDS  R26,_LeftRight
0002a2 91b0 018a 	LDS  R27,_LeftRight+1
0002a4 9711      	SBIW R26,1
0002a5 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 9 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x2:
0002a6 91a0 0185 	LDS  R26,_CNT
0002a8 91b0 0186 	LDS  R27,_CNT+1
0002aa 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x3:
0002ab 940e 01d1 	CALL __lcd_write_data
0002ad e0a3      	LDI  R26,LOW(3)
0002ae e0b0      	LDI  R27,0
0002af 940c 02b9 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x4:
0002b1 e3a0      	LDI  R26,LOW(48)
0002b2 940e 01bd 	CALL __lcd_write_nibble_G100
                +
0002b4 ec88     +LDI R24 , LOW ( 200 )
0002b5 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0002b6 9701     +SBIW R24 , 1
0002b7 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0002b8 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0002b9 9610      	adiw r26,0
0002ba f039      	breq __delay_ms1
                 __delay_ms0:
                +
0002bb ed80     +LDI R24 , LOW ( 0x7D0 )
0002bc e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
0002bd 9701     +SBIW R24 , 1
0002be f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
0002bf 95a8      	wdr
0002c0 9711      	sbiw r26,1
0002c1 f7c9      	brne __delay_ms0
                 __delay_ms1:
0002c2 9508      	ret
                 
                 __ROUND_REPACK:
0002c3 2355      	TST  R21
0002c4 f442      	BRPL __REPACK
0002c5 3850      	CPI  R21,0x80
0002c6 f411      	BRNE __ROUND_REPACK0
0002c7 ffe0      	SBRS R30,0
0002c8 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
0002c9 9631      	ADIW R30,1
0002ca 1f69      	ADC  R22,R25
0002cb 1f79      	ADC  R23,R25
0002cc f06b      	BRVS __REPACK1
                 
                 __REPACK:
0002cd e850      	LDI  R21,0x80
0002ce 2757      	EOR  R21,R23
0002cf f411      	BRNE __REPACK0
0002d0 935f      	PUSH R21
0002d1 c0cf      	RJMP __ZERORES
                 __REPACK0:
0002d2 3f5f      	CPI  R21,0xFF
0002d3 f031      	BREQ __REPACK1
0002d4 0f66      	LSL  R22
0002d5 0c00      	LSL  R0
0002d6 9557      	ROR  R21
0002d7 9567      	ROR  R22
0002d8 2f75      	MOV  R23,R21
0002d9 9508      	RET
                 __REPACK1:
0002da 935f      	PUSH R21
0002db 2000      	TST  R0
0002dc f00a      	BRMI __REPACK2
0002dd c0cf      	RJMP __MAXRES
                 __REPACK2:
0002de c0c8      	RJMP __MINRES
                 
                 __UNPACK:
0002df e850      	LDI  R21,0x80
0002e0 2e19      	MOV  R1,R25
0002e1 2215      	AND  R1,R21
0002e2 0f88      	LSL  R24
0002e3 1f99      	ROL  R25
0002e4 2795      	EOR  R25,R21
0002e5 0f55      	LSL  R21
0002e6 9587      	ROR  R24
                 
                 __UNPACK1:
0002e7 e850      	LDI  R21,0x80
0002e8 2e07      	MOV  R0,R23
0002e9 2205      	AND  R0,R21
0002ea 0f66      	LSL  R22
0002eb 1f77      	ROL  R23
0002ec 2775      	EOR  R23,R21
0002ed 0f55      	LSL  R21
0002ee 9567      	ROR  R22
0002ef 9508      	RET
                 
                 __CFD1U:
0002f0 9468      	SET
0002f1 c001      	RJMP __CFD1U0
                 __CFD1:
0002f2 94e8      	CLT
                 __CFD1U0:
0002f3 935f      	PUSH R21
0002f4 dff2      	RCALL __UNPACK1
0002f5 3870      	CPI  R23,0x80
0002f6 f018      	BRLO __CFD10
0002f7 3f7f      	CPI  R23,0xFF
0002f8 f408      	BRCC __CFD10
0002f9 c0a7      	RJMP __ZERORES
                 __CFD10:
0002fa e156      	LDI  R21,22
0002fb 1b57      	SUB  R21,R23
0002fc f4aa      	BRPL __CFD11
0002fd 9551      	NEG  R21
0002fe 3058      	CPI  R21,8
0002ff f40e      	BRTC __CFD19
000300 3059      	CPI  R21,9
                 __CFD19:
000301 f030      	BRLO __CFD17
000302 efef      	SER  R30
000303 efff      	SER  R31
000304 ef6f      	SER  R22
000305 e77f      	LDI  R23,0x7F
000306 f977      	BLD  R23,7
000307 c01a      	RJMP __CFD15
                 __CFD17:
000308 2777      	CLR  R23
000309 2355      	TST  R21
00030a f0b9      	BREQ __CFD15
                 __CFD18:
00030b 0fee      	LSL  R30
00030c 1fff      	ROL  R31
00030d 1f66      	ROL  R22
00030e 1f77      	ROL  R23
00030f 955a      	DEC  R21
000310 f7d1      	BRNE __CFD18
000311 c010      	RJMP __CFD15
                 __CFD11:
000312 2777      	CLR  R23
                 __CFD12:
000313 3058      	CPI  R21,8
000314 f028      	BRLO __CFD13
000315 2fef      	MOV  R30,R31
000316 2ff6      	MOV  R31,R22
000317 2f67      	MOV  R22,R23
000318 5058      	SUBI R21,8
000319 cff9      	RJMP __CFD12
                 __CFD13:
00031a 2355      	TST  R21
00031b f031      	BREQ __CFD15
                 __CFD14:
00031c 9576      	LSR  R23
00031d 9567      	ROR  R22
00031e 95f7      	ROR  R31
00031f 95e7      	ROR  R30
000320 955a      	DEC  R21
000321 f7d1      	BRNE __CFD14
                 __CFD15:
000322 2000      	TST  R0
000323 f40a      	BRPL __CFD16
000324 d0e0      	RCALL __ANEGD1
                 __CFD16:
000325 915f      	POP  R21
000326 9508      	RET
                 
                 __CDF1U:
000327 9468      	SET
000328 c001      	RJMP __CDF1U0
                 __CDF1:
000329 94e8      	CLT
                 __CDF1U0:
00032a 9730      	SBIW R30,0
00032b 4060      	SBCI R22,0
00032c 4070      	SBCI R23,0
00032d f0b1      	BREQ __CDF10
00032e 2400      	CLR  R0
00032f f026      	BRTS __CDF11
000330 2377      	TST  R23
000331 f412      	BRPL __CDF11
000332 9400      	COM  R0
000333 d0d1      	RCALL __ANEGD1
                 __CDF11:
000334 2e17      	MOV  R1,R23
000335 e17e      	LDI  R23,30
000336 2011      	TST  R1
                 __CDF12:
000337 f032      	BRMI __CDF13
000338 957a      	DEC  R23
000339 0fee      	LSL  R30
00033a 1fff      	ROL  R31
00033b 1f66      	ROL  R22
00033c 1c11      	ROL  R1
00033d cff9      	RJMP __CDF12
                 __CDF13:
00033e 2fef      	MOV  R30,R31
00033f 2ff6      	MOV  R31,R22
000340 2d61      	MOV  R22,R1
000341 935f      	PUSH R21
000342 df8a      	RCALL __REPACK
000343 915f      	POP  R21
                 __CDF10:
000344 9508      	RET
                 
                 __SWAPACC:
000345 934f      	PUSH R20
000346 01af      	MOVW R20,R30
000347 01fd      	MOVW R30,R26
000348 01da      	MOVW R26,R20
000349 01ab      	MOVW R20,R22
00034a 01bc      	MOVW R22,R24
00034b 01ca      	MOVW R24,R20
00034c 2d40      	MOV  R20,R0
00034d 2c01      	MOV  R0,R1
00034e 2e14      	MOV  R1,R20
00034f 914f      	POP  R20
000350 9508      	RET
                 
                 __UADD12:
000351 0fea      	ADD  R30,R26
000352 1ffb      	ADC  R31,R27
000353 1f68      	ADC  R22,R24
000354 9508      	RET
                 
                 __NEGMAN1:
000355 95e0      	COM  R30
000356 95f0      	COM  R31
000357 9560      	COM  R22
000358 5fef      	SUBI R30,-1
000359 4fff      	SBCI R31,-1
00035a 4f6f      	SBCI R22,-1
00035b 9508      	RET
                 
                 __SUBF12:
00035c 935f      	PUSH R21
00035d df81      	RCALL __UNPACK
00035e 3890      	CPI  R25,0x80
00035f f171      	BREQ __ADDF129
000360 e850      	LDI  R21,0x80
000361 2615      	EOR  R1,R21
                 
000362 c004      	RJMP __ADDF120
                 
                 __ADDF12:
000363 935f      	PUSH R21
000364 df7a      	RCALL __UNPACK
000365 3890      	CPI  R25,0x80
000366 f139      	BREQ __ADDF129
                 
                 __ADDF120:
000367 3870      	CPI  R23,0x80
000368 f121      	BREQ __ADDF128
                 __ADDF121:
000369 2f57      	MOV  R21,R23
00036a 1b59      	SUB  R21,R25
00036b f12b      	BRVS __ADDF1211
00036c f412      	BRPL __ADDF122
00036d dfd7      	RCALL __SWAPACC
00036e cffa      	RJMP __ADDF121
                 __ADDF122:
00036f 3158      	CPI  R21,24
000370 f018      	BRLO __ADDF123
000371 27aa      	CLR  R26
000372 27bb      	CLR  R27
000373 2788      	CLR  R24
                 __ADDF123:
000374 3058      	CPI  R21,8
000375 f028      	BRLO __ADDF124
000376 2fab      	MOV  R26,R27
000377 2fb8      	MOV  R27,R24
000378 2788      	CLR  R24
000379 5058      	SUBI R21,8
00037a cff9      	RJMP __ADDF123
                 __ADDF124:
00037b 2355      	TST  R21
00037c f029      	BREQ __ADDF126
                 __ADDF125:
00037d 9586      	LSR  R24
00037e 95b7      	ROR  R27
00037f 95a7      	ROR  R26
000380 955a      	DEC  R21
000381 f7d9      	BRNE __ADDF125
                 __ADDF126:
000382 2d50      	MOV  R21,R0
000383 2551      	EOR  R21,R1
000384 f072      	BRMI __ADDF127
000385 dfcb      	RCALL __UADD12
000386 f438      	BRCC __ADDF129
000387 9567      	ROR  R22
000388 95f7      	ROR  R31
000389 95e7      	ROR  R30
00038a 9573      	INC  R23
00038b f413      	BRVC __ADDF129
00038c c020      	RJMP __MAXRES
                 __ADDF128:
00038d dfb7      	RCALL __SWAPACC
                 __ADDF129:
00038e df3e      	RCALL __REPACK
00038f 915f      	POP  R21
000390 9508      	RET
                 __ADDF1211:
000391 f7d8      	BRCC __ADDF128
000392 cffb      	RJMP __ADDF129
                 __ADDF127:
000393 1bea      	SUB  R30,R26
000394 0bfb      	SBC  R31,R27
000395 0b68      	SBC  R22,R24
000396 f051      	BREQ __ZERORES
000397 f410      	BRCC __ADDF1210
000398 9400      	COM  R0
000399 dfbb      	RCALL __NEGMAN1
                 __ADDF1210:
00039a 2366      	TST  R22
00039b f392      	BRMI __ADDF129
00039c 0fee      	LSL  R30
00039d 1fff      	ROL  R31
00039e 1f66      	ROL  R22
00039f 957a      	DEC  R23
0003a0 f7cb      	BRVC __ADDF1210
                 
                 __ZERORES:
0003a1 27ee      	CLR  R30
0003a2 27ff      	CLR  R31
0003a3 2766      	CLR  R22
0003a4 2777      	CLR  R23
0003a5 915f      	POP  R21
0003a6 9508      	RET
                 
                 __MINRES:
0003a7 efef      	SER  R30
0003a8 efff      	SER  R31
0003a9 e76f      	LDI  R22,0x7F
0003aa ef7f      	SER  R23
0003ab 915f      	POP  R21
0003ac 9508      	RET
                 
                 __MAXRES:
0003ad efef      	SER  R30
0003ae efff      	SER  R31
0003af e76f      	LDI  R22,0x7F
0003b0 e77f      	LDI  R23,0x7F
0003b1 915f      	POP  R21
0003b2 9508      	RET
                 
                 __MULF12:
0003b3 935f      	PUSH R21
0003b4 df2a      	RCALL __UNPACK
0003b5 3870      	CPI  R23,0x80
0003b6 f351      	BREQ __ZERORES
0003b7 3890      	CPI  R25,0x80
0003b8 f341      	BREQ __ZERORES
0003b9 2401      	EOR  R0,R1
0003ba 9408      	SEC
0003bb 1f79      	ADC  R23,R25
0003bc f423      	BRVC __MULF124
0003bd f31c      	BRLT __ZERORES
                 __MULF125:
0003be 2000      	TST  R0
0003bf f33a      	BRMI __MINRES
0003c0 cfec      	RJMP __MAXRES
                 __MULF124:
0003c1 920f      	PUSH R0
0003c2 931f      	PUSH R17
0003c3 932f      	PUSH R18
0003c4 933f      	PUSH R19
0003c5 934f      	PUSH R20
0003c6 2711      	CLR  R17
0003c7 2722      	CLR  R18
0003c8 2799      	CLR  R25
0003c9 9f68      	MUL  R22,R24
0003ca 01a0      	MOVW R20,R0
0003cb 9f8f      	MUL  R24,R31
0003cc 2d30      	MOV  R19,R0
0003cd 0d41      	ADD  R20,R1
0003ce 1f59      	ADC  R21,R25
0003cf 9f6b      	MUL  R22,R27
0003d0 0d30      	ADD  R19,R0
0003d1 1d41      	ADC  R20,R1
0003d2 1f59      	ADC  R21,R25
0003d3 9f8e      	MUL  R24,R30
0003d4 d027      	RCALL __MULF126
0003d5 9fbf      	MUL  R27,R31
0003d6 d025      	RCALL __MULF126
0003d7 9f6a      	MUL  R22,R26
0003d8 d023      	RCALL __MULF126
0003d9 9fbe      	MUL  R27,R30
0003da d01d      	RCALL __MULF127
0003db 9faf      	MUL  R26,R31
0003dc d01b      	RCALL __MULF127
0003dd 9fae      	MUL  R26,R30
0003de 0d11      	ADD  R17,R1
0003df 1f29      	ADC  R18,R25
0003e0 1f39      	ADC  R19,R25
0003e1 1f49      	ADC  R20,R25
0003e2 1f59      	ADC  R21,R25
0003e3 2fe3      	MOV  R30,R19
0003e4 2ff4      	MOV  R31,R20
0003e5 2f65      	MOV  R22,R21
0003e6 2f52      	MOV  R21,R18
0003e7 914f      	POP  R20
0003e8 913f      	POP  R19
0003e9 912f      	POP  R18
0003ea 911f      	POP  R17
0003eb 900f      	POP  R0
0003ec 2366      	TST  R22
0003ed f02a      	BRMI __MULF122
0003ee 0f55      	LSL  R21
0003ef 1fee      	ROL  R30
0003f0 1fff      	ROL  R31
0003f1 1f66      	ROL  R22
0003f2 c002      	RJMP __MULF123
                 __MULF122:
0003f3 9573      	INC  R23
0003f4 f24b      	BRVS __MULF125
                 __MULF123:
0003f5 decd      	RCALL __ROUND_REPACK
0003f6 915f      	POP  R21
0003f7 9508      	RET
                 
                 __MULF127:
0003f8 0d10      	ADD  R17,R0
0003f9 1d21      	ADC  R18,R1
0003fa 1f39      	ADC  R19,R25
0003fb c002      	RJMP __MULF128
                 __MULF126:
0003fc 0d20      	ADD  R18,R0
0003fd 1d31      	ADC  R19,R1
                 __MULF128:
0003fe 1f49      	ADC  R20,R25
0003ff 1f59      	ADC  R21,R25
000400 9508      	RET
                 
                 __ANEGW1:
000401 95f1      	NEG  R31
000402 95e1      	NEG  R30
000403 40f0      	SBCI R31,0
000404 9508      	RET
                 
                 __ANEGD1:
000405 95f0      	COM  R31
000406 9560      	COM  R22
000407 9570      	COM  R23
000408 95e1      	NEG  R30
000409 4fff      	SBCI R31,-1
00040a 4f6f      	SBCI R22,-1
00040b 4f7f      	SBCI R23,-1
00040c 9508      	RET
                 
                 __CWD1:
00040d 2f6f      	MOV  R22,R31
00040e 0f66      	ADD  R22,R22
00040f 0b66      	SBC  R22,R22
000410 2f76      	MOV  R23,R22
000411 9508      	RET
                 
                 __MULW12U:
000412 9ffa      	MUL  R31,R26
000413 2df0      	MOV  R31,R0
000414 9feb      	MUL  R30,R27
000415 0df0      	ADD  R31,R0
000416 9fea      	MUL  R30,R26
000417 2de0      	MOV  R30,R0
000418 0df1      	ADD  R31,R1
000419 9508      	RET
                 
                 __MULW12:
00041a d01c      	RCALL __CHKSIGNW
00041b dff6      	RCALL __MULW12U
00041c f40e      	BRTC __MULW121
00041d dfe3      	RCALL __ANEGW1
                 __MULW121:
00041e 9508      	RET
                 
                 __DIVW21U:
00041f 2400      	CLR  R0
000420 2411      	CLR  R1
000421 e190      	LDI  R25,16
                 __DIVW21U1:
000422 0faa      	LSL  R26
000423 1fbb      	ROL  R27
000424 1c00      	ROL  R0
000425 1c11      	ROL  R1
000426 1a0e      	SUB  R0,R30
000427 0a1f      	SBC  R1,R31
000428 f418      	BRCC __DIVW21U2
000429 0e0e      	ADD  R0,R30
00042a 1e1f      	ADC  R1,R31
00042b c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00042c 60a1      	SBR  R26,1
                 __DIVW21U3:
00042d 959a      	DEC  R25
00042e f799      	BRNE __DIVW21U1
00042f 01fd      	MOVW R30,R26
000430 01d0      	MOVW R26,R0
000431 9508      	RET
                 
                 __DIVW21:
000432 d004      	RCALL __CHKSIGNW
000433 dfeb      	RCALL __DIVW21U
000434 f40e      	BRTC __DIVW211
000435 dfcb      	RCALL __ANEGW1
                 __DIVW211:
000436 9508      	RET
                 
                 __CHKSIGNW:
000437 94e8      	CLT
000438 fff7      	SBRS R31,7
000439 c002      	RJMP __CHKSW1
00043a dfc6      	RCALL __ANEGW1
00043b 9468      	SET
                 __CHKSW1:
00043c ffb7      	SBRS R27,7
00043d c006      	RJMP __CHKSW2
00043e 95a0      	COM  R26
00043f 95b0      	COM  R27
000440 9611      	ADIW R26,1
000441 f800      	BLD  R0,0
000442 9403      	INC  R0
000443 fa00      	BST  R0,0
                 __CHKSW2:
000444 9508      	RET
                 
                 __PUTDP1:
000445 93ed      	ST   X+,R30
000446 93fd      	ST   X+,R31
000447 936d      	ST   X+,R22
000448 937c      	ST   X,R23
000449 9508      	RET
                 
                 __GETD1S0:
00044a 81e8      	LD   R30,Y
00044b 81f9      	LDD  R31,Y+1
00044c 816a      	LDD  R22,Y+2
00044d 817b      	LDD  R23,Y+3
00044e 9508      	RET
                 
                 __GETD2S0:
00044f 81a8      	LD   R26,Y
000450 81b9      	LDD  R27,Y+1
000451 818a      	LDD  R24,Y+2
000452 819b      	LDD  R25,Y+3
000453 9508      	RET
                 
                 __PUTD1S0:
000454 83e8      	ST   Y,R30
000455 83f9      	STD  Y+1,R31
000456 836a      	STD  Y+2,R22
000457 837b      	STD  Y+3,R23
000458 9508      	RET
                 
                 __PUTPARD2:
000459 939a      	ST   -Y,R25
00045a 938a      	ST   -Y,R24
00045b 93ba      	ST   -Y,R27
00045c 93aa      	ST   -Y,R26
00045d 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  37 r1 :  24 r2 :   0 r3 :   0 r4 :   4 r5 :   4 r6 :   0 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:   0 r17:   9 r18:   7 r19:   8 r20:  16 r21:  58 r22:  56 r23:  50 
r24:  47 r25:  42 r26:  94 r27:  42 r28:   5 r29:   1 r30: 177 r31:  62 
x  :  16 y  :  78 z  :   8 
Registers used: 24 out of 35 (68.6%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  18 add   :  11 
adiw  :  10 and   :   5 andi  :   2 asr   :   0 bclr  :   0 bld   :   3 
brbc  :   0 brbs  :   0 brcc  :   6 brcs  :   1 break :   0 breq  :  16 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   6 
brlt  :   2 brmi  :   6 brne  :  33 brpl  :   7 brsh  :   1 brtc  :   4 
brts  :   1 brvc  :   3 brvs  :   3 bset  :   0 bst   :   3 call  :  40 
cbi   :  40 cbr   :   1 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  25 cls   :   0 clt   :   4 clv   :   0 clz   :   0 com   :  10 
cp    :   2 cpc   :   4 cpi   :  19 cpse  :   0 dec   :  12 des   :   0 
eor   :   6 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   4 inc   :   5 jmp   :  23 ld    :  35 ldd   :  16 ldi   : 103 
lds   :  18 lpm   :   7 lsl   :  12 lsr   :   3 mov   :  33 movw  :  13 
mul   :  12 muls  :   0 mulsu :   0 neg   :   4 nop   :   0 or    :   1 
ori   :   1 out   :  47 pop   :  13 push  :  13 rcall :  46 ret   :  42 
reti  :   1 rjmp  :  35 rol   :  16 ror   :  15 sbc   :   4 sbci  :   9 
sbi   :  15 sbic  :   0 sbis  :   0 sbiw  :  19 sbr   :   3 sbrc  :   1 
sbrs  :   3 sec   :   2 seh   :   0 sei   :   1 sen   :   0 ser   :   8 
ses   :   0 set   :   3 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  39 std   :   5 sts   :  16 sub   :   4 subi  :   7 swap  :   1 
tst   :  13 wdr   :   1 
Instructions used: 76 out of 116 (65.5%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0008bc   2148     88   2236   16384  13.6%
[.dseg] 0x000060 0x000193      0     51     51    1024   5.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 7 warnings
