
Storm_Buster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ff8  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08004184  08004184  00014184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004204  08004204  00014204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004208  08004208  00014208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000024  20000000  0800420c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ram2         00000000  10000000  10000000  00020024  2**0
                  CONTENTS
  7 .bss          000000a4  20000024  20000024  00020024  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  200000c8  200000c8  00020024  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017691  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002d6d  00000000  00000000  000376e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001210  00000000  00000000  0003a458  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000010d8  00000000  00000000  0003b668  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007092  00000000  00000000  0003c740  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004bcc  00000000  00000000  000437d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004839e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004dd0  00000000  00000000  0004841c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000024 	.word	0x20000024
 80001a8:	00000000 	.word	0x00000000
 80001ac:	0800416c 	.word	0x0800416c

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000028 	.word	0x20000028
 80001c8:	0800416c 	.word	0x0800416c

080001cc <strlen>:
 80001cc:	4603      	mov	r3, r0
 80001ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d2:	2a00      	cmp	r2, #0
 80001d4:	d1fb      	bne.n	80001ce <strlen+0x2>
 80001d6:	1a18      	subs	r0, r3, r0
 80001d8:	3801      	subs	r0, #1
 80001da:	4770      	bx	lr

080001dc <__aeabi_drsub>:
 80001dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e0:	e002      	b.n	80001e8 <__adddf3>
 80001e2:	bf00      	nop

080001e4 <__aeabi_dsub>:
 80001e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e8 <__adddf3>:
 80001e8:	b530      	push	{r4, r5, lr}
 80001ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f2:	ea94 0f05 	teq	r4, r5
 80001f6:	bf08      	it	eq
 80001f8:	ea90 0f02 	teqeq	r0, r2
 80001fc:	bf1f      	itttt	ne
 80001fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000202:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000206:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020e:	f000 80e2 	beq.w	80003d6 <__adddf3+0x1ee>
 8000212:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000216:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021a:	bfb8      	it	lt
 800021c:	426d      	neglt	r5, r5
 800021e:	dd0c      	ble.n	800023a <__adddf3+0x52>
 8000220:	442c      	add	r4, r5
 8000222:	ea80 0202 	eor.w	r2, r0, r2
 8000226:	ea81 0303 	eor.w	r3, r1, r3
 800022a:	ea82 0000 	eor.w	r0, r2, r0
 800022e:	ea83 0101 	eor.w	r1, r3, r1
 8000232:	ea80 0202 	eor.w	r2, r0, r2
 8000236:	ea81 0303 	eor.w	r3, r1, r3
 800023a:	2d36      	cmp	r5, #54	; 0x36
 800023c:	bf88      	it	hi
 800023e:	bd30      	pophi	{r4, r5, pc}
 8000240:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000244:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000248:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800024c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x70>
 8000252:	4240      	negs	r0, r0
 8000254:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000258:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800025c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000260:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x84>
 8000266:	4252      	negs	r2, r2
 8000268:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800026c:	ea94 0f05 	teq	r4, r5
 8000270:	f000 80a7 	beq.w	80003c2 <__adddf3+0x1da>
 8000274:	f1a4 0401 	sub.w	r4, r4, #1
 8000278:	f1d5 0e20 	rsbs	lr, r5, #32
 800027c:	db0d      	blt.n	800029a <__adddf3+0xb2>
 800027e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000282:	fa22 f205 	lsr.w	r2, r2, r5
 8000286:	1880      	adds	r0, r0, r2
 8000288:	f141 0100 	adc.w	r1, r1, #0
 800028c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000290:	1880      	adds	r0, r0, r2
 8000292:	fa43 f305 	asr.w	r3, r3, r5
 8000296:	4159      	adcs	r1, r3
 8000298:	e00e      	b.n	80002b8 <__adddf3+0xd0>
 800029a:	f1a5 0520 	sub.w	r5, r5, #32
 800029e:	f10e 0e20 	add.w	lr, lr, #32
 80002a2:	2a01      	cmp	r2, #1
 80002a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a8:	bf28      	it	cs
 80002aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ae:	fa43 f305 	asr.w	r3, r3, r5
 80002b2:	18c0      	adds	r0, r0, r3
 80002b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002bc:	d507      	bpl.n	80002ce <__adddf3+0xe6>
 80002be:	f04f 0e00 	mov.w	lr, #0
 80002c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ce:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d2:	d31b      	bcc.n	800030c <__adddf3+0x124>
 80002d4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d8:	d30c      	bcc.n	80002f4 <__adddf3+0x10c>
 80002da:	0849      	lsrs	r1, r1, #1
 80002dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e4:	f104 0401 	add.w	r4, r4, #1
 80002e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002ec:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f0:	f080 809a 	bcs.w	8000428 <__adddf3+0x240>
 80002f4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f8:	bf08      	it	eq
 80002fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fe:	f150 0000 	adcs.w	r0, r0, #0
 8000302:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000306:	ea41 0105 	orr.w	r1, r1, r5
 800030a:	bd30      	pop	{r4, r5, pc}
 800030c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000310:	4140      	adcs	r0, r0
 8000312:	eb41 0101 	adc.w	r1, r1, r1
 8000316:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800031a:	f1a4 0401 	sub.w	r4, r4, #1
 800031e:	d1e9      	bne.n	80002f4 <__adddf3+0x10c>
 8000320:	f091 0f00 	teq	r1, #0
 8000324:	bf04      	itt	eq
 8000326:	4601      	moveq	r1, r0
 8000328:	2000      	moveq	r0, #0
 800032a:	fab1 f381 	clz	r3, r1
 800032e:	bf08      	it	eq
 8000330:	3320      	addeq	r3, #32
 8000332:	f1a3 030b 	sub.w	r3, r3, #11
 8000336:	f1b3 0220 	subs.w	r2, r3, #32
 800033a:	da0c      	bge.n	8000356 <__adddf3+0x16e>
 800033c:	320c      	adds	r2, #12
 800033e:	dd08      	ble.n	8000352 <__adddf3+0x16a>
 8000340:	f102 0c14 	add.w	ip, r2, #20
 8000344:	f1c2 020c 	rsb	r2, r2, #12
 8000348:	fa01 f00c 	lsl.w	r0, r1, ip
 800034c:	fa21 f102 	lsr.w	r1, r1, r2
 8000350:	e00c      	b.n	800036c <__adddf3+0x184>
 8000352:	f102 0214 	add.w	r2, r2, #20
 8000356:	bfd8      	it	le
 8000358:	f1c2 0c20 	rsble	ip, r2, #32
 800035c:	fa01 f102 	lsl.w	r1, r1, r2
 8000360:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000364:	bfdc      	itt	le
 8000366:	ea41 010c 	orrle.w	r1, r1, ip
 800036a:	4090      	lslle	r0, r2
 800036c:	1ae4      	subs	r4, r4, r3
 800036e:	bfa2      	ittt	ge
 8000370:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000374:	4329      	orrge	r1, r5
 8000376:	bd30      	popge	{r4, r5, pc}
 8000378:	ea6f 0404 	mvn.w	r4, r4
 800037c:	3c1f      	subs	r4, #31
 800037e:	da1c      	bge.n	80003ba <__adddf3+0x1d2>
 8000380:	340c      	adds	r4, #12
 8000382:	dc0e      	bgt.n	80003a2 <__adddf3+0x1ba>
 8000384:	f104 0414 	add.w	r4, r4, #20
 8000388:	f1c4 0220 	rsb	r2, r4, #32
 800038c:	fa20 f004 	lsr.w	r0, r0, r4
 8000390:	fa01 f302 	lsl.w	r3, r1, r2
 8000394:	ea40 0003 	orr.w	r0, r0, r3
 8000398:	fa21 f304 	lsr.w	r3, r1, r4
 800039c:	ea45 0103 	orr.w	r1, r5, r3
 80003a0:	bd30      	pop	{r4, r5, pc}
 80003a2:	f1c4 040c 	rsb	r4, r4, #12
 80003a6:	f1c4 0220 	rsb	r2, r4, #32
 80003aa:	fa20 f002 	lsr.w	r0, r0, r2
 80003ae:	fa01 f304 	lsl.w	r3, r1, r4
 80003b2:	ea40 0003 	orr.w	r0, r0, r3
 80003b6:	4629      	mov	r1, r5
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	fa21 f004 	lsr.w	r0, r1, r4
 80003be:	4629      	mov	r1, r5
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f094 0f00 	teq	r4, #0
 80003c6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ca:	bf06      	itte	eq
 80003cc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d0:	3401      	addeq	r4, #1
 80003d2:	3d01      	subne	r5, #1
 80003d4:	e74e      	b.n	8000274 <__adddf3+0x8c>
 80003d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003da:	bf18      	it	ne
 80003dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e0:	d029      	beq.n	8000436 <__adddf3+0x24e>
 80003e2:	ea94 0f05 	teq	r4, r5
 80003e6:	bf08      	it	eq
 80003e8:	ea90 0f02 	teqeq	r0, r2
 80003ec:	d005      	beq.n	80003fa <__adddf3+0x212>
 80003ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f2:	bf04      	itt	eq
 80003f4:	4619      	moveq	r1, r3
 80003f6:	4610      	moveq	r0, r2
 80003f8:	bd30      	pop	{r4, r5, pc}
 80003fa:	ea91 0f03 	teq	r1, r3
 80003fe:	bf1e      	ittt	ne
 8000400:	2100      	movne	r1, #0
 8000402:	2000      	movne	r0, #0
 8000404:	bd30      	popne	{r4, r5, pc}
 8000406:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040a:	d105      	bne.n	8000418 <__adddf3+0x230>
 800040c:	0040      	lsls	r0, r0, #1
 800040e:	4149      	adcs	r1, r1
 8000410:	bf28      	it	cs
 8000412:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000416:	bd30      	pop	{r4, r5, pc}
 8000418:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800041c:	bf3c      	itt	cc
 800041e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000422:	bd30      	popcc	{r4, r5, pc}
 8000424:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000428:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800042c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000430:	f04f 0000 	mov.w	r0, #0
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043a:	bf1a      	itte	ne
 800043c:	4619      	movne	r1, r3
 800043e:	4610      	movne	r0, r2
 8000440:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000444:	bf1c      	itt	ne
 8000446:	460b      	movne	r3, r1
 8000448:	4602      	movne	r2, r0
 800044a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044e:	bf06      	itte	eq
 8000450:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000454:	ea91 0f03 	teqeq	r1, r3
 8000458:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	bf00      	nop

08000460 <__aeabi_ui2d>:
 8000460:	f090 0f00 	teq	r0, #0
 8000464:	bf04      	itt	eq
 8000466:	2100      	moveq	r1, #0
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000470:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000474:	f04f 0500 	mov.w	r5, #0
 8000478:	f04f 0100 	mov.w	r1, #0
 800047c:	e750      	b.n	8000320 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_i2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000494:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000498:	bf48      	it	mi
 800049a:	4240      	negmi	r0, r0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e73e      	b.n	8000320 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_f2d>:
 80004a4:	0042      	lsls	r2, r0, #1
 80004a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b2:	bf1f      	itttt	ne
 80004b4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004bc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c0:	4770      	bxne	lr
 80004c2:	f092 0f00 	teq	r2, #0
 80004c6:	bf14      	ite	ne
 80004c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004dc:	e720      	b.n	8000320 <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_ul2d>:
 80004e0:	ea50 0201 	orrs.w	r2, r0, r1
 80004e4:	bf08      	it	eq
 80004e6:	4770      	bxeq	lr
 80004e8:	b530      	push	{r4, r5, lr}
 80004ea:	f04f 0500 	mov.w	r5, #0
 80004ee:	e00a      	b.n	8000506 <__aeabi_l2d+0x16>

080004f0 <__aeabi_l2d>:
 80004f0:	ea50 0201 	orrs.w	r2, r0, r1
 80004f4:	bf08      	it	eq
 80004f6:	4770      	bxeq	lr
 80004f8:	b530      	push	{r4, r5, lr}
 80004fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fe:	d502      	bpl.n	8000506 <__aeabi_l2d+0x16>
 8000500:	4240      	negs	r0, r0
 8000502:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000506:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000512:	f43f aedc 	beq.w	80002ce <__adddf3+0xe6>
 8000516:	f04f 0203 	mov.w	r2, #3
 800051a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051e:	bf18      	it	ne
 8000520:	3203      	addne	r2, #3
 8000522:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000526:	bf18      	it	ne
 8000528:	3203      	addne	r2, #3
 800052a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052e:	f1c2 0320 	rsb	r3, r2, #32
 8000532:	fa00 fc03 	lsl.w	ip, r0, r3
 8000536:	fa20 f002 	lsr.w	r0, r0, r2
 800053a:	fa01 fe03 	lsl.w	lr, r1, r3
 800053e:	ea40 000e 	orr.w	r0, r0, lr
 8000542:	fa21 f102 	lsr.w	r1, r1, r2
 8000546:	4414      	add	r4, r2
 8000548:	e6c1      	b.n	80002ce <__adddf3+0xe6>
 800054a:	bf00      	nop

0800054c <__aeabi_dmul>:
 800054c:	b570      	push	{r4, r5, r6, lr}
 800054e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000552:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000556:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055a:	bf1d      	ittte	ne
 800055c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000560:	ea94 0f0c 	teqne	r4, ip
 8000564:	ea95 0f0c 	teqne	r5, ip
 8000568:	f000 f8de 	bleq	8000728 <__aeabi_dmul+0x1dc>
 800056c:	442c      	add	r4, r5
 800056e:	ea81 0603 	eor.w	r6, r1, r3
 8000572:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000576:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057e:	bf18      	it	ne
 8000580:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000584:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000588:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800058c:	d038      	beq.n	8000600 <__aeabi_dmul+0xb4>
 800058e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000592:	f04f 0500 	mov.w	r5, #0
 8000596:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059e:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a2:	f04f 0600 	mov.w	r6, #0
 80005a6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005aa:	f09c 0f00 	teq	ip, #0
 80005ae:	bf18      	it	ne
 80005b0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005bc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c0:	d204      	bcs.n	80005cc <__aeabi_dmul+0x80>
 80005c2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c6:	416d      	adcs	r5, r5
 80005c8:	eb46 0606 	adc.w	r6, r6, r6
 80005cc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005dc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e4:	bf88      	it	hi
 80005e6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ea:	d81e      	bhi.n	800062a <__aeabi_dmul+0xde>
 80005ec:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	bd70      	pop	{r4, r5, r6, pc}
 8000600:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000604:	ea46 0101 	orr.w	r1, r6, r1
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	ea81 0103 	eor.w	r1, r1, r3
 8000610:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000614:	bfc2      	ittt	gt
 8000616:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061e:	bd70      	popgt	{r4, r5, r6, pc}
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f04f 0e00 	mov.w	lr, #0
 8000628:	3c01      	subs	r4, #1
 800062a:	f300 80ab 	bgt.w	8000784 <__aeabi_dmul+0x238>
 800062e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000632:	bfde      	ittt	le
 8000634:	2000      	movle	r0, #0
 8000636:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063a:	bd70      	pople	{r4, r5, r6, pc}
 800063c:	f1c4 0400 	rsb	r4, r4, #0
 8000640:	3c20      	subs	r4, #32
 8000642:	da35      	bge.n	80006b0 <__aeabi_dmul+0x164>
 8000644:	340c      	adds	r4, #12
 8000646:	dc1b      	bgt.n	8000680 <__aeabi_dmul+0x134>
 8000648:	f104 0414 	add.w	r4, r4, #20
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f305 	lsl.w	r3, r0, r5
 8000654:	fa20 f004 	lsr.w	r0, r0, r4
 8000658:	fa01 f205 	lsl.w	r2, r1, r5
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000668:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800066c:	fa21 f604 	lsr.w	r6, r1, r4
 8000670:	eb42 0106 	adc.w	r1, r2, r6
 8000674:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000678:	bf08      	it	eq
 800067a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f1c4 040c 	rsb	r4, r4, #12
 8000684:	f1c4 0520 	rsb	r5, r4, #32
 8000688:	fa00 f304 	lsl.w	r3, r0, r4
 800068c:	fa20 f005 	lsr.w	r0, r0, r5
 8000690:	fa01 f204 	lsl.w	r2, r1, r4
 8000694:	ea40 0002 	orr.w	r0, r0, r2
 8000698:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	f141 0100 	adc.w	r1, r1, #0
 80006a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a8:	bf08      	it	eq
 80006aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ae:	bd70      	pop	{r4, r5, r6, pc}
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f205 	lsl.w	r2, r0, r5
 80006b8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006bc:	fa20 f304 	lsr.w	r3, r0, r4
 80006c0:	fa01 f205 	lsl.w	r2, r1, r5
 80006c4:	ea43 0302 	orr.w	r3, r3, r2
 80006c8:	fa21 f004 	lsr.w	r0, r1, r4
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	fa21 f204 	lsr.w	r2, r1, r4
 80006d4:	ea20 0002 	bic.w	r0, r0, r2
 80006d8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e0:	bf08      	it	eq
 80006e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e6:	bd70      	pop	{r4, r5, r6, pc}
 80006e8:	f094 0f00 	teq	r4, #0
 80006ec:	d10f      	bne.n	800070e <__aeabi_dmul+0x1c2>
 80006ee:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f2:	0040      	lsls	r0, r0, #1
 80006f4:	eb41 0101 	adc.w	r1, r1, r1
 80006f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006fc:	bf08      	it	eq
 80006fe:	3c01      	subeq	r4, #1
 8000700:	d0f7      	beq.n	80006f2 <__aeabi_dmul+0x1a6>
 8000702:	ea41 0106 	orr.w	r1, r1, r6
 8000706:	f095 0f00 	teq	r5, #0
 800070a:	bf18      	it	ne
 800070c:	4770      	bxne	lr
 800070e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000712:	0052      	lsls	r2, r2, #1
 8000714:	eb43 0303 	adc.w	r3, r3, r3
 8000718:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800071c:	bf08      	it	eq
 800071e:	3d01      	subeq	r5, #1
 8000720:	d0f7      	beq.n	8000712 <__aeabi_dmul+0x1c6>
 8000722:	ea43 0306 	orr.w	r3, r3, r6
 8000726:	4770      	bx	lr
 8000728:	ea94 0f0c 	teq	r4, ip
 800072c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000730:	bf18      	it	ne
 8000732:	ea95 0f0c 	teqne	r5, ip
 8000736:	d00c      	beq.n	8000752 <__aeabi_dmul+0x206>
 8000738:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800073c:	bf18      	it	ne
 800073e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000742:	d1d1      	bne.n	80006e8 <__aeabi_dmul+0x19c>
 8000744:	ea81 0103 	eor.w	r1, r1, r3
 8000748:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000756:	bf06      	itte	eq
 8000758:	4610      	moveq	r0, r2
 800075a:	4619      	moveq	r1, r3
 800075c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000760:	d019      	beq.n	8000796 <__aeabi_dmul+0x24a>
 8000762:	ea94 0f0c 	teq	r4, ip
 8000766:	d102      	bne.n	800076e <__aeabi_dmul+0x222>
 8000768:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800076c:	d113      	bne.n	8000796 <__aeabi_dmul+0x24a>
 800076e:	ea95 0f0c 	teq	r5, ip
 8000772:	d105      	bne.n	8000780 <__aeabi_dmul+0x234>
 8000774:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000778:	bf1c      	itt	ne
 800077a:	4610      	movne	r0, r2
 800077c:	4619      	movne	r1, r3
 800077e:	d10a      	bne.n	8000796 <__aeabi_dmul+0x24a>
 8000780:	ea81 0103 	eor.w	r1, r1, r3
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079e:	bd70      	pop	{r4, r5, r6, pc}

080007a0 <__aeabi_ddiv>:
 80007a0:	b570      	push	{r4, r5, r6, lr}
 80007a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ae:	bf1d      	ittte	ne
 80007b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b4:	ea94 0f0c 	teqne	r4, ip
 80007b8:	ea95 0f0c 	teqne	r5, ip
 80007bc:	f000 f8a7 	bleq	800090e <__aeabi_ddiv+0x16e>
 80007c0:	eba4 0405 	sub.w	r4, r4, r5
 80007c4:	ea81 0e03 	eor.w	lr, r1, r3
 80007c8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d0:	f000 8088 	beq.w	80008e4 <__aeabi_ddiv+0x144>
 80007d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007dc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007ec:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f8:	429d      	cmp	r5, r3
 80007fa:	bf08      	it	eq
 80007fc:	4296      	cmpeq	r6, r2
 80007fe:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000802:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000806:	d202      	bcs.n	800080e <__aeabi_ddiv+0x6e>
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	1ab6      	subs	r6, r6, r2
 8000810:	eb65 0503 	sbc.w	r5, r5, r3
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000822:	ebb6 0e02 	subs.w	lr, r6, r2
 8000826:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082a:	bf22      	ittt	cs
 800082c:	1ab6      	subcs	r6, r6, r2
 800082e:	4675      	movcs	r5, lr
 8000830:	ea40 000c 	orrcs.w	r0, r0, ip
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	ebb6 0e02 	subs.w	lr, r6, r2
 8000856:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085a:	bf22      	ittt	cs
 800085c:	1ab6      	subcs	r6, r6, r2
 800085e:	4675      	movcs	r5, lr
 8000860:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	ebb6 0e02 	subs.w	lr, r6, r2
 800086e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000872:	bf22      	ittt	cs
 8000874:	1ab6      	subcs	r6, r6, r2
 8000876:	4675      	movcs	r5, lr
 8000878:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800087c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000880:	d018      	beq.n	80008b4 <__aeabi_ddiv+0x114>
 8000882:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000886:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000892:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000896:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089e:	d1c0      	bne.n	8000822 <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	d10b      	bne.n	80008be <__aeabi_ddiv+0x11e>
 80008a6:	ea41 0100 	orr.w	r1, r1, r0
 80008aa:	f04f 0000 	mov.w	r0, #0
 80008ae:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b2:	e7b6      	b.n	8000822 <__aeabi_ddiv+0x82>
 80008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b8:	bf04      	itt	eq
 80008ba:	4301      	orreq	r1, r0
 80008bc:	2000      	moveq	r0, #0
 80008be:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c2:	bf88      	it	hi
 80008c4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c8:	f63f aeaf 	bhi.w	800062a <__aeabi_dmul+0xde>
 80008cc:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d0:	bf04      	itt	eq
 80008d2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008da:	f150 0000 	adcs.w	r0, r0, #0
 80008de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e2:	bd70      	pop	{r4, r5, r6, pc}
 80008e4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008ec:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f0:	bfc2      	ittt	gt
 80008f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fa:	bd70      	popgt	{r4, r5, r6, pc}
 80008fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000900:	f04f 0e00 	mov.w	lr, #0
 8000904:	3c01      	subs	r4, #1
 8000906:	e690      	b.n	800062a <__aeabi_dmul+0xde>
 8000908:	ea45 0e06 	orr.w	lr, r5, r6
 800090c:	e68d      	b.n	800062a <__aeabi_dmul+0xde>
 800090e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000912:	ea94 0f0c 	teq	r4, ip
 8000916:	bf08      	it	eq
 8000918:	ea95 0f0c 	teqeq	r5, ip
 800091c:	f43f af3b 	beq.w	8000796 <__aeabi_dmul+0x24a>
 8000920:	ea94 0f0c 	teq	r4, ip
 8000924:	d10a      	bne.n	800093c <__aeabi_ddiv+0x19c>
 8000926:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092a:	f47f af34 	bne.w	8000796 <__aeabi_dmul+0x24a>
 800092e:	ea95 0f0c 	teq	r5, ip
 8000932:	f47f af25 	bne.w	8000780 <__aeabi_dmul+0x234>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e72c      	b.n	8000796 <__aeabi_dmul+0x24a>
 800093c:	ea95 0f0c 	teq	r5, ip
 8000940:	d106      	bne.n	8000950 <__aeabi_ddiv+0x1b0>
 8000942:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000946:	f43f aefd 	beq.w	8000744 <__aeabi_dmul+0x1f8>
 800094a:	4610      	mov	r0, r2
 800094c:	4619      	mov	r1, r3
 800094e:	e722      	b.n	8000796 <__aeabi_dmul+0x24a>
 8000950:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000954:	bf18      	it	ne
 8000956:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095a:	f47f aec5 	bne.w	80006e8 <__aeabi_dmul+0x19c>
 800095e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000962:	f47f af0d 	bne.w	8000780 <__aeabi_dmul+0x234>
 8000966:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096a:	f47f aeeb 	bne.w	8000744 <__aeabi_dmul+0x1f8>
 800096e:	e712      	b.n	8000796 <__aeabi_dmul+0x24a>

08000970 <__aeabi_d2f>:
 8000970:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000974:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000978:	bf24      	itt	cs
 800097a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800097e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000982:	d90d      	bls.n	80009a0 <__aeabi_d2f+0x30>
 8000984:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000988:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800098c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000990:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000994:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000998:	bf08      	it	eq
 800099a:	f020 0001 	biceq.w	r0, r0, #1
 800099e:	4770      	bx	lr
 80009a0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009a4:	d121      	bne.n	80009ea <__aeabi_d2f+0x7a>
 80009a6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009aa:	bfbc      	itt	lt
 80009ac:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009b0:	4770      	bxlt	lr
 80009b2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ba:	f1c2 0218 	rsb	r2, r2, #24
 80009be:	f1c2 0c20 	rsb	ip, r2, #32
 80009c2:	fa10 f30c 	lsls.w	r3, r0, ip
 80009c6:	fa20 f002 	lsr.w	r0, r0, r2
 80009ca:	bf18      	it	ne
 80009cc:	f040 0001 	orrne.w	r0, r0, #1
 80009d0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009d8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009dc:	ea40 000c 	orr.w	r0, r0, ip
 80009e0:	fa23 f302 	lsr.w	r3, r3, r2
 80009e4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009e8:	e7cc      	b.n	8000984 <__aeabi_d2f+0x14>
 80009ea:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009ee:	d107      	bne.n	8000a00 <__aeabi_d2f+0x90>
 80009f0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f4:	bf1e      	ittt	ne
 80009f6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009fa:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009fe:	4770      	bxne	lr
 8000a00:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a04:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop

08000a10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  uwTick++;
 8000a14:	4b04      	ldr	r3, [pc, #16]	; (8000a28 <HAL_IncTick+0x18>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	4a03      	ldr	r2, [pc, #12]	; (8000a28 <HAL_IncTick+0x18>)
 8000a1c:	6013      	str	r3, [r2, #0]
}
 8000a1e:	bf00      	nop
 8000a20:	46bd      	mov	sp, r7
 8000a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a26:	4770      	bx	lr
 8000a28:	20000040 	.word	0x20000040

08000a2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim: TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	691b      	ldr	r3, [r3, #16]
 8000a3a:	f003 0302 	and.w	r3, r3, #2
 8000a3e:	2b02      	cmp	r3, #2
 8000a40:	d122      	bne.n	8000a88 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	68db      	ldr	r3, [r3, #12]
 8000a48:	f003 0302 	and.w	r3, r3, #2
 8000a4c:	2b02      	cmp	r3, #2
 8000a4e:	d11b      	bne.n	8000a88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	f06f 0202 	mvn.w	r2, #2
 8000a58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	699b      	ldr	r3, [r3, #24]
 8000a66:	f003 0303 	and.w	r3, r3, #3
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d003      	beq.n	8000a76 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8000a6e:	6878      	ldr	r0, [r7, #4]
 8000a70:	f000 f8ee 	bl	8000c50 <HAL_TIM_IC_CaptureCallback>
 8000a74:	e005      	b.n	8000a82 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000a76:	6878      	ldr	r0, [r7, #4]
 8000a78:	f000 f8e0 	bl	8000c3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000a7c:	6878      	ldr	r0, [r7, #4]
 8000a7e:	f000 f8f1 	bl	8000c64 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	2200      	movs	r2, #0
 8000a86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	691b      	ldr	r3, [r3, #16]
 8000a8e:	f003 0304 	and.w	r3, r3, #4
 8000a92:	2b04      	cmp	r3, #4
 8000a94:	d122      	bne.n	8000adc <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	68db      	ldr	r3, [r3, #12]
 8000a9c:	f003 0304 	and.w	r3, r3, #4
 8000aa0:	2b04      	cmp	r3, #4
 8000aa2:	d11b      	bne.n	8000adc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f06f 0204 	mvn.w	r2, #4
 8000aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	2202      	movs	r2, #2
 8000ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	699b      	ldr	r3, [r3, #24]
 8000aba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d003      	beq.n	8000aca <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000ac2:	6878      	ldr	r0, [r7, #4]
 8000ac4:	f000 f8c4 	bl	8000c50 <HAL_TIM_IC_CaptureCallback>
 8000ac8:	e005      	b.n	8000ad6 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000aca:	6878      	ldr	r0, [r7, #4]
 8000acc:	f000 f8b6 	bl	8000c3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000ad0:	6878      	ldr	r0, [r7, #4]
 8000ad2:	f000 f8c7 	bl	8000c64 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	2200      	movs	r2, #0
 8000ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	691b      	ldr	r3, [r3, #16]
 8000ae2:	f003 0308 	and.w	r3, r3, #8
 8000ae6:	2b08      	cmp	r3, #8
 8000ae8:	d122      	bne.n	8000b30 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	f003 0308 	and.w	r3, r3, #8
 8000af4:	2b08      	cmp	r3, #8
 8000af6:	d11b      	bne.n	8000b30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f06f 0208 	mvn.w	r2, #8
 8000b00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	2204      	movs	r2, #4
 8000b06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	69db      	ldr	r3, [r3, #28]
 8000b0e:	f003 0303 	and.w	r3, r3, #3
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d003      	beq.n	8000b1e <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000b16:	6878      	ldr	r0, [r7, #4]
 8000b18:	f000 f89a 	bl	8000c50 <HAL_TIM_IC_CaptureCallback>
 8000b1c:	e005      	b.n	8000b2a <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000b1e:	6878      	ldr	r0, [r7, #4]
 8000b20:	f000 f88c 	bl	8000c3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f000 f89d 	bl	8000c64 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	691b      	ldr	r3, [r3, #16]
 8000b36:	f003 0310 	and.w	r3, r3, #16
 8000b3a:	2b10      	cmp	r3, #16
 8000b3c:	d122      	bne.n	8000b84 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	68db      	ldr	r3, [r3, #12]
 8000b44:	f003 0310 	and.w	r3, r3, #16
 8000b48:	2b10      	cmp	r3, #16
 8000b4a:	d11b      	bne.n	8000b84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	f06f 0210 	mvn.w	r2, #16
 8000b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2208      	movs	r2, #8
 8000b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	69db      	ldr	r3, [r3, #28]
 8000b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d003      	beq.n	8000b72 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f000 f870 	bl	8000c50 <HAL_TIM_IC_CaptureCallback>
 8000b70:	e005      	b.n	8000b7e <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000b72:	6878      	ldr	r0, [r7, #4]
 8000b74:	f000 f862 	bl	8000c3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	f000 f873 	bl	8000c64 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2200      	movs	r2, #0
 8000b82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	691b      	ldr	r3, [r3, #16]
 8000b8a:	f003 0301 	and.w	r3, r3, #1
 8000b8e:	2b01      	cmp	r3, #1
 8000b90:	d10e      	bne.n	8000bb0 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	68db      	ldr	r3, [r3, #12]
 8000b98:	f003 0301 	and.w	r3, r3, #1
 8000b9c:	2b01      	cmp	r3, #1
 8000b9e:	d107      	bne.n	8000bb0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	f06f 0201 	mvn.w	r2, #1
 8000ba8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f000 f882 	bl	8000cb4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	691b      	ldr	r3, [r3, #16]
 8000bb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bba:	2b80      	cmp	r3, #128	; 0x80
 8000bbc:	d10e      	bne.n	8000bdc <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	68db      	ldr	r3, [r3, #12]
 8000bc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bc8:	2b80      	cmp	r3, #128	; 0x80
 8000bca:	d107      	bne.n	8000bdc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000bd4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000bd6:	6878      	ldr	r0, [r7, #4]
 8000bd8:	f000 f862 	bl	8000ca0 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	691b      	ldr	r3, [r3, #16]
 8000be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000be6:	2b40      	cmp	r3, #64	; 0x40
 8000be8:	d10e      	bne.n	8000c08 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bf4:	2b40      	cmp	r3, #64	; 0x40
 8000bf6:	d107      	bne.n	8000c08 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000c00:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000c02:	6878      	ldr	r0, [r7, #4]
 8000c04:	f000 f838 	bl	8000c78 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	691b      	ldr	r3, [r3, #16]
 8000c0e:	f003 0320 	and.w	r3, r3, #32
 8000c12:	2b20      	cmp	r3, #32
 8000c14:	d10e      	bne.n	8000c34 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	68db      	ldr	r3, [r3, #12]
 8000c1c:	f003 0320 	and.w	r3, r3, #32
 8000c20:	2b20      	cmp	r3, #32
 8000c22:	d107      	bne.n	8000c34 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f06f 0220 	mvn.w	r2, #32
 8000c2c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8000c2e:	6878      	ldr	r0, [r7, #4]
 8000c30:	f000 f82c 	bl	8000c8c <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8000c34:	bf00      	nop
 8000c36:	3708      	adds	r7, #8
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8000c44:	bf00      	nop
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr

08000c50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8000c58:	bf00      	nop
 8000c5a:	370c      	adds	r7, #12
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr

08000c64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8000c6c:	bf00      	nop
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr

08000c78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8000c80:	bf00      	nop
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8000c94:	bf00      	nop
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr

08000ca0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8000ca8:	bf00      	nop
 8000caa:	370c      	adds	r7, #12
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr

08000cb4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  HAL_IncTick();
 8000cbc:	f7ff fea8 	bl	8000a10 <HAL_IncTick>
}
 8000cc0:	bf00      	nop
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <TIM6_DAC_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIM6_DAC_IRQHandler(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle);
 8000ccc:	4802      	ldr	r0, [pc, #8]	; (8000cd8 <TIM6_DAC_IRQHandler+0x10>)
 8000cce:	f7ff fead 	bl	8000a2c <HAL_TIM_IRQHandler>
}
 8000cd2:	bf00      	nop
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	20000044 	.word	0x20000044

08000cdc <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000ce4:	4905      	ldr	r1, [pc, #20]	; (8000cfc <LL_EXTI_EnableIT_0_31+0x20>)
 8000ce6:	4b05      	ldr	r3, [pc, #20]	; (8000cfc <LL_EXTI_EnableIT_0_31+0x20>)
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	600b      	str	r3, [r1, #0]
}
 8000cf0:	bf00      	nop
 8000cf2:	370c      	adds	r7, #12
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	40010400 	.word	0x40010400

08000d00 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000d08:	4905      	ldr	r1, [pc, #20]	; (8000d20 <LL_EXTI_EnableIT_32_63+0x20>)
 8000d0a:	4b05      	ldr	r3, [pc, #20]	; (8000d20 <LL_EXTI_EnableIT_32_63+0x20>)
 8000d0c:	6a1a      	ldr	r2, [r3, #32]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	620b      	str	r3, [r1, #32]
}
 8000d14:	bf00      	nop
 8000d16:	370c      	adds	r7, #12
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr
 8000d20:	40010400 	.word	0x40010400

08000d24 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8000d2c:	4906      	ldr	r1, [pc, #24]	; (8000d48 <LL_EXTI_DisableIT_0_31+0x24>)
 8000d2e:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <LL_EXTI_DisableIT_0_31+0x24>)
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	43db      	mvns	r3, r3
 8000d36:	4013      	ands	r3, r2
 8000d38:	600b      	str	r3, [r1, #0]
}
 8000d3a:	bf00      	nop
 8000d3c:	370c      	adds	r7, #12
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	40010400 	.word	0x40010400

08000d4c <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8000d54:	4906      	ldr	r1, [pc, #24]	; (8000d70 <LL_EXTI_DisableIT_32_63+0x24>)
 8000d56:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <LL_EXTI_DisableIT_32_63+0x24>)
 8000d58:	6a1a      	ldr	r2, [r3, #32]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	43db      	mvns	r3, r3
 8000d5e:	4013      	ands	r3, r2
 8000d60:	620b      	str	r3, [r1, #32]
}
 8000d62:	bf00      	nop
 8000d64:	370c      	adds	r7, #12
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	40010400 	.word	0x40010400

08000d74 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8000d7c:	4905      	ldr	r1, [pc, #20]	; (8000d94 <LL_EXTI_EnableEvent_0_31+0x20>)
 8000d7e:	4b05      	ldr	r3, [pc, #20]	; (8000d94 <LL_EXTI_EnableEvent_0_31+0x20>)
 8000d80:	685a      	ldr	r2, [r3, #4]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	604b      	str	r3, [r1, #4]

}
 8000d88:	bf00      	nop
 8000d8a:	370c      	adds	r7, #12
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr
 8000d94:	40010400 	.word	0x40010400

08000d98 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8000da0:	4905      	ldr	r1, [pc, #20]	; (8000db8 <LL_EXTI_EnableEvent_32_63+0x20>)
 8000da2:	4b05      	ldr	r3, [pc, #20]	; (8000db8 <LL_EXTI_EnableEvent_32_63+0x20>)
 8000da4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4313      	orrs	r3, r2
 8000daa:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000dac:	bf00      	nop
 8000dae:	370c      	adds	r7, #12
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr
 8000db8:	40010400 	.word	0x40010400

08000dbc <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8000dc4:	4906      	ldr	r1, [pc, #24]	; (8000de0 <LL_EXTI_DisableEvent_0_31+0x24>)
 8000dc6:	4b06      	ldr	r3, [pc, #24]	; (8000de0 <LL_EXTI_DisableEvent_0_31+0x24>)
 8000dc8:	685a      	ldr	r2, [r3, #4]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	4013      	ands	r3, r2
 8000dd0:	604b      	str	r3, [r1, #4]
}
 8000dd2:	bf00      	nop
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	40010400 	.word	0x40010400

08000de4 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8000dec:	4906      	ldr	r1, [pc, #24]	; (8000e08 <LL_EXTI_DisableEvent_32_63+0x24>)
 8000dee:	4b06      	ldr	r3, [pc, #24]	; (8000e08 <LL_EXTI_DisableEvent_32_63+0x24>)
 8000df0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	43db      	mvns	r3, r3
 8000df6:	4013      	ands	r3, r2
 8000df8:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	40010400 	.word	0x40010400

08000e0c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8000e14:	4905      	ldr	r1, [pc, #20]	; (8000e2c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000e16:	4b05      	ldr	r3, [pc, #20]	; (8000e2c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8000e18:	689a      	ldr	r2, [r3, #8]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	608b      	str	r3, [r1, #8]

}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr
 8000e2c:	40010400 	.word	0x40010400

08000e30 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b083      	sub	sp, #12
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8000e38:	4905      	ldr	r1, [pc, #20]	; (8000e50 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8000e3a:	4b05      	ldr	r3, [pc, #20]	; (8000e50 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8000e3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4313      	orrs	r3, r2
 8000e42:	628b      	str	r3, [r1, #40]	; 0x28
}
 8000e44:	bf00      	nop
 8000e46:	370c      	adds	r7, #12
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	40010400 	.word	0x40010400

08000e54 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b083      	sub	sp, #12
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8000e5c:	4906      	ldr	r1, [pc, #24]	; (8000e78 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000e5e:	4b06      	ldr	r3, [pc, #24]	; (8000e78 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8000e60:	689a      	ldr	r2, [r3, #8]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	43db      	mvns	r3, r3
 8000e66:	4013      	ands	r3, r2
 8000e68:	608b      	str	r3, [r1, #8]

}
 8000e6a:	bf00      	nop
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	40010400 	.word	0x40010400

08000e7c <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8000e84:	4906      	ldr	r1, [pc, #24]	; (8000ea0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8000e86:	4b06      	ldr	r3, [pc, #24]	; (8000ea0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8000e88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	43db      	mvns	r3, r3
 8000e8e:	4013      	ands	r3, r2
 8000e90:	628b      	str	r3, [r1, #40]	; 0x28
}
 8000e92:	bf00      	nop
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	40010400 	.word	0x40010400

08000ea4 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8000eac:	4905      	ldr	r1, [pc, #20]	; (8000ec4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000eae:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8000eb0:	68da      	ldr	r2, [r3, #12]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	60cb      	str	r3, [r1, #12]
}
 8000eb8:	bf00      	nop
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	40010400 	.word	0x40010400

08000ec8 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8000ed0:	4905      	ldr	r1, [pc, #20]	; (8000ee8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8000ed2:	4b05      	ldr	r3, [pc, #20]	; (8000ee8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8000ed4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000edc:	bf00      	nop
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr
 8000ee8:	40010400 	.word	0x40010400

08000eec <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8000ef4:	4906      	ldr	r1, [pc, #24]	; (8000f10 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8000ef6:	4b06      	ldr	r3, [pc, #24]	; (8000f10 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8000ef8:	68da      	ldr	r2, [r3, #12]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	43db      	mvns	r3, r3
 8000efe:	4013      	ands	r3, r2
 8000f00:	60cb      	str	r3, [r1, #12]
}
 8000f02:	bf00      	nop
 8000f04:	370c      	adds	r7, #12
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	40010400 	.word	0x40010400

08000f14 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_37
  *         @arg @ref LL_EXTI_LINE_38
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8000f1c:	4906      	ldr	r1, [pc, #24]	; (8000f38 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8000f1e:	4b06      	ldr	r3, [pc, #24]	; (8000f38 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8000f20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	43db      	mvns	r3, r3
 8000f26:	4013      	ands	r3, r2
 8000f28:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	40010400 	.word	0x40010400

08000f3c <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8000f44:	2301      	movs	r3, #1
 8000f46:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	7a1b      	ldrb	r3, [r3, #8]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	f000 80c1 	beq.w	80010d4 <LL_EXTI_Init+0x198>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d05b      	beq.n	8001012 <LL_EXTI_Init+0xd6>
    {
      switch (EXTI_InitStruct->Mode)
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	7a5b      	ldrb	r3, [r3, #9]
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d00e      	beq.n	8000f80 <LL_EXTI_Init+0x44>
 8000f62:	2b02      	cmp	r3, #2
 8000f64:	d017      	beq.n	8000f96 <LL_EXTI_Init+0x5a>
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d120      	bne.n	8000fac <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff ff24 	bl	8000dbc <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f7ff feaf 	bl	8000cdc <LL_EXTI_EnableIT_0_31>
          break;
 8000f7e:	e018      	b.n	8000fb2 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff fecd 	bl	8000d24 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f7ff fef0 	bl	8000d74 <LL_EXTI_EnableEvent_0_31>
          break;
 8000f94:	e00d      	b.n	8000fb2 <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f7ff fe9e 	bl	8000cdc <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff fee5 	bl	8000d74 <LL_EXTI_EnableEvent_0_31>
          break;
 8000faa:	e002      	b.n	8000fb2 <LL_EXTI_Init+0x76>
        default:
          status = ERROR;
 8000fac:	2300      	movs	r3, #0
 8000fae:	73fb      	strb	r3, [r7, #15]
          break;
 8000fb0:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	7a9b      	ldrb	r3, [r3, #10]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d02b      	beq.n	8001012 <LL_EXTI_Init+0xd6>
      {
        switch (EXTI_InitStruct->Trigger)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	7a9b      	ldrb	r3, [r3, #10]
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d00e      	beq.n	8000fe0 <LL_EXTI_Init+0xa4>
 8000fc2:	2b03      	cmp	r3, #3
 8000fc4:	d017      	beq.n	8000ff6 <LL_EXTI_Init+0xba>
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d120      	bne.n	800100c <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff ff8c 	bl	8000eec <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff ff17 	bl	8000e0c <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8000fde:	e018      	b.n	8001012 <LL_EXTI_Init+0xd6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f7ff ff35 	bl	8000e54 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff ff58 	bl	8000ea4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8000ff4:	e00d      	b.n	8001012 <LL_EXTI_Init+0xd6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff ff06 	bl	8000e0c <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff ff4d 	bl	8000ea4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800100a:	e002      	b.n	8001012 <LL_EXTI_Init+0xd6>
          default:
            status = ERROR;
 800100c:	2300      	movs	r3, #0
 800100e:	73fb      	strb	r3, [r7, #15]
            break;
 8001010:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d070      	beq.n	80010fc <LL_EXTI_Init+0x1c0>
    {
      switch (EXTI_InitStruct->Mode)
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	7a5b      	ldrb	r3, [r3, #9]
 800101e:	2b01      	cmp	r3, #1
 8001020:	d00e      	beq.n	8001040 <LL_EXTI_Init+0x104>
 8001022:	2b02      	cmp	r3, #2
 8001024:	d017      	beq.n	8001056 <LL_EXTI_Init+0x11a>
 8001026:	2b00      	cmp	r3, #0
 8001028:	d120      	bne.n	800106c <LL_EXTI_Init+0x130>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff fed8 	bl	8000de4 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff fe61 	bl	8000d00 <LL_EXTI_EnableIT_32_63>
          break;
 800103e:	e018      	b.n	8001072 <LL_EXTI_Init+0x136>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff fe81 	bl	8000d4c <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff fea2 	bl	8000d98 <LL_EXTI_EnableEvent_32_63>
          break;
 8001054:	e00d      	b.n	8001072 <LL_EXTI_Init+0x136>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fe50 	bl	8000d00 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fe97 	bl	8000d98 <LL_EXTI_EnableEvent_32_63>
          break;
 800106a:	e002      	b.n	8001072 <LL_EXTI_Init+0x136>
        default:
          status = ERROR;
 800106c:	2300      	movs	r3, #0
 800106e:	73fb      	strb	r3, [r7, #15]
          break;
 8001070:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	7a9b      	ldrb	r3, [r3, #10]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d040      	beq.n	80010fc <LL_EXTI_Init+0x1c0>
      {
        switch (EXTI_InitStruct->Trigger)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	7a9b      	ldrb	r3, [r3, #10]
 800107e:	2b02      	cmp	r3, #2
 8001080:	d00e      	beq.n	80010a0 <LL_EXTI_Init+0x164>
 8001082:	2b03      	cmp	r3, #3
 8001084:	d017      	beq.n	80010b6 <LL_EXTI_Init+0x17a>
 8001086:	2b01      	cmp	r3, #1
 8001088:	d120      	bne.n	80010cc <LL_EXTI_Init+0x190>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff ff40 	bl	8000f14 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff fec9 	bl	8000e30 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800109e:	e02d      	b.n	80010fc <LL_EXTI_Init+0x1c0>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff fee9 	bl	8000e7c <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff ff0a 	bl	8000ec8 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80010b4:	e022      	b.n	80010fc <LL_EXTI_Init+0x1c0>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff feb8 	bl	8000e30 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff feff 	bl	8000ec8 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 80010ca:	e017      	b.n	80010fc <LL_EXTI_Init+0x1c0>
          default:
            status = ERROR;
 80010cc:	2300      	movs	r3, #0
 80010ce:	73fb      	strb	r3, [r7, #15]
            break;
 80010d0:	bf00      	nop
 80010d2:	e013      	b.n	80010fc <LL_EXTI_Init+0x1c0>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fe23 	bl	8000d24 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff fe6a 	bl	8000dbc <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff fe2d 	bl	8000d4c <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff fe74 	bl	8000de4 <LL_EXTI_DisableEvent_32_63>
  }
  return status;
 80010fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3710      	adds	r7, #16
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <LL_I2C_Enable>:
  * @rmtoll CR1          PE            LL_I2C_Enable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
{
 8001106:	b480      	push	{r7}
 8001108:	b083      	sub	sp, #12
 800110a:	af00      	add	r7, sp, #0
 800110c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f043 0201 	orr.w	r2, r3, #1
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	601a      	str	r2, [r3, #0]
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr

08001126 <LL_I2C_Disable>:
  * @rmtoll CR1          PE            LL_I2C_Disable
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
{
 8001126:	b480      	push	{r7}
 8001128:	b083      	sub	sp, #12
 800112a:	af00      	add	r7, sp, #0
 800112c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f023 0201 	bic.w	r2, r3, #1
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	601a      	str	r2, [r3, #0]
}
 800113a:	bf00      	nop
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr

08001146 <LL_I2C_ConfigFilters>:
  *         This parameter is used to configure the digital noise filter on SDA and SCL input.
  *         The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)
{
 8001146:	b480      	push	{r7}
 8001148:	b085      	sub	sp, #20
 800114a:	af00      	add	r7, sp, #0
 800114c:	60f8      	str	r0, [r7, #12]
 800114e:	60b9      	str	r1, [r7, #8]
 8001150:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	0219      	lsls	r1, r3, #8
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	430b      	orrs	r3, r1
 8001162:	431a      	orrs	r2, r3
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	601a      	str	r2, [r3, #0]
}
 8001168:	bf00      	nop
 800116a:	3714      	adds	r7, #20
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <LL_I2C_SetOwnAddress1>:
  *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
  *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)
{
 8001174:	b480      	push	{r7}
 8001176:	b085      	sub	sp, #20
 8001178:	af00      	add	r7, sp, #0
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001188:	f023 0307 	bic.w	r3, r3, #7
 800118c:	68b9      	ldr	r1, [r7, #8]
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	430a      	orrs	r2, r1
 8001192:	431a      	orrs	r2, r3
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	609a      	str	r2, [r3, #8]
}
 8001198:	bf00      	nop
 800119a:	3714      	adds	r7, #20
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <LL_I2C_EnableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_EnableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	609a      	str	r2, [r3, #8]
}
 80011b8:	bf00      	nop
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr

080011c4 <LL_I2C_DisableOwnAddress1>:
  * @rmtoll OAR1         OA1EN         LL_I2C_DisableOwnAddress1
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	689b      	ldr	r3, [r3, #8]
 80011d0:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	609a      	str	r2, [r3, #8]
}
 80011d8:	bf00      	nop
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <LL_I2C_SetTiming>:
  * @param  Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF.
  * @note   This parameter is computed with the STM32CubeMX Tool.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	683a      	ldr	r2, [r7, #0]
 80011f2:	611a      	str	r2, [r3, #16]
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	431a      	orrs	r2, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	601a      	str	r2, [r3, #0]
}
 800121a:	bf00      	nop
 800121c:	370c      	adds	r7, #12
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr

08001226 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8001226:	b480      	push	{r7}
 8001228:	b083      	sub	sp, #12
 800122a:	af00      	add	r7, sp, #0
 800122c:	6078      	str	r0, [r7, #4]
 800122e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	431a      	orrs	r2, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	605a      	str	r2, [r3, #4]
}
 8001240:	bf00      	nop
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f7ff ff65 	bl	8001126 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	6899      	ldr	r1, [r3, #8]
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	461a      	mov	r2, r3
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f7ff ff6d 	bl	8001146 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	4619      	mov	r1, r3
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f7ff ffb6 	bl	80011e4 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f7ff ff44 	bl	8001106 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f7ff ffa0 	bl	80011c4 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	6919      	ldr	r1, [r3, #16]
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	461a      	mov	r2, r3
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f7ff ff70 	bl	8001174 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	691b      	ldr	r3, [r3, #16]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d002      	beq.n	80012a2 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff ff81 	bl	80011a4 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4619      	mov	r1, r3
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff ffa9 	bl	8001200 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	695b      	ldr	r3, [r3, #20]
 80012b2:	4619      	mov	r1, r3
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f7ff ffb6 	bl	8001226 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 80012ba:	2301      	movs	r3, #1
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80012c8:	4b07      	ldr	r3, [pc, #28]	; (80012e8 <LL_RCC_HSI_IsReady+0x24>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012d4:	bf0c      	ite	eq
 80012d6:	2301      	moveq	r3, #1
 80012d8:	2300      	movne	r3, #0
 80012da:	b2db      	uxtb	r3, r3
}
 80012dc:	4618      	mov	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	40021000 	.word	0x40021000

080012ec <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 80012f0:	4b07      	ldr	r3, [pc, #28]	; (8001310 <LL_RCC_LSE_IsReady+0x24>)
 80012f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80012f6:	f003 0302 	and.w	r3, r3, #2
 80012fa:	2b02      	cmp	r3, #2
 80012fc:	bf0c      	ite	eq
 80012fe:	2301      	moveq	r3, #1
 8001300:	2300      	movne	r3, #0
 8001302:	b2db      	uxtb	r3, r3
}
 8001304:	4618      	mov	r0, r3
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	40021000 	.word	0x40021000

08001314 <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL));
 8001318:	4b06      	ldr	r3, [pc, #24]	; (8001334 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0308 	and.w	r3, r3, #8
 8001320:	2b08      	cmp	r3, #8
 8001322:	bf0c      	ite	eq
 8001324:	2301      	moveq	r3, #1
 8001326:	2300      	movne	r3, #0
 8001328:	b2db      	uxtb	r3, r3
}
 800132a:	4618      	mov	r0, r3
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	40021000 	.word	0x40021000

08001338 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 800133c:	4b04      	ldr	r3, [pc, #16]	; (8001350 <LL_RCC_MSI_GetRange+0x18>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001344:	4618      	mov	r0, r3
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	40021000 	.word	0x40021000

08001354 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8001358:	4b04      	ldr	r3, [pc, #16]	; (800136c <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 800135a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800135e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8001362:	4618      	mov	r0, r3
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr
 800136c:	40021000 	.word	0x40021000

08001370 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001374:	4b04      	ldr	r3, [pc, #16]	; (8001388 <LL_RCC_GetSysClkSource+0x18>)
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	f003 030c 	and.w	r3, r3, #12
}
 800137c:	4618      	mov	r0, r3
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	40021000 	.word	0x40021000

0800138c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001390:	4b04      	ldr	r3, [pc, #16]	; (80013a4 <LL_RCC_GetAHBPrescaler+0x18>)
 8001392:	689b      	ldr	r3, [r3, #8]
 8001394:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001398:	4618      	mov	r0, r3
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
 80013a2:	bf00      	nop
 80013a4:	40021000 	.word	0x40021000

080013a8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80013ac:	4b04      	ldr	r3, [pc, #16]	; (80013c0 <LL_RCC_GetAPB1Prescaler+0x18>)
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	40021000 	.word	0x40021000

080013c4 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80013c8:	4b04      	ldr	r3, [pc, #16]	; (80013dc <LL_RCC_GetAPB2Prescaler+0x18>)
 80013ca:	689b      	ldr	r3, [r3, #8]
 80013cc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	40021000 	.word	0x40021000

080013e0 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80013e8:	4b06      	ldr	r3, [pc, #24]	; (8001404 <LL_RCC_GetUSARTClockSource+0x24>)
 80013ea:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	401a      	ands	r2, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	041b      	lsls	r3, r3, #16
 80013f6:	4313      	orrs	r3, r2
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	40021000 	.word	0x40021000

08001408 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800140c:	4b04      	ldr	r3, [pc, #16]	; (8001420 <LL_RCC_PLL_GetN+0x18>)
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	0a1b      	lsrs	r3, r3, #8
 8001412:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	40021000 	.word	0x40021000

08001424 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001428:	4b04      	ldr	r3, [pc, #16]	; (800143c <LL_RCC_PLL_GetR+0x18>)
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 8001430:	4618      	mov	r0, r3
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	40021000 	.word	0x40021000

08001440 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001444:	4b04      	ldr	r3, [pc, #16]	; (8001458 <LL_RCC_PLL_GetMainSource+0x18>)
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	f003 0303 	and.w	r3, r3, #3
}
 800144c:	4618      	mov	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	40021000 	.word	0x40021000

0800145c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_16 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001460:	4b04      	ldr	r3, [pc, #16]	; (8001474 <LL_RCC_PLL_GetDivider+0x18>)
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8001468:	4618      	mov	r0, r3
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	40021000 	.word	0x40021000

08001478 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b084      	sub	sp, #16
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001480:	2300      	movs	r3, #0
 8001482:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2b03      	cmp	r3, #3
 8001488:	d12e      	bne.n	80014e8 <LL_RCC_GetUSARTClockFreq+0x70>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f7ff ffa8 	bl	80013e0 <LL_RCC_GetUSARTClockSource>
 8001490:	4603      	mov	r3, r0
 8001492:	4a4f      	ldr	r2, [pc, #316]	; (80015d0 <LL_RCC_GetUSARTClockFreq+0x158>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d009      	beq.n	80014ac <LL_RCC_GetUSARTClockFreq+0x34>
 8001498:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 800149c:	d00e      	beq.n	80014bc <LL_RCC_GetUSARTClockFreq+0x44>
 800149e:	4a4d      	ldr	r2, [pc, #308]	; (80015d4 <LL_RCC_GetUSARTClockFreq+0x15c>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d114      	bne.n	80014ce <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80014a4:	f000 f8a2 	bl	80015ec <RCC_GetSystemClockFreq>
 80014a8:	60f8      	str	r0, [r7, #12]
        break;
 80014aa:	e08b      	b.n	80015c4 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 80014ac:	f7ff ff0a 	bl	80012c4 <LL_RCC_HSI_IsReady>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d07b      	beq.n	80015ae <LL_RCC_GetUSARTClockFreq+0x136>
        {
          usart_frequency = HSI_VALUE;
 80014b6:	4b48      	ldr	r3, [pc, #288]	; (80015d8 <LL_RCC_GetUSARTClockFreq+0x160>)
 80014b8:	60fb      	str	r3, [r7, #12]
        }
        break;
 80014ba:	e078      	b.n	80015ae <LL_RCC_GetUSARTClockFreq+0x136>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80014bc:	f7ff ff16 	bl	80012ec <LL_RCC_LSE_IsReady>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d075      	beq.n	80015b2 <LL_RCC_GetUSARTClockFreq+0x13a>
        {
          usart_frequency = LSE_VALUE;
 80014c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014ca:	60fb      	str	r3, [r7, #12]
        }
        break;
 80014cc:	e071      	b.n	80015b2 <LL_RCC_GetUSARTClockFreq+0x13a>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80014ce:	f000 f88d 	bl	80015ec <RCC_GetSystemClockFreq>
 80014d2:	4603      	mov	r3, r0
 80014d4:	4618      	mov	r0, r3
 80014d6:	f000 f91b 	bl	8001710 <RCC_GetHCLKClockFreq>
 80014da:	4603      	mov	r3, r0
 80014dc:	4618      	mov	r0, r3
 80014de:	f000 f941 	bl	8001764 <RCC_GetPCLK2ClockFreq>
 80014e2:	60f8      	str	r0, [r7, #12]
        break;
 80014e4:	bf00      	nop
 80014e6:	e06d      	b.n	80015c4 <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2b0c      	cmp	r3, #12
 80014ec:	d12e      	bne.n	800154c <LL_RCC_GetUSARTClockFreq+0xd4>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f7ff ff76 	bl	80013e0 <LL_RCC_GetUSARTClockSource>
 80014f4:	4603      	mov	r3, r0
 80014f6:	4a39      	ldr	r2, [pc, #228]	; (80015dc <LL_RCC_GetUSARTClockFreq+0x164>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d009      	beq.n	8001510 <LL_RCC_GetUSARTClockFreq+0x98>
 80014fc:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8001500:	d00e      	beq.n	8001520 <LL_RCC_GetUSARTClockFreq+0xa8>
 8001502:	4a37      	ldr	r2, [pc, #220]	; (80015e0 <LL_RCC_GetUSARTClockFreq+0x168>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d114      	bne.n	8001532 <LL_RCC_GetUSARTClockFreq+0xba>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001508:	f000 f870 	bl	80015ec <RCC_GetSystemClockFreq>
 800150c:	60f8      	str	r0, [r7, #12]
        break;
 800150e:	e059      	b.n	80015c4 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8001510:	f7ff fed8 	bl	80012c4 <LL_RCC_HSI_IsReady>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d04d      	beq.n	80015b6 <LL_RCC_GetUSARTClockFreq+0x13e>
        {
          usart_frequency = HSI_VALUE;
 800151a:	4b2f      	ldr	r3, [pc, #188]	; (80015d8 <LL_RCC_GetUSARTClockFreq+0x160>)
 800151c:	60fb      	str	r3, [r7, #12]
        }
        break;
 800151e:	e04a      	b.n	80015b6 <LL_RCC_GetUSARTClockFreq+0x13e>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8001520:	f7ff fee4 	bl	80012ec <LL_RCC_LSE_IsReady>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d047      	beq.n	80015ba <LL_RCC_GetUSARTClockFreq+0x142>
        {
          usart_frequency = LSE_VALUE;
 800152a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800152e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001530:	e043      	b.n	80015ba <LL_RCC_GetUSARTClockFreq+0x142>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001532:	f000 f85b 	bl	80015ec <RCC_GetSystemClockFreq>
 8001536:	4603      	mov	r3, r0
 8001538:	4618      	mov	r0, r3
 800153a:	f000 f8e9 	bl	8001710 <RCC_GetHCLKClockFreq>
 800153e:	4603      	mov	r3, r0
 8001540:	4618      	mov	r0, r3
 8001542:	f000 f8fb 	bl	800173c <RCC_GetPCLK1ClockFreq>
 8001546:	60f8      	str	r0, [r7, #12]
        break;
 8001548:	bf00      	nop
 800154a:	e03b      	b.n	80015c4 <LL_RCC_GetUSARTClockFreq+0x14c>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2b30      	cmp	r3, #48	; 0x30
 8001550:	d138      	bne.n	80015c4 <LL_RCC_GetUSARTClockFreq+0x14c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001552:	6878      	ldr	r0, [r7, #4]
 8001554:	f7ff ff44 	bl	80013e0 <LL_RCC_GetUSARTClockSource>
 8001558:	4603      	mov	r3, r0
 800155a:	4a22      	ldr	r2, [pc, #136]	; (80015e4 <LL_RCC_GetUSARTClockFreq+0x16c>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d009      	beq.n	8001574 <LL_RCC_GetUSARTClockFreq+0xfc>
 8001560:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8001564:	d00e      	beq.n	8001584 <LL_RCC_GetUSARTClockFreq+0x10c>
 8001566:	4a20      	ldr	r2, [pc, #128]	; (80015e8 <LL_RCC_GetUSARTClockFreq+0x170>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d114      	bne.n	8001596 <LL_RCC_GetUSARTClockFreq+0x11e>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 800156c:	f000 f83e 	bl	80015ec <RCC_GetSystemClockFreq>
 8001570:	60f8      	str	r0, [r7, #12]
          break;
 8001572:	e027      	b.n	80015c4 <LL_RCC_GetUSARTClockFreq+0x14c>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 8001574:	f7ff fea6 	bl	80012c4 <LL_RCC_HSI_IsReady>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d01f      	beq.n	80015be <LL_RCC_GetUSARTClockFreq+0x146>
          {
            usart_frequency = HSI_VALUE;
 800157e:	4b16      	ldr	r3, [pc, #88]	; (80015d8 <LL_RCC_GetUSARTClockFreq+0x160>)
 8001580:	60fb      	str	r3, [r7, #12]
          }
          break;
 8001582:	e01c      	b.n	80015be <LL_RCC_GetUSARTClockFreq+0x146>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 8001584:	f7ff feb2 	bl	80012ec <LL_RCC_LSE_IsReady>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d019      	beq.n	80015c2 <LL_RCC_GetUSARTClockFreq+0x14a>
          {
            usart_frequency = LSE_VALUE;
 800158e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001592:	60fb      	str	r3, [r7, #12]
          }
          break;
 8001594:	e015      	b.n	80015c2 <LL_RCC_GetUSARTClockFreq+0x14a>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001596:	f000 f829 	bl	80015ec <RCC_GetSystemClockFreq>
 800159a:	4603      	mov	r3, r0
 800159c:	4618      	mov	r0, r3
 800159e:	f000 f8b7 	bl	8001710 <RCC_GetHCLKClockFreq>
 80015a2:	4603      	mov	r3, r0
 80015a4:	4618      	mov	r0, r3
 80015a6:	f000 f8c9 	bl	800173c <RCC_GetPCLK1ClockFreq>
 80015aa:	60f8      	str	r0, [r7, #12]
          break;
 80015ac:	e00a      	b.n	80015c4 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 80015ae:	bf00      	nop
 80015b0:	e008      	b.n	80015c4 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 80015b2:	bf00      	nop
 80015b4:	e006      	b.n	80015c4 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 80015b6:	bf00      	nop
 80015b8:	e004      	b.n	80015c4 <LL_RCC_GetUSARTClockFreq+0x14c>
        break;
 80015ba:	bf00      	nop
 80015bc:	e002      	b.n	80015c4 <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 80015be:	bf00      	nop
 80015c0:	e000      	b.n	80015c4 <LL_RCC_GetUSARTClockFreq+0x14c>
          break;
 80015c2:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 80015c4:	68fb      	ldr	r3, [r7, #12]
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3710      	adds	r7, #16
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	00030002 	.word	0x00030002
 80015d4:	00030001 	.word	0x00030001
 80015d8:	00f42400 	.word	0x00f42400
 80015dc:	000c0008 	.word	0x000c0008
 80015e0:	000c0004 	.word	0x000c0004
 80015e4:	00300020 	.word	0x00300020
 80015e8:	00300010 	.word	0x00300010

080015ec <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80015f2:	2300      	movs	r3, #0
 80015f4:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80015f6:	f7ff febb 	bl	8001370 <LL_RCC_GetSysClkSource>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b0c      	cmp	r3, #12
 80015fe:	d851      	bhi.n	80016a4 <RCC_GetSystemClockFreq+0xb8>
 8001600:	a201      	add	r2, pc, #4	; (adr r2, 8001608 <RCC_GetSystemClockFreq+0x1c>)
 8001602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001606:	bf00      	nop
 8001608:	0800163d 	.word	0x0800163d
 800160c:	080016a5 	.word	0x080016a5
 8001610:	080016a5 	.word	0x080016a5
 8001614:	080016a5 	.word	0x080016a5
 8001618:	08001691 	.word	0x08001691
 800161c:	080016a5 	.word	0x080016a5
 8001620:	080016a5 	.word	0x080016a5
 8001624:	080016a5 	.word	0x080016a5
 8001628:	08001697 	.word	0x08001697
 800162c:	080016a5 	.word	0x080016a5
 8001630:	080016a5 	.word	0x080016a5
 8001634:	080016a5 	.word	0x080016a5
 8001638:	0800169d 	.word	0x0800169d
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800163c:	f7ff fe6a 	bl	8001314 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d111      	bne.n	800166a <RCC_GetSystemClockFreq+0x7e>
 8001646:	f7ff fe65 	bl	8001314 <LL_RCC_MSI_IsEnabledRangeSelect>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d004      	beq.n	800165a <RCC_GetSystemClockFreq+0x6e>
 8001650:	f7ff fe72 	bl	8001338 <LL_RCC_MSI_GetRange>
 8001654:	4603      	mov	r3, r0
 8001656:	0a1b      	lsrs	r3, r3, #8
 8001658:	e003      	b.n	8001662 <RCC_GetSystemClockFreq+0x76>
 800165a:	f7ff fe7b 	bl	8001354 <LL_RCC_MSI_GetRangeAfterStandby>
 800165e:	4603      	mov	r3, r0
 8001660:	0a1b      	lsrs	r3, r3, #8
 8001662:	4a28      	ldr	r2, [pc, #160]	; (8001704 <RCC_GetSystemClockFreq+0x118>)
 8001664:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001668:	e010      	b.n	800168c <RCC_GetSystemClockFreq+0xa0>
 800166a:	f7ff fe53 	bl	8001314 <LL_RCC_MSI_IsEnabledRangeSelect>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d004      	beq.n	800167e <RCC_GetSystemClockFreq+0x92>
 8001674:	f7ff fe60 	bl	8001338 <LL_RCC_MSI_GetRange>
 8001678:	4603      	mov	r3, r0
 800167a:	091b      	lsrs	r3, r3, #4
 800167c:	e003      	b.n	8001686 <RCC_GetSystemClockFreq+0x9a>
 800167e:	f7ff fe69 	bl	8001354 <LL_RCC_MSI_GetRangeAfterStandby>
 8001682:	4603      	mov	r3, r0
 8001684:	091b      	lsrs	r3, r3, #4
 8001686:	4a1f      	ldr	r2, [pc, #124]	; (8001704 <RCC_GetSystemClockFreq+0x118>)
 8001688:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800168c:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 800168e:	e033      	b.n	80016f8 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001690:	4b1d      	ldr	r3, [pc, #116]	; (8001708 <RCC_GetSystemClockFreq+0x11c>)
 8001692:	607b      	str	r3, [r7, #4]
      break;
 8001694:	e030      	b.n	80016f8 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001696:	4b1d      	ldr	r3, [pc, #116]	; (800170c <RCC_GetSystemClockFreq+0x120>)
 8001698:	607b      	str	r3, [r7, #4]
      break;
 800169a:	e02d      	b.n	80016f8 <RCC_GetSystemClockFreq+0x10c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 800169c:	f000 f876 	bl	800178c <RCC_PLL_GetFreqDomain_SYS>
 80016a0:	6078      	str	r0, [r7, #4]
      break;
 80016a2:	e029      	b.n	80016f8 <RCC_GetSystemClockFreq+0x10c>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80016a4:	f7ff fe36 	bl	8001314 <LL_RCC_MSI_IsEnabledRangeSelect>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d111      	bne.n	80016d2 <RCC_GetSystemClockFreq+0xe6>
 80016ae:	f7ff fe31 	bl	8001314 <LL_RCC_MSI_IsEnabledRangeSelect>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d004      	beq.n	80016c2 <RCC_GetSystemClockFreq+0xd6>
 80016b8:	f7ff fe3e 	bl	8001338 <LL_RCC_MSI_GetRange>
 80016bc:	4603      	mov	r3, r0
 80016be:	0a1b      	lsrs	r3, r3, #8
 80016c0:	e003      	b.n	80016ca <RCC_GetSystemClockFreq+0xde>
 80016c2:	f7ff fe47 	bl	8001354 <LL_RCC_MSI_GetRangeAfterStandby>
 80016c6:	4603      	mov	r3, r0
 80016c8:	0a1b      	lsrs	r3, r3, #8
 80016ca:	4a0e      	ldr	r2, [pc, #56]	; (8001704 <RCC_GetSystemClockFreq+0x118>)
 80016cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016d0:	e010      	b.n	80016f4 <RCC_GetSystemClockFreq+0x108>
 80016d2:	f7ff fe1f 	bl	8001314 <LL_RCC_MSI_IsEnabledRangeSelect>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d004      	beq.n	80016e6 <RCC_GetSystemClockFreq+0xfa>
 80016dc:	f7ff fe2c 	bl	8001338 <LL_RCC_MSI_GetRange>
 80016e0:	4603      	mov	r3, r0
 80016e2:	091b      	lsrs	r3, r3, #4
 80016e4:	e003      	b.n	80016ee <RCC_GetSystemClockFreq+0x102>
 80016e6:	f7ff fe35 	bl	8001354 <LL_RCC_MSI_GetRangeAfterStandby>
 80016ea:	4603      	mov	r3, r0
 80016ec:	091b      	lsrs	r3, r3, #4
 80016ee:	4a05      	ldr	r2, [pc, #20]	; (8001704 <RCC_GetSystemClockFreq+0x118>)
 80016f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016f4:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 80016f6:	bf00      	nop
  }

  return frequency;
 80016f8:	687b      	ldr	r3, [r7, #4]
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	080041d4 	.word	0x080041d4
 8001708:	00f42400 	.word	0x00f42400
 800170c:	007a1200 	.word	0x007a1200

08001710 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001718:	f7ff fe38 	bl	800138c <LL_RCC_GetAHBPrescaler>
 800171c:	4603      	mov	r3, r0
 800171e:	091b      	lsrs	r3, r3, #4
 8001720:	f003 030f 	and.w	r3, r3, #15
 8001724:	4a04      	ldr	r2, [pc, #16]	; (8001738 <RCC_GetHCLKClockFreq+0x28>)
 8001726:	5cd3      	ldrb	r3, [r2, r3]
 8001728:	461a      	mov	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	40d3      	lsrs	r3, r2
}
 800172e:	4618      	mov	r0, r3
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	080041bc 	.word	0x080041bc

0800173c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001744:	f7ff fe30 	bl	80013a8 <LL_RCC_GetAPB1Prescaler>
 8001748:	4603      	mov	r3, r0
 800174a:	0a1b      	lsrs	r3, r3, #8
 800174c:	4a04      	ldr	r2, [pc, #16]	; (8001760 <RCC_GetPCLK1ClockFreq+0x24>)
 800174e:	5cd3      	ldrb	r3, [r2, r3]
 8001750:	461a      	mov	r2, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	40d3      	lsrs	r3, r2
}
 8001756:	4618      	mov	r0, r3
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	080041cc 	.word	0x080041cc

08001764 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800176c:	f7ff fe2a 	bl	80013c4 <LL_RCC_GetAPB2Prescaler>
 8001770:	4603      	mov	r3, r0
 8001772:	0adb      	lsrs	r3, r3, #11
 8001774:	4a04      	ldr	r2, [pc, #16]	; (8001788 <RCC_GetPCLK2ClockFreq+0x24>)
 8001776:	5cd3      	ldrb	r3, [r2, r3]
 8001778:	461a      	mov	r2, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	40d3      	lsrs	r3, r2
}
 800177e:	4618      	mov	r0, r3
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	080041cc 	.word	0x080041cc

0800178c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800178c:	b590      	push	{r4, r7, lr}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8001792:	2300      	movs	r3, #0
 8001794:	607b      	str	r3, [r7, #4]
 8001796:	2300      	movs	r3, #0
 8001798:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 800179a:	f7ff fe51 	bl	8001440 <LL_RCC_PLL_GetMainSource>
 800179e:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d02d      	beq.n	8001802 <RCC_PLL_GetFreqDomain_SYS+0x76>
 80017a6:	2b03      	cmp	r3, #3
 80017a8:	d02e      	beq.n	8001808 <RCC_PLL_GetFreqDomain_SYS+0x7c>
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d12f      	bne.n	800180e <RCC_PLL_GetFreqDomain_SYS+0x82>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80017ae:	f7ff fdb1 	bl	8001314 <LL_RCC_MSI_IsEnabledRangeSelect>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d111      	bne.n	80017dc <RCC_PLL_GetFreqDomain_SYS+0x50>
 80017b8:	f7ff fdac 	bl	8001314 <LL_RCC_MSI_IsEnabledRangeSelect>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d004      	beq.n	80017cc <RCC_PLL_GetFreqDomain_SYS+0x40>
 80017c2:	f7ff fdb9 	bl	8001338 <LL_RCC_MSI_GetRange>
 80017c6:	4603      	mov	r3, r0
 80017c8:	0a1b      	lsrs	r3, r3, #8
 80017ca:	e003      	b.n	80017d4 <RCC_PLL_GetFreqDomain_SYS+0x48>
 80017cc:	f7ff fdc2 	bl	8001354 <LL_RCC_MSI_GetRangeAfterStandby>
 80017d0:	4603      	mov	r3, r0
 80017d2:	0a1b      	lsrs	r3, r3, #8
 80017d4:	4a2f      	ldr	r2, [pc, #188]	; (8001894 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 80017d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017da:	e010      	b.n	80017fe <RCC_PLL_GetFreqDomain_SYS+0x72>
 80017dc:	f7ff fd9a 	bl	8001314 <LL_RCC_MSI_IsEnabledRangeSelect>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d004      	beq.n	80017f0 <RCC_PLL_GetFreqDomain_SYS+0x64>
 80017e6:	f7ff fda7 	bl	8001338 <LL_RCC_MSI_GetRange>
 80017ea:	4603      	mov	r3, r0
 80017ec:	091b      	lsrs	r3, r3, #4
 80017ee:	e003      	b.n	80017f8 <RCC_PLL_GetFreqDomain_SYS+0x6c>
 80017f0:	f7ff fdb0 	bl	8001354 <LL_RCC_MSI_GetRangeAfterStandby>
 80017f4:	4603      	mov	r3, r0
 80017f6:	091b      	lsrs	r3, r3, #4
 80017f8:	4a26      	ldr	r2, [pc, #152]	; (8001894 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 80017fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017fe:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001800:	e02f      	b.n	8001862 <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8001802:	4b25      	ldr	r3, [pc, #148]	; (8001898 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8001804:	607b      	str	r3, [r7, #4]
      break;
 8001806:	e02c      	b.n	8001862 <RCC_PLL_GetFreqDomain_SYS+0xd6>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001808:	4b24      	ldr	r3, [pc, #144]	; (800189c <RCC_PLL_GetFreqDomain_SYS+0x110>)
 800180a:	607b      	str	r3, [r7, #4]
      break;
 800180c:	e029      	b.n	8001862 <RCC_PLL_GetFreqDomain_SYS+0xd6>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 800180e:	f7ff fd81 	bl	8001314 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d111      	bne.n	800183c <RCC_PLL_GetFreqDomain_SYS+0xb0>
 8001818:	f7ff fd7c 	bl	8001314 <LL_RCC_MSI_IsEnabledRangeSelect>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d004      	beq.n	800182c <RCC_PLL_GetFreqDomain_SYS+0xa0>
 8001822:	f7ff fd89 	bl	8001338 <LL_RCC_MSI_GetRange>
 8001826:	4603      	mov	r3, r0
 8001828:	0a1b      	lsrs	r3, r3, #8
 800182a:	e003      	b.n	8001834 <RCC_PLL_GetFreqDomain_SYS+0xa8>
 800182c:	f7ff fd92 	bl	8001354 <LL_RCC_MSI_GetRangeAfterStandby>
 8001830:	4603      	mov	r3, r0
 8001832:	0a1b      	lsrs	r3, r3, #8
 8001834:	4a17      	ldr	r2, [pc, #92]	; (8001894 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 8001836:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800183a:	e010      	b.n	800185e <RCC_PLL_GetFreqDomain_SYS+0xd2>
 800183c:	f7ff fd6a 	bl	8001314 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d004      	beq.n	8001850 <RCC_PLL_GetFreqDomain_SYS+0xc4>
 8001846:	f7ff fd77 	bl	8001338 <LL_RCC_MSI_GetRange>
 800184a:	4603      	mov	r3, r0
 800184c:	091b      	lsrs	r3, r3, #4
 800184e:	e003      	b.n	8001858 <RCC_PLL_GetFreqDomain_SYS+0xcc>
 8001850:	f7ff fd80 	bl	8001354 <LL_RCC_MSI_GetRangeAfterStandby>
 8001854:	4603      	mov	r3, r0
 8001856:	091b      	lsrs	r3, r3, #4
 8001858:	4a0e      	ldr	r2, [pc, #56]	; (8001894 <RCC_PLL_GetFreqDomain_SYS+0x108>)
 800185a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800185e:	607b      	str	r3, [r7, #4]
                                    (LL_RCC_MSI_IsEnabledRangeSelect() ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001860:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001862:	f7ff fdfb 	bl	800145c <LL_RCC_PLL_GetDivider>
 8001866:	4603      	mov	r3, r0
 8001868:	091b      	lsrs	r3, r3, #4
 800186a:	3301      	adds	r3, #1
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	fbb2 f4f3 	udiv	r4, r2, r3
 8001872:	f7ff fdc9 	bl	8001408 <LL_RCC_PLL_GetN>
 8001876:	4603      	mov	r3, r0
 8001878:	fb03 f404 	mul.w	r4, r3, r4
 800187c:	f7ff fdd2 	bl	8001424 <LL_RCC_PLL_GetR>
 8001880:	4603      	mov	r3, r0
 8001882:	0e5b      	lsrs	r3, r3, #25
 8001884:	3301      	adds	r3, #1
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 800188c:	4618      	mov	r0, r3
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	bd90      	pop	{r4, r7, pc}
 8001894:	080041d4 	.word	0x080041d4
 8001898:	00f42400 	.word	0x00f42400
 800189c:	007a1200 	.word	0x007a1200

080018a0 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018b0:	2b40      	cmp	r3, #64	; 0x40
 80018b2:	bf0c      	ite	eq
 80018b4:	2301      	moveq	r3, #1
 80018b6:	2300      	movne	r3, #0
 80018b8:	b2db      	uxtb	r3, r3
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr

080018c6 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b083      	sub	sp, #12
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
 80018ce:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	461a      	mov	r2, r3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	611a      	str	r2, [r3, #16]
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b084      	sub	sp, #16
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
 80018ee:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80018f0:	2300      	movs	r3, #0
 80018f2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f7ff ffd3 	bl	80018a0 <LL_SPI_IsEnabled>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d13b      	bne.n	8001978 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001908:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 800190c:	683a      	ldr	r2, [r7, #0]
 800190e:	6811      	ldr	r1, [r2, #0]
 8001910:	683a      	ldr	r2, [r7, #0]
 8001912:	6852      	ldr	r2, [r2, #4]
 8001914:	4311      	orrs	r1, r2
 8001916:	683a      	ldr	r2, [r7, #0]
 8001918:	68d2      	ldr	r2, [r2, #12]
 800191a:	4311      	orrs	r1, r2
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	6912      	ldr	r2, [r2, #16]
 8001920:	4311      	orrs	r1, r2
 8001922:	683a      	ldr	r2, [r7, #0]
 8001924:	6952      	ldr	r2, [r2, #20]
 8001926:	4311      	orrs	r1, r2
 8001928:	683a      	ldr	r2, [r7, #0]
 800192a:	6992      	ldr	r2, [r2, #24]
 800192c:	4311      	orrs	r1, r2
 800192e:	683a      	ldr	r2, [r7, #0]
 8001930:	69d2      	ldr	r2, [r2, #28]
 8001932:	4311      	orrs	r1, r2
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	6a12      	ldr	r2, [r2, #32]
 8001938:	430a      	orrs	r2, r1
 800193a:	431a      	orrs	r2, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001948:	f023 0304 	bic.w	r3, r3, #4
 800194c:	683a      	ldr	r2, [r7, #0]
 800194e:	6891      	ldr	r1, [r2, #8]
 8001950:	683a      	ldr	r2, [r7, #0]
 8001952:	6952      	ldr	r2, [r2, #20]
 8001954:	0c12      	lsrs	r2, r2, #16
 8001956:	430a      	orrs	r2, r1
 8001958:	431a      	orrs	r2, r3
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	6a1b      	ldr	r3, [r3, #32]
 8001962:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001966:	d105      	bne.n	8001974 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800196c:	4619      	mov	r1, r3
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff ffa9 	bl	80018c6 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8001974:	2301      	movs	r3, #1
 8001976:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8001978:	7bfb      	ldrb	r3, [r7, #15]
}
 800197a:	4618      	mov	r0, r3
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
 800198a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	683a      	ldr	r2, [r7, #0]
 8001990:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr

0800199e <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 800199e:	b480      	push	{r7}
 80019a0:	b083      	sub	sp, #12
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
 80019a6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80019ae:	bf00      	nop
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr

080019ba <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
 80019c2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	683a      	ldr	r2, [r7, #0]
 80019c8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80019ca:	bf00      	nop
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80019d6:	b480      	push	{r7}
 80019d8:	b083      	sub	sp, #12
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	695b      	ldr	r3, [r3, #20]
 80019e2:	f043 0201 	orr.w	r2, r3, #1
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	615a      	str	r2, [r3, #20]
}
 80019ea:	bf00      	nop
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr

080019f6 <LL_TIM_StructInit>:
  *         to their default values.
  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configuration data structure)
  * @retval None
  */
void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80019f6:	b480      	push	{r7}
 80019f8:	b083      	sub	sp, #12
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_InitStruct->Prescaler         = (uint16_t)0x0000U;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	801a      	strh	r2, [r3, #0]
  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2200      	movs	r2, #0
 8001a08:	605a      	str	r2, [r3, #4]
  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a10:	609a      	str	r2, [r3, #8]
  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2200      	movs	r2, #0
 8001a16:	60da      	str	r2, [r3, #12]
  TIM_InitStruct->RepetitionCounter = (uint8_t)0x00U;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	741a      	strb	r2, [r3, #16]
}
 8001a1e:	bf00      	nop
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
	...

08001a2c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001a36:	2300      	movs	r3, #0
 8001a38:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4a27      	ldr	r2, [pc, #156]	; (8001ae0 <LL_TIM_Init+0xb4>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d003      	beq.n	8001a50 <LL_TIM_Init+0x24>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a4e:	d106      	bne.n	8001a5e <LL_TIM_Init+0x32>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a1f      	ldr	r2, [pc, #124]	; (8001ae0 <LL_TIM_Init+0xb4>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d00b      	beq.n	8001a7e <LL_TIM_Init+0x52>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a6c:	d007      	beq.n	8001a7e <LL_TIM_Init+0x52>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a1c      	ldr	r2, [pc, #112]	; (8001ae4 <LL_TIM_Init+0xb8>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d003      	beq.n	8001a7e <LL_TIM_Init+0x52>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a1b      	ldr	r2, [pc, #108]	; (8001ae8 <LL_TIM_Init+0xbc>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d106      	bne.n	8001a8c <LL_TIM_Init+0x60>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	68fa      	ldr	r2, [r7, #12]
 8001a90:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	4619      	mov	r1, r3
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f7ff ff80 	bl	800199e <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	881b      	ldrh	r3, [r3, #0]
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f7ff ff6c 	bl	8001982 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a0c      	ldr	r2, [pc, #48]	; (8001ae0 <LL_TIM_Init+0xb4>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d007      	beq.n	8001ac2 <LL_TIM_Init+0x96>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4a0b      	ldr	r2, [pc, #44]	; (8001ae4 <LL_TIM_Init+0xb8>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d003      	beq.n	8001ac2 <LL_TIM_Init+0x96>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	4a0a      	ldr	r2, [pc, #40]	; (8001ae8 <LL_TIM_Init+0xbc>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d105      	bne.n	8001ace <LL_TIM_Init+0xa2>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	7c1b      	ldrb	r3, [r3, #16]
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f7ff ff76 	bl	80019ba <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f7ff ff81 	bl	80019d6 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8001ad4:	2301      	movs	r3, #1
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3710      	adds	r7, #16
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40012c00 	.word	0x40012c00
 8001ae4:	40014000 	.word	0x40014000
 8001ae8:	40014400 	.word	0x40014400

08001aec <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0301 	and.w	r3, r3, #1
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	bf0c      	ite	eq
 8001b00:	2301      	moveq	r3, #1
 8001b02:	2300      	movne	r3, #0
 8001b04:	b2db      	uxtb	r3, r3
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 8001b12:	b480      	push	{r7}
 8001b14:	b083      	sub	sp, #12
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
 8001b1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	431a      	orrs	r2, r3
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	605a      	str	r2, [r3, #4]
}
 8001b2c:	bf00      	nop
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr

08001b38 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b083      	sub	sp, #12
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	431a      	orrs	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	609a      	str	r2, [r3, #8]
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr

08001b5e <LL_USART_SetBaudRate>:
                                          uint32_t BaudRate)
#else
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
#endif
{
 8001b5e:	b4b0      	push	{r4, r5, r7}
 8001b60:	b085      	sub	sp, #20
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	60f8      	str	r0, [r7, #12]
 8001b66:	60b9      	str	r1, [r7, #8]
 8001b68:	607a      	str	r2, [r7, #4]
 8001b6a:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 8001b6c:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 8001b6e:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b76:	d114      	bne.n	8001ba2 <LL_USART_SetBaudRate+0x44>
  {
#if defined(USART_PRESC_PRESCALER)
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, PrescalerValue, BaudRate));
#else
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	005a      	lsls	r2, r3, #1
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	085b      	lsrs	r3, r3, #1
 8001b80:	441a      	add	r2, r3
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	461d      	mov	r5, r3
#endif
    brrtemp = usartdiv & 0xFFF0U;
 8001b8c:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8001b90:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001b92:	086b      	lsrs	r3, r5, #1
 8001b94:	b29b      	uxth	r3, r3
 8001b96:	f003 0307 	and.w	r3, r3, #7
 8001b9a:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	60dc      	str	r4, [r3, #12]
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, PrescalerValue, BaudRate));
#else
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
#endif
  }
}
 8001ba0:	e00a      	b.n	8001bb8 <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	085a      	lsrs	r2, r3, #1
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	441a      	add	r2, r3
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb0:	b29b      	uxth	r3, r3
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	60da      	str	r2, [r3, #12]
}
 8001bb8:	bf00      	nop
 8001bba:	3714      	adds	r7, #20
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bcb0      	pop	{r4, r5, r7}
 8001bc0:	4770      	bx	lr
	...

08001bc4 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7ff ff88 	bl	8001aec <LL_USART_IsEnabled>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d148      	bne.n	8001c74 <LL_USART_Init+0xb0>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	4b26      	ldr	r3, [pc, #152]	; (8001c80 <LL_USART_Init+0xbc>)
 8001be8:	4013      	ands	r3, r2
 8001bea:	683a      	ldr	r2, [r7, #0]
 8001bec:	6851      	ldr	r1, [r2, #4]
 8001bee:	683a      	ldr	r2, [r7, #0]
 8001bf0:	68d2      	ldr	r2, [r2, #12]
 8001bf2:	4311      	orrs	r1, r2
 8001bf4:	683a      	ldr	r2, [r7, #0]
 8001bf6:	6912      	ldr	r2, [r2, #16]
 8001bf8:	4311      	orrs	r1, r2
 8001bfa:	683a      	ldr	r2, [r7, #0]
 8001bfc:	6992      	ldr	r2, [r2, #24]
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	431a      	orrs	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f7ff ff80 	bl	8001b12 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	695b      	ldr	r3, [r3, #20]
 8001c16:	4619      	mov	r1, r3
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff ff8d 	bl	8001b38 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4a18      	ldr	r2, [pc, #96]	; (8001c84 <LL_USART_Init+0xc0>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d104      	bne.n	8001c30 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8001c26:	2003      	movs	r0, #3
 8001c28:	f7ff fc26 	bl	8001478 <LL_RCC_GetUSARTClockFreq>
 8001c2c:	60b8      	str	r0, [r7, #8]
 8001c2e:	e010      	b.n	8001c52 <LL_USART_Init+0x8e>
    }
    else if (USARTx == USART2)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4a15      	ldr	r2, [pc, #84]	; (8001c88 <LL_USART_Init+0xc4>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d104      	bne.n	8001c42 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8001c38:	200c      	movs	r0, #12
 8001c3a:	f7ff fc1d 	bl	8001478 <LL_RCC_GetUSARTClockFreq>
 8001c3e:	60b8      	str	r0, [r7, #8]
 8001c40:	e007      	b.n	8001c52 <LL_USART_Init+0x8e>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4a11      	ldr	r2, [pc, #68]	; (8001c8c <LL_USART_Init+0xc8>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d103      	bne.n	8001c52 <LL_USART_Init+0x8e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8001c4a:	2030      	movs	r0, #48	; 0x30
 8001c4c:	f7ff fc14 	bl	8001478 <LL_RCC_GetUSARTClockFreq>
 8001c50:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
#endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d00d      	beq.n	8001c74 <LL_USART_Init+0xb0>
        && (USART_InitStruct->BaudRate != 0U))
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d009      	beq.n	8001c74 <LL_USART_Init+0xb0>
    {
      status = SUCCESS;
 8001c60:	2301      	movs	r3, #1
 8001c62:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	699a      	ldr	r2, [r3, #24]
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	68b9      	ldr	r1, [r7, #8]
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff ff75 	bl	8001b5e <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	efff69f3 	.word	0xefff69f3
 8001c84:	40013800 	.word	0x40013800
 8001c88:	40004400 	.word	0x40004400
 8001c8c:	40004800 	.word	0x40004800

08001c90 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001c9a:	4909      	ldr	r1, [pc, #36]	; (8001cc0 <NVIC_EnableIRQ+0x30>)
 8001c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca0:	095b      	lsrs	r3, r3, #5
 8001ca2:	79fa      	ldrb	r2, [r7, #7]
 8001ca4:	f002 021f 	and.w	r2, r2, #31
 8001ca8:	2001      	movs	r0, #1
 8001caa:	fa00 f202 	lsl.w	r2, r0, r2
 8001cae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001cb2:	bf00      	nop
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr
 8001cbe:	bf00      	nop
 8001cc0:	e000e100 	.word	0xe000e100

08001cc4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	4603      	mov	r3, r0
 8001ccc:	6039      	str	r1, [r7, #0]
 8001cce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001cd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	da0b      	bge.n	8001cf0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cd8:	490d      	ldr	r1, [pc, #52]	; (8001d10 <NVIC_SetPriority+0x4c>)
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	f003 030f 	and.w	r3, r3, #15
 8001ce0:	3b04      	subs	r3, #4
 8001ce2:	683a      	ldr	r2, [r7, #0]
 8001ce4:	b2d2      	uxtb	r2, r2
 8001ce6:	0112      	lsls	r2, r2, #4
 8001ce8:	b2d2      	uxtb	r2, r2
 8001cea:	440b      	add	r3, r1
 8001cec:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cee:	e009      	b.n	8001d04 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cf0:	4908      	ldr	r1, [pc, #32]	; (8001d14 <NVIC_SetPriority+0x50>)
 8001cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf6:	683a      	ldr	r2, [r7, #0]
 8001cf8:	b2d2      	uxtb	r2, r2
 8001cfa:	0112      	lsls	r2, r2, #4
 8001cfc:	b2d2      	uxtb	r2, r2
 8001cfe:	440b      	add	r3, r1
 8001d00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr
 8001d10:	e000ed00 	.word	0xe000ed00
 8001d14:	e000e100 	.word	0xe000e100

08001d18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	3b01      	subs	r3, #1
 8001d24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d28:	d301      	bcc.n	8001d2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e00f      	b.n	8001d4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d2e:	4a0a      	ldr	r2, [pc, #40]	; (8001d58 <SysTick_Config+0x40>)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	3b01      	subs	r3, #1
 8001d34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d36:	210f      	movs	r1, #15
 8001d38:	f04f 30ff 	mov.w	r0, #4294967295
 8001d3c:	f7ff ffc2 	bl	8001cc4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d40:	4b05      	ldr	r3, [pc, #20]	; (8001d58 <SysTick_Config+0x40>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d46:	4b04      	ldr	r3, [pc, #16]	; (8001d58 <SysTick_Config+0x40>)
 8001d48:	2207      	movs	r2, #7
 8001d4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	e000e010 	.word	0xe000e010

08001d5c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	431a      	orrs	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	609a      	str	r2, [r3, #8]
}
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <LL_ADC_SetResolution>:
  *         @arg @ref LL_ADC_RESOLUTION_8B
  *         @arg @ref LL_ADC_RESOLUTION_6B
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 8001d82:	b480      	push	{r7}
 8001d84:	b083      	sub	sp, #12
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
 8001d8a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_RES, Resolution);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	68db      	ldr	r3, [r3, #12]
 8001d90:	f023 0218 	bic.w	r2, r3, #24
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	431a      	orrs	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	60da      	str	r2, [r3, #12]
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <LL_ADC_SetDataAlignment>:
  *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
  *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_ALIGN, DataAlignment);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	f023 0220 	bic.w	r2, r3, #32
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	431a      	orrs	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	60da      	str	r2, [r3, #12]
}
 8001dc2:	bf00      	nop
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr

08001dce <LL_ADC_REG_SetTriggerSource>:
  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM15_TRGO
  *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b083      	sub	sp, #12
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
 8001dd6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	f423 627c 	bic.w	r2, r3, #4032	; 0xfc0
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	431a      	orrs	r2, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	60da      	str	r2, [r3, #12]
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <LL_ADC_REG_SetSequencerLength>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e02:	f023 020f 	bic.w	r2, r3, #15
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	431a      	orrs	r2, r3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001e0e:	bf00      	nop
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr

08001e1a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001e1a:	b490      	push	{r4, r7}
 8001e1c:	b086      	sub	sp, #24
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	60f8      	str	r0, [r7, #12]
 8001e22:	60b9      	str	r1, [r7, #8]
 8001e24:	607a      	str	r2, [r7, #4]
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
#if defined(CORE_CM0PLUS)
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
#else
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	3330      	adds	r3, #48	; 0x30
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001e32:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e36:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	fa93 f3a3 	rbit	r3, r3
 8001e3e:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	fab3 f383 	clz	r3, r3
 8001e46:	fa22 f303 	lsr.w	r3, r2, r3
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	440b      	add	r3, r1
 8001e4e:	461c      	mov	r4, r3
#endif
  
  MODIFY_REG(*preg,
 8001e50:	6822      	ldr	r2, [r4, #0]
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	f003 031f 	and.w	r3, r3, #31
 8001e58:	211f      	movs	r1, #31
 8001e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e5e:	43db      	mvns	r3, r3
 8001e60:	401a      	ands	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	0e9b      	lsrs	r3, r3, #26
 8001e66:	f003 011f 	and.w	r1, r3, #31
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	f003 031f 	and.w	r3, r3, #31
 8001e70:	fa01 f303 	lsl.w	r3, r1, r3
 8001e74:	4313      	orrs	r3, r2
 8001e76:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001e78:	bf00      	nop
 8001e7a:	3718      	adds	r7, #24
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bc90      	pop	{r4, r7}
 8001e80:	4770      	bx	lr

08001e82 <LL_ADC_REG_SetContinuousMode>:
  *         @arg @ref LL_ADC_REG_CONV_SINGLE
  *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b083      	sub	sp, #12
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
 8001e8a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	431a      	orrs	r2, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	60da      	str	r2, [r3, #12]
}
 8001e9c:	bf00      	nop
 8001e9e:	370c      	adds	r7, #12
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <LL_ADC_REG_SetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG, DMATransfer);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	f023 0203 	bic.w	r2, r3, #3
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	431a      	orrs	r2, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	60da      	str	r2, [r3, #12]
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001ece:	b490      	push	{r4, r7}
 8001ed0:	b08a      	sub	sp, #40	; 0x28
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	60f8      	str	r0, [r7, #12]
 8001ed6:	60b9      	str	r1, [r7, #8]
 8001ed8:	607a      	str	r2, [r7, #4]
  
  MODIFY_REG(*preg,
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#else
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	3314      	adds	r3, #20
 8001ede:	4619      	mov	r1, r3
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8001ee6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001eea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	fa93 f3a3 	rbit	r3, r3
 8001ef2:	613b      	str	r3, [r7, #16]
  return(result);
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	fab3 f383 	clz	r3, r3
 8001efa:	fa22 f303 	lsr.w	r3, r2, r3
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	440b      	add	r3, r1
 8001f02:	461c      	mov	r4, r3
  
  MODIFY_REG(*preg,
 8001f04:	6822      	ldr	r2, [r4, #0]
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 8001f0c:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 8001f10:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	fa93 f3a3 	rbit	r3, r3
 8001f18:	61bb      	str	r3, [r7, #24]
  return(result);
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	fab3 f383 	clz	r3, r3
 8001f20:	fa21 f303 	lsr.w	r3, r1, r3
 8001f24:	2107      	movs	r1, #7
 8001f26:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2a:	43db      	mvns	r3, r3
 8001f2c:	401a      	ands	r2, r3
 8001f2e:	68bb      	ldr	r3, [r7, #8]
 8001f30:	f003 71f8 	and.w	r1, r3, #32505856	; 0x1f00000
 8001f34:	f04f 73f8 	mov.w	r3, #32505856	; 0x1f00000
 8001f38:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3c:	fa93 f3a3 	rbit	r3, r3
 8001f40:	623b      	str	r3, [r7, #32]
  return(result);
 8001f42:	6a3b      	ldr	r3, [r7, #32]
 8001f44:	fab3 f383 	clz	r3, r3
 8001f48:	fa21 f303 	lsr.w	r3, r1, r3
 8001f4c:	6879      	ldr	r1, [r7, #4]
 8001f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f52:	4313      	orrs	r3, r2
 8001f54:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
#endif
}
 8001f56:	bf00      	nop
 8001f58:	3728      	adds	r7, #40	; 0x28
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc90      	pop	{r4, r7}
 8001f5e:	4770      	bx	lr

08001f60 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b085      	sub	sp, #20
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	401a      	ands	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f003 0320 	and.w	r3, r3, #32
 8001f82:	4908      	ldr	r1, [pc, #32]	; (8001fa4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001f84:	4099      	lsls	r1, r3
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	400b      	ands	r3, r1
 8001f8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f8e:	431a      	orrs	r2, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL << (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001f96:	bf00      	nop
 8001f98:	3714      	adds	r7, #20
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	0007ffff 	.word	0x0007ffff

08001fa8 <LL_ADC_REG_SetTrigSource>:
  * @{
  */
/* Old functions name kept for legacy purpose, to be replaced by the          */
/* current functions name.                                                    */
__STATIC_INLINE void LL_ADC_REG_SetTrigSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
  LL_ADC_REG_SetTriggerSource(ADCx, TriggerSource);
 8001fb2:	6839      	ldr	r1, [r7, #0]
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f7ff ff0a 	bl	8001dce <LL_ADC_REG_SetTriggerSource>
}
 8001fba:	bf00      	nop
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b083      	sub	sp, #12
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001fd2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	6093      	str	r3, [r2, #8]
}
 8001fda:	bf00      	nop
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	b083      	sub	sp, #12
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001ff6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ffa:	f043 0201 	orr.w	r2, r3, #1
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002002:	bf00      	nop
 8002004:	370c      	adds	r7, #12
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr

0800200e <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 800200e:	b480      	push	{r7}
 8002010:	b083      	sub	sp, #12
 8002012:	af00      	add	r7, sp, #0
 8002014:	6078      	str	r0, [r7, #4]
 8002016:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8002020:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002024:	683a      	ldr	r2, [r7, #0]
 8002026:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800202a:	4313      	orrs	r3, r2
 800202c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0301 	and.w	r3, r3, #1
 8002050:	2b01      	cmp	r3, #1
 8002052:	bf0c      	ite	eq
 8002054:	2301      	moveq	r3, #1
 8002056:	2300      	movne	r3, #0
 8002058:	b2db      	uxtb	r3, r3
}
 800205a:	4618      	mov	r0, r3
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr

08002066 <LL_ADC_ClearFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_ClearFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)
{
 8002066:	b480      	push	{r7}
 8002068:	b083      	sub	sp, #12
 800206a:	af00      	add	r7, sp, #0
 800206c:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_ADRDY);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2201      	movs	r2, #1
 8002072:	601a      	str	r2, [r3, #0]
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <LL_SPI_Enable>:
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	601a      	str	r2, [r3, #0]
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <LL_SPI_SetRxFIFOThreshold>:
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
 80020a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	431a      	orrs	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	605a      	str	r2, [r3, #4]
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr

080020c6 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80020c6:	b480      	push	{r7}
 80020c8:	b089      	sub	sp, #36	; 0x24
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	60f8      	str	r0, [r7, #12]
 80020ce:	60b9      	str	r1, [r7, #8]
 80020d0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	fa93 f3a3 	rbit	r3, r3
 80020e0:	613b      	str	r3, [r7, #16]
  return(result);
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	fab3 f383 	clz	r3, r3
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	2103      	movs	r1, #3
 80020ec:	fa01 f303 	lsl.w	r3, r1, r3
 80020f0:	43db      	mvns	r3, r3
 80020f2:	401a      	ands	r2, r3
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	fa93 f3a3 	rbit	r3, r3
 80020fe:	61bb      	str	r3, [r7, #24]
  return(result);
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	fab3 f383 	clz	r3, r3
 8002106:	005b      	lsls	r3, r3, #1
 8002108:	6879      	ldr	r1, [r7, #4]
 800210a:	fa01 f303 	lsl.w	r3, r1, r3
 800210e:	431a      	orrs	r2, r3
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	601a      	str	r2, [r3, #0]
}
 8002114:	bf00      	nop
 8002116:	3724      	adds	r7, #36	; 0x24
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8002120:	b480      	push	{r7}
 8002122:	b085      	sub	sp, #20
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	685a      	ldr	r2, [r3, #4]
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	43db      	mvns	r3, r3
 8002134:	401a      	ands	r2, r3
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	6879      	ldr	r1, [r7, #4]
 800213a:	fb01 f303 	mul.w	r3, r1, r3
 800213e:	431a      	orrs	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	605a      	str	r2, [r3, #4]
}
 8002144:	bf00      	nop
 8002146:	3714      	adds	r7, #20
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8002150:	b480      	push	{r7}
 8002152:	b089      	sub	sp, #36	; 0x24
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	fa93 f3a3 	rbit	r3, r3
 800216a:	613b      	str	r3, [r7, #16]
  return(result);
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	fab3 f383 	clz	r3, r3
 8002172:	005b      	lsls	r3, r3, #1
 8002174:	2103      	movs	r1, #3
 8002176:	fa01 f303 	lsl.w	r3, r1, r3
 800217a:	43db      	mvns	r3, r3
 800217c:	401a      	ands	r2, r3
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	fa93 f3a3 	rbit	r3, r3
 8002188:	61bb      	str	r3, [r7, #24]
  return(result);
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	fab3 f383 	clz	r3, r3
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	6879      	ldr	r1, [r7, #4]
 8002194:	fa01 f303 	lsl.w	r3, r1, r3
 8002198:	431a      	orrs	r2, r3
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 800219e:	bf00      	nop
 80021a0:	3724      	adds	r7, #36	; 0x24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr

080021aa <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80021aa:	b480      	push	{r7}
 80021ac:	b089      	sub	sp, #36	; 0x24
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	60f8      	str	r0, [r7, #12]
 80021b2:	60b9      	str	r1, [r7, #8]
 80021b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	68da      	ldr	r2, [r3, #12]
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	fa93 f3a3 	rbit	r3, r3
 80021c4:	613b      	str	r3, [r7, #16]
  return(result);
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	fab3 f383 	clz	r3, r3
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	2103      	movs	r1, #3
 80021d0:	fa01 f303 	lsl.w	r3, r1, r3
 80021d4:	43db      	mvns	r3, r3
 80021d6:	401a      	ands	r2, r3
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	fa93 f3a3 	rbit	r3, r3
 80021e2:	61bb      	str	r3, [r7, #24]
  return(result);
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	fab3 f383 	clz	r3, r3
 80021ea:	005b      	lsls	r3, r3, #1
 80021ec:	6879      	ldr	r1, [r7, #4]
 80021ee:	fa01 f303 	lsl.w	r3, r1, r3
 80021f2:	431a      	orrs	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	60da      	str	r2, [r3, #12]
}
 80021f8:	bf00      	nop
 80021fa:	3724      	adds	r7, #36	; 0x24
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002204:	b480      	push	{r7}
 8002206:	b089      	sub	sp, #36	; 0x24
 8002208:	af00      	add	r7, sp, #0
 800220a:	60f8      	str	r0, [r7, #12]
 800220c:	60b9      	str	r1, [r7, #8]
 800220e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6a1a      	ldr	r2, [r3, #32]
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	fa93 f3a3 	rbit	r3, r3
 800221e:	613b      	str	r3, [r7, #16]
  return(result);
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	fab3 f383 	clz	r3, r3
 8002226:	009b      	lsls	r3, r3, #2
 8002228:	210f      	movs	r1, #15
 800222a:	fa01 f303 	lsl.w	r3, r1, r3
 800222e:	43db      	mvns	r3, r3
 8002230:	401a      	ands	r2, r3
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002236:	69fb      	ldr	r3, [r7, #28]
 8002238:	fa93 f3a3 	rbit	r3, r3
 800223c:	61bb      	str	r3, [r7, #24]
  return(result);
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	fab3 f383 	clz	r3, r3
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	6879      	ldr	r1, [r7, #4]
 8002248:	fa01 f303 	lsl.w	r3, r1, r3
 800224c:	431a      	orrs	r2, r3
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8002252:	bf00      	nop
 8002254:	3724      	adds	r7, #36	; 0x24
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr

0800225e <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800225e:	b480      	push	{r7}
 8002260:	b089      	sub	sp, #36	; 0x24
 8002262:	af00      	add	r7, sp, #0
 8002264:	60f8      	str	r0, [r7, #12]
 8002266:	60b9      	str	r1, [r7, #8]
 8002268:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	0a1b      	lsrs	r3, r3, #8
 8002272:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	fa93 f3a3 	rbit	r3, r3
 800227a:	613b      	str	r3, [r7, #16]
  return(result);
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	fab3 f383 	clz	r3, r3
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	210f      	movs	r1, #15
 8002286:	fa01 f303 	lsl.w	r3, r1, r3
 800228a:	43db      	mvns	r3, r3
 800228c:	401a      	ands	r2, r3
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	0a1b      	lsrs	r3, r3, #8
 8002292:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	fa93 f3a3 	rbit	r3, r3
 800229a:	61bb      	str	r3, [r7, #24]
  return(result);
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	fab3 f383 	clz	r3, r3
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	6879      	ldr	r1, [r7, #4]
 80022a6:	fa01 f303 	lsl.w	r3, r1, r3
 80022aa:	431a      	orrs	r2, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 80022b0:	bf00      	nop
 80022b2:	3724      	adds	r7, #36	; 0x24
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	683a      	ldr	r2, [r7, #0]
 80022ca:	619a      	str	r2, [r3, #24]
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <LL_USART_Enable>:
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f043 0201 	orr.w	r2, r3, #1
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	601a      	str	r2, [r3, #0]
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <LL_USART_DisableSCLKOutput>:
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	605a      	str	r2, [r3, #4]
}
 800230c:	bf00      	nop
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <LL_USART_DisableOverrunDetect>:
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	609a      	str	r2, [r3, #8]
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f043 0220 	orr.w	r2, r3, #32
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	601a      	str	r2, [r3, #0]
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002358:	b480      	push	{r7}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002360:	4908      	ldr	r1, [pc, #32]	; (8002384 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002362:	4b08      	ldr	r3, [pc, #32]	; (8002384 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8002364:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4313      	orrs	r3, r2
 800236a:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800236c:	4b05      	ldr	r3, [pc, #20]	; (8002384 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800236e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4013      	ands	r3, r2
 8002374:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002376:	68fb      	ldr	r3, [r7, #12]
}
 8002378:	bf00      	nop
 800237a:	3714      	adds	r7, #20
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr
 8002384:	40021000 	.word	0x40021000

08002388 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002388:	b480      	push	{r7}
 800238a:	b085      	sub	sp, #20
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002390:	4908      	ldr	r1, [pc, #32]	; (80023b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002392:	4b08      	ldr	r3, [pc, #32]	; (80023b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002394:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4313      	orrs	r3, r2
 800239a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800239c:	4b05      	ldr	r3, [pc, #20]	; (80023b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 800239e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	4013      	ands	r3, r2
 80023a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023a6:	68fb      	ldr	r3, [r7, #12]
}
 80023a8:	bf00      	nop
 80023aa:	3714      	adds	r7, #20
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr
 80023b4:	40021000 	.word	0x40021000

080023b8 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80023c0:	4908      	ldr	r1, [pc, #32]	; (80023e4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80023c2:	4b08      	ldr	r3, [pc, #32]	; (80023e4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80023c4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80023cc:	4b05      	ldr	r3, [pc, #20]	; (80023e4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80023ce:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4013      	ands	r3, r2
 80023d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023d6:	68fb      	ldr	r3, [r7, #12]
}
 80023d8:	bf00      	nop
 80023da:	3714      	adds	r7, #20
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	40021000 	.word	0x40021000

080023e8 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b04      	cmp	r3, #4
 80023f4:	d106      	bne.n	8002404 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 80023f6:	4a09      	ldr	r2, [pc, #36]	; (800241c <LL_SYSTICK_SetClkSource+0x34>)
 80023f8:	4b08      	ldr	r3, [pc, #32]	; (800241c <LL_SYSTICK_SetClkSource+0x34>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f043 0304 	orr.w	r3, r3, #4
 8002400:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8002402:	e005      	b.n	8002410 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8002404:	4a05      	ldr	r2, [pc, #20]	; (800241c <LL_SYSTICK_SetClkSource+0x34>)
 8002406:	4b05      	ldr	r3, [pc, #20]	; (800241c <LL_SYSTICK_SetClkSource+0x34>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f023 0304 	bic.w	r3, r3, #4
 800240e:	6013      	str	r3, [r2, #0]
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	e000e010 	.word	0xe000e010

08002420 <LL_SYSTICK_DisableIT>:
  * @brief  Disable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_DisableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_DisableIT(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002424:	4a05      	ldr	r2, [pc, #20]	; (800243c <LL_SYSTICK_DisableIT+0x1c>)
 8002426:	4b05      	ldr	r3, [pc, #20]	; (800243c <LL_SYSTICK_DisableIT+0x1c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f023 0302 	bic.w	r3, r3, #2
 800242e:	6013      	str	r3, [r2, #0]
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	e000e010 	.word	0xe000e010

08002440 <LL_RCC_HSE_EnableBypass>:
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8002444:	4a05      	ldr	r2, [pc, #20]	; (800245c <LL_RCC_HSE_EnableBypass+0x1c>)
 8002446:	4b05      	ldr	r3, [pc, #20]	; (800245c <LL_RCC_HSE_EnableBypass+0x1c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800244e:	6013      	str	r3, [r2, #0]
}
 8002450:	bf00      	nop
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	40021000 	.word	0x40021000

08002460 <LL_RCC_HSE_Enable>:
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002464:	4a05      	ldr	r2, [pc, #20]	; (800247c <LL_RCC_HSE_Enable+0x1c>)
 8002466:	4b05      	ldr	r3, [pc, #20]	; (800247c <LL_RCC_HSE_Enable+0x1c>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800246e:	6013      	str	r3, [r2, #0]
}
 8002470:	bf00      	nop
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	40021000 	.word	0x40021000

08002480 <LL_RCC_HSE_IsReady>:
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8002484:	4b07      	ldr	r3, [pc, #28]	; (80024a4 <LL_RCC_HSE_IsReady+0x24>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800248c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002490:	bf0c      	ite	eq
 8002492:	2301      	moveq	r3, #1
 8002494:	2300      	movne	r3, #0
 8002496:	b2db      	uxtb	r3, r3
}
 8002498:	4618      	mov	r0, r3
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	40021000 	.word	0x40021000

080024a8 <LL_RCC_SetSysClkSource>:
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80024b0:	4906      	ldr	r1, [pc, #24]	; (80024cc <LL_RCC_SetSysClkSource+0x24>)
 80024b2:	4b06      	ldr	r3, [pc, #24]	; (80024cc <LL_RCC_SetSysClkSource+0x24>)
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	f023 0203 	bic.w	r2, r3, #3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4313      	orrs	r3, r2
 80024be:	608b      	str	r3, [r1, #8]
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	40021000 	.word	0x40021000

080024d0 <LL_RCC_GetSysClkSource>:
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80024d4:	4b04      	ldr	r3, [pc, #16]	; (80024e8 <LL_RCC_GetSysClkSource+0x18>)
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f003 030c 	and.w	r3, r3, #12
}
 80024dc:	4618      	mov	r0, r3
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	40021000 	.word	0x40021000

080024ec <LL_RCC_SetAHBPrescaler>:
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80024f4:	4906      	ldr	r1, [pc, #24]	; (8002510 <LL_RCC_SetAHBPrescaler+0x24>)
 80024f6:	4b06      	ldr	r3, [pc, #24]	; (8002510 <LL_RCC_SetAHBPrescaler+0x24>)
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4313      	orrs	r3, r2
 8002502:	608b      	str	r3, [r1, #8]
}
 8002504:	bf00      	nop
 8002506:	370c      	adds	r7, #12
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr
 8002510:	40021000 	.word	0x40021000

08002514 <LL_RCC_SetAPB1Prescaler>:
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800251c:	4906      	ldr	r1, [pc, #24]	; (8002538 <LL_RCC_SetAPB1Prescaler+0x24>)
 800251e:	4b06      	ldr	r3, [pc, #24]	; (8002538 <LL_RCC_SetAPB1Prescaler+0x24>)
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4313      	orrs	r3, r2
 800252a:	608b      	str	r3, [r1, #8]
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	40021000 	.word	0x40021000

0800253c <LL_RCC_SetAPB2Prescaler>:
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002544:	4906      	ldr	r1, [pc, #24]	; (8002560 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002546:	4b06      	ldr	r3, [pc, #24]	; (8002560 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4313      	orrs	r3, r2
 8002552:	608b      	str	r3, [r1, #8]
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr
 8002560:	40021000 	.word	0x40021000

08002564 <LL_RCC_ConfigMCO>:
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
 800256e:	4808      	ldr	r0, [pc, #32]	; (8002590 <LL_RCC_ConfigMCO+0x2c>)
 8002570:	4b07      	ldr	r3, [pc, #28]	; (8002590 <LL_RCC_ConfigMCO+0x2c>)
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002578:	6879      	ldr	r1, [r7, #4]
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	430b      	orrs	r3, r1
 800257e:	4313      	orrs	r3, r2
 8002580:	6083      	str	r3, [r0, #8]
}
 8002582:	bf00      	nop
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
 800258e:	bf00      	nop
 8002590:	40021000 	.word	0x40021000

08002594 <LL_RCC_SetI2CClockSource>:
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  __IO uint32_t *reg = (__IO uint32_t *)(uint32_t)(RCC_BASE + 0x88U + (I2CxSource >> 24U)); 
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	0e1a      	lsrs	r2, r3, #24
 80025a0:	4b0e      	ldr	r3, [pc, #56]	; (80025dc <LL_RCC_SetI2CClockSource+0x48>)
 80025a2:	4413      	add	r3, r2
 80025a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(*reg, 3U << ((I2CxSource & 0x00FF0000U) >> 16U), ((I2CxSource & 0x000000FFU) << ((I2CxSource & 0x00FF0000U) >> 16U)));
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	0c1b      	lsrs	r3, r3, #16
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	2103      	movs	r1, #3
 80025b2:	fa01 f303 	lsl.w	r3, r1, r3
 80025b6:	43db      	mvns	r3, r3
 80025b8:	401a      	ands	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	b2d9      	uxtb	r1, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	0c1b      	lsrs	r3, r3, #16
 80025c2:	b2db      	uxtb	r3, r3
 80025c4:	fa01 f303 	lsl.w	r3, r1, r3
 80025c8:	431a      	orrs	r2, r3
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	601a      	str	r2, [r3, #0]
}
 80025ce:	bf00      	nop
 80025d0:	3714      	adds	r7, #20
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	40021088 	.word	0x40021088

080025e0 <LL_RCC_SetADCClockSource>:
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80025e8:	4907      	ldr	r1, [pc, #28]	; (8002608 <LL_RCC_SetADCClockSource+0x28>)
 80025ea:	4b07      	ldr	r3, [pc, #28]	; (8002608 <LL_RCC_SetADCClockSource+0x28>)
 80025ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025f0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80025fc:	bf00      	nop
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	40021000 	.word	0x40021000

0800260c <LL_RCC_PLL_Enable>:
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002610:	4a05      	ldr	r2, [pc, #20]	; (8002628 <LL_RCC_PLL_Enable+0x1c>)
 8002612:	4b05      	ldr	r3, [pc, #20]	; (8002628 <LL_RCC_PLL_Enable+0x1c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800261a:	6013      	str	r3, [r2, #0]
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	40021000 	.word	0x40021000

0800262c <LL_RCC_PLL_IsReady>:
{
 800262c:	b480      	push	{r7}
 800262e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8002630:	4b07      	ldr	r3, [pc, #28]	; (8002650 <LL_RCC_PLL_IsReady+0x24>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002638:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800263c:	bf0c      	ite	eq
 800263e:	2301      	moveq	r3, #1
 8002640:	2300      	movne	r3, #0
 8002642:	b2db      	uxtb	r3, r3
}
 8002644:	4618      	mov	r0, r3
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	40021000 	.word	0x40021000

08002654 <LL_RCC_PLL_ConfigDomain_SYS>:
{
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
 8002660:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8002662:	480a      	ldr	r0, [pc, #40]	; (800268c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8002664:	4b09      	ldr	r3, [pc, #36]	; (800268c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8002666:	68da      	ldr	r2, [r3, #12]
 8002668:	4b09      	ldr	r3, [pc, #36]	; (8002690 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 800266a:	4013      	ands	r3, r2
 800266c:	68f9      	ldr	r1, [r7, #12]
 800266e:	68ba      	ldr	r2, [r7, #8]
 8002670:	4311      	orrs	r1, r2
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	0212      	lsls	r2, r2, #8
 8002676:	4311      	orrs	r1, r2
 8002678:	683a      	ldr	r2, [r7, #0]
 800267a:	430a      	orrs	r2, r1
 800267c:	4313      	orrs	r3, r2
 800267e:	60c3      	str	r3, [r0, #12]
}
 8002680:	bf00      	nop
 8002682:	3714      	adds	r7, #20
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	40021000 	.word	0x40021000
 8002690:	f9ff808c 	.word	0xf9ff808c

08002694 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8002698:	4a05      	ldr	r2, [pc, #20]	; (80026b0 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800269a:	4b05      	ldr	r3, [pc, #20]	; (80026b0 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026a2:	60d3      	str	r3, [r2, #12]
}
 80026a4:	bf00      	nop
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	40021000 	.word	0x40021000

080026b4 <LL_I2C_Enable>:
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f043 0201 	orr.w	r2, r3, #1
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	601a      	str	r2, [r3, #0]
}
 80026c8:	bf00      	nop
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <LL_I2C_Disable>:
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f023 0201 	bic.w	r2, r3, #1
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	601a      	str	r2, [r3, #0]
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80026f4:	b490      	push	{r4, r7}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 80026fe:	4c11      	ldr	r4, [pc, #68]	; (8002744 <LL_SYSCFG_SetEXTISource+0x50>)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	b2db      	uxtb	r3, r3
 8002704:	490f      	ldr	r1, [pc, #60]	; (8002744 <LL_SYSCFG_SetEXTISource+0x50>)
 8002706:	683a      	ldr	r2, [r7, #0]
 8002708:	b2d2      	uxtb	r2, r2
 800270a:	3202      	adds	r2, #2
 800270c:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8002710:	683a      	ldr	r2, [r7, #0]
 8002712:	0c12      	lsrs	r2, r2, #16
 8002714:	43d2      	mvns	r2, r2
 8002716:	4011      	ands	r1, r2
 8002718:	683a      	ldr	r2, [r7, #0]
 800271a:	0c12      	lsrs	r2, r2, #16
 800271c:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	fa92 f2a2 	rbit	r2, r2
 8002724:	60ba      	str	r2, [r7, #8]
  return(result);
 8002726:	68ba      	ldr	r2, [r7, #8]
 8002728:	fab2 f282 	clz	r2, r2
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	fa00 f202 	lsl.w	r2, r0, r2
 8002732:	430a      	orrs	r2, r1
 8002734:	3302      	adds	r3, #2
 8002736:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
}
 800273a:	bf00      	nop
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bc90      	pop	{r4, r7}
 8002742:	4770      	bx	lr
 8002744:	40010000 	.word	0x40010000

08002748 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002750:	4906      	ldr	r1, [pc, #24]	; (800276c <LL_FLASH_SetLatency+0x24>)
 8002752:	4b06      	ldr	r3, [pc, #24]	; (800276c <LL_FLASH_SetLatency+0x24>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f023 0207 	bic.w	r2, r3, #7
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4313      	orrs	r3, r2
 800275e:	600b      	str	r3, [r1, #0]
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	40022000 	.word	0x40022000

08002770 <LL_TIM_ClearFlag_UPDATE>:
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f06f 0201 	mvn.w	r2, #1
 800277e:	611a      	str	r2, [r3, #16]
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr

0800278c <LL_TIM_EnableIT_UPDATE>:
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	f043 0201 	orr.w	r2, r3, #1
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	60da      	str	r2, [r3, #12]
}
 80027a0:	bf00      	nop
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <SystemClock_Config>:
#include "stm32l4xx_ll_pwr.h"
#include "stm32l4xx_ll_system.h"
#include "stm32l4xx_ll_tim.h"


void SystemClock_Config(void) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80027b0:	2001      	movs	r0, #1
 80027b2:	f7ff fe01 	bl	80023b8 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80027b6:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80027ba:	f7ff fde5 	bl	8002388 <LL_APB1_GRP1_EnableClock>

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
 80027be:	2001      	movs	r0, #1
 80027c0:	f7ff ffc2 	bl	8002748 <LL_FLASH_SetLatency>

	LL_RCC_HSE_Enable();
 80027c4:	f7ff fe4c 	bl	8002460 <LL_RCC_HSE_Enable>
	LL_RCC_HSE_EnableBypass();
 80027c8:	f7ff fe3a 	bl	8002440 <LL_RCC_HSE_EnableBypass>

	while (LL_RCC_HSE_IsReady() != 1) {}
 80027cc:	bf00      	nop
 80027ce:	f7ff fe57 	bl	8002480 <LL_RCC_HSE_IsReady>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d1fa      	bne.n	80027ce <SystemClock_Config+0x22>

	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_1, 16,LL_RCC_PLLR_DIV_4);
 80027d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027dc:	2210      	movs	r2, #16
 80027de:	2100      	movs	r1, #0
 80027e0:	2003      	movs	r0, #3
 80027e2:	f7ff ff37 	bl	8002654 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_EnableDomain_SYS();
 80027e6:	f7ff ff55 	bl	8002694 <LL_RCC_PLL_EnableDomain_SYS>
	LL_RCC_PLL_Enable();
 80027ea:	f7ff ff0f 	bl	800260c <LL_RCC_PLL_Enable>

	while (LL_RCC_PLL_IsReady() != 1) {}
 80027ee:	bf00      	nop
 80027f0:	f7ff ff1c 	bl	800262c <LL_RCC_PLL_IsReady>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d1fa      	bne.n	80027f0 <SystemClock_Config+0x44>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80027fa:	2003      	movs	r0, #3
 80027fc:	f7ff fe54 	bl	80024a8 <LL_RCC_SetSysClkSource>

	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {}
 8002800:	bf00      	nop
 8002802:	f7ff fe65 	bl	80024d0 <LL_RCC_GetSysClkSource>
 8002806:	4603      	mov	r3, r0
 8002808:	2b0c      	cmp	r3, #12
 800280a:	d1fa      	bne.n	8002802 <SystemClock_Config+0x56>
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800280c:	2000      	movs	r0, #0
 800280e:	f7ff fe6d 	bl	80024ec <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8002812:	2000      	movs	r0, #0
 8002814:	f7ff fe7e 	bl	8002514 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8002818:	2000      	movs	r0, #0
 800281a:	f7ff fe8f 	bl	800253c <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetI2CClockSource(LL_RCC_I2C2_CLKSOURCE_PCLK1);
 800281e:	f44f 2060 	mov.w	r0, #917504	; 0xe0000
 8002822:	f7ff feb7 	bl	8002594 <LL_RCC_SetI2CClockSource>

	LL_RCC_ConfigMCO(LL_RCC_MCO1SOURCE_SYSCLK, LL_RCC_MCO1_DIV_1);
 8002826:	2100      	movs	r1, #0
 8002828:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800282c:	f7ff fe9a 	bl	8002564 <LL_RCC_ConfigMCO>

	SystemCoreClockUpdate();
 8002830:	f001 fb94 	bl	8003f5c <SystemCoreClockUpdate>

	LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8002834:	2004      	movs	r0, #4
 8002836:	f7ff fdd7 	bl	80023e8 <LL_SYSTICK_SetClkSource>
	SysTick_Config(SystemCoreClock / 100000);
 800283a:	4b0b      	ldr	r3, [pc, #44]	; (8002868 <SystemClock_Config+0xbc>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	095b      	lsrs	r3, r3, #5
 8002840:	4a0a      	ldr	r2, [pc, #40]	; (800286c <SystemClock_Config+0xc0>)
 8002842:	fba2 2303 	umull	r2, r3, r2, r3
 8002846:	09db      	lsrs	r3, r3, #7
 8002848:	4618      	mov	r0, r3
 800284a:	f7ff fa65 	bl	8001d18 <SysTick_Config>
	NVIC_SetPriority(SysTick_IRQn,3);
 800284e:	2103      	movs	r1, #3
 8002850:	f04f 30ff 	mov.w	r0, #4294967295
 8002854:	f7ff fa36 	bl	8001cc4 <NVIC_SetPriority>
	LL_SYSTICK_DisableIT();
 8002858:	f7ff fde2 	bl	8002420 <LL_SYSTICK_DisableIT>
	LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_SYSCLK);
 800285c:	f04f 5040 	mov.w	r0, #805306368	; 0x30000000
 8002860:	f7ff febe 	bl	80025e0 <LL_RCC_SetADCClockSource>


}
 8002864:	bf00      	nop
 8002866:	bd80      	pop	{r7, pc}
 8002868:	20000020 	.word	0x20000020
 800286c:	0a7c5ac5 	.word	0x0a7c5ac5

08002870 <GPIO_Init>:


void GPIO_Init(void)
{ 	/*Povolen hodin do GPIO periferi*/
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0
	WRITE_REG(RCC->AHB2ENR, RCC_AHB2ENR_GPIOAEN | RCC_AHB2ENR_GPIOBEN | RCC_AHB2ENR_GPIOCEN) ;
 8002874:	4ba1      	ldr	r3, [pc, #644]	; (8002afc <GPIO_Init+0x28c>)
 8002876:	2207      	movs	r2, #7
 8002878:	64da      	str	r2, [r3, #76]	; 0x4c


	/*USBPWREN Init*/
	LL_GPIO_SetPinMode(GPIOA,USBPWREN,LL_GPIO_MODE_INPUT);
 800287a:	2200      	movs	r2, #0
 800287c:	2101      	movs	r1, #1
 800287e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002882:	f7ff fc20 	bl	80020c6 <LL_GPIO_SetPinMode>

	/*USART2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,USART2_TX,LL_GPIO_MODE_ALTERNATE);
 8002886:	2202      	movs	r2, #2
 8002888:	2104      	movs	r1, #4
 800288a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800288e:	f7ff fc1a 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,USART2_RX,LL_GPIO_MODE_ALTERNATE);
 8002892:	2202      	movs	r2, #2
 8002894:	2108      	movs	r1, #8
 8002896:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800289a:	f7ff fc14 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,USART2_TX,LL_GPIO_SPEED_FREQ_MEDIUM);
 800289e:	2201      	movs	r2, #1
 80028a0:	2104      	movs	r1, #4
 80028a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028a6:	f7ff fc53 	bl	8002150 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,USART2_RX,LL_GPIO_SPEED_FREQ_MEDIUM);
 80028aa:	2201      	movs	r2, #1
 80028ac:	2108      	movs	r1, #8
 80028ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028b2:	f7ff fc4d 	bl	8002150 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART2_TX,LL_GPIO_AF_7);
 80028b6:	2207      	movs	r2, #7
 80028b8:	2104      	movs	r1, #4
 80028ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028be:	f7ff fca1 	bl	8002204 <LL_GPIO_SetAFPin_0_7>
	LL_GPIO_SetAFPin_0_7(GPIOA,USART2_RX,LL_GPIO_AF_7);
 80028c2:	2207      	movs	r2, #7
 80028c4:	2108      	movs	r1, #8
 80028c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028ca:	f7ff fc9b 	bl	8002204 <LL_GPIO_SetAFPin_0_7>

	/*Analog SENS GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,SENS1,LL_GPIO_MODE_ANALOG);
 80028ce:	2203      	movs	r2, #3
 80028d0:	2110      	movs	r1, #16
 80028d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028d6:	f7ff fbf6 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,SENS2,LL_GPIO_MODE_ANALOG);
 80028da:	2203      	movs	r2, #3
 80028dc:	2120      	movs	r1, #32
 80028de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028e2:	f7ff fbf0 	bl	80020c6 <LL_GPIO_SetPinMode>

	/*Power EN GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,_5V_EN,LL_GPIO_MODE_OUTPUT);
 80028e6:	2201      	movs	r2, #1
 80028e8:	2180      	movs	r1, #128	; 0x80
 80028ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028ee:	f7ff fbea 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,_3V3_EN,LL_GPIO_MODE_OUTPUT);
 80028f2:	2201      	movs	r2, #1
 80028f4:	2140      	movs	r1, #64	; 0x40
 80028f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028fa:	f7ff fbe4 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,_5V_EN,LL_GPIO_SPEED_FREQ_LOW);
 80028fe:	2200      	movs	r2, #0
 8002900:	2180      	movs	r1, #128	; 0x80
 8002902:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002906:	f7ff fc23 	bl	8002150 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,_3V3_EN,LL_GPIO_SPEED_FREQ_LOW);
 800290a:	2200      	movs	r2, #0
 800290c:	2140      	movs	r1, #64	; 0x40
 800290e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002912:	f7ff fc1d 	bl	8002150 <LL_GPIO_SetPinSpeed>

	/*MCO Init*/
	LL_GPIO_SetPinMode(GPIOA,MCO,LL_GPIO_MODE_ALTERNATE);
 8002916:	2202      	movs	r2, #2
 8002918:	f44f 7180 	mov.w	r1, #256	; 0x100
 800291c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002920:	f7ff fbd1 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,MCO,LL_GPIO_SPEED_FREQ_VERY_HIGH);
 8002924:	2203      	movs	r2, #3
 8002926:	f44f 7180 	mov.w	r1, #256	; 0x100
 800292a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800292e:	f7ff fc0f 	bl	8002150 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_8_15(GPIOA,MCO,LL_GPIO_AF_0);
 8002932:	2200      	movs	r2, #0
 8002934:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002938:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800293c:	f7ff fc8f 	bl	800225e <LL_GPIO_SetAFPin_8_15>

	/*USART1 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOA,USART1_TX,LL_GPIO_MODE_ALTERNATE);
 8002940:	2202      	movs	r2, #2
 8002942:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002946:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800294a:	f7ff fbbc 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOA,USART1_RX,LL_GPIO_MODE_ALTERNATE);
 800294e:	2202      	movs	r2, #2
 8002950:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002954:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002958:	f7ff fbb5 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOA,USART1_TX,LL_GPIO_SPEED_FREQ_HIGH);
 800295c:	2202      	movs	r2, #2
 800295e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002962:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002966:	f7ff fbf3 	bl	8002150 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOA,USART1_RX,LL_GPIO_SPEED_FREQ_HIGH);
 800296a:	2202      	movs	r2, #2
 800296c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002970:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002974:	f7ff fbec 	bl	8002150 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinPull(GPIOA,USART1_RX,LL_GPIO_PULL_UP);
 8002978:	2201      	movs	r2, #1
 800297a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800297e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002982:	f7ff fc12 	bl	80021aa <LL_GPIO_SetPinPull>
	LL_GPIO_SetAFPin_8_15(GPIOA,USART1_TX,LL_GPIO_AF_7);
 8002986:	2207      	movs	r2, #7
 8002988:	f44f 7100 	mov.w	r1, #512	; 0x200
 800298c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002990:	f7ff fc65 	bl	800225e <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOA,USART1_RX,LL_GPIO_AF_7);
 8002994:	2207      	movs	r2, #7
 8002996:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800299a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800299e:	f7ff fc5e 	bl	800225e <LL_GPIO_SetAFPin_8_15>

	/*ALERT Init*/
	LL_GPIO_SetPinMode(GPIOB,ALERT,LL_GPIO_MODE_INPUT);
 80029a2:	2200      	movs	r2, #0
 80029a4:	2102      	movs	r1, #2
 80029a6:	4856      	ldr	r0, [pc, #344]	; (8002b00 <GPIO_Init+0x290>)
 80029a8:	f7ff fb8d 	bl	80020c6 <LL_GPIO_SetPinMode>

	/*WP Init*/
	LL_GPIO_SetPinMode(GPIOB,WP,LL_GPIO_MODE_OUTPUT);
 80029ac:	2201      	movs	r2, #1
 80029ae:	2104      	movs	r1, #4
 80029b0:	4853      	ldr	r0, [pc, #332]	; (8002b00 <GPIO_Init+0x290>)
 80029b2:	f7ff fb88 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinOutputType(GPIOB,WP,LL_GPIO_OUTPUT_PUSHPULL);
 80029b6:	2200      	movs	r2, #0
 80029b8:	2104      	movs	r1, #4
 80029ba:	4851      	ldr	r0, [pc, #324]	; (8002b00 <GPIO_Init+0x290>)
 80029bc:	f7ff fbb0 	bl	8002120 <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetPinSpeed(GPIOB,WP,LL_GPIO_SPEED_FREQ_MEDIUM);
 80029c0:	2201      	movs	r2, #1
 80029c2:	2104      	movs	r1, #4
 80029c4:	484e      	ldr	r0, [pc, #312]	; (8002b00 <GPIO_Init+0x290>)
 80029c6:	f7ff fbc3 	bl	8002150 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetOutputPin(GPIOB,WP);
 80029ca:	2104      	movs	r1, #4
 80029cc:	484c      	ldr	r0, [pc, #304]	; (8002b00 <GPIO_Init+0x290>)
 80029ce:	f7ff fc75 	bl	80022bc <LL_GPIO_SetOutputPin>

	/*I2C2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOB,I2C2_SCL,LL_GPIO_MODE_ALTERNATE);
 80029d2:	2202      	movs	r2, #2
 80029d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80029d8:	4849      	ldr	r0, [pc, #292]	; (8002b00 <GPIO_Init+0x290>)
 80029da:	f7ff fb74 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,I2C2_SDA,LL_GPIO_MODE_ALTERNATE);
 80029de:	2202      	movs	r2, #2
 80029e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80029e4:	4846      	ldr	r0, [pc, #280]	; (8002b00 <GPIO_Init+0x290>)
 80029e6:	f7ff fb6e 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,I2C2_SCL,LL_GPIO_SPEED_FREQ_HIGH);
 80029ea:	2202      	movs	r2, #2
 80029ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80029f0:	4843      	ldr	r0, [pc, #268]	; (8002b00 <GPIO_Init+0x290>)
 80029f2:	f7ff fbad 	bl	8002150 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,I2C2_SDA,LL_GPIO_SPEED_FREQ_HIGH);
 80029f6:	2202      	movs	r2, #2
 80029f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80029fc:	4840      	ldr	r0, [pc, #256]	; (8002b00 <GPIO_Init+0x290>)
 80029fe:	f7ff fba7 	bl	8002150 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinOutputType(GPIOB,I2C2_SCL,LL_GPIO_OUTPUT_OPENDRAIN);
 8002a02:	2201      	movs	r2, #1
 8002a04:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a08:	483d      	ldr	r0, [pc, #244]	; (8002b00 <GPIO_Init+0x290>)
 8002a0a:	f7ff fb89 	bl	8002120 <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetPinOutputType(GPIOB,I2C2_SDA,LL_GPIO_OUTPUT_OPENDRAIN);
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a14:	483a      	ldr	r0, [pc, #232]	; (8002b00 <GPIO_Init+0x290>)
 8002a16:	f7ff fb83 	bl	8002120 <LL_GPIO_SetPinOutputType>
	LL_GPIO_SetAFPin_8_15(GPIOB,I2C2_SCL,LL_GPIO_AF_4);
 8002a1a:	2204      	movs	r2, #4
 8002a1c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a20:	4837      	ldr	r0, [pc, #220]	; (8002b00 <GPIO_Init+0x290>)
 8002a22:	f7ff fc1c 	bl	800225e <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,I2C2_SDA,LL_GPIO_AF_4);
 8002a26:	2204      	movs	r2, #4
 8002a28:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a2c:	4834      	ldr	r0, [pc, #208]	; (8002b00 <GPIO_Init+0x290>)
 8002a2e:	f7ff fc16 	bl	800225e <LL_GPIO_SetAFPin_8_15>

	/*LGHTNG_CS Init*/
	LL_GPIO_SetPinMode(GPIOB,LGHTNG_CS,LL_GPIO_MODE_OUTPUT);
 8002a32:	2201      	movs	r2, #1
 8002a34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a38:	4831      	ldr	r0, [pc, #196]	; (8002b00 <GPIO_Init+0x290>)
 8002a3a:	f7ff fb44 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,LGHTNG_CS,LL_GPIO_SPEED_FREQ_MEDIUM);
 8002a3e:	2201      	movs	r2, #1
 8002a40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a44:	482e      	ldr	r0, [pc, #184]	; (8002b00 <GPIO_Init+0x290>)
 8002a46:	f7ff fb83 	bl	8002150 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetOutputPin(GPIOB,LGHTNG_CS);
 8002a4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a4e:	482c      	ldr	r0, [pc, #176]	; (8002b00 <GPIO_Init+0x290>)
 8002a50:	f7ff fc34 	bl	80022bc <LL_GPIO_SetOutputPin>

	/*SPI2 GPIO Init*/
	LL_GPIO_SetPinMode(GPIOB,SPI2_SCK,LL_GPIO_MODE_ALTERNATE);
 8002a54:	2202      	movs	r2, #2
 8002a56:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a5a:	4829      	ldr	r0, [pc, #164]	; (8002b00 <GPIO_Init+0x290>)
 8002a5c:	f7ff fb33 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,SPI2_MISO,LL_GPIO_MODE_ALTERNATE);
 8002a60:	2202      	movs	r2, #2
 8002a62:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a66:	4826      	ldr	r0, [pc, #152]	; (8002b00 <GPIO_Init+0x290>)
 8002a68:	f7ff fb2d 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB,SPI2_MOSI,LL_GPIO_MODE_ALTERNATE);
 8002a6c:	2202      	movs	r2, #2
 8002a6e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a72:	4823      	ldr	r0, [pc, #140]	; (8002b00 <GPIO_Init+0x290>)
 8002a74:	f7ff fb27 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_SCK,LL_GPIO_SPEED_FREQ_HIGH);
 8002a78:	2202      	movs	r2, #2
 8002a7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a7e:	4820      	ldr	r0, [pc, #128]	; (8002b00 <GPIO_Init+0x290>)
 8002a80:	f7ff fb66 	bl	8002150 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_MISO,LL_GPIO_SPEED_FREQ_HIGH);
 8002a84:	2202      	movs	r2, #2
 8002a86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a8a:	481d      	ldr	r0, [pc, #116]	; (8002b00 <GPIO_Init+0x290>)
 8002a8c:	f7ff fb60 	bl	8002150 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetPinSpeed(GPIOB,SPI2_MOSI,LL_GPIO_SPEED_FREQ_HIGH);
 8002a90:	2202      	movs	r2, #2
 8002a92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a96:	481a      	ldr	r0, [pc, #104]	; (8002b00 <GPIO_Init+0x290>)
 8002a98:	f7ff fb5a 	bl	8002150 <LL_GPIO_SetPinSpeed>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_SCK,LL_GPIO_AF_5);
 8002a9c:	2205      	movs	r2, #5
 8002a9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002aa2:	4817      	ldr	r0, [pc, #92]	; (8002b00 <GPIO_Init+0x290>)
 8002aa4:	f7ff fbdb 	bl	800225e <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_MISO,LL_GPIO_AF_5);
 8002aa8:	2205      	movs	r2, #5
 8002aaa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002aae:	4814      	ldr	r0, [pc, #80]	; (8002b00 <GPIO_Init+0x290>)
 8002ab0:	f7ff fbd5 	bl	800225e <LL_GPIO_SetAFPin_8_15>
	LL_GPIO_SetAFPin_8_15(GPIOB,SPI2_MOSI,LL_GPIO_AF_5);
 8002ab4:	2205      	movs	r2, #5
 8002ab6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002aba:	4811      	ldr	r0, [pc, #68]	; (8002b00 <GPIO_Init+0x290>)
 8002abc:	f7ff fbcf 	bl	800225e <LL_GPIO_SetAFPin_8_15>

	/*ULED1 */
	LL_GPIO_SetPinMode(GPIOC,ULED1,LL_GPIO_MODE_OUTPUT);
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	2110      	movs	r1, #16
 8002ac4:	480f      	ldr	r0, [pc, #60]	; (8002b04 <GPIO_Init+0x294>)
 8002ac6:	f7ff fafe 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOC,ULED1,LL_GPIO_SPEED_FREQ_LOW);
 8002aca:	2200      	movs	r2, #0
 8002acc:	2110      	movs	r1, #16
 8002ace:	480d      	ldr	r0, [pc, #52]	; (8002b04 <GPIO_Init+0x294>)
 8002ad0:	f7ff fb3e 	bl	8002150 <LL_GPIO_SetPinSpeed>

	/*ULED2 */
	LL_GPIO_SetPinMode(GPIOC,ULED2,LL_GPIO_MODE_OUTPUT);
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	2120      	movs	r1, #32
 8002ad8:	480a      	ldr	r0, [pc, #40]	; (8002b04 <GPIO_Init+0x294>)
 8002ada:	f7ff faf4 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinSpeed(GPIOC,ULED2,LL_GPIO_SPEED_FREQ_LOW);
 8002ade:	2200      	movs	r2, #0
 8002ae0:	2120      	movs	r1, #32
 8002ae2:	4808      	ldr	r0, [pc, #32]	; (8002b04 <GPIO_Init+0x294>)
 8002ae4:	f7ff fb34 	bl	8002150 <LL_GPIO_SetPinSpeed>

	/*LGHTNG_IRQ*/
	LL_GPIO_SetPinMode(GPIOC,LGHTNG_IRQ,LL_GPIO_MODE_INPUT);
 8002ae8:	2200      	movs	r2, #0
 8002aea:	2140      	movs	r1, #64	; 0x40
 8002aec:	4805      	ldr	r0, [pc, #20]	; (8002b04 <GPIO_Init+0x294>)
 8002aee:	f7ff faea 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8002af2:	2001      	movs	r0, #1
 8002af4:	f7ff fc60 	bl	80023b8 <LL_APB2_GRP1_EnableClock>



}
 8002af8:	bf00      	nop
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	40021000 	.word	0x40021000
 8002b00:	48000400 	.word	0x48000400
 8002b04:	48000800 	.word	0x48000800

08002b08 <SPI2_Init>:

void SPI2_Init(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08a      	sub	sp, #40	; 0x28
 8002b0c:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct;
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8002b0e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002b12:	f7ff fc39 	bl	8002388 <LL_APB1_GRP1_EnableClock>
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8002b16:	2300      	movs	r3, #0
 8002b18:	603b      	str	r3, [r7, #0]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8002b1a:	f44f 7382 	mov.w	r3, #260	; 0x104
 8002b1e:	607b      	str	r3, [r7, #4]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8002b20:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002b24:	60bb      	str	r3, [r7, #8]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8002b26:	2300      	movs	r3, #0
 8002b28:	60fb      	str	r3, [r7, #12]
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	613b      	str	r3, [r7, #16]
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8002b2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b32:	617b      	str	r3, [r7, #20]
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 8002b34:	2328      	movs	r3, #40	; 0x28
 8002b36:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.CRCPoly = 7;
 8002b40:	2307      	movs	r3, #7
 8002b42:	627b      	str	r3, [r7, #36]	; 0x24
  LL_SPI_SetRxFIFOThreshold(SPI2,LL_SPI_RX_FIFO_TH_QUARTER);
 8002b44:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b48:	480a      	ldr	r0, [pc, #40]	; (8002b74 <SPI2_Init+0x6c>)
 8002b4a:	f7ff faa9 	bl	80020a0 <LL_SPI_SetRxFIFOThreshold>
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8002b4e:	463b      	mov	r3, r7
 8002b50:	4619      	mov	r1, r3
 8002b52:	4808      	ldr	r0, [pc, #32]	; (8002b74 <SPI2_Init+0x6c>)
 8002b54:	f7fe fec7 	bl	80018e6 <LL_SPI_Init>
  LL_SPI_Enable(SPI2);
 8002b58:	4806      	ldr	r0, [pc, #24]	; (8002b74 <SPI2_Init+0x6c>)
 8002b5a:	f7ff fa91 	bl	8002080 <LL_SPI_Enable>
  NVIC_SetPriority(EXTI9_5_IRQn,2);
 8002b5e:	2102      	movs	r1, #2
 8002b60:	2017      	movs	r0, #23
 8002b62:	f7ff f8af 	bl	8001cc4 <NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002b66:	2017      	movs	r0, #23
 8002b68:	f7ff f892 	bl	8001c90 <NVIC_EnableIRQ>

}
 8002b6c:	bf00      	nop
 8002b6e:	3728      	adds	r7, #40	; 0x28
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	40003800 	.word	0x40003800

08002b78 <USART1_Init>:

void USART1_Init(void){
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b088      	sub	sp, #32
 8002b7c:	af00      	add	r7, sp, #0

	LL_USART_InitTypeDef USART1_InitStruct;
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8002b7e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002b82:	f7ff fc19 	bl	80023b8 <LL_APB2_GRP1_EnableClock>

	USART1_InitStruct.BaudRate=9600;
 8002b86:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002b8a:	607b      	str	r3, [r7, #4]
	USART1_InitStruct.DataWidth=LL_USART_DATAWIDTH_8B;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	60bb      	str	r3, [r7, #8]
	USART1_InitStruct.HardwareFlowControl=LL_USART_HWCONTROL_NONE;
 8002b90:	2300      	movs	r3, #0
 8002b92:	61bb      	str	r3, [r7, #24]
	USART1_InitStruct.OverSampling=LL_USART_OVERSAMPLING_16;
 8002b94:	2300      	movs	r3, #0
 8002b96:	61fb      	str	r3, [r7, #28]
	USART1_InitStruct.Parity=LL_USART_PARITY_NONE;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	613b      	str	r3, [r7, #16]
	USART1_InitStruct.StopBits=LL_USART_STOPBITS_1;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	60fb      	str	r3, [r7, #12]
	USART1_InitStruct.TransferDirection=LL_USART_DIRECTION_TX_RX;
 8002ba0:	230c      	movs	r3, #12
 8002ba2:	617b      	str	r3, [r7, #20]
	LL_USART_DisableOverrunDetect(USART1);
 8002ba4:	4808      	ldr	r0, [pc, #32]	; (8002bc8 <USART1_Init+0x50>)
 8002ba6:	f7ff fbb7 	bl	8002318 <LL_USART_DisableOverrunDetect>
	LL_USART_DisableSCLKOutput(USART1);
 8002baa:	4807      	ldr	r0, [pc, #28]	; (8002bc8 <USART1_Init+0x50>)
 8002bac:	f7ff fba4 	bl	80022f8 <LL_USART_DisableSCLKOutput>
	LL_USART_Init(USART1,&USART1_InitStruct);
 8002bb0:	1d3b      	adds	r3, r7, #4
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4804      	ldr	r0, [pc, #16]	; (8002bc8 <USART1_Init+0x50>)
 8002bb6:	f7ff f805 	bl	8001bc4 <LL_USART_Init>
	LL_USART_Enable(USART1);
 8002bba:	4803      	ldr	r0, [pc, #12]	; (8002bc8 <USART1_Init+0x50>)
 8002bbc:	f7ff fb8c 	bl	80022d8 <LL_USART_Enable>

}
 8002bc0:	bf00      	nop
 8002bc2:	3720      	adds	r7, #32
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40013800 	.word	0x40013800

08002bcc <USART2_Init>:

void USART2_Init(void){
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b088      	sub	sp, #32
 8002bd0:	af00      	add	r7, sp, #0

	LL_USART_InitTypeDef USART2_InitStruct;
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002bd2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002bd6:	f7ff fbd7 	bl	8002388 <LL_APB1_GRP1_EnableClock>

	USART2_InitStruct.BaudRate=115200;
 8002bda:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002bde:	607b      	str	r3, [r7, #4]
	USART2_InitStruct.DataWidth=LL_USART_DATAWIDTH_8B;
 8002be0:	2300      	movs	r3, #0
 8002be2:	60bb      	str	r3, [r7, #8]
	USART2_InitStruct.HardwareFlowControl=LL_USART_HWCONTROL_NONE;
 8002be4:	2300      	movs	r3, #0
 8002be6:	61bb      	str	r3, [r7, #24]
	USART2_InitStruct.OverSampling=LL_USART_OVERSAMPLING_8;
 8002be8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002bec:	61fb      	str	r3, [r7, #28]
	USART2_InitStruct.Parity=LL_USART_PARITY_NONE;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	613b      	str	r3, [r7, #16]
	USART2_InitStruct.StopBits=LL_USART_STOPBITS_1;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60fb      	str	r3, [r7, #12]
	USART2_InitStruct.TransferDirection=LL_USART_DIRECTION_TX_RX;
 8002bf6:	230c      	movs	r3, #12
 8002bf8:	617b      	str	r3, [r7, #20]
	LL_USART_DisableSCLKOutput(USART2);
 8002bfa:	4807      	ldr	r0, [pc, #28]	; (8002c18 <USART2_Init+0x4c>)
 8002bfc:	f7ff fb7c 	bl	80022f8 <LL_USART_DisableSCLKOutput>
	LL_USART_Init(USART2,&USART2_InitStruct);
 8002c00:	1d3b      	adds	r3, r7, #4
 8002c02:	4619      	mov	r1, r3
 8002c04:	4804      	ldr	r0, [pc, #16]	; (8002c18 <USART2_Init+0x4c>)
 8002c06:	f7fe ffdd 	bl	8001bc4 <LL_USART_Init>
	LL_USART_Enable(USART2);
 8002c0a:	4803      	ldr	r0, [pc, #12]	; (8002c18 <USART2_Init+0x4c>)
 8002c0c:	f7ff fb64 	bl	80022d8 <LL_USART_Enable>

}
 8002c10:	bf00      	nop
 8002c12:	3720      	adds	r7, #32
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	40004400 	.word	0x40004400

08002c1c <I2C2_Init>:

void I2C2_Init(void){
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b088      	sub	sp, #32
 8002c20:	af00      	add	r7, sp, #0
	LL_I2C_InitTypeDef I2C_InitStruct;
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2);
 8002c22:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8002c26:	f7ff fbaf 	bl	8002388 <LL_APB1_GRP1_EnableClock>
	LL_I2C_Disable(I2C2);
 8002c2a:	480f      	ldr	r0, [pc, #60]	; (8002c68 <I2C2_Init+0x4c>)
 8002c2c:	f7ff fd52 	bl	80026d4 <LL_I2C_Disable>
	I2C_InitStruct.AnalogFilter=LL_I2C_ANALOGFILTER_ENABLE;
 8002c30:	2300      	movs	r3, #0
 8002c32:	60fb      	str	r3, [r7, #12]
	I2C_InitStruct.DigitalFilter=0x00;
 8002c34:	2300      	movs	r3, #0
 8002c36:	613b      	str	r3, [r7, #16]
	I2C_InitStruct.OwnAddrSize=LL_I2C_OWNADDRESS1_7BIT;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	61fb      	str	r3, [r7, #28]
	I2C_InitStruct.OwnAddress1=0x02;
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	617b      	str	r3, [r7, #20]
	I2C_InitStruct.PeripheralMode=LL_I2C_MODE_I2C;
 8002c40:	2300      	movs	r3, #0
 8002c42:	607b      	str	r3, [r7, #4]
	I2C_InitStruct.Timing=0x00B07CB4;
 8002c44:	4b09      	ldr	r3, [pc, #36]	; (8002c6c <I2C2_Init+0x50>)
 8002c46:	60bb      	str	r3, [r7, #8]
	I2C_InitStruct.TypeAcknowledge=LL_I2C_NACK;
 8002c48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c4c:	61bb      	str	r3, [r7, #24]
	LL_I2C_Init(I2C2,&I2C_InitStruct);
 8002c4e:	1d3b      	adds	r3, r7, #4
 8002c50:	4619      	mov	r1, r3
 8002c52:	4805      	ldr	r0, [pc, #20]	; (8002c68 <I2C2_Init+0x4c>)
 8002c54:	f7fe fafa 	bl	800124c <LL_I2C_Init>
	LL_I2C_Enable(I2C2);
 8002c58:	4803      	ldr	r0, [pc, #12]	; (8002c68 <I2C2_Init+0x4c>)
 8002c5a:	f7ff fd2b 	bl	80026b4 <LL_I2C_Enable>

}
 8002c5e:	bf00      	nop
 8002c60:	3720      	adds	r7, #32
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	40005800 	.word	0x40005800
 8002c6c:	00b07cb4 	.word	0x00b07cb4

08002c70 <ADC_Init>:

void ADC_Init(void){
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8002c74:	2004      	movs	r0, #4
 8002c76:	f7ff fb6f 	bl	8002358 <LL_AHB2_GRP1_EnableClock>
	LL_GPIO_SetPinMode(GPIOC,LL_GPIO_PIN_0,LL_GPIO_MODE_ANALOG);
 8002c7a:	2203      	movs	r2, #3
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	483c      	ldr	r0, [pc, #240]	; (8002d70 <ADC_Init+0x100>)
 8002c80:	f7ff fa21 	bl	80020c6 <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinPull(GPIOC,LL_GPIO_PIN_0,LL_GPIO_PULL_NO);
 8002c84:	2200      	movs	r2, #0
 8002c86:	2101      	movs	r1, #1
 8002c88:	4839      	ldr	r0, [pc, #228]	; (8002d70 <ADC_Init+0x100>)
 8002c8a:	f7ff fa8e 	bl	80021aa <LL_GPIO_SetPinPull>

	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC);
 8002c8e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002c92:	f7ff fb61 	bl	8002358 <LL_AHB2_GRP1_EnableClock>
	//ADC_COMMON je base adresa registr kter je spolen pro vechny prvky ADC pevodnku
	//zde se definuje prescaler a clock

	LL_ADC_DisableDeepPowerDown(ADC1);
 8002c96:	4837      	ldr	r0, [pc, #220]	; (8002d74 <ADC_Init+0x104>)
 8002c98:	f7ff f993 	bl	8001fc2 <LL_ADC_DisableDeepPowerDown>
	ADC1->CR|=ADC_CR_ADVREGEN ;
 8002c9c:	4a35      	ldr	r2, [pc, #212]	; (8002d74 <ADC_Init+0x104>)
 8002c9e:	4b35      	ldr	r3, [pc, #212]	; (8002d74 <ADC_Init+0x104>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ca6:	6093      	str	r3, [r2, #8]
	TL_TIM6_Delay(10);
 8002ca8:	200a      	movs	r0, #10
 8002caa:	f000 ff2d 	bl	8003b08 <TL_TIM6_Delay>
	LL_ADC_StartCalibration(ADC1,LL_ADC_SINGLE_ENDED);
 8002cae:	217f      	movs	r1, #127	; 0x7f
 8002cb0:	4830      	ldr	r0, [pc, #192]	; (8002d74 <ADC_Init+0x104>)
 8002cb2:	f7ff f9ac 	bl	800200e <LL_ADC_StartCalibration>
	while(READ_BIT(ADC1->CR,ADC_CR_ADCAL));
 8002cb6:	bf00      	nop
 8002cb8:	4b2e      	ldr	r3, [pc, #184]	; (8002d74 <ADC_Init+0x104>)
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	dbfb      	blt.n	8002cb8 <ADC_Init+0x48>


	ADC1_COMMON->CCR=ADC_CCR_PRESC_0;
 8002cc0:	4b2d      	ldr	r3, [pc, #180]	; (8002d78 <ADC_Init+0x108>)
 8002cc2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002cc6:	609a      	str	r2, [r3, #8]
	LL_ADC_SetDataAlignment(ADC1,LL_ADC_DATA_ALIGN_RIGHT);
 8002cc8:	2100      	movs	r1, #0
 8002cca:	482a      	ldr	r0, [pc, #168]	; (8002d74 <ADC_Init+0x104>)
 8002ccc:	f7ff f86c 	bl	8001da8 <LL_ADC_SetDataAlignment>
	LL_ADC_SetResolution(ADC1,LL_ADC_RESOLUTION_12B);
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	4828      	ldr	r0, [pc, #160]	; (8002d74 <ADC_Init+0x104>)
 8002cd4:	f7ff f855 	bl	8001d82 <LL_ADC_SetResolution>
	LL_ADC_REG_SetContinuousMode(ADC1,LL_ADC_REG_CONV_SINGLE);
 8002cd8:	2100      	movs	r1, #0
 8002cda:	4826      	ldr	r0, [pc, #152]	; (8002d74 <ADC_Init+0x104>)
 8002cdc:	f7ff f8d1 	bl	8001e82 <LL_ADC_REG_SetContinuousMode>
	LL_ADC_REG_SetTrigSource(ADC1,LL_ADC_REG_TRIG_SW_START);
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	4824      	ldr	r0, [pc, #144]	; (8002d74 <ADC_Init+0x104>)
 8002ce4:	f7ff f960 	bl	8001fa8 <LL_ADC_REG_SetTrigSource>
	LL_ADC_REG_SetSequencerLength(ADC1,LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS);
 8002ce8:	2102      	movs	r1, #2
 8002cea:	4822      	ldr	r0, [pc, #136]	; (8002d74 <ADC_Init+0x104>)
 8002cec:	f7ff f882 	bl	8001df4 <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetDMATransfer(ADC1,LL_ADC_REG_DMA_TRANSFER_NONE);
 8002cf0:	2100      	movs	r1, #0
 8002cf2:	4820      	ldr	r0, [pc, #128]	; (8002d74 <ADC_Init+0x104>)
 8002cf4:	f7ff f8d8 	bl	8001ea8 <LL_ADC_REG_SetDMATransfer>

	//vrefin
	LL_ADC_SetCommonPathInternalCh(ADC1_COMMON,LL_ADC_PATH_INTERNAL_VREFINT);
 8002cf8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002cfc:	481e      	ldr	r0, [pc, #120]	; (8002d78 <ADC_Init+0x108>)
 8002cfe:	f7ff f82d 	bl	8001d5c <LL_ADC_SetCommonPathInternalCh>
	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 8002d02:	2201      	movs	r2, #1
 8002d04:	2106      	movs	r1, #6
 8002d06:	481b      	ldr	r0, [pc, #108]	; (8002d74 <ADC_Init+0x104>)
 8002d08:	f7ff f887 	bl	8001e1a <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_247CYCLES_5);
 8002d0c:	2206      	movs	r2, #6
 8002d0e:	2101      	movs	r1, #1
 8002d10:	4818      	ldr	r0, [pc, #96]	; (8002d74 <ADC_Init+0x104>)
 8002d12:	f7ff f8dc 	bl	8001ece <LL_ADC_SetChannelSamplingTime>

	//set channel pin
	LL_ADC_SetChannelSingleDiff(ADC1,LL_ADC_CHANNEL_9,LL_ADC_SINGLE_ENDED);
 8002d16:	227f      	movs	r2, #127	; 0x7f
 8002d18:	4918      	ldr	r1, [pc, #96]	; (8002d7c <ADC_Init+0x10c>)
 8002d1a:	4816      	ldr	r0, [pc, #88]	; (8002d74 <ADC_Init+0x104>)
 8002d1c:	f7ff f920 	bl	8001f60 <LL_ADC_SetChannelSingleDiff>
	LL_ADC_REG_SetSequencerRanks(ADC1,LL_ADC_REG_RANK_2,LL_ADC_CHANNEL_9);
 8002d20:	4a16      	ldr	r2, [pc, #88]	; (8002d7c <ADC_Init+0x10c>)
 8002d22:	210c      	movs	r1, #12
 8002d24:	4813      	ldr	r0, [pc, #76]	; (8002d74 <ADC_Init+0x104>)
 8002d26:	f7ff f878 	bl	8001e1a <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1,LL_ADC_CHANNEL_9,LL_ADC_SAMPLINGTIME_640CYCLES_5);
 8002d2a:	2207      	movs	r2, #7
 8002d2c:	4913      	ldr	r1, [pc, #76]	; (8002d7c <ADC_Init+0x10c>)
 8002d2e:	4811      	ldr	r0, [pc, #68]	; (8002d74 <ADC_Init+0x104>)
 8002d30:	f7ff f8cd 	bl	8001ece <LL_ADC_SetChannelSamplingTime>

	LL_ADC_SetChannelSingleDiff(ADC1,LL_ADC_CHANNEL_10,LL_ADC_SINGLE_ENDED);
 8002d34:	227f      	movs	r2, #127	; 0x7f
 8002d36:	4912      	ldr	r1, [pc, #72]	; (8002d80 <ADC_Init+0x110>)
 8002d38:	480e      	ldr	r0, [pc, #56]	; (8002d74 <ADC_Init+0x104>)
 8002d3a:	f7ff f911 	bl	8001f60 <LL_ADC_SetChannelSingleDiff>
	LL_ADC_REG_SetSequencerRanks(ADC1,LL_ADC_REG_RANK_3,LL_ADC_CHANNEL_10);
 8002d3e:	4a10      	ldr	r2, [pc, #64]	; (8002d80 <ADC_Init+0x110>)
 8002d40:	2112      	movs	r1, #18
 8002d42:	480c      	ldr	r0, [pc, #48]	; (8002d74 <ADC_Init+0x104>)
 8002d44:	f7ff f869 	bl	8001e1a <LL_ADC_REG_SetSequencerRanks>
	LL_ADC_SetChannelSamplingTime(ADC1,LL_ADC_CHANNEL_10,LL_ADC_SAMPLINGTIME_640CYCLES_5);
 8002d48:	2207      	movs	r2, #7
 8002d4a:	490d      	ldr	r1, [pc, #52]	; (8002d80 <ADC_Init+0x110>)
 8002d4c:	4809      	ldr	r0, [pc, #36]	; (8002d74 <ADC_Init+0x104>)
 8002d4e:	f7ff f8be 	bl	8001ece <LL_ADC_SetChannelSamplingTime>


	LL_ADC_ClearFlag_ADRDY(ADC1);
 8002d52:	4808      	ldr	r0, [pc, #32]	; (8002d74 <ADC_Init+0x104>)
 8002d54:	f7ff f987 	bl	8002066 <LL_ADC_ClearFlag_ADRDY>
	LL_ADC_Enable(ADC1);
 8002d58:	4806      	ldr	r0, [pc, #24]	; (8002d74 <ADC_Init+0x104>)
 8002d5a:	f7ff f944 	bl	8001fe6 <LL_ADC_Enable>
	while(LL_ADC_IsActiveFlag_ADRDY(ADC1)==RESET);
 8002d5e:	bf00      	nop
 8002d60:	4804      	ldr	r0, [pc, #16]	; (8002d74 <ADC_Init+0x104>)
 8002d62:	f7ff f96d 	bl	8002040 <LL_ADC_IsActiveFlag_ADRDY>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d0f9      	beq.n	8002d60 <ADC_Init+0xf0>


}
 8002d6c:	bf00      	nop
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	48000800 	.word	0x48000800
 8002d74:	50040000 	.word	0x50040000
 8002d78:	50040300 	.word	0x50040300
 8002d7c:	25b00200 	.word	0x25b00200
 8002d80:	2a000400 	.word	0x2a000400

08002d84 <IRQ_Init>:

void IRQ_Init(void){
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b084      	sub	sp, #16
 8002d88:	af00      	add	r7, sp, #0
	/*GPIO IRQ (AS3935)*/
	LL_EXTI_InitTypeDef EXTI_IRQ;
	EXTI_IRQ.Line_0_31=LL_EXTI_LINE_6;
 8002d8a:	2340      	movs	r3, #64	; 0x40
 8002d8c:	607b      	str	r3, [r7, #4]
	EXTI_IRQ.Mode=LL_EXTI_MODE_IT;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	737b      	strb	r3, [r7, #13]
	EXTI_IRQ.Trigger=LL_EXTI_TRIGGER_RISING;
 8002d92:	2301      	movs	r3, #1
 8002d94:	73bb      	strb	r3, [r7, #14]
	EXTI_IRQ.LineCommand=ENABLE;
 8002d96:	2301      	movs	r3, #1
 8002d98:	733b      	strb	r3, [r7, #12]
	LL_EXTI_Init(&EXTI_IRQ);
 8002d9a:	1d3b      	adds	r3, r7, #4
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7fe f8cd 	bl	8000f3c <LL_EXTI_Init>

	LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC,LL_SYSCFG_EXTI_LINE6);
 8002da2:	4916      	ldr	r1, [pc, #88]	; (8002dfc <IRQ_Init+0x78>)
 8002da4:	2002      	movs	r0, #2
 8002da6:	f7ff fca5 	bl	80026f4 <LL_SYSCFG_SetEXTISource>
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002daa:	2017      	movs	r0, #23
 8002dac:	f7fe ff70 	bl	8001c90 <NVIC_EnableIRQ>
	NVIC_SetPriority(EXTI9_5_IRQn,1);
 8002db0:	2101      	movs	r1, #1
 8002db2:	2017      	movs	r0, #23
 8002db4:	f7fe ff86 	bl	8001cc4 <NVIC_SetPriority>

	/*USART1 IRQ*/
	NVIC_SetPriority(USART1_IRQn,1);
 8002db8:	2101      	movs	r1, #1
 8002dba:	2025      	movs	r0, #37	; 0x25
 8002dbc:	f7fe ff82 	bl	8001cc4 <NVIC_SetPriority>
	LL_USART_EnableIT_RXNE(USART1);
 8002dc0:	480f      	ldr	r0, [pc, #60]	; (8002e00 <IRQ_Init+0x7c>)
 8002dc2:	f7ff fab9 	bl	8002338 <LL_USART_EnableIT_RXNE>
	NVIC_EnableIRQ(USART1_IRQn);
 8002dc6:	2025      	movs	r0, #37	; 0x25
 8002dc8:	f7fe ff62 	bl	8001c90 <NVIC_EnableIRQ>


	/*USART2 IRQ*/
	NVIC_SetPriority(USART2_IRQn,4);
 8002dcc:	2104      	movs	r1, #4
 8002dce:	2026      	movs	r0, #38	; 0x26
 8002dd0:	f7fe ff78 	bl	8001cc4 <NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8002dd4:	2026      	movs	r0, #38	; 0x26
 8002dd6:	f7fe ff5b 	bl	8001c90 <NVIC_EnableIRQ>
	LL_USART_EnableIT_RXNE(USART2);
 8002dda:	480a      	ldr	r0, [pc, #40]	; (8002e04 <IRQ_Init+0x80>)
 8002ddc:	f7ff faac 	bl	8002338 <LL_USART_EnableIT_RXNE>

	NVIC_SetPriority(TIM7_IRQn,2);
 8002de0:	2102      	movs	r1, #2
 8002de2:	2037      	movs	r0, #55	; 0x37
 8002de4:	f7fe ff6e 	bl	8001cc4 <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM7_IRQn);
 8002de8:	2037      	movs	r0, #55	; 0x37
 8002dea:	f7fe ff51 	bl	8001c90 <NVIC_EnableIRQ>
	LL_TIM_EnableIT_UPDATE(TIM7);
 8002dee:	4806      	ldr	r0, [pc, #24]	; (8002e08 <IRQ_Init+0x84>)
 8002df0:	f7ff fccc 	bl	800278c <LL_TIM_EnableIT_UPDATE>

}
 8002df4:	bf00      	nop
 8002df6:	3710      	adds	r7, #16
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	0f000001 	.word	0x0f000001
 8002e00:	40013800 	.word	0x40013800
 8002e04:	40004400 	.word	0x40004400
 8002e08:	40001400 	.word	0x40001400

08002e0c <TIM7_Init>:

void TIM7_Init(){
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af00      	add	r7, sp, #0
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 8002e12:	2020      	movs	r0, #32
 8002e14:	f7ff fab8 	bl	8002388 <LL_APB1_GRP1_EnableClock>
	LL_TIM_InitTypeDef TIM7_Init;
	TIM7_Init.Autoreload=0xFFFFFFFFU;
 8002e18:	f04f 33ff 	mov.w	r3, #4294967295
 8002e1c:	60fb      	str	r3, [r7, #12]
	TIM7_Init.ClockDivision=LL_TIM_CLOCKDIVISION_DIV1;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	613b      	str	r3, [r7, #16]
	TIM7_Init.CounterMode=LL_TIM_COUNTERDIRECTION_UP;
 8002e22:	2300      	movs	r3, #0
 8002e24:	60bb      	str	r3, [r7, #8]
	TIM7_Init.Prescaler=31999;
 8002e26:	f647 43ff 	movw	r3, #31999	; 0x7cff
 8002e2a:	80bb      	strh	r3, [r7, #4]
	TIM7_Init.RepetitionCounter=0;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	753b      	strb	r3, [r7, #20]
	LL_TIM_Init(TIM7,&TIM7_Init);
 8002e30:	1d3b      	adds	r3, r7, #4
 8002e32:	4619      	mov	r1, r3
 8002e34:	4804      	ldr	r0, [pc, #16]	; (8002e48 <TIM7_Init+0x3c>)
 8002e36:	f7fe fdf9 	bl	8001a2c <LL_TIM_Init>
	LL_TIM_ClearFlag_UPDATE(TIM7);
 8002e3a:	4803      	ldr	r0, [pc, #12]	; (8002e48 <TIM7_Init+0x3c>)
 8002e3c:	f7ff fc98 	bl	8002770 <LL_TIM_ClearFlag_UPDATE>

}
 8002e40:	bf00      	nop
 8002e42:	3718      	adds	r7, #24
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40001400 	.word	0x40001400

08002e4c <LL_ADC_REG_StartConversion>:
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e5c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e60:	f043 0204 	orr.w	r2, r3, #4
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	609a      	str	r2, [r3, #8]
}
 8002e68:	bf00      	nop
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <LL_ADC_IsActiveFlag_ADRDY>:
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0301 	and.w	r3, r3, #1
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	bf0c      	ite	eq
 8002e88:	2301      	moveq	r3, #1
 8002e8a:	2300      	movne	r3, #0
 8002e8c:	b2db      	uxtb	r3, r3
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr

08002e9a <LL_ADC_IsActiveFlag_EOC>:
{
 8002e9a:	b480      	push	{r7}
 8002e9c:	b083      	sub	sp, #12
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0304 	and.w	r3, r3, #4
 8002eaa:	2b04      	cmp	r3, #4
 8002eac:	bf0c      	ite	eq
 8002eae:	2301      	moveq	r3, #1
 8002eb0:	2300      	movne	r3, #0
 8002eb2:	b2db      	uxtb	r3, r3
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <LL_ADC_ClearFlag_EOS>:
  * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2208      	movs	r2, #8
 8002ecc:	601a      	str	r2, [r3, #0]
}
 8002ece:	bf00      	nop
 8002ed0:	370c      	adds	r7, #12
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr

08002eda <LL_GPIO_SetOutputPin>:
{
 8002eda:	b480      	push	{r7}
 8002edc:	b083      	sub	sp, #12
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
 8002ee2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	683a      	ldr	r2, [r7, #0]
 8002ee8:	619a      	str	r2, [r3, #24]
}
 8002eea:	bf00      	nop
 8002eec:	370c      	adds	r7, #12
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr

08002ef6 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	b083      	sub	sp, #12
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
 8002efe:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	683a      	ldr	r2, [r7, #0]
 8002f04:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002f06:	bf00      	nop
 8002f08:	370c      	adds	r7, #12
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr

08002f12 <LL_I2C_IsActiveFlag_TC>:
{
 8002f12:	b480      	push	{r7}
 8002f14:	b083      	sub	sp, #12
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC));
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f22:	2b40      	cmp	r3, #64	; 0x40
 8002f24:	bf0c      	ite	eq
 8002f26:	2301      	moveq	r3, #1
 8002f28:	2300      	movne	r3, #0
 8002f2a:	b2db      	uxtb	r3, r3
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <LL_I2C_ClearFlag_STOP>:
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	69db      	ldr	r3, [r3, #28]
 8002f44:	f043 0220 	orr.w	r2, r3, #32
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	61da      	str	r2, [r3, #28]
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <LL_I2C_DisableAutoEndMode>:
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	605a      	str	r2, [r3, #4]
}
 8002f6c:	bf00      	nop
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr

08002f78 <LL_I2C_SetTransferSize>:
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	041b      	lsls	r3, r3, #16
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	605a      	str	r2, [r3, #4]
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <LL_I2C_SetTransferRequest>:
  *         @arg @ref LL_I2C_REQUEST_WRITE
  *         @arg @ref LL_I2C_REQUEST_READ
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	431a      	orrs	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	605a      	str	r2, [r3, #4]
}
 8002fba:	bf00      	nop
 8002fbc:	370c      	adds	r7, #12
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr

08002fc6 <LL_TIM_EnableCounter>:
{
 8002fc6:	b480      	push	{r7}
 8002fc8:	b083      	sub	sp, #12
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f043 0201 	orr.w	r2, r3, #1
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	601a      	str	r2, [r3, #0]
}
 8002fda:	bf00      	nop
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr

08002fe6 <LL_TIM_DisableCounter>:
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	b083      	sub	sp, #12
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f023 0201 	bic.w	r2, r3, #1
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	601a      	str	r2, [r3, #0]
}
 8002ffa:	bf00      	nop
 8002ffc:	370c      	adds	r7, #12
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr

08003006 <LL_TIM_SetCounter>:
{
 8003006:	b480      	push	{r7}
 8003008:	b083      	sub	sp, #12
 800300a:	af00      	add	r7, sp, #0
 800300c:	6078      	str	r0, [r7, #4]
 800300e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	683a      	ldr	r2, [r7, #0]
 8003014:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003016:	bf00      	nop
 8003018:	370c      	adds	r7, #12
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr

08003022 <LL_TIM_SetAutoReload>:
{
 8003022:	b480      	push	{r7}
 8003024:	b083      	sub	sp, #12
 8003026:	af00      	add	r7, sp, #0
 8003028:	6078      	str	r0, [r7, #4]
 800302a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	683a      	ldr	r2, [r7, #0]
 8003030:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003032:	bf00      	nop
 8003034:	370c      	adds	r7, #12
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr

0800303e <LL_TIM_ClearFlag_UPDATE>:
{
 800303e:	b480      	push	{r7}
 8003040:	b083      	sub	sp, #12
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	f06f 0201 	mvn.w	r2, #1
 800304c:	611a      	str	r2, [r3, #16]
}
 800304e:	bf00      	nop
 8003050:	370c      	adds	r7, #12
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
	...

0800305c <ADC_CALIB_REF_Read>:


uint32_t calib_val;
uint8_t bufferUSART1[30];

uint32_t ADC_CALIB_REF_Read() {
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0
	return *VREFINT_CAL_ADDR;
 8003060:	4b03      	ldr	r3, [pc, #12]	; (8003070 <ADC_CALIB_REF_Read+0x14>)
 8003062:	881b      	ldrh	r3, [r3, #0]
}
 8003064:	4618      	mov	r0, r3
 8003066:	46bd      	mov	sp, r7
 8003068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306c:	4770      	bx	lr
 800306e:	bf00      	nop
 8003070:	1fff75aa 	.word	0x1fff75aa

08003074 <ADC_Read>:

uint32_t ADC_Read() {
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
	GPIOB->ODR |= LL_GPIO_PIN_13;
 8003078:	4a08      	ldr	r2, [pc, #32]	; (800309c <ADC_Read+0x28>)
 800307a:	4b08      	ldr	r3, [pc, #32]	; (800309c <ADC_Read+0x28>)
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003082:	6153      	str	r3, [r2, #20]

	while (LL_ADC_IsActiveFlag_EOC(ADC1) == RESET) {
 8003084:	bf00      	nop
 8003086:	4806      	ldr	r0, [pc, #24]	; (80030a0 <ADC_Read+0x2c>)
 8003088:	f7ff ff07 	bl	8002e9a <LL_ADC_IsActiveFlag_EOC>
 800308c:	4603      	mov	r3, r0
 800308e:	2b00      	cmp	r3, #0
 8003090:	d0f9      	beq.n	8003086 <ADC_Read+0x12>
	}
	return READ_REG(ADC1->DR);
 8003092:	4b03      	ldr	r3, [pc, #12]	; (80030a0 <ADC_Read+0x2c>)
 8003094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003096:	4618      	mov	r0, r3
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	48000400 	.word	0x48000400
 80030a0:	50040000 	.word	0x50040000

080030a4 <ADC_StartConversion>:

void ADC_StartConversion() {
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0
	while (LL_ADC_IsActiveFlag_ADRDY(ADC1) == RESET)
 80030a8:	bf00      	nop
 80030aa:	4805      	ldr	r0, [pc, #20]	; (80030c0 <ADC_StartConversion+0x1c>)
 80030ac:	f7ff fee2 	bl	8002e74 <LL_ADC_IsActiveFlag_ADRDY>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d0f9      	beq.n	80030aa <ADC_StartConversion+0x6>
		;
	LL_ADC_REG_StartConversion(ADC1);
 80030b6:	4802      	ldr	r0, [pc, #8]	; (80030c0 <ADC_StartConversion+0x1c>)
 80030b8:	f7ff fec8 	bl	8002e4c <LL_ADC_REG_StartConversion>
}
 80030bc:	bf00      	nop
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	50040000 	.word	0x50040000

080030c4 <ADC_VC_Read>:

/* Mereni vstupniho napt USB, a odbr z 3V3 vtve (core voltage)
 *
 */
void ADC_VC_Read(float *sens, uint8_t *consumption) {
 80030c4:	b5b0      	push	{r4, r5, r7, lr}
 80030c6:	b08c      	sub	sp, #48	; 0x30
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]

	uint32_t vrefin_data = 0;
 80030ce:	2300      	movs	r3, #0
 80030d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t rawdata1 = 0;
 80030d2:	2300      	movs	r3, #0
 80030d4:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t rawdata2 = 0;
 80030d6:	2300      	movs	r3, #0
 80030d8:	627b      	str	r3, [r7, #36]	; 0x24
	float voltage1 = 0;
 80030da:	f04f 0300 	mov.w	r3, #0
 80030de:	61fb      	str	r3, [r7, #28]
	float voltage2 = 0;
 80030e0:	f04f 0300 	mov.w	r3, #0
 80030e4:	61bb      	str	r3, [r7, #24]
	float voltage_diff = 0;
 80030e6:	f04f 0300 	mov.w	r3, #0
 80030ea:	617b      	str	r3, [r7, #20]

	for (int y = 0; y <= 10; y++) {	//peten analogovch vstup a reference 10 krt
 80030ec:	2300      	movs	r3, #0
 80030ee:	623b      	str	r3, [r7, #32]
 80030f0:	e019      	b.n	8003126 <ADC_VC_Read+0x62>

		ADC_StartConversion();
 80030f2:	f7ff ffd7 	bl	80030a4 <ADC_StartConversion>
		vrefin_data += ADC_Read();
 80030f6:	f7ff ffbd 	bl	8003074 <ADC_Read>
 80030fa:	4602      	mov	r2, r0
 80030fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030fe:	4413      	add	r3, r2
 8003100:	62fb      	str	r3, [r7, #44]	; 0x2c
		rawdata1 += ADC_Read();
 8003102:	f7ff ffb7 	bl	8003074 <ADC_Read>
 8003106:	4602      	mov	r2, r0
 8003108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800310a:	4413      	add	r3, r2
 800310c:	62bb      	str	r3, [r7, #40]	; 0x28
		rawdata2 += ADC_Read();
 800310e:	f7ff ffb1 	bl	8003074 <ADC_Read>
 8003112:	4602      	mov	r2, r0
 8003114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003116:	4413      	add	r3, r2
 8003118:	627b      	str	r3, [r7, #36]	; 0x24
		LL_ADC_ClearFlag_EOS(ADC1);
 800311a:	485c      	ldr	r0, [pc, #368]	; (800328c <ADC_VC_Read+0x1c8>)
 800311c:	f7ff fed0 	bl	8002ec0 <LL_ADC_ClearFlag_EOS>
	for (int y = 0; y <= 10; y++) {	//peten analogovch vstup a reference 10 krt
 8003120:	6a3b      	ldr	r3, [r7, #32]
 8003122:	3301      	adds	r3, #1
 8003124:	623b      	str	r3, [r7, #32]
 8003126:	6a3b      	ldr	r3, [r7, #32]
 8003128:	2b0a      	cmp	r3, #10
 800312a:	dde2      	ble.n	80030f2 <ADC_VC_Read+0x2e>

	}
	rawdata1 = rawdata1 / 10;		//proveden aritmetickho prmru
 800312c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800312e:	4a58      	ldr	r2, [pc, #352]	; (8003290 <ADC_VC_Read+0x1cc>)
 8003130:	fba2 2303 	umull	r2, r3, r2, r3
 8003134:	08db      	lsrs	r3, r3, #3
 8003136:	62bb      	str	r3, [r7, #40]	; 0x28
	rawdata2 = rawdata2 / 10;
 8003138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313a:	4a55      	ldr	r2, [pc, #340]	; (8003290 <ADC_VC_Read+0x1cc>)
 800313c:	fba2 2303 	umull	r2, r3, r2, r3
 8003140:	08db      	lsrs	r3, r3, #3
 8003142:	627b      	str	r3, [r7, #36]	; 0x24
	vrefin_data = vrefin_data / 10;
 8003144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003146:	4a52      	ldr	r2, [pc, #328]	; (8003290 <ADC_VC_Read+0x1cc>)
 8003148:	fba2 2303 	umull	r2, r3, r2, r3
 800314c:	08db      	lsrs	r3, r3, #3
 800314e:	62fb      	str	r3, [r7, #44]	; 0x2c

	voltage1 = (3.0 * calib_val * rawdata1 / ((float) vrefin_data * 4095));	//vpoet dat na napt
 8003150:	4b50      	ldr	r3, [pc, #320]	; (8003294 <ADC_VC_Read+0x1d0>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4618      	mov	r0, r3
 8003156:	f7fd f983 	bl	8000460 <__aeabi_ui2d>
 800315a:	f04f 0200 	mov.w	r2, #0
 800315e:	4b4e      	ldr	r3, [pc, #312]	; (8003298 <ADC_VC_Read+0x1d4>)
 8003160:	f7fd f9f4 	bl	800054c <__aeabi_dmul>
 8003164:	4603      	mov	r3, r0
 8003166:	460c      	mov	r4, r1
 8003168:	4625      	mov	r5, r4
 800316a:	461c      	mov	r4, r3
 800316c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800316e:	f7fd f977 	bl	8000460 <__aeabi_ui2d>
 8003172:	4602      	mov	r2, r0
 8003174:	460b      	mov	r3, r1
 8003176:	4620      	mov	r0, r4
 8003178:	4629      	mov	r1, r5
 800317a:	f7fd f9e7 	bl	800054c <__aeabi_dmul>
 800317e:	4603      	mov	r3, r0
 8003180:	460c      	mov	r4, r1
 8003182:	4625      	mov	r5, r4
 8003184:	461c      	mov	r4, r3
 8003186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003188:	ee07 3a90 	vmov	s15, r3
 800318c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003190:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800329c <ADC_VC_Read+0x1d8>
 8003194:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003198:	ee17 0a90 	vmov	r0, s15
 800319c:	f7fd f982 	bl	80004a4 <__aeabi_f2d>
 80031a0:	4602      	mov	r2, r0
 80031a2:	460b      	mov	r3, r1
 80031a4:	4620      	mov	r0, r4
 80031a6:	4629      	mov	r1, r5
 80031a8:	f7fd fafa 	bl	80007a0 <__aeabi_ddiv>
 80031ac:	4603      	mov	r3, r0
 80031ae:	460c      	mov	r4, r1
 80031b0:	4618      	mov	r0, r3
 80031b2:	4621      	mov	r1, r4
 80031b4:	f7fd fbdc 	bl	8000970 <__aeabi_d2f>
 80031b8:	4603      	mov	r3, r0
 80031ba:	61fb      	str	r3, [r7, #28]
	voltage1 *= 4;
 80031bc:	edd7 7a07 	vldr	s15, [r7, #28]
 80031c0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80031c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031c8:	edc7 7a07 	vstr	s15, [r7, #28]
	voltage2 = (3.0 * calib_val * rawdata2 / ((float) vrefin_data * 4095));
 80031cc:	4b31      	ldr	r3, [pc, #196]	; (8003294 <ADC_VC_Read+0x1d0>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7fd f945 	bl	8000460 <__aeabi_ui2d>
 80031d6:	f04f 0200 	mov.w	r2, #0
 80031da:	4b2f      	ldr	r3, [pc, #188]	; (8003298 <ADC_VC_Read+0x1d4>)
 80031dc:	f7fd f9b6 	bl	800054c <__aeabi_dmul>
 80031e0:	4603      	mov	r3, r0
 80031e2:	460c      	mov	r4, r1
 80031e4:	4625      	mov	r5, r4
 80031e6:	461c      	mov	r4, r3
 80031e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80031ea:	f7fd f939 	bl	8000460 <__aeabi_ui2d>
 80031ee:	4602      	mov	r2, r0
 80031f0:	460b      	mov	r3, r1
 80031f2:	4620      	mov	r0, r4
 80031f4:	4629      	mov	r1, r5
 80031f6:	f7fd f9a9 	bl	800054c <__aeabi_dmul>
 80031fa:	4603      	mov	r3, r0
 80031fc:	460c      	mov	r4, r1
 80031fe:	4625      	mov	r5, r4
 8003200:	461c      	mov	r4, r3
 8003202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003204:	ee07 3a90 	vmov	s15, r3
 8003208:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800320c:	ed9f 7a23 	vldr	s14, [pc, #140]	; 800329c <ADC_VC_Read+0x1d8>
 8003210:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003214:	ee17 0a90 	vmov	r0, s15
 8003218:	f7fd f944 	bl	80004a4 <__aeabi_f2d>
 800321c:	4602      	mov	r2, r0
 800321e:	460b      	mov	r3, r1
 8003220:	4620      	mov	r0, r4
 8003222:	4629      	mov	r1, r5
 8003224:	f7fd fabc 	bl	80007a0 <__aeabi_ddiv>
 8003228:	4603      	mov	r3, r0
 800322a:	460c      	mov	r4, r1
 800322c:	4618      	mov	r0, r3
 800322e:	4621      	mov	r1, r4
 8003230:	f7fd fb9e 	bl	8000970 <__aeabi_d2f>
 8003234:	4603      	mov	r3, r0
 8003236:	61bb      	str	r3, [r7, #24]
	voltage2 *= 4;
 8003238:	edd7 7a06 	vldr	s15, [r7, #24]
 800323c:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003240:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003244:	edc7 7a06 	vstr	s15, [r7, #24]

	*sens = voltage2;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	69ba      	ldr	r2, [r7, #24]
 800324c:	601a      	str	r2, [r3, #0]

	voltage_diff = voltage2 - voltage1;	//rozdlov napt na vstupech - napt na shunt rezistoru
 800324e:	ed97 7a06 	vldr	s14, [r7, #24]
 8003252:	edd7 7a07 	vldr	s15, [r7, #28]
 8003256:	ee77 7a67 	vsub.f32	s15, s14, s15
 800325a:	edc7 7a05 	vstr	s15, [r7, #20]
	*consumption = (uint8_t) ((voltage_diff / ShuntR) * 1000); //vpoet proudu do napjen jdra
 800325e:	ed97 7a05 	vldr	s14, [r7, #20]
 8003262:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 8003266:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800326a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80032a0 <ADC_VC_Read+0x1dc>
 800326e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003272:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003276:	edc7 7a01 	vstr	s15, [r7, #4]
 800327a:	793b      	ldrb	r3, [r7, #4]
 800327c:	b2da      	uxtb	r2, r3
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	701a      	strb	r2, [r3, #0]

}
 8003282:	bf00      	nop
 8003284:	3730      	adds	r7, #48	; 0x30
 8003286:	46bd      	mov	sp, r7
 8003288:	bdb0      	pop	{r4, r5, r7, pc}
 800328a:	bf00      	nop
 800328c:	50040000 	.word	0x50040000
 8003290:	cccccccd 	.word	0xcccccccd
 8003294:	200000a4 	.word	0x200000a4
 8003298:	40080000 	.word	0x40080000
 800329c:	457ff000 	.word	0x457ff000
 80032a0:	447a0000 	.word	0x447a0000

080032a4 <EEPROM_Write>:
	*temp=(((uint16_t)data[0]<<4) | (data[1]>>4))*0.0625;
}


/*EEPROM*/
void EEPROM_Write(uint8_t *data[]){
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
	LL_GPIO_ResetOutputPin(GPIOB,WP);
 80032ac:	2104      	movs	r1, #4
 80032ae:	4809      	ldr	r0, [pc, #36]	; (80032d4 <EEPROM_Write+0x30>)
 80032b0:	f7ff fe21 	bl	8002ef6 <LL_GPIO_ResetOutputPin>
	TL_I2C_SendData(I2C2,EEPROM_Addr,*data,6);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	2306      	movs	r3, #6
 80032ba:	21a0      	movs	r1, #160	; 0xa0
 80032bc:	4806      	ldr	r0, [pc, #24]	; (80032d8 <EEPROM_Write+0x34>)
 80032be:	f000 fa30 	bl	8003722 <TL_I2C_SendData>
	LL_GPIO_SetOutputPin(GPIOB,WP);
 80032c2:	2104      	movs	r1, #4
 80032c4:	4803      	ldr	r0, [pc, #12]	; (80032d4 <EEPROM_Write+0x30>)
 80032c6:	f7ff fe08 	bl	8002eda <LL_GPIO_SetOutputPin>

}
 80032ca:	bf00      	nop
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	48000400 	.word	0x48000400
 80032d8:	40005800 	.word	0x40005800

080032dc <EEPROM_Read>:


void EEPROM_Read(uint8_t *data,uint8_t size){
 80032dc:	b590      	push	{r4, r7, lr}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	460b      	mov	r3, r1
 80032e6:	70fb      	strb	r3, [r7, #3]
		LL_GPIO_SetOutputPin(GPIOB,WP);
 80032e8:	2104      	movs	r1, #4
 80032ea:	4827      	ldr	r0, [pc, #156]	; (8003388 <EEPROM_Read+0xac>)
 80032ec:	f7ff fdf5 	bl	8002eda <LL_GPIO_SetOutputPin>
		LL_I2C_DisableAutoEndMode(I2C2);
 80032f0:	4826      	ldr	r0, [pc, #152]	; (800338c <EEPROM_Read+0xb0>)
 80032f2:	f7ff fe31 	bl	8002f58 <LL_I2C_DisableAutoEndMode>
		LL_I2C_SetTransferRequest(I2C2, LL_I2C_REQUEST_WRITE);
 80032f6:	2100      	movs	r1, #0
 80032f8:	4824      	ldr	r0, [pc, #144]	; (800338c <EEPROM_Read+0xb0>)
 80032fa:	f7ff fe51 	bl	8002fa0 <LL_I2C_SetTransferRequest>
		TL_I2C_SetSlaveAddress(I2C2, EEPROM_Addr);
 80032fe:	21a0      	movs	r1, #160	; 0xa0
 8003300:	4822      	ldr	r0, [pc, #136]	; (800338c <EEPROM_Read+0xb0>)
 8003302:	f000 f9c0 	bl	8003686 <TL_I2C_SetSlaveAddress>
		LL_I2C_SetTransferSize(I2C2, 1);
 8003306:	2101      	movs	r1, #1
 8003308:	4820      	ldr	r0, [pc, #128]	; (800338c <EEPROM_Read+0xb0>)
 800330a:	f7ff fe35 	bl	8002f78 <LL_I2C_SetTransferSize>
		TL_I2C_Start(I2C2);
 800330e:	481f      	ldr	r0, [pc, #124]	; (800338c <EEPROM_Read+0xb0>)
 8003310:	f000 f9c8 	bl	80036a4 <TL_I2C_Start>
		TL_I2C_WriteByte(I2C2, 0x01);
 8003314:	2101      	movs	r1, #1
 8003316:	481d      	ldr	r0, [pc, #116]	; (800338c <EEPROM_Read+0xb0>)
 8003318:	f000 f9da 	bl	80036d0 <TL_I2C_WriteByte>
		LL_I2C_ClearFlag_STOP(I2C2);
 800331c:	481b      	ldr	r0, [pc, #108]	; (800338c <EEPROM_Read+0xb0>)
 800331e:	f7ff fe0b 	bl	8002f38 <LL_I2C_ClearFlag_STOP>
		while(LL_I2C_IsActiveFlag_TC(I2C2)==0){}
 8003322:	bf00      	nop
 8003324:	4819      	ldr	r0, [pc, #100]	; (800338c <EEPROM_Read+0xb0>)
 8003326:	f7ff fdf4 	bl	8002f12 <LL_I2C_IsActiveFlag_TC>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d0f9      	beq.n	8003324 <EEPROM_Read+0x48>
		LL_I2C_DisableAutoEndMode(I2C2);
 8003330:	4816      	ldr	r0, [pc, #88]	; (800338c <EEPROM_Read+0xb0>)
 8003332:	f7ff fe11 	bl	8002f58 <LL_I2C_DisableAutoEndMode>
		LL_I2C_SetTransferRequest(I2C2, LL_I2C_REQUEST_READ);
 8003336:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800333a:	4814      	ldr	r0, [pc, #80]	; (800338c <EEPROM_Read+0xb0>)
 800333c:	f7ff fe30 	bl	8002fa0 <LL_I2C_SetTransferRequest>
		LL_I2C_SetTransferSize(I2C2,size);
 8003340:	78fb      	ldrb	r3, [r7, #3]
 8003342:	4619      	mov	r1, r3
 8003344:	4811      	ldr	r0, [pc, #68]	; (800338c <EEPROM_Read+0xb0>)
 8003346:	f7ff fe17 	bl	8002f78 <LL_I2C_SetTransferSize>
		TL_I2C_Start(I2C2);
 800334a:	4810      	ldr	r0, [pc, #64]	; (800338c <EEPROM_Read+0xb0>)
 800334c:	f000 f9aa 	bl	80036a4 <TL_I2C_Start>
		for(uint8_t y=0;y<size;y++){
 8003350:	2300      	movs	r3, #0
 8003352:	73fb      	strb	r3, [r7, #15]
 8003354:	e00a      	b.n	800336c <EEPROM_Read+0x90>
		data[y]=TL_I2C_ReadByte(I2C2);
 8003356:	7bfb      	ldrb	r3, [r7, #15]
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	18d4      	adds	r4, r2, r3
 800335c:	480b      	ldr	r0, [pc, #44]	; (800338c <EEPROM_Read+0xb0>)
 800335e:	f000 f9cd 	bl	80036fc <TL_I2C_ReadByte>
 8003362:	4603      	mov	r3, r0
 8003364:	7023      	strb	r3, [r4, #0]
		for(uint8_t y=0;y<size;y++){
 8003366:	7bfb      	ldrb	r3, [r7, #15]
 8003368:	3301      	adds	r3, #1
 800336a:	73fb      	strb	r3, [r7, #15]
 800336c:	7bfa      	ldrb	r2, [r7, #15]
 800336e:	78fb      	ldrb	r3, [r7, #3]
 8003370:	429a      	cmp	r2, r3
 8003372:	d3f0      	bcc.n	8003356 <EEPROM_Read+0x7a>
		}
		TL_I2C_Stop(I2C2);
 8003374:	4805      	ldr	r0, [pc, #20]	; (800338c <EEPROM_Read+0xb0>)
 8003376:	f000 f9a0 	bl	80036ba <TL_I2C_Stop>
		LL_I2C_ClearFlag_STOP(I2C2);
 800337a:	4804      	ldr	r0, [pc, #16]	; (800338c <EEPROM_Read+0xb0>)
 800337c:	f7ff fddc 	bl	8002f38 <LL_I2C_ClearFlag_STOP>
		//while(LL_I2C_IsActiveFlag_TC(I2C2)==1){}
}
 8003380:	bf00      	nop
 8003382:	3714      	adds	r7, #20
 8003384:	46bd      	mov	sp, r7
 8003386:	bd90      	pop	{r4, r7, pc}
 8003388:	48000400 	.word	0x48000400
 800338c:	40005800 	.word	0x40005800

08003390 <AS3935_REG_Read>:


/*LIGHTNING*/
uint8_t AS3935_REG_Read(uint8_t reg){
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	4603      	mov	r3, r0
 8003398:	71fb      	strb	r3, [r7, #7]
	uint8_t dummy = 0x00;
 800339a:	2300      	movs	r3, #0
 800339c:	73fb      	strb	r3, [r7, #15]
	uint8_t r_data;
	TL_SPI_Reset_CSN(LGHTNG_CS);
 800339e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80033a2:	f000 fa8b 	bl	80038bc <TL_SPI_Reset_CSN>
	TL_SPI_Transmit_Byte(SPI2,R_REG(reg));
 80033a6:	79fb      	ldrb	r3, [r7, #7]
 80033a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	4619      	mov	r1, r3
 80033b0:	4809      	ldr	r0, [pc, #36]	; (80033d8 <AS3935_REG_Read+0x48>)
 80033b2:	f000 fa91 	bl	80038d8 <TL_SPI_Transmit_Byte>
	r_data=TL_SPI_ReceiveTransmit_Byte(SPI2,dummy);
 80033b6:	7bfb      	ldrb	r3, [r7, #15]
 80033b8:	4619      	mov	r1, r3
 80033ba:	4807      	ldr	r0, [pc, #28]	; (80033d8 <AS3935_REG_Read+0x48>)
 80033bc:	f000 faac 	bl	8003918 <TL_SPI_ReceiveTransmit_Byte>
 80033c0:	4603      	mov	r3, r0
 80033c2:	73bb      	strb	r3, [r7, #14]
	TL_SPI_Set_CSN(LGHTNG_CS);
 80033c4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80033c8:	f000 fa6a 	bl	80038a0 <TL_SPI_Set_CSN>
	return r_data;
 80033cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	40003800 	.word	0x40003800

080033dc <TIM7_Start>:
	TL_SPI_Transmit_Byte(SPI2,0x96);
	TL_SPI_Set_CSN(LGHTNG_CS);
}


void TIM7_Start(uint32_t auto_reload){
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
	//LL_TIM_SetAutoReload(TIM7, time);
	LL_TIM_DisableCounter(TIM7);
 80033e4:	480a      	ldr	r0, [pc, #40]	; (8003410 <TIM7_Start+0x34>)
 80033e6:	f7ff fdfe 	bl	8002fe6 <LL_TIM_DisableCounter>
	LL_TIM_SetCounter(TIM7, 0);
 80033ea:	2100      	movs	r1, #0
 80033ec:	4808      	ldr	r0, [pc, #32]	; (8003410 <TIM7_Start+0x34>)
 80033ee:	f7ff fe0a 	bl	8003006 <LL_TIM_SetCounter>
	LL_TIM_SetAutoReload(TIM7,auto_reload);
 80033f2:	6879      	ldr	r1, [r7, #4]
 80033f4:	4806      	ldr	r0, [pc, #24]	; (8003410 <TIM7_Start+0x34>)
 80033f6:	f7ff fe14 	bl	8003022 <LL_TIM_SetAutoReload>
	LL_TIM_ClearFlag_UPDATE(TIM7);
 80033fa:	4805      	ldr	r0, [pc, #20]	; (8003410 <TIM7_Start+0x34>)
 80033fc:	f7ff fe1f 	bl	800303e <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableCounter(TIM7);
 8003400:	4803      	ldr	r0, [pc, #12]	; (8003410 <TIM7_Start+0x34>)
 8003402:	f7ff fde0 	bl	8002fc6 <LL_TIM_EnableCounter>
}
 8003406:	bf00      	nop
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	40001400 	.word	0x40001400

08003414 <TIM7_Stop>:
void TIM7_Stop(){
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
	//LL_TIM_SetAutoReload(TIM7, time);
	LL_TIM_SetCounter(TIM7, 0);
 8003418:	2100      	movs	r1, #0
 800341a:	4805      	ldr	r0, [pc, #20]	; (8003430 <TIM7_Stop+0x1c>)
 800341c:	f7ff fdf3 	bl	8003006 <LL_TIM_SetCounter>
	LL_TIM_ClearFlag_UPDATE(TIM7);
 8003420:	4803      	ldr	r0, [pc, #12]	; (8003430 <TIM7_Stop+0x1c>)
 8003422:	f7ff fe0c 	bl	800303e <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_DisableCounter(TIM7);
 8003426:	4802      	ldr	r0, [pc, #8]	; (8003430 <TIM7_Stop+0x1c>)
 8003428:	f7ff fddd 	bl	8002fe6 <LL_TIM_DisableCounter>
}
 800342c:	bf00      	nop
 800342e:	bd80      	pop	{r7, pc}
 8003430:	40001400 	.word	0x40001400

08003434 <USART1_Buffer_Clear>:
uint32_t TIM7_Read(){
	return LL_TIM_GetCounter(TIM7);

}

void USART1_Buffer_Clear(){
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
	for(uint8_t i=0;i<30;i++){
 800343a:	2300      	movs	r3, #0
 800343c:	71fb      	strb	r3, [r7, #7]
 800343e:	e006      	b.n	800344e <USART1_Buffer_Clear+0x1a>
		bufferUSART1[i]=0;
 8003440:	79fb      	ldrb	r3, [r7, #7]
 8003442:	4a07      	ldr	r2, [pc, #28]	; (8003460 <USART1_Buffer_Clear+0x2c>)
 8003444:	2100      	movs	r1, #0
 8003446:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i=0;i<30;i++){
 8003448:	79fb      	ldrb	r3, [r7, #7]
 800344a:	3301      	adds	r3, #1
 800344c:	71fb      	strb	r3, [r7, #7]
 800344e:	79fb      	ldrb	r3, [r7, #7]
 8003450:	2b1d      	cmp	r3, #29
 8003452:	d9f5      	bls.n	8003440 <USART1_Buffer_Clear+0xc>

	}
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr
 8003460:	20000084 	.word	0x20000084

08003464 <HMI_Send>:

void HMI_Send(char *charr){
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
	TL_USART_printf(USART1,charr);
 800346c:	6879      	ldr	r1, [r7, #4]
 800346e:	4809      	ldr	r0, [pc, #36]	; (8003494 <HMI_Send+0x30>)
 8003470:	f000 fba5 	bl	8003bbe <TL_USART_printf>
	TL_USART_putByte(USART1,255);
 8003474:	21ff      	movs	r1, #255	; 0xff
 8003476:	4807      	ldr	r0, [pc, #28]	; (8003494 <HMI_Send+0x30>)
 8003478:	f000 fb8b 	bl	8003b92 <TL_USART_putByte>
	TL_USART_putByte(USART1,255);
 800347c:	21ff      	movs	r1, #255	; 0xff
 800347e:	4805      	ldr	r0, [pc, #20]	; (8003494 <HMI_Send+0x30>)
 8003480:	f000 fb87 	bl	8003b92 <TL_USART_putByte>
	TL_USART_putByte(USART1,255);
 8003484:	21ff      	movs	r1, #255	; 0xff
 8003486:	4803      	ldr	r0, [pc, #12]	; (8003494 <HMI_Send+0x30>)
 8003488:	f000 fb83 	bl	8003b92 <TL_USART_putByte>
}
 800348c:	bf00      	nop
 800348e:	3708      	adds	r7, #8
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	40013800 	.word	0x40013800

08003498 <LL_I2C_IsActiveFlag_TXE>:
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE));
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	bf0c      	ite	eq
 80034ac:	2301      	moveq	r3, #1
 80034ae:	2300      	movne	r3, #0
 80034b0:	b2db      	uxtb	r3, r3
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr

080034be <LL_I2C_IsActiveFlag_TXIS>:
{
 80034be:	b480      	push	{r7}
 80034c0:	b083      	sub	sp, #12
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS));
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	699b      	ldr	r3, [r3, #24]
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	bf0c      	ite	eq
 80034d2:	2301      	moveq	r3, #1
 80034d4:	2300      	movne	r3, #0
 80034d6:	b2db      	uxtb	r3, r3
}
 80034d8:	4618      	mov	r0, r3
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <LL_I2C_IsActiveFlag_RXNE>:
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE));
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	699b      	ldr	r3, [r3, #24]
 80034f0:	f003 0304 	and.w	r3, r3, #4
 80034f4:	2b04      	cmp	r3, #4
 80034f6:	bf0c      	ite	eq
 80034f8:	2301      	moveq	r3, #1
 80034fa:	2300      	movne	r3, #0
 80034fc:	b2db      	uxtb	r3, r3
}
 80034fe:	4618      	mov	r0, r3
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr

0800350a <LL_I2C_IsActiveFlag_NACK>:
{
 800350a:	b480      	push	{r7}
 800350c:	b083      	sub	sp, #12
 800350e:	af00      	add	r7, sp, #0
 8003510:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_NACKF) == (I2C_ISR_NACKF));
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	f003 0310 	and.w	r3, r3, #16
 800351a:	2b10      	cmp	r3, #16
 800351c:	bf0c      	ite	eq
 800351e:	2301      	moveq	r3, #1
 8003520:	2300      	movne	r3, #0
 8003522:	b2db      	uxtb	r3, r3
}
 8003524:	4618      	mov	r0, r3
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <LL_I2C_IsActiveFlag_TC>:
{
 8003530:	b480      	push	{r7}
 8003532:	b083      	sub	sp, #12
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  return (READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC));
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003540:	2b40      	cmp	r3, #64	; 0x40
 8003542:	bf0c      	ite	eq
 8003544:	2301      	moveq	r3, #1
 8003546:	2300      	movne	r3, #0
 8003548:	b2db      	uxtb	r3, r3
}
 800354a:	4618      	mov	r0, r3
 800354c:	370c      	adds	r7, #12
 800354e:	46bd      	mov	sp, r7
 8003550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003554:	4770      	bx	lr

08003556 <LL_I2C_ClearFlag_STOP>:
{
 8003556:	b480      	push	{r7}
 8003558:	b083      	sub	sp, #12
 800355a:	af00      	add	r7, sp, #0
 800355c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	69db      	ldr	r3, [r3, #28]
 8003562:	f043 0220 	orr.w	r2, r3, #32
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	61da      	str	r2, [r3, #28]
}
 800356a:	bf00      	nop
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <LL_I2C_EnableAutoEndMode>:
{
 8003576:	b480      	push	{r7}
 8003578:	b083      	sub	sp, #12
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	605a      	str	r2, [r3, #4]
}
 800358a:	bf00      	nop
 800358c:	370c      	adds	r7, #12
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr

08003596 <LL_I2C_SetTransferSize>:
{
 8003596:	b480      	push	{r7}
 8003598:	b083      	sub	sp, #12
 800359a:	af00      	add	r7, sp, #0
 800359c:	6078      	str	r0, [r7, #4]
 800359e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	041b      	lsls	r3, r3, #16
 80035ac:	431a      	orrs	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	605a      	str	r2, [r3, #4]
}
 80035b2:	bf00      	nop
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr

080035be <LL_I2C_GenerateStartCondition>:
{
 80035be:	b480      	push	{r7}
 80035c0:	b083      	sub	sp, #12
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_START);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	605a      	str	r2, [r3, #4]
}
 80035d2:	bf00      	nop
 80035d4:	370c      	adds	r7, #12
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr

080035de <LL_I2C_GenerateStopCondition>:
{
 80035de:	b480      	push	{r7}
 80035e0:	b083      	sub	sp, #12
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_STOP);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	605a      	str	r2, [r3, #4]
}
 80035f2:	bf00      	nop
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr

080035fe <LL_I2C_SetTransferRequest>:
{
 80035fe:	b480      	push	{r7}
 8003600:	b083      	sub	sp, #12
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
 8003606:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	431a      	orrs	r2, r3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	605a      	str	r2, [r3, #4]
}
 8003618:	bf00      	nop
 800361a:	370c      	adds	r7, #12
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr

08003624 <LL_I2C_SetSlaveAddr>:
  * @param  I2Cx I2C Instance.
  * @param  SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003636:	f023 0303 	bic.w	r3, r3, #3
 800363a:	683a      	ldr	r2, [r7, #0]
 800363c:	431a      	orrs	r2, r3
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	605a      	str	r2, [r3, #4]
}
 8003642:	bf00      	nop
 8003644:	370c      	adds	r7, #12
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr

0800364e <LL_I2C_ReceiveData8>:
  * @rmtoll RXDR         RXDATA        LL_I2C_ReceiveData8
  * @param  I2Cx I2C Instance.
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
{
 800364e:	b480      	push	{r7}
 8003650:	b083      	sub	sp, #12
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA));
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365a:	b2db      	uxtb	r3, r3
}
 800365c:	4618      	mov	r0, r3
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
 8003670:	460b      	mov	r3, r1
 8003672:	70fb      	strb	r3, [r7, #3]
  WRITE_REG(I2Cx->TXDR, Data);
 8003674:	78fa      	ldrb	r2, [r7, #3]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	629a      	str	r2, [r3, #40]	; 0x28
}
 800367a:	bf00      	nop
 800367c:	370c      	adds	r7, #12
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr

08003686 <TL_I2C_SetSlaveAddress>:

#include "TomLib_I2c.h"
#include "stm32l4xx_ll_i2c.h"
#include "stm32l4xx.h"

void TL_I2C_SetSlaveAddress(I2C_TypeDef *I2C, uint8_t address) {
 8003686:	b580      	push	{r7, lr}
 8003688:	b082      	sub	sp, #8
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
 800368e:	460b      	mov	r3, r1
 8003690:	70fb      	strb	r3, [r7, #3]
	LL_I2C_SetSlaveAddr(I2C, address);
 8003692:	78fb      	ldrb	r3, [r7, #3]
 8003694:	4619      	mov	r1, r3
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f7ff ffc4 	bl	8003624 <LL_I2C_SetSlaveAddr>
}
 800369c:	bf00      	nop
 800369e:	3708      	adds	r7, #8
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <TL_I2C_Start>:

void TL_I2C_Start(I2C_TypeDef *I2C) {
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
	LL_I2C_GenerateStartCondition(I2C);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f7ff ff86 	bl	80035be <LL_I2C_GenerateStartCondition>
}
 80036b2:	bf00      	nop
 80036b4:	3708      	adds	r7, #8
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}

080036ba <TL_I2C_Stop>:

void TL_I2C_Stop(I2C_TypeDef *I2C) {
 80036ba:	b580      	push	{r7, lr}
 80036bc:	b082      	sub	sp, #8
 80036be:	af00      	add	r7, sp, #0
 80036c0:	6078      	str	r0, [r7, #4]
	LL_I2C_GenerateStopCondition(I2C);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f7ff ff8b 	bl	80035de <LL_I2C_GenerateStopCondition>
}
 80036c8:	bf00      	nop
 80036ca:	3708      	adds	r7, #8
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bd80      	pop	{r7, pc}

080036d0 <TL_I2C_WriteByte>:
void TL_I2C_InitConfig(I2C_TypeDef *I2C) {
	LL_I2C_SetMasterAddressingMode(I2C, LL_I2C_ADDRESSING_MODE_7BIT);
	LL_I2C_EnableAutoEndMode(I2C);
}

void TL_I2C_WriteByte(I2C_TypeDef *I2C, uint8_t data) {
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	460b      	mov	r3, r1
 80036da:	70fb      	strb	r3, [r7, #3]
	while (LL_I2C_IsActiveFlag_TXE(I2C) == 0) {
 80036dc:	bf00      	nop
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f7ff feda 	bl	8003498 <LL_I2C_IsActiveFlag_TXE>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d0f9      	beq.n	80036de <TL_I2C_WriteByte+0xe>
	}
	LL_I2C_TransmitData8(I2C, data);
 80036ea:	78fb      	ldrb	r3, [r7, #3]
 80036ec:	4619      	mov	r1, r3
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f7ff ffba 	bl	8003668 <LL_I2C_TransmitData8>
}
 80036f4:	bf00      	nop
 80036f6:	3708      	adds	r7, #8
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <TL_I2C_ReadByte>:

uint8_t TL_I2C_ReadByte(I2C_TypeDef *I2C) {
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
	while (LL_I2C_IsActiveFlag_RXNE(I2C) == 0) {
 8003704:	bf00      	nop
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f7ff feec 	bl	80034e4 <LL_I2C_IsActiveFlag_RXNE>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d0f9      	beq.n	8003706 <TL_I2C_ReadByte+0xa>

	}
	return LL_I2C_ReceiveData8(I2C);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f7ff ff9b 	bl	800364e <LL_I2C_ReceiveData8>
 8003718:	4603      	mov	r3, r0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <TL_I2C_SendData>:

I2C_result TL_I2C_SendData(I2C_TypeDef *I2C, uint8_t addr, uint8_t data[],uint8_t size) {
 8003722:	b580      	push	{r7, lr}
 8003724:	b086      	sub	sp, #24
 8003726:	af00      	add	r7, sp, #0
 8003728:	60f8      	str	r0, [r7, #12]
 800372a:	607a      	str	r2, [r7, #4]
 800372c:	461a      	mov	r2, r3
 800372e:	460b      	mov	r3, r1
 8003730:	72fb      	strb	r3, [r7, #11]
 8003732:	4613      	mov	r3, r2
 8003734:	72bb      	strb	r3, [r7, #10]
	LL_I2C_EnableAutoEndMode(I2C);
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f7ff ff1d 	bl	8003576 <LL_I2C_EnableAutoEndMode>
	LL_I2C_SetTransferRequest(I2C, LL_I2C_REQUEST_WRITE);
 800373c:	2100      	movs	r1, #0
 800373e:	68f8      	ldr	r0, [r7, #12]
 8003740:	f7ff ff5d 	bl	80035fe <LL_I2C_SetTransferRequest>
	TL_I2C_SetSlaveAddress(I2C, addr);
 8003744:	7afb      	ldrb	r3, [r7, #11]
 8003746:	4619      	mov	r1, r3
 8003748:	68f8      	ldr	r0, [r7, #12]
 800374a:	f7ff ff9c 	bl	8003686 <TL_I2C_SetSlaveAddress>
	LL_I2C_SetTransferSize(I2C, size);
 800374e:	7abb      	ldrb	r3, [r7, #10]
 8003750:	4619      	mov	r1, r3
 8003752:	68f8      	ldr	r0, [r7, #12]
 8003754:	f7ff ff1f 	bl	8003596 <LL_I2C_SetTransferSize>
	TL_I2C_Start(I2C);
 8003758:	68f8      	ldr	r0, [r7, #12]
 800375a:	f7ff ffa3 	bl	80036a4 <TL_I2C_Start>
	for (uint8_t count = 0; count < size; count++) {
 800375e:	2300      	movs	r3, #0
 8003760:	75fb      	strb	r3, [r7, #23]
 8003762:	e018      	b.n	8003796 <TL_I2C_SendData+0x74>

		while (LL_I2C_IsActiveFlag_TXIS(I2C) == 0) {
			if(LL_I2C_IsActiveFlag_NACK(I2C)){
 8003764:	68f8      	ldr	r0, [r7, #12]
 8003766:	f7ff fed0 	bl	800350a <LL_I2C_IsActiveFlag_NACK>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <TL_I2C_SendData+0x52>
				return I2C_NOK;
 8003770:	2301      	movs	r3, #1
 8003772:	e01f      	b.n	80037b4 <TL_I2C_SendData+0x92>
		while (LL_I2C_IsActiveFlag_TXIS(I2C) == 0) {
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	f7ff fea2 	bl	80034be <LL_I2C_IsActiveFlag_TXIS>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d0f1      	beq.n	8003764 <TL_I2C_SendData+0x42>
			}
		}
		TL_I2C_WriteByte(I2C, data[count]);
 8003780:	7dfb      	ldrb	r3, [r7, #23]
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	4413      	add	r3, r2
 8003786:	781b      	ldrb	r3, [r3, #0]
 8003788:	4619      	mov	r1, r3
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	f7ff ffa0 	bl	80036d0 <TL_I2C_WriteByte>
	for (uint8_t count = 0; count < size; count++) {
 8003790:	7dfb      	ldrb	r3, [r7, #23]
 8003792:	3301      	adds	r3, #1
 8003794:	75fb      	strb	r3, [r7, #23]
 8003796:	7dfa      	ldrb	r2, [r7, #23]
 8003798:	7abb      	ldrb	r3, [r7, #10]
 800379a:	429a      	cmp	r2, r3
 800379c:	d3ea      	bcc.n	8003774 <TL_I2C_SendData+0x52>
	}
	LL_I2C_ClearFlag_STOP(I2C);
 800379e:	68f8      	ldr	r0, [r7, #12]
 80037a0:	f7ff fed9 	bl	8003556 <LL_I2C_ClearFlag_STOP>
	while(LL_I2C_IsActiveFlag_TC(I2C)==1){}
 80037a4:	bf00      	nop
 80037a6:	68f8      	ldr	r0, [r7, #12]
 80037a8:	f7ff fec2 	bl	8003530 <LL_I2C_IsActiveFlag_TC>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d0f9      	beq.n	80037a6 <TL_I2C_SendData+0x84>
	//while (LL_I2C_IsActiveFlag_BUSY(I2C) == 1) {}
	return I2C_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3718      	adds	r7, #24
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}

080037bc <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE));
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	f003 0301 	and.w	r3, r3, #1
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	bf0c      	ite	eq
 80037d0:	2301      	moveq	r3, #1
 80037d2:	2300      	movne	r3, #0
 80037d4:	b2db      	uxtb	r3, r3
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr

080037e2 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 80037e2:	b480      	push	{r7}
 80037e4:	b083      	sub	sp, #12
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE));
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 0302 	and.w	r3, r3, #2
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	bf0c      	ite	eq
 80037f6:	2301      	moveq	r3, #1
 80037f8:	2300      	movne	r3, #0
 80037fa:	b2db      	uxtb	r3, r3
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY));
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003818:	2b80      	cmp	r3, #128	; 0x80
 800381a:	bf0c      	ite	eq
 800381c:	2301      	moveq	r3, #1
 800381e:	2300      	movne	r3, #0
 8003820:	b2db      	uxtb	r3, r3
}
 8003822:	4618      	mov	r0, r3
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr

0800382e <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 800382e:	b480      	push	{r7}
 8003830:	b083      	sub	sp, #12
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	b2db      	uxtb	r3, r3
}
 800383c:	4618      	mov	r0, r3
 800383e:	370c      	adds	r7, #12
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	460b      	mov	r3, r1
 8003852:	70fb      	strb	r3, [r7, #3]
  *((__IO uint8_t *)&SPIx->DR) = TxData;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	330c      	adds	r3, #12
 8003858:	78fa      	ldrb	r2, [r7, #3]
 800385a:	701a      	strb	r2, [r3, #0]
}
 800385c:	bf00      	nop
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr

08003868 <LL_GPIO_SetOutputPin>:
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	683a      	ldr	r2, [r7, #0]
 8003876:	619a      	str	r2, [r3, #24]
}
 8003878:	bf00      	nop
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <LL_GPIO_ResetOutputPin>:
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	683a      	ldr	r2, [r7, #0]
 8003892:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003894:	bf00      	nop
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <TL_SPI_Set_CSN>:

#include"TomLib_SPI.h"
#include"stm32l4xx_ll_gpio.h"
#include "stm32l4xx.h"

void TL_SPI_Set_CSN(uint32_t Pin){
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
	//while(LL_SPI_IsActiveFlag_BSY(TL_SPI)==1){}
	LL_GPIO_SetOutputPin(GPIOB,Pin);
 80038a8:	6879      	ldr	r1, [r7, #4]
 80038aa:	4803      	ldr	r0, [pc, #12]	; (80038b8 <TL_SPI_Set_CSN+0x18>)
 80038ac:	f7ff ffdc 	bl	8003868 <LL_GPIO_SetOutputPin>
}
 80038b0:	bf00      	nop
 80038b2:	3708      	adds	r7, #8
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	48000400 	.word	0x48000400

080038bc <TL_SPI_Reset_CSN>:

void TL_SPI_Reset_CSN(uint32_t Pin){
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
	//while(LL_SPI_IsActiveFlag_BSY(TL_SPI)==1){}
	LL_GPIO_ResetOutputPin(GPIOB,Pin);
 80038c4:	6879      	ldr	r1, [r7, #4]
 80038c6:	4803      	ldr	r0, [pc, #12]	; (80038d4 <TL_SPI_Reset_CSN+0x18>)
 80038c8:	f7ff ffdc 	bl	8003884 <LL_GPIO_ResetOutputPin>
}
 80038cc:	bf00      	nop
 80038ce:	3708      	adds	r7, #8
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	48000400 	.word	0x48000400

080038d8 <TL_SPI_Transmit_Byte>:


void TL_SPI_Transmit_Byte(SPI_TypeDef *SPI,uint8_t dataIn){
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	460b      	mov	r3, r1
 80038e2:	70fb      	strb	r3, [r7, #3]
	while(LL_SPI_IsActiveFlag_TXE(SPI)==0){}
 80038e4:	bf00      	nop
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7ff ff7b 	bl	80037e2 <LL_SPI_IsActiveFlag_TXE>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d0f9      	beq.n	80038e6 <TL_SPI_Transmit_Byte+0xe>
	LL_SPI_TransmitData8(SPI,dataIn);
 80038f2:	78fb      	ldrb	r3, [r7, #3]
 80038f4:	4619      	mov	r1, r3
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f7ff ffa6 	bl	8003848 <LL_SPI_TransmitData8>

	while(LL_SPI_IsActiveFlag_BSY(SPI)==1){}
 80038fc:	bf00      	nop
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7ff ff82 	bl	8003808 <LL_SPI_IsActiveFlag_BSY>
 8003904:	4603      	mov	r3, r0
 8003906:	2b01      	cmp	r3, #1
 8003908:	d0f9      	beq.n	80038fe <TL_SPI_Transmit_Byte+0x26>
	LL_SPI_ReceiveData8(SPI);
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f7ff ff8f 	bl	800382e <LL_SPI_ReceiveData8>
}
 8003910:	bf00      	nop
 8003912:	3708      	adds	r7, #8
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}

08003918 <TL_SPI_ReceiveTransmit_Byte>:
	}


}

uint8_t TL_SPI_ReceiveTransmit_Byte(SPI_TypeDef *SPI,uint8_t dataIn){
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	460b      	mov	r3, r1
 8003922:	70fb      	strb	r3, [r7, #3]
	while(LL_SPI_IsActiveFlag_TXE(SPI)==0){}
 8003924:	bf00      	nop
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f7ff ff5b 	bl	80037e2 <LL_SPI_IsActiveFlag_TXE>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d0f9      	beq.n	8003926 <TL_SPI_ReceiveTransmit_Byte+0xe>
	LL_SPI_TransmitData8(SPI,dataIn);
 8003932:	78fb      	ldrb	r3, [r7, #3]
 8003934:	4619      	mov	r1, r3
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7ff ff86 	bl	8003848 <LL_SPI_TransmitData8>
	while(LL_SPI_IsActiveFlag_RXNE(SPI)==0){}
 800393c:	bf00      	nop
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f7ff ff3c 	bl	80037bc <LL_SPI_IsActiveFlag_RXNE>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d0f9      	beq.n	800393e <TL_SPI_ReceiveTransmit_Byte+0x26>
	while(LL_SPI_IsActiveFlag_BSY(SPI)==1){}
 800394a:	bf00      	nop
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f7ff ff5b 	bl	8003808 <LL_SPI_IsActiveFlag_BSY>
 8003952:	4603      	mov	r3, r0
 8003954:	2b01      	cmp	r3, #1
 8003956:	d0f9      	beq.n	800394c <TL_SPI_ReceiveTransmit_Byte+0x34>
	return LL_SPI_ReceiveData8(SPI);
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f7ff ff68 	bl	800382e <LL_SPI_ReceiveData8>
 800395e:	4603      	mov	r3, r0
}
 8003960:	4618      	mov	r0, r3
 8003962:	3708      	adds	r7, #8
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}

08003968 <LL_TIM_EnableCounter>:
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f043 0201 	orr.w	r2, r3, #1
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	601a      	str	r2, [r3, #0]
}
 800397c:	bf00      	nop
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <LL_TIM_DisableCounter>:
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f023 0201 	bic.w	r2, r3, #1
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	601a      	str	r2, [r3, #0]
}
 800399c:	bf00      	nop
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr

080039a8 <LL_TIM_SetCounter>:
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	683a      	ldr	r2, [r7, #0]
 80039b6:	625a      	str	r2, [r3, #36]	; 0x24
}
 80039b8:	bf00      	nop
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <LL_TIM_SetPrescaler>:
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	683a      	ldr	r2, [r7, #0]
 80039d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80039d4:	bf00      	nop
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <LL_TIM_SetAutoReload>:
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	683a      	ldr	r2, [r7, #0]
 80039ee:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80039f0:	bf00      	nop
 80039f2:	370c      	adds	r7, #12
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr

080039fc <LL_TIM_ClearFlag_UPDATE>:
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f06f 0201 	mvn.w	r2, #1
 8003a0a:	611a      	str	r2, [r3, #16]
}
 8003a0c:	bf00      	nop
 8003a0e:	370c      	adds	r7, #12
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <LL_TIM_IsActiveFlag_UPDATE>:
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	691b      	ldr	r3, [r3, #16]
 8003a24:	f003 0301 	and.w	r3, r3, #1
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	bf0c      	ite	eq
 8003a2c:	2301      	moveq	r3, #1
 8003a2e:	2300      	movne	r3, #0
 8003a30:	b2db      	uxtb	r3, r3
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	370c      	adds	r7, #12
 8003a36:	46bd      	mov	sp, r7
 8003a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3c:	4770      	bx	lr
	...

08003a40 <LL_APB1_GRP1_EnableClock>:
{
 8003a40:	b480      	push	{r7}
 8003a42:	b085      	sub	sp, #20
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003a48:	4908      	ldr	r1, [pc, #32]	; (8003a6c <LL_APB1_GRP1_EnableClock+0x2c>)
 8003a4a:	4b08      	ldr	r3, [pc, #32]	; (8003a6c <LL_APB1_GRP1_EnableClock+0x2c>)
 8003a4c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003a54:	4b05      	ldr	r3, [pc, #20]	; (8003a6c <LL_APB1_GRP1_EnableClock+0x2c>)
 8003a56:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
}
 8003a60:	bf00      	nop
 8003a62:	3714      	adds	r7, #20
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr
 8003a6c:	40021000 	.word	0x40021000

08003a70 <LL_SYSTICK_EnableIT>:
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003a74:	4a05      	ldr	r2, [pc, #20]	; (8003a8c <LL_SYSTICK_EnableIT+0x1c>)
 8003a76:	4b05      	ldr	r3, [pc, #20]	; (8003a8c <LL_SYSTICK_EnableIT+0x1c>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f043 0302 	orr.w	r3, r3, #2
 8003a7e:	6013      	str	r3, [r2, #0]
}
 8003a80:	bf00      	nop
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	e000e010 	.word	0xe000e010

08003a90 <LL_SYSTICK_DisableIT>:
{
 8003a90:	b480      	push	{r7}
 8003a92:	af00      	add	r7, sp, #0
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003a94:	4a05      	ldr	r2, [pc, #20]	; (8003aac <LL_SYSTICK_DisableIT+0x1c>)
 8003a96:	4b05      	ldr	r3, [pc, #20]	; (8003aac <LL_SYSTICK_DisableIT+0x1c>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f023 0302 	bic.w	r3, r3, #2
 8003a9e:	6013      	str	r3, [r2, #0]
}
 8003aa0:	bf00      	nop
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	e000e010 	.word	0xe000e010

08003ab0 <TL_mDelay>:
}

/* Systick Delay v milisekundch
 * range min 1 ms
 */
void TL_mDelay(__IO uint32_t time) {
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
	LL_SYSTICK_EnableIT();
 8003ab8:	f7ff ffda 	bl	8003a70 <LL_SYSTICK_EnableIT>
	time = time * 100;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2264      	movs	r2, #100	; 0x64
 8003ac0:	fb02 f303 	mul.w	r3, r2, r3
 8003ac4:	607b      	str	r3, [r7, #4]
	TimmingDelay = time;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a06      	ldr	r2, [pc, #24]	; (8003ae4 <TL_mDelay+0x34>)
 8003aca:	6013      	str	r3, [r2, #0]
	while (TimmingDelay != 0);
 8003acc:	bf00      	nop
 8003ace:	4b05      	ldr	r3, [pc, #20]	; (8003ae4 <TL_mDelay+0x34>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d1fb      	bne.n	8003ace <TL_mDelay+0x1e>
	LL_SYSTICK_DisableIT();
 8003ad6:	f7ff ffdb 	bl	8003a90 <LL_SYSTICK_DisableIT>
}
 8003ada:	bf00      	nop
 8003adc:	3708      	adds	r7, #8
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	200000c0 	.word	0x200000c0

08003ae8 <TIM6_Init>:

void TIM6_Init(void) {
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8003aec:	2010      	movs	r0, #16
 8003aee:	f7ff ffa7 	bl	8003a40 <LL_APB1_GRP1_EnableClock>
	LL_TIM_StructInit(TIM6);
 8003af2:	4804      	ldr	r0, [pc, #16]	; (8003b04 <TIM6_Init+0x1c>)
 8003af4:	f7fd ff7f 	bl	80019f6 <LL_TIM_StructInit>
//LL_TIM_SetClockSource(TIM6,)
	LL_TIM_SetPrescaler(TIM6, 31);
 8003af8:	211f      	movs	r1, #31
 8003afa:	4802      	ldr	r0, [pc, #8]	; (8003b04 <TIM6_Init+0x1c>)
 8003afc:	f7ff ff62 	bl	80039c4 <LL_TIM_SetPrescaler>

}
 8003b00:	bf00      	nop
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	40001000 	.word	0x40001000

08003b08 <TL_TIM6_Delay>:
void TL_TIM6_Delay(uint32_t time) {
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
	LL_TIM_SetAutoReload(TIM6, time);
 8003b10:	6879      	ldr	r1, [r7, #4]
 8003b12:	480d      	ldr	r0, [pc, #52]	; (8003b48 <TL_TIM6_Delay+0x40>)
 8003b14:	f7ff ff64 	bl	80039e0 <LL_TIM_SetAutoReload>
	LL_TIM_SetCounter(TIM6, 0);
 8003b18:	2100      	movs	r1, #0
 8003b1a:	480b      	ldr	r0, [pc, #44]	; (8003b48 <TL_TIM6_Delay+0x40>)
 8003b1c:	f7ff ff44 	bl	80039a8 <LL_TIM_SetCounter>

	LL_TIM_ClearFlag_UPDATE(TIM6);
 8003b20:	4809      	ldr	r0, [pc, #36]	; (8003b48 <TL_TIM6_Delay+0x40>)
 8003b22:	f7ff ff6b 	bl	80039fc <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableCounter(TIM6);
 8003b26:	4808      	ldr	r0, [pc, #32]	; (8003b48 <TL_TIM6_Delay+0x40>)
 8003b28:	f7ff ff1e 	bl	8003968 <LL_TIM_EnableCounter>

	while (!LL_TIM_IsActiveFlag_UPDATE(TIM6)) {
 8003b2c:	bf00      	nop
 8003b2e:	4806      	ldr	r0, [pc, #24]	; (8003b48 <TL_TIM6_Delay+0x40>)
 8003b30:	f7ff ff72 	bl	8003a18 <LL_TIM_IsActiveFlag_UPDATE>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d0f9      	beq.n	8003b2e <TL_TIM6_Delay+0x26>
	}
	LL_TIM_DisableCounter(TIM6);
 8003b3a:	4803      	ldr	r0, [pc, #12]	; (8003b48 <TL_TIM6_Delay+0x40>)
 8003b3c:	f7ff ff24 	bl	8003988 <LL_TIM_DisableCounter>

}
 8003b40:	bf00      	nop
 8003b42:	3708      	adds	r7, #8
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	40001000 	.word	0x40001000

08003b4c <LL_USART_IsActiveFlag_TXE>:
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_TXE) == (USART_ISR_TXE));
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	69db      	ldr	r3, [r3, #28]
 8003b58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b5c:	2b80      	cmp	r3, #128	; 0x80
 8003b5e:	bf0c      	ite	eq
 8003b60:	2301      	moveq	r3, #1
 8003b62:	2300      	movne	r3, #0
 8003b64:	b2db      	uxtb	r3, r3
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	370c      	adds	r7, #12
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr

08003b72 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8003b72:	b480      	push	{r7}
 8003b74:	b083      	sub	sp, #12
 8003b76:	af00      	add	r7, sp, #0
 8003b78:	6078      	str	r0, [r7, #4]
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8003b7e:	78fb      	ldrb	r3, [r7, #3]
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8003b86:	bf00      	nop
 8003b88:	370c      	adds	r7, #12
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr

08003b92 <TL_USART_putByte>:
//#include "string.h"
#include "stm32l4xx.h"
#include "stm32l4xx_ll_usart.h"


void TL_USART_putByte(USART_TypeDef *USARTx,char charr){
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b082      	sub	sp, #8
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
 8003b9a:	460b      	mov	r3, r1
 8003b9c:	70fb      	strb	r3, [r7, #3]
	while(LL_USART_IsActiveFlag_TXE(USARTx)==0){}
 8003b9e:	bf00      	nop
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f7ff ffd3 	bl	8003b4c <LL_USART_IsActiveFlag_TXE>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d0f9      	beq.n	8003ba0 <TL_USART_putByte+0xe>
	LL_USART_TransmitData8(USARTx,charr);
 8003bac:	78fb      	ldrb	r3, [r7, #3]
 8003bae:	4619      	mov	r1, r3
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f7ff ffde 	bl	8003b72 <LL_USART_TransmitData8>
}
 8003bb6:	bf00      	nop
 8003bb8:	3708      	adds	r7, #8
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <TL_USART_printf>:

void TL_USART_printf(USART_TypeDef *USARTx,char charr[]){
 8003bbe:	b580      	push	{r7, lr}
 8003bc0:	b084      	sub	sp, #16
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
 8003bc6:	6039      	str	r1, [r7, #0]
	for(int i=0;i<strlen(charr);i++){
 8003bc8:	2300      	movs	r3, #0
 8003bca:	60fb      	str	r3, [r7, #12]
 8003bcc:	e00a      	b.n	8003be4 <TL_USART_printf+0x26>
		TL_USART_putByte(USARTx,charr[i]);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	683a      	ldr	r2, [r7, #0]
 8003bd2:	4413      	add	r3, r2
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f7ff ffda 	bl	8003b92 <TL_USART_putByte>
	for(int i=0;i<strlen(charr);i++){
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	3301      	adds	r3, #1
 8003be2:	60fb      	str	r3, [r7, #12]
 8003be4:	6838      	ldr	r0, [r7, #0]
 8003be6:	f7fc faf1 	bl	80001cc <strlen>
 8003bea:	4602      	mov	r2, r0
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d8ed      	bhi.n	8003bce <TL_USART_printf+0x10>
	}
}
 8003bf2:	bf00      	nop
 8003bf4:	3710      	adds	r7, #16
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}

08003bfa <LL_GPIO_SetOutputPin>:
{
 8003bfa:	b480      	push	{r7}
 8003bfc:	b083      	sub	sp, #12
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
 8003c02:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	683a      	ldr	r2, [r7, #0]
 8003c08:	619a      	str	r2, [r3, #24]
}
 8003c0a:	bf00      	nop
 8003c0c:	370c      	adds	r7, #12
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
	...

08003c18 <main>:
uint8_t as3935_reg;
uint8_t i;
uint8_t a;


int main(void) {
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	af00      	add	r7, sp, #0
	SystemClock_Config();
 8003c1c:	f7fe fdc6 	bl	80027ac <SystemClock_Config>
	TIM6_Init();
 8003c20:	f7ff ff62 	bl	8003ae8 <TIM6_Init>
	GPIO_Init();
 8003c24:	f7fe fe24 	bl	8002870 <GPIO_Init>
	LL_GPIO_SetOutputPin(GPIOA, _3V3_EN	);
 8003c28:	2140      	movs	r1, #64	; 0x40
 8003c2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c2e:	f7ff ffe4 	bl	8003bfa <LL_GPIO_SetOutputPin>
	LL_GPIO_SetOutputPin(GPIOA, _5V_EN	);
 8003c32:	2180      	movs	r1, #128	; 0x80
 8003c34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c38:	f7ff ffdf 	bl	8003bfa <LL_GPIO_SetOutputPin>
	TL_mDelay(250);						//displej po probuzen dv najevo e ije po cca 220 ms odesl data, take se ek - jinak by se spustil IRQ
 8003c3c:	20fa      	movs	r0, #250	; 0xfa
 8003c3e:	f7ff ff37 	bl	8003ab0 <TL_mDelay>
	SPI2_Init();
 8003c42:	f7fe ff61 	bl	8002b08 <SPI2_Init>
	TIM7_Init();
 8003c46:	f7ff f8e1 	bl	8002e0c <TIM7_Init>
	USART1_Init();
 8003c4a:	f7fe ff95 	bl	8002b78 <USART1_Init>
	USART2_Init();
 8003c4e:	f7fe ffbd 	bl	8002bcc <USART2_Init>
	I2C2_Init();
 8003c52:	f7fe ffe3 	bl	8002c1c <I2C2_Init>

	ADC_Init();
 8003c56:	f7ff f80b 	bl	8002c70 <ADC_Init>
	calib_val = ADC_CALIB_REF_Read();
 8003c5a:	f7ff f9ff 	bl	800305c <ADC_CALIB_REF_Read>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	4b1f      	ldr	r3, [pc, #124]	; (8003ce0 <main+0xc8>)
 8003c62:	601a      	str	r2, [r3, #0]
	IRQ_Init(); //nutno inicializovat po vech periferich
 8003c64:	f7ff f88e 	bl	8002d84 <IRQ_Init>


	//GPIOC->ODR = 0;

	EEPROM_Write(eeprom_data);
 8003c68:	481e      	ldr	r0, [pc, #120]	; (8003ce4 <main+0xcc>)
 8003c6a:	f7ff fb1b 	bl	80032a4 <EEPROM_Write>
	EEPROM_Read(eeprom_data_r,5);
 8003c6e:	2105      	movs	r1, #5
 8003c70:	481d      	ldr	r0, [pc, #116]	; (8003ce8 <main+0xd0>)
 8003c72:	f7ff fb33 	bl	80032dc <EEPROM_Read>
	//EEPROM_Read(eeprom_data_r);
	//AS3935_REG_Write(0x01,0b00110010);
	ADC_VC_Read(&voltage,&consumption);
 8003c76:	491d      	ldr	r1, [pc, #116]	; (8003cec <main+0xd4>)
 8003c78:	481d      	ldr	r0, [pc, #116]	; (8003cf0 <main+0xd8>)
 8003c7a:	f7ff fa23 	bl	80030c4 <ADC_VC_Read>

	HMI_Send("bkcmd=1");
 8003c7e:	481d      	ldr	r0, [pc, #116]	; (8003cf4 <main+0xdc>)
 8003c80:	f7ff fbf0 	bl	8003464 <HMI_Send>
	TL_mDelay(100);
 8003c84:	2064      	movs	r0, #100	; 0x64
 8003c86:	f7ff ff13 	bl	8003ab0 <TL_mDelay>
	while (1) {


		HMI_Send("config_1_p.reg1.val=15");
 8003c8a:	481b      	ldr	r0, [pc, #108]	; (8003cf8 <main+0xe0>)
 8003c8c:	f7ff fbea 	bl	8003464 <HMI_Send>
		while(RXHMIPacket_ready==0){}
 8003c90:	bf00      	nop
 8003c92:	4b1a      	ldr	r3, [pc, #104]	; (8003cfc <main+0xe4>)
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d0fb      	beq.n	8003c92 <main+0x7a>
		RXHMIPacket_ready=0;
 8003c9a:	4b18      	ldr	r3, [pc, #96]	; (8003cfc <main+0xe4>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	701a      	strb	r2, [r3, #0]
		TL_mDelay(500);
 8003ca0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003ca4:	f7ff ff04 	bl	8003ab0 <TL_mDelay>
		USART1_Buffer_Clear();
 8003ca8:	f7ff fbc4 	bl	8003434 <USART1_Buffer_Clear>
		TL_mDelay(500);
 8003cac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003cb0:	f7ff fefe 	bl	8003ab0 <TL_mDelay>

		HMI_Send("config_1_p.reg1.val=120");
 8003cb4:	4812      	ldr	r0, [pc, #72]	; (8003d00 <main+0xe8>)
 8003cb6:	f7ff fbd5 	bl	8003464 <HMI_Send>
		while(RXHMIPacket_ready==0){}
 8003cba:	bf00      	nop
 8003cbc:	4b0f      	ldr	r3, [pc, #60]	; (8003cfc <main+0xe4>)
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d0fb      	beq.n	8003cbc <main+0xa4>
		RXHMIPacket_ready=0;
 8003cc4:	4b0d      	ldr	r3, [pc, #52]	; (8003cfc <main+0xe4>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	701a      	strb	r2, [r3, #0]
		TL_mDelay(500);
 8003cca:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003cce:	f7ff feef 	bl	8003ab0 <TL_mDelay>
		USART1_Buffer_Clear();
 8003cd2:	f7ff fbaf 	bl	8003434 <USART1_Buffer_Clear>

		//TL_mDelay(100);
		TL_mDelay(500);
 8003cd6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003cda:	f7ff fee9 	bl	8003ab0 <TL_mDelay>
	while (1) {
 8003cde:	e7d4      	b.n	8003c8a <main+0x72>
 8003ce0:	200000a4 	.word	0x200000a4
 8003ce4:	20000008 	.word	0x20000008
 8003ce8:	200000ac 	.word	0x200000ac
 8003cec:	200000a8 	.word	0x200000a8
 8003cf0:	200000b8 	.word	0x200000b8
 8003cf4:	08004184 	.word	0x08004184
 8003cf8:	0800418c 	.word	0x0800418c
 8003cfc:	200000c5 	.word	0x200000c5
 8003d00:	080041a4 	.word	0x080041a4

08003d04 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine));
 8003d0c:	4b07      	ldr	r3, [pc, #28]	; (8003d2c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8003d0e:	695a      	ldr	r2, [r3, #20]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	401a      	ands	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	bf0c      	ite	eq
 8003d1a:	2301      	moveq	r3, #1
 8003d1c:	2300      	movne	r3, #0
 8003d1e:	b2db      	uxtb	r3, r3
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	40010400 	.word	0x40010400

08003d30 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003d38:	4a04      	ldr	r2, [pc, #16]	; (8003d4c <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6153      	str	r3, [r2, #20]
}
 8003d3e:	bf00      	nop
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	40010400 	.word	0x40010400

08003d50 <LL_USART_IsActiveFlag_RXNE>:
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_RXNE) == (USART_ISR_RXNE));
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	69db      	ldr	r3, [r3, #28]
 8003d5c:	f003 0320 	and.w	r3, r3, #32
 8003d60:	2b20      	cmp	r3, #32
 8003d62:	bf0c      	ite	eq
 8003d64:	2301      	moveq	r3, #1
 8003d66:	2300      	movne	r3, #0
 8003d68:	b2db      	uxtb	r3, r3
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	370c      	adds	r7, #12
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr

08003d76 <LL_USART_ReceiveData8>:
{
 8003d76:	b480      	push	{r7}
 8003d78:	b083      	sub	sp, #12
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	b2db      	uxtb	r3, r3
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	370c      	adds	r7, #12
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr

08003d92 <LL_TIM_ClearFlag_UPDATE>:
{
 8003d92:	b480      	push	{r7}
 8003d94:	b083      	sub	sp, #12
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f06f 0201 	mvn.w	r2, #1
 8003da0:	611a      	str	r2, [r3, #16]
}
 8003da2:	bf00      	nop
 8003da4:	370c      	adds	r7, #12
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr

08003dae <LL_TIM_IsActiveFlag_UPDATE>:
{
 8003dae:	b480      	push	{r7}
 8003db0:	b083      	sub	sp, #12
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF));
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	f003 0301 	and.w	r3, r3, #1
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	bf0c      	ite	eq
 8003dc2:	2301      	moveq	r3, #1
 8003dc4:	2300      	movne	r3, #0
 8003dc6:	b2db      	uxtb	r3, r3
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	370c      	adds	r7, #12
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr

08003dd4 <SysTick_Handler>:
uint8_t bufferUSART1[30];
uint8_t count;
uint8_t RXHMIPacket_ready;

void SysTick_Handler(void)
{	 if(TimmingDelay !=0)
 8003dd4:	b480      	push	{r7}
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	4b06      	ldr	r3, [pc, #24]	; (8003df4 <SysTick_Handler+0x20>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d004      	beq.n	8003dea <SysTick_Handler+0x16>
	{
		TimmingDelay --;
 8003de0:	4b04      	ldr	r3, [pc, #16]	; (8003df4 <SysTick_Handler+0x20>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	3b01      	subs	r3, #1
 8003de6:	4a03      	ldr	r2, [pc, #12]	; (8003df4 <SysTick_Handler+0x20>)
 8003de8:	6013      	str	r3, [r2, #0]

	}
}
 8003dea:	bf00      	nop
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr
 8003df4:	200000c0 	.word	0x200000c0

08003df8 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	af00      	add	r7, sp, #0
	if(LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_6)){
 8003dfc:	2040      	movs	r0, #64	; 0x40
 8003dfe:	f7ff ff81 	bl	8003d04 <LL_EXTI_IsActiveFlag_0_31>
 8003e02:	4603      	mov	r3, r0
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d005      	beq.n	8003e14 <EXTI9_5_IRQHandler+0x1c>
		AS3935_REG_Read(0x03);
 8003e08:	2003      	movs	r0, #3
 8003e0a:	f7ff fac1 	bl	8003390 <AS3935_REG_Read>

		LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_6);
 8003e0e:	2040      	movs	r0, #64	; 0x40
 8003e10:	f7ff ff8e 	bl	8003d30 <LL_EXTI_ClearFlag_0_31>
	}
}
 8003e14:	bf00      	nop
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <USART2_IRQHandler>:

void USART2_IRQHandler(){
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(USART2)){
 8003e1c:	4805      	ldr	r0, [pc, #20]	; (8003e34 <USART2_IRQHandler+0x1c>)
 8003e1e:	f7ff ff97 	bl	8003d50 <LL_USART_IsActiveFlag_RXNE>
 8003e22:	4603      	mov	r3, r0
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d002      	beq.n	8003e2e <USART2_IRQHandler+0x16>


		LL_USART_ReceiveData8(USART2);
 8003e28:	4802      	ldr	r0, [pc, #8]	; (8003e34 <USART2_IRQHandler+0x1c>)
 8003e2a:	f7ff ffa4 	bl	8003d76 <LL_USART_ReceiveData8>
	}
}
 8003e2e:	bf00      	nop
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	40004400 	.word	0x40004400

08003e38 <USART1_IRQHandler>:



void USART1_IRQHandler(){
 8003e38:	b598      	push	{r3, r4, r7, lr}
 8003e3a:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(USART1)){
 8003e3c:	480d      	ldr	r0, [pc, #52]	; (8003e74 <USART1_IRQHandler+0x3c>)
 8003e3e:	f7ff ff87 	bl	8003d50 <LL_USART_IsActiveFlag_RXNE>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d012      	beq.n	8003e6e <USART1_IRQHandler+0x36>
		TIM7_Start(5);
 8003e48:	2005      	movs	r0, #5
 8003e4a:	f7ff fac7 	bl	80033dc <TIM7_Start>
		bufferUSART1[count]=LL_USART_ReceiveData8(USART1);
 8003e4e:	4b0a      	ldr	r3, [pc, #40]	; (8003e78 <USART1_IRQHandler+0x40>)
 8003e50:	781b      	ldrb	r3, [r3, #0]
 8003e52:	461c      	mov	r4, r3
 8003e54:	4807      	ldr	r0, [pc, #28]	; (8003e74 <USART1_IRQHandler+0x3c>)
 8003e56:	f7ff ff8e 	bl	8003d76 <LL_USART_ReceiveData8>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	461a      	mov	r2, r3
 8003e5e:	4b07      	ldr	r3, [pc, #28]	; (8003e7c <USART1_IRQHandler+0x44>)
 8003e60:	551a      	strb	r2, [r3, r4]
		count++;
 8003e62:	4b05      	ldr	r3, [pc, #20]	; (8003e78 <USART1_IRQHandler+0x40>)
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	3301      	adds	r3, #1
 8003e68:	b2da      	uxtb	r2, r3
 8003e6a:	4b03      	ldr	r3, [pc, #12]	; (8003e78 <USART1_IRQHandler+0x40>)
 8003e6c:	701a      	strb	r2, [r3, #0]
		//RXHMIPacket_ready=0;

		}
}
 8003e6e:	bf00      	nop
 8003e70:	bd98      	pop	{r3, r4, r7, pc}
 8003e72:	bf00      	nop
 8003e74:	40013800 	.word	0x40013800
 8003e78:	200000c4 	.word	0x200000c4
 8003e7c:	20000084 	.word	0x20000084

08003e80 <TIM7_IRQHandler>:


void TIM7_IRQHandler(){
 8003e80:	b580      	push	{r7, lr}
 8003e82:	af00      	add	r7, sp, #0
	if(LL_TIM_IsActiveFlag_UPDATE(TIM7)){
 8003e84:	4815      	ldr	r0, [pc, #84]	; (8003edc <TIM7_IRQHandler+0x5c>)
 8003e86:	f7ff ff92 	bl	8003dae <LL_TIM_IsActiveFlag_UPDATE>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d022      	beq.n	8003ed6 <TIM7_IRQHandler+0x56>
		TIM7_Stop();
 8003e90:	f7ff fac0 	bl	8003414 <TIM7_Stop>
		if (bufferUSART1[count-1]==0xFF && bufferUSART1[count-2]==0xFF && bufferUSART1[count-3]==0xFF){
 8003e94:	4b12      	ldr	r3, [pc, #72]	; (8003ee0 <TIM7_IRQHandler+0x60>)
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	4a12      	ldr	r2, [pc, #72]	; (8003ee4 <TIM7_IRQHandler+0x64>)
 8003e9c:	5cd3      	ldrb	r3, [r2, r3]
 8003e9e:	2bff      	cmp	r3, #255	; 0xff
 8003ea0:	d110      	bne.n	8003ec4 <TIM7_IRQHandler+0x44>
 8003ea2:	4b0f      	ldr	r3, [pc, #60]	; (8003ee0 <TIM7_IRQHandler+0x60>)
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	3b02      	subs	r3, #2
 8003ea8:	4a0e      	ldr	r2, [pc, #56]	; (8003ee4 <TIM7_IRQHandler+0x64>)
 8003eaa:	5cd3      	ldrb	r3, [r2, r3]
 8003eac:	2bff      	cmp	r3, #255	; 0xff
 8003eae:	d109      	bne.n	8003ec4 <TIM7_IRQHandler+0x44>
 8003eb0:	4b0b      	ldr	r3, [pc, #44]	; (8003ee0 <TIM7_IRQHandler+0x60>)
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	3b03      	subs	r3, #3
 8003eb6:	4a0b      	ldr	r2, [pc, #44]	; (8003ee4 <TIM7_IRQHandler+0x64>)
 8003eb8:	5cd3      	ldrb	r3, [r2, r3]
 8003eba:	2bff      	cmp	r3, #255	; 0xff
 8003ebc:	d102      	bne.n	8003ec4 <TIM7_IRQHandler+0x44>
			RXHMIPacket_ready=1;
 8003ebe:	4b0a      	ldr	r3, [pc, #40]	; (8003ee8 <TIM7_IRQHandler+0x68>)
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	701a      	strb	r2, [r3, #0]
		}
		LL_USART_ReceiveData8(USART1);
 8003ec4:	4809      	ldr	r0, [pc, #36]	; (8003eec <TIM7_IRQHandler+0x6c>)
 8003ec6:	f7ff ff56 	bl	8003d76 <LL_USART_ReceiveData8>
		LL_TIM_ClearFlag_UPDATE(TIM7);
 8003eca:	4804      	ldr	r0, [pc, #16]	; (8003edc <TIM7_IRQHandler+0x5c>)
 8003ecc:	f7ff ff61 	bl	8003d92 <LL_TIM_ClearFlag_UPDATE>
		count=0;
 8003ed0:	4b03      	ldr	r3, [pc, #12]	; (8003ee0 <TIM7_IRQHandler+0x60>)
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	701a      	strb	r2, [r3, #0]

	}
}
 8003ed6:	bf00      	nop
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	40001400 	.word	0x40001400
 8003ee0:	200000c4 	.word	0x200000c4
 8003ee4:	20000084 	.word	0x20000084
 8003ee8:	200000c5 	.word	0x200000c5
 8003eec:	40013800 	.word	0x40013800

08003ef0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ef4:	4a17      	ldr	r2, [pc, #92]	; (8003f54 <SystemInit+0x64>)
 8003ef6:	4b17      	ldr	r3, [pc, #92]	; (8003f54 <SystemInit+0x64>)
 8003ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003efc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003f04:	4a14      	ldr	r2, [pc, #80]	; (8003f58 <SystemInit+0x68>)
 8003f06:	4b14      	ldr	r3, [pc, #80]	; (8003f58 <SystemInit+0x68>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f043 0301 	orr.w	r3, r3, #1
 8003f0e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003f10:	4b11      	ldr	r3, [pc, #68]	; (8003f58 <SystemInit+0x68>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8003f16:	4a10      	ldr	r2, [pc, #64]	; (8003f58 <SystemInit+0x68>)
 8003f18:	4b0f      	ldr	r3, [pc, #60]	; (8003f58 <SystemInit+0x68>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003f20:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8003f24:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8003f26:	4b0c      	ldr	r3, [pc, #48]	; (8003f58 <SystemInit+0x68>)
 8003f28:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003f2c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003f2e:	4a0a      	ldr	r2, [pc, #40]	; (8003f58 <SystemInit+0x68>)
 8003f30:	4b09      	ldr	r3, [pc, #36]	; (8003f58 <SystemInit+0x68>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f38:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003f3a:	4b07      	ldr	r3, [pc, #28]	; (8003f58 <SystemInit+0x68>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003f40:	4b04      	ldr	r3, [pc, #16]	; (8003f54 <SystemInit+0x64>)
 8003f42:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003f46:	609a      	str	r2, [r3, #8]
#endif
}
 8003f48:	bf00      	nop
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	e000ed00 	.word	0xe000ed00
 8003f58:	40021000 	.word	0x40021000

08003f5c <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b087      	sub	sp, #28
 8003f60:	af00      	add	r7, sp, #0
  uint32_t tmp = 0U, msirange = 0U, pllvco = 0U, pllr = 2U, pllsource = 0U, pllm = 2U;
 8003f62:	2300      	movs	r3, #0
 8003f64:	60fb      	str	r3, [r7, #12]
 8003f66:	2300      	movs	r3, #0
 8003f68:	617b      	str	r3, [r7, #20]
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	613b      	str	r3, [r7, #16]
 8003f6e:	2302      	movs	r3, #2
 8003f70:	60bb      	str	r3, [r7, #8]
 8003f72:	2300      	movs	r3, #0
 8003f74:	607b      	str	r3, [r7, #4]
 8003f76:	2302      	movs	r3, #2
 8003f78:	603b      	str	r3, [r7, #0]

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == RESET)
 8003f7a:	4b4f      	ldr	r3, [pc, #316]	; (80040b8 <SystemCoreClockUpdate+0x15c>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0308 	and.w	r3, r3, #8
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d107      	bne.n	8003f96 <SystemCoreClockUpdate+0x3a>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8003f86:	4b4c      	ldr	r3, [pc, #304]	; (80040b8 <SystemCoreClockUpdate+0x15c>)
 8003f88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f8c:	0a1b      	lsrs	r3, r3, #8
 8003f8e:	f003 030f 	and.w	r3, r3, #15
 8003f92:	617b      	str	r3, [r7, #20]
 8003f94:	e005      	b.n	8003fa2 <SystemCoreClockUpdate+0x46>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8003f96:	4b48      	ldr	r3, [pc, #288]	; (80040b8 <SystemCoreClockUpdate+0x15c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	091b      	lsrs	r3, r3, #4
 8003f9c:	f003 030f 	and.w	r3, r3, #15
 8003fa0:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8003fa2:	4a46      	ldr	r2, [pc, #280]	; (80040bc <SystemCoreClockUpdate+0x160>)
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003faa:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fac:	4b42      	ldr	r3, [pc, #264]	; (80040b8 <SystemCoreClockUpdate+0x15c>)
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f003 030c 	and.w	r3, r3, #12
 8003fb4:	2b0c      	cmp	r3, #12
 8003fb6:	d865      	bhi.n	8004084 <SystemCoreClockUpdate+0x128>
 8003fb8:	a201      	add	r2, pc, #4	; (adr r2, 8003fc0 <SystemCoreClockUpdate+0x64>)
 8003fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fbe:	bf00      	nop
 8003fc0:	08003ff5 	.word	0x08003ff5
 8003fc4:	08004085 	.word	0x08004085
 8003fc8:	08004085 	.word	0x08004085
 8003fcc:	08004085 	.word	0x08004085
 8003fd0:	08003ffd 	.word	0x08003ffd
 8003fd4:	08004085 	.word	0x08004085
 8003fd8:	08004085 	.word	0x08004085
 8003fdc:	08004085 	.word	0x08004085
 8003fe0:	08004005 	.word	0x08004005
 8003fe4:	08004085 	.word	0x08004085
 8003fe8:	08004085 	.word	0x08004085
 8003fec:	08004085 	.word	0x08004085
 8003ff0:	0800400d 	.word	0x0800400d
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 8003ff4:	4a32      	ldr	r2, [pc, #200]	; (80040c0 <SystemCoreClockUpdate+0x164>)
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	6013      	str	r3, [r2, #0]
      break;
 8003ffa:	e047      	b.n	800408c <SystemCoreClockUpdate+0x130>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8003ffc:	4b30      	ldr	r3, [pc, #192]	; (80040c0 <SystemCoreClockUpdate+0x164>)
 8003ffe:	4a31      	ldr	r2, [pc, #196]	; (80040c4 <SystemCoreClockUpdate+0x168>)
 8004000:	601a      	str	r2, [r3, #0]
      break;
 8004002:	e043      	b.n	800408c <SystemCoreClockUpdate+0x130>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8004004:	4b2e      	ldr	r3, [pc, #184]	; (80040c0 <SystemCoreClockUpdate+0x164>)
 8004006:	4a30      	ldr	r2, [pc, #192]	; (80040c8 <SystemCoreClockUpdate+0x16c>)
 8004008:	601a      	str	r2, [r3, #0]
      break;
 800400a:	e03f      	b.n	800408c <SystemCoreClockUpdate+0x130>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800400c:	4b2a      	ldr	r3, [pc, #168]	; (80040b8 <SystemCoreClockUpdate+0x15c>)
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	f003 0303 	and.w	r3, r3, #3
 8004014:	607b      	str	r3, [r7, #4]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8004016:	4b28      	ldr	r3, [pc, #160]	; (80040b8 <SystemCoreClockUpdate+0x15c>)
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	091b      	lsrs	r3, r3, #4
 800401c:	f003 0307 	and.w	r3, r3, #7
 8004020:	3301      	adds	r3, #1
 8004022:	603b      	str	r3, [r7, #0]

      switch (pllsource)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2b02      	cmp	r3, #2
 8004028:	d002      	beq.n	8004030 <SystemCoreClockUpdate+0xd4>
 800402a:	2b03      	cmp	r3, #3
 800402c:	d006      	beq.n	800403c <SystemCoreClockUpdate+0xe0>
 800402e:	e00b      	b.n	8004048 <SystemCoreClockUpdate+0xec>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8004030:	4a24      	ldr	r2, [pc, #144]	; (80040c4 <SystemCoreClockUpdate+0x168>)
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	fbb2 f3f3 	udiv	r3, r2, r3
 8004038:	613b      	str	r3, [r7, #16]
          break;
 800403a:	e00b      	b.n	8004054 <SystemCoreClockUpdate+0xf8>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 800403c:	4a22      	ldr	r2, [pc, #136]	; (80040c8 <SystemCoreClockUpdate+0x16c>)
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	fbb2 f3f3 	udiv	r3, r2, r3
 8004044:	613b      	str	r3, [r7, #16]
          break;
 8004046:	e005      	b.n	8004054 <SystemCoreClockUpdate+0xf8>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004050:	613b      	str	r3, [r7, #16]
          break;
 8004052:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8004054:	4b18      	ldr	r3, [pc, #96]	; (80040b8 <SystemCoreClockUpdate+0x15c>)
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	0a1b      	lsrs	r3, r3, #8
 800405a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	fb02 f303 	mul.w	r3, r2, r3
 8004064:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8004066:	4b14      	ldr	r3, [pc, #80]	; (80040b8 <SystemCoreClockUpdate+0x15c>)
 8004068:	68db      	ldr	r3, [r3, #12]
 800406a:	0e5b      	lsrs	r3, r3, #25
 800406c:	f003 0303 	and.w	r3, r3, #3
 8004070:	3301      	adds	r3, #1
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	60bb      	str	r3, [r7, #8]
      SystemCoreClock = pllvco/pllr;
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	fbb2 f3f3 	udiv	r3, r2, r3
 800407e:	4a10      	ldr	r2, [pc, #64]	; (80040c0 <SystemCoreClockUpdate+0x164>)
 8004080:	6013      	str	r3, [r2, #0]
      break;
 8004082:	e003      	b.n	800408c <SystemCoreClockUpdate+0x130>

    default:
      SystemCoreClock = msirange;
 8004084:	4a0e      	ldr	r2, [pc, #56]	; (80040c0 <SystemCoreClockUpdate+0x164>)
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	6013      	str	r3, [r2, #0]
      break;
 800408a:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 800408c:	4b0a      	ldr	r3, [pc, #40]	; (80040b8 <SystemCoreClockUpdate+0x15c>)
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	091b      	lsrs	r3, r3, #4
 8004092:	f003 030f 	and.w	r3, r3, #15
 8004096:	4a0d      	ldr	r2, [pc, #52]	; (80040cc <SystemCoreClockUpdate+0x170>)
 8004098:	5cd3      	ldrb	r3, [r2, r3]
 800409a:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 800409c:	4b08      	ldr	r3, [pc, #32]	; (80040c0 <SystemCoreClockUpdate+0x164>)
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	fa22 f303 	lsr.w	r3, r2, r3
 80040a6:	4a06      	ldr	r2, [pc, #24]	; (80040c0 <SystemCoreClockUpdate+0x164>)
 80040a8:	6013      	str	r3, [r2, #0]
}
 80040aa:	bf00      	nop
 80040ac:	371c      	adds	r7, #28
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr
 80040b6:	bf00      	nop
 80040b8:	40021000 	.word	0x40021000
 80040bc:	080041d4 	.word	0x080041d4
 80040c0:	20000020 	.word	0x20000020
 80040c4:	00f42400 	.word	0x00f42400
 80040c8:	007a1200 	.word	0x007a1200
 80040cc:	080041bc 	.word	0x080041bc

080040d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80040d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004108 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80040d4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80040d6:	e003      	b.n	80040e0 <LoopCopyDataInit>

080040d8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80040d8:	4b0c      	ldr	r3, [pc, #48]	; (800410c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80040da:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80040dc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80040de:	3104      	adds	r1, #4

080040e0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80040e0:	480b      	ldr	r0, [pc, #44]	; (8004110 <LoopForever+0xa>)
	ldr	r3, =_edata
 80040e2:	4b0c      	ldr	r3, [pc, #48]	; (8004114 <LoopForever+0xe>)
	adds	r2, r0, r1
 80040e4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80040e6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80040e8:	d3f6      	bcc.n	80040d8 <CopyDataInit>
	ldr	r2, =_sbss
 80040ea:	4a0b      	ldr	r2, [pc, #44]	; (8004118 <LoopForever+0x12>)
	b	LoopFillZerobss
 80040ec:	e002      	b.n	80040f4 <LoopFillZerobss>

080040ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80040ee:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80040f0:	f842 3b04 	str.w	r3, [r2], #4

080040f4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80040f4:	4b09      	ldr	r3, [pc, #36]	; (800411c <LoopForever+0x16>)
	cmp	r2, r3
 80040f6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80040f8:	d3f9      	bcc.n	80040ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80040fa:	f7ff fef9 	bl	8003ef0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80040fe:	f000 f811 	bl	8004124 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004102:	f7ff fd89 	bl	8003c18 <main>

08004106 <LoopForever>:

LoopForever:
    b LoopForever
 8004106:	e7fe      	b.n	8004106 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004108:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 800410c:	0800420c 	.word	0x0800420c
	ldr	r0, =_sdata
 8004110:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004114:	20000024 	.word	0x20000024
	ldr	r2, =_sbss
 8004118:	20000024 	.word	0x20000024
	ldr	r3, = _ebss
 800411c:	200000c8 	.word	0x200000c8

08004120 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004120:	e7fe      	b.n	8004120 <ADC1_IRQHandler>
	...

08004124 <__libc_init_array>:
 8004124:	b570      	push	{r4, r5, r6, lr}
 8004126:	4e0d      	ldr	r6, [pc, #52]	; (800415c <__libc_init_array+0x38>)
 8004128:	4c0d      	ldr	r4, [pc, #52]	; (8004160 <__libc_init_array+0x3c>)
 800412a:	1ba4      	subs	r4, r4, r6
 800412c:	10a4      	asrs	r4, r4, #2
 800412e:	2500      	movs	r5, #0
 8004130:	42a5      	cmp	r5, r4
 8004132:	d109      	bne.n	8004148 <__libc_init_array+0x24>
 8004134:	4e0b      	ldr	r6, [pc, #44]	; (8004164 <__libc_init_array+0x40>)
 8004136:	4c0c      	ldr	r4, [pc, #48]	; (8004168 <__libc_init_array+0x44>)
 8004138:	f000 f818 	bl	800416c <_init>
 800413c:	1ba4      	subs	r4, r4, r6
 800413e:	10a4      	asrs	r4, r4, #2
 8004140:	2500      	movs	r5, #0
 8004142:	42a5      	cmp	r5, r4
 8004144:	d105      	bne.n	8004152 <__libc_init_array+0x2e>
 8004146:	bd70      	pop	{r4, r5, r6, pc}
 8004148:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800414c:	4798      	blx	r3
 800414e:	3501      	adds	r5, #1
 8004150:	e7ee      	b.n	8004130 <__libc_init_array+0xc>
 8004152:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004156:	4798      	blx	r3
 8004158:	3501      	adds	r5, #1
 800415a:	e7f2      	b.n	8004142 <__libc_init_array+0x1e>
 800415c:	08004204 	.word	0x08004204
 8004160:	08004204 	.word	0x08004204
 8004164:	08004204 	.word	0x08004204
 8004168:	08004208 	.word	0x08004208

0800416c <_init>:
 800416c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800416e:	bf00      	nop
 8004170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004172:	bc08      	pop	{r3}
 8004174:	469e      	mov	lr, r3
 8004176:	4770      	bx	lr

08004178 <_fini>:
 8004178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800417a:	bf00      	nop
 800417c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800417e:	bc08      	pop	{r3}
 8004180:	469e      	mov	lr, r3
 8004182:	4770      	bx	lr
