#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12e6f9e70 .scope module, "registerfile" "registerfile" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /OUTPUT 32 "readdata1";
    .port_info 7 /OUTPUT 32 "readdata2";
L_0x12f9c9aa0 .functor BUFZ 32, L_0x12f9c98a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12f9c9d90 .functor BUFZ 32, L_0x12f9c9b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12e69c960_0 .net *"_ivl_0", 31 0, L_0x12f9c98a0;  1 drivers
v0x12e6cfb30_0 .net *"_ivl_10", 6 0, L_0x12f9c9c30;  1 drivers
L_0x120040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e6d1700_0 .net *"_ivl_13", 1 0, L_0x120040058;  1 drivers
v0x12e6d1040_0 .net *"_ivl_2", 6 0, L_0x12f9c9940;  1 drivers
L_0x120040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12e6d0c70_0 .net *"_ivl_5", 1 0, L_0x120040010;  1 drivers
v0x12e6d09a0_0 .net *"_ivl_8", 31 0, L_0x12f9c9b50;  1 drivers
o0x120008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e6cf520_0 .net "clk", 0 0, o0x120008130;  0 drivers
o0x120008160 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x12e6cf210_0 .net "func3_wb", 2 0, o0x120008160;  0 drivers
o0x120008190 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x12e688d30_0 .net "rd", 4 0, o0x120008190;  0 drivers
v0x12e6af170_0 .net "readdata1", 31 0, L_0x12f9c9aa0;  1 drivers
v0x12e69cfc0_0 .net "readdata2", 31 0, L_0x12f9c9d90;  1 drivers
v0x12e69ccd0 .array "regfile", 31 0, 31 0;
o0x120008220 .functor BUFZ 1, C4<z>; HiZ drive
v0x12e69c730_0 .net "regwrite", 0 0, o0x120008220;  0 drivers
o0x120008250 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x12e698750_0 .net "rs1", 4 0, o0x120008250;  0 drivers
o0x120008280 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x12e693360_0 .net "rs2", 4 0, o0x120008280;  0 drivers
o0x1200082b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12e683250_0 .net "writedata", 31 0, o0x1200082b0;  0 drivers
E_0x12f96e080 .event posedge, v0x12e6cf520_0;
L_0x12f9c98a0 .array/port v0x12e69ccd0, L_0x12f9c9940;
L_0x12f9c9940 .concat [ 5 2 0 0], o0x120008250, L_0x120040010;
L_0x12f9c9b50 .array/port v0x12e69ccd0, L_0x12f9c9c30;
L_0x12f9c9c30 .concat [ 5 2 0 0], o0x120008280, L_0x120040058;
S_0x12e6fe340 .scope module, "tb_ren_conv_top_wrapper" "tb_ren_conv_top_wrapper" 3 26;
 .timescale 0 0;
P_0x12e80b000 .param/l "COL_WIDTH" 0 3 28, +C4<00000000000000000000000000001000>;
P_0x12e80b040 .param/l "IMG_ADDR_WIDTH" 0 3 30, +C4<00000000000000000000000000001000>;
P_0x12e80b080 .param/l "IMG_BASE_ADDR" 0 3 139, C4<00110000000001000000000000000000>;
P_0x12e80b0c0 .param/l "IMG_COL_SIZE" 0 3 40, +C4<00000000000000000000000000011100>;
P_0x12e80b100 .param/l "IMG_ROW_SIZE" 0 3 39, +C4<00000000000000000000000000011100>;
P_0x12e80b140 .param/l "IMG_SIZE" 0 3 37, +C4<0000000000000000000000000000000000000000000000000000100011101000>;
P_0x12e80b180 .param/l "KERNEL_DEPTH" 0 3 32, +C4<00000000000000000000000000100000>;
P_0x12e80b1c0 .param/l "KERN_BASE_ADDR" 0 3 140, C4<00110000000000100000000000000000>;
P_0x12e80b200 .param/l "KERN_CNT_WIDTH" 0 3 29, +C4<00000000000000000000000000000011>;
P_0x12e80b240 .param/l "KERN_COL_WIDTH" 0 3 27, +C4<00000000000000000000000000000011>;
P_0x12e80b280 .param/l "LOADED_IMG_SIZE" 0 3 38, +C4<0000000000000000000000000000000000000000000000000000001011111000>;
P_0x12e80b2c0 .param/l "MEMORY_DEPTH" 0 3 34, +C4<00000000000000000000000000100000>;
P_0x12e80b300 .param/l "NO_OF_INSTS" 0 3 41, +C4<00000000000000000000000000000001>;
P_0x12e80b340 .param/l "REG_BASE_ADDR" 0 3 137, C4<00110000000000000000000000000000>;
P_0x12e80b380 .param/l "RESULT_DEPTH" 0 3 33, +C4<0000000000000000000000000000000000000000000000000000001011111000>;
P_0x12e80b3c0 .param/l "RES_BASE_ADDR" 0 3 141, C4<00110000000000110000000000000000>;
P_0x12e80b400 .param/l "RSLT_ADDR_WIDTH" 0 3 31, +C4<00000000000000000000000000001000>;
P_0x12e80b440 .param/l "VERBOSE" 0 3 142, +C4<00000000000000000000000000001001>;
v0x12f9c7ec0_0 .var "clk", 0 0;
v0x12f9c7f70_0 .var "clk_riscv", 0 0;
v0x12f9c8110_0 .var "cols", 7 0;
v0x12f9c81c0_0 .var "en_max_pool", 0 0;
v0x12f9c8250_0 .var "from_riscv", 0 0;
v0x12f9c82e0_0 .var/i "i", 31 0;
v0x12f9c8370 .array "image", 760 0, 23 0;
v0x12f9c8410_0 .var "img_count", 7 0;
v0x12f9c84c0 .array "img_names", 0 1, 47 0;
v0x12f9c85d0_0 .var/i "iter", 31 0;
v0x12f9c8670_0 .var "iteration_offset", 7 0;
v0x12f9c8720_0 .var "kern_addr_mode", 0 0;
v0x12f9c87c0_0 .var "kern_cols", 2 0;
v0x12f9c8870 .array "kernels", 31 0, 23 0;
v0x12f9c8910_0 .var "kerns", 2 0;
v0x12f9c89c0 .array "loaded_img", 2280 0, 7 0;
v0x12f9c8a60_0 .var "loaded_img_string", 511 0;
v0x12f9c8bf0_0 .var "mask", 2 0;
v0x12f9c8c80_0 .var "reset", 0 0;
v0x12f9c8d20 .array "result", 28 0, 19 0;
v0x12f9c8dc0_0 .var "result_cols", 7 0;
v0x12f9c8e70 .array "result_sim", 28 0, 19 0;
v0x12f9c8f10_0 .var "rst_riscv", 0 0;
v0x12f9c8fe0_0 .var/i "run_count", 31 0;
v0x12f9c9070_0 .var "shift", 3 0;
v0x12f9c9100_0 .var "stride", 7 0;
v0x12f9c9190_0 .var "wb_clk_i", 0 0;
v0x12f9c9220_0 .var "wb_rst_i", 0 0;
v0x12f9c92b0_0 .net "wbs_ack_o", 0 0, L_0x12f9d2860;  1 drivers
v0x12f9c9340_0 .var "wbs_adr_i", 31 0;
v0x12f9c93d0_0 .var "wbs_cyc_i", 0 0;
v0x12f9c9460_0 .var "wbs_dat_i", 31 0;
v0x12f9c94f0_0 .net "wbs_dat_o", 31 0, v0x12f9c6d10_0;  1 drivers
v0x12f9c8b10_0 .var "wbs_sel_i", 3 0;
v0x12f9c9780_0 .var "wbs_stb_i", 0 0;
v0x12f9c9810_0 .var "wbs_we_i", 0 0;
E_0x12e6ee720 .event anyedge, v0x12f9c8c80_0;
E_0x12e693410 .event anyedge, v0x12f9c7ec0_0;
S_0x12e6fd530 .scope task, "calculate_results" "calculate_results" 3 456, 3 456 0, S_0x12e6fe340;
 .timescale 0 0;
v0x12e69f630_0 .var/i "c", 31 0;
v0x12e682ce0 .array "conv_result", 760 0, 20 0;
v0x12f9698d0_0 .var "inst_no", 7 0;
v0x12f956c10_0 .var/i "kc", 31 0;
v0x12f96e2e0_0 .var/i "ks", 31 0;
v0x12f96c980_0 .var "next_iter", 7 0;
TD_tb_ren_conv_top_wrapper.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f96e2e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x12f96e2e0_0;
    %load/vec4 v0x12f9c8910_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e69f630_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x12e69f630_0;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %load/vec4 v0x12f9c87c0_0;
    %pad/u 32;
    %sub;
    %addi 1, 0, 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x12e69f630_0;
    %load/vec4 v0x12f96e2e0_0;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x12e682ce0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f956c10_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x12f956c10_0;
    %load/vec4 v0x12f9c87c0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x12e69f630_0;
    %load/vec4 v0x12f96e2e0_0;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12e682ce0, 4;
    %load/vec4 v0x12f9c8bf0_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v0x12f96c980_0;
    %pad/u 32;
    %muli 28, 0, 32;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %load/vec4 v0x12f9698d0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x12f96e2e0_0;
    %addi 1, 0, 32;
    %mul;
    %add;
    %load/vec4 v0x12e69f630_0;
    %add;
    %load/vec4 v0x12f956c10_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12f9c8370, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v0x12f96e2e0_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x12f9c8720_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x12f956c10_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12f9c8870, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x12f9c8bf0_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v0x12f96c980_0;
    %pad/u 32;
    %muli 28, 0, 32;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %load/vec4 v0x12f9698d0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x12f96e2e0_0;
    %addi 1, 0, 32;
    %mul;
    %add;
    %load/vec4 v0x12e69f630_0;
    %add;
    %load/vec4 v0x12f956c10_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12f9c8370, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v0x12f96e2e0_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x12f9c8720_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x12f956c10_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12f9c8870, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x12f9c8bf0_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v0x12f96c980_0;
    %pad/u 32;
    %muli 28, 0, 32;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %load/vec4 v0x12f9698d0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x12f96e2e0_0;
    %addi 1, 0, 32;
    %mul;
    %add;
    %load/vec4 v0x12e69f630_0;
    %add;
    %load/vec4 v0x12f956c10_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12f9c8370, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v0x12f96e2e0_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x12f9c8720_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x12f956c10_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12f9c8870, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x12e69f630_0;
    %load/vec4 v0x12f96e2e0_0;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x12e682ce0, 4, 0;
    %load/vec4 v0x12f956c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f956c10_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x12e69f630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12e69f630_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x12f96e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f96e2e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x12f9c81c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f96e2e0_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x12f96e2e0_0;
    %load/vec4 v0x12f9c8910_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e69f630_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x12e69f630_0;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %load/vec4 v0x12f9c87c0_0;
    %pad/u 32;
    %sub;
    %addi 1, 0, 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0x12f96e2e0_0;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x12e69f630_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x12e682ce0, 4;
    %load/vec4 v0x12f96e2e0_0;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x12e69f630_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12e682ce0, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x12f96e2e0_0;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x12e69f630_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12e682ce0, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x12f96e2e0_0;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x12e69f630_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x12e682ce0, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 20;
    %load/vec4 v0x12f96e2e0_0;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x12e69f630_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x12f9c8e70, 4, 0;
    %load/vec4 v0x12e69f630_0;
    %addi 2, 0, 32;
    %store/vec4 v0x12e69f630_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0x12f96e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f96e2e0_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12e69f630_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x12e69f630_0;
    %load/vec4 v0x12f9c8dc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v0x12e69f630_0;
    %load/vec4a v0x12e682ce0, 4;
    %pad/u 20;
    %ix/getv/s 4, v0x12e69f630_0;
    %store/vec4a v0x12f9c8e70, 4, 0;
    %load/vec4 v0x12e69f630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12e69f630_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_0x12e6fbab0 .scope task, "compare_results" "compare_results" 3 390, 3 390 0, S_0x12e6fe340;
 .timescale 0 0;
v0x12f96b960_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top_wrapper.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f96b960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x12f9c82e0_0;
    %load/vec4 v0x12f9c8dc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v0x12f9c82e0_0;
    %load/vec4a v0x12f9c8d20, 4;
    %ix/getv/s 4, v0x12f9c82e0_0;
    %load/vec4a v0x12f9c8e70, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v0x12f96b960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f96b960_0, 0, 32;
    %vpi_call 3 399 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v0x12f9c8d20, v0x12f9c82e0_0 >, &A<v0x12f9c8e70, v0x12f9c82e0_0 >, v0x12f9c82e0_0, v0x12f96b960_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 3 403 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v0x12f9c8d20, v0x12f9c82e0_0 >, &A<v0x12f9c8e70, v0x12f9c82e0_0 >, v0x12f9c82e0_0 {0 0 0};
T_1.19 ;
    %load/vec4 v0x12f9c82e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x12f96b960_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 3 407 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_0x12e6fad20 .scope task, "config_hw" "config_hw" 3 630, 3 630 0, S_0x12e6fe340;
 .timescale 0 0;
v0x12f95fd20_0 .var "cols_in", 7 0;
v0x12f95f5a0_0 .var "en_max_pool_in", 0 0;
v0x12f95ea40_0 .var "inst_no", 7 0;
v0x12f95fff0_0 .var "kern_addr_mode_in", 0 0;
v0x12f9516b0_0 .var "kern_cols_in", 2 0;
v0x12f955d50_0 .var "kerns_in", 2 0;
v0x12f9555f0_0 .var "mask_in", 2 0;
v0x12f950ae0_0 .var "result_cols_in", 7 0;
v0x12f9526b0_0 .var "shift_in", 3 0;
v0x12f951ff0_0 .var "start_signal", 0 0;
v0x12f951c20_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top_wrapper.config_hw ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x12f95ea40_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x12f9c7850_0, 0, 32;
    %load/vec4 v0x12f9516b0_0;
    %pad/u 32;
    %load/vec4 v0x12f95fd20_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12f955d50_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12f951c20_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x12f9c7910_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12f9c7690;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x12f95ea40_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 8, 0, 32;
    %store/vec4 v0x12f9c7850_0, 0, 32;
    %load/vec4 v0x12f950ae0_0;
    %pad/u 32;
    %load/vec4 v0x12f9526b0_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12f95fff0_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12f95f5a0_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12f9555f0_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x12f9c7910_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12f9c7690;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x12f95ea40_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x12f9c7850_0, 0, 32;
    %load/vec4 v0x12f951ff0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %store/vec4 v0x12f9c7910_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12f9c7690;
    %join;
    %end;
S_0x12e6e99d0 .scope task, "config_test" "config_test" 3 290, 3 290 0, S_0x12e6fe340;
 .timescale 0 0;
v0x12f951950_0 .var "test_no", 31 0;
TD_tb_ren_conv_top_wrapper.config_test ;
    %load/vec4 v0x12f951950_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12f9c87c0_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x12f9c8110_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12f9c8910_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12f9c9100_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c8720_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12f9c9070_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f9c81c0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x12f9c8bf0_0, 0, 3;
    %load/vec4 v0x12f9c81c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %load/vec4 v0x12f9c8910_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %load/vec4 v0x12f9c8910_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %pad/u 8;
    %store/vec4 v0x12f9c8dc0_0, 0, 8;
    %pushi/vec4 3420208, 0, 32; draw_string_vec4
    %pushi/vec4 14649, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f9c84c0, 4, 0;
    %pushi/vec4 3291188, 0, 32; draw_string_vec4
    %pushi/vec4 13623, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f9c84c0, 4, 0;
    %vpi_call 3 311 "$display", "--------------------------------------------------------------------------" {0 0 0};
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x12f951950_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12f9c87c0_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x12f9c8110_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12f9c8910_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12f9c9100_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c8720_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12f9c9070_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f9c81c0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x12f9c8bf0_0, 0, 3;
    %load/vec4 v0x12f9c81c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %load/vec4 v0x12f9c8910_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %load/vec4 v0x12f9c8910_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/u 8;
    %store/vec4 v0x12f9c8dc0_0, 0, 8;
    %pushi/vec4 3420208, 0, 32; draw_string_vec4
    %pushi/vec4 14649, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f9c84c0, 4, 0;
    %pushi/vec4 3291188, 0, 32; draw_string_vec4
    %pushi/vec4 13623, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12f9c84c0, 4, 0;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x12f951950_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12f9c87c0_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x12f9c8110_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12f9c8910_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12f9c9100_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c8720_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12f9c9070_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f9c81c0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x12f9c8bf0_0, 0, 3;
    %load/vec4 v0x12f9c81c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %load/vec4 v0x12f9c8910_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %load/vec4 v0x12f9c8910_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/u 8;
    %store/vec4 v0x12f9c8dc0_0, 0, 8;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x12f951950_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12f9c87c0_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x12f9c8110_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12f9c8910_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12f9c9100_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c8720_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12f9c9070_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f9c81c0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x12f9c8bf0_0, 0, 3;
    %load/vec4 v0x12f9c81c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %load/vec4 v0x12f9c8910_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0x12f9c8110_0;
    %pad/u 32;
    %load/vec4 v0x12f9c8910_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %pad/u 8;
    %store/vec4 v0x12f9c8dc0_0, 0, 8;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
    %vpi_call 3 353 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 3 354 "$display", "kern_cols        = %0d", v0x12f9c87c0_0 {0 0 0};
    %vpi_call 3 355 "$display", "cols             = %0d", v0x12f9c8110_0 {0 0 0};
    %vpi_call 3 356 "$display", "kerns            = %0d", v0x12f9c8910_0 {0 0 0};
    %vpi_call 3 357 "$display", "stride           = %0d", v0x12f9c9100_0 {0 0 0};
    %vpi_call 3 358 "$display", "kern_addr_mode   = %0d", v0x12f9c8720_0 {0 0 0};
    %vpi_call 3 359 "$display", "shift            = %0d", v0x12f9c9070_0 {0 0 0};
    %vpi_call 3 360 "$display", "en_max_pool      = %0d", v0x12f9c81c0_0 {0 0 0};
    %vpi_call 3 361 "$display", "mask             = %0d", v0x12f9c8bf0_0 {0 0 0};
    %vpi_call 3 362 "$display", "result_cols      = %0d", v0x12f9c8dc0_0 {0 0 0};
    %vpi_call 3 363 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_0x12e6e91a0 .scope module, "core" "riscv" 3 97, 4 20 0, S_0x12e6fe340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x12f9d2200 .functor AND 1, v0x12f96b610_0, v0x12f918280_0, C4<1>, C4<1>;
L_0x12f9d22f0 .functor OR 1, L_0x12f9d2200, v0x12f945eb0_0, C4<0>, C4<0>;
L_0x1200406d0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x12f97a8e0_0 .net/2u *"_ivl_28", 6 0, L_0x1200406d0;  1 drivers
v0x12f97a980_0 .net *"_ivl_34", 0 0, L_0x12f9d2200;  1 drivers
v0x12f97aa20_0 .net "a", 31 0, L_0x12f9cc5c0;  1 drivers
v0x12f97aaf0_0 .net "a_id", 31 0, v0x12e629d30_0;  1 drivers
v0x12f97ab80_0 .net "alu_2_bef", 31 0, L_0x12f9cf520;  1 drivers
v0x12f97ac50_0 .net "alu_in1", 31 0, L_0x12f9ce420;  1 drivers
v0x12f97ad20_0 .net "alu_in1_enhanced", 31 0, L_0x12f9ce780;  1 drivers
v0x12f97adf0_0 .net "alu_in2", 31 0, L_0x12f9cf840;  1 drivers
v0x12f97aec0_0 .net "alu_in2_enhanced", 31 0, L_0x12f9cfb60;  1 drivers
v0x12f97afd0_0 .net "alu_or_mem_ex", 31 0, L_0x12f9ce1b0;  1 drivers
v0x12f97b060_0 .net "aluctl", 3 0, v0x12f9270d0_0;  1 drivers
v0x12f97b130_0 .net "aluop", 1 0, v0x12f964460_0;  1 drivers
v0x12f97b200_0 .net "aluop_id", 1 0, v0x12e629dc0_0;  1 drivers
v0x12f97b2d0_0 .net "alures", 31 0, v0x12f927ca0_0;  1 drivers
v0x12f97b3a0_0 .net "alures_ex", 31 0, v0x12e69f220_0;  1 drivers
v0x12f97b4b0_0 .net "alures_wb", 31 0, v0x12f979f50_0;  1 drivers
v0x12f97b540_0 .net "alusrc", 0 0, v0x12f9644f0_0;  1 drivers
v0x12f97b710_0 .net "alusrc_id", 0 0, v0x12e6f9ac0_0;  1 drivers
v0x12f97b7a0_0 .net "b", 31 0, L_0x12f9cc990;  1 drivers
v0x12f97b830_0 .net "b_ex", 31 0, v0x12e6b09d0_0;  1 drivers
v0x12f97b900_0 .net "b_id", 31 0, v0x12e6cb970_0;  1 drivers
v0x12f97b9d0_0 .net "branch", 0 0, v0x12f950ed0_0;  1 drivers
v0x12f97baa0_0 .net "branch_ex", 0 0, v0x12f96b610_0;  1 drivers
v0x12f97bb30_0 .net "branch_id", 0 0, v0x12e6cba00_0;  1 drivers
v0x12f97bc00_0 .net "clk", 0 0, v0x12f9c7f70_0;  1 drivers
v0x12f97bc90_0 .net "enable_control", 0 0, v0x12e641e00_0;  1 drivers
v0x12f97bd20_0 .net "enable_if", 0 0, v0x12e6f6d30_0;  1 drivers
v0x12f97bdf0_0 .net "enable_pc", 0 0, v0x12e6f6dc0_0;  1 drivers
v0x12f97bec0_0 .net "forwardA", 1 0, v0x12f919210_0;  1 drivers
v0x12f97bf90_0 .net "forwardB", 1 0, v0x12f9192a0_0;  1 drivers
L_0x120040cb8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12f97c060_0 .net "four", 31 0, L_0x120040cb8;  1 drivers
v0x12f97c0f0_0 .net "func3_ex", 2 0, v0x12f946140_0;  1 drivers
v0x12f97c1c0_0 .net "func3_id", 2 0, v0x12e6c8880_0;  1 drivers
v0x12f97b5d0_0 .net "func7_id", 0 0, v0x12e6c68f0_0;  1 drivers
v0x12f97c450_0 .net "immediate", 31 0, v0x12e686c00_0;  1 drivers
v0x12f97c520_0 .net "immediate_id", 31 0, v0x12e6ecdc0_0;  1 drivers
v0x12f97c5b0_0 .net "ins", 31 0, L_0x12f9caac0;  1 drivers
v0x12f97c680_0 .net "ins_if", 31 0, v0x12e68b310_0;  1 drivers
v0x12f97c750_0 .net "jump", 0 0, v0x12f9247c0_0;  1 drivers
v0x12f97c820_0 .net "jump_ex", 0 0, v0x12f945eb0_0;  1 drivers
v0x12f97c8f0_0 .net "jump_id", 0 0, v0x12e611da0_0;  1 drivers
v0x12f97c980_0 .net "memread", 0 0, v0x12f924890_0;  1 drivers
v0x12f97ca10_0 .net "memread_ex", 0 0, v0x12f954840_0;  1 drivers
v0x12f97caa0_0 .net "memread_id", 0 0, v0x12e6cff20_0;  1 drivers
v0x12f97cb30_0 .net "memtoreg", 0 0, v0x12f922f10_0;  1 drivers
v0x12f97cc00_0 .net "memtoreg_ex", 0 0, v0x12f953470_0;  1 drivers
v0x12f97ccd0_0 .net "memtoreg_id", 0 0, v0x12e68b6b0_0;  1 drivers
v0x12f97cda0_0 .net "memtoreg_wb", 0 0, v0x12f97a290_0;  1 drivers
v0x12f97ce30_0 .net "memwrite", 0 0, v0x12f922fc0_0;  1 drivers
v0x12f97cf00_0 .net "memwrite_cn", 0 0, L_0x12f9cb340;  1 drivers
v0x12f97cfd0_0 .net "memwrite_ex", 0 0, v0x12f952dd0_0;  1 drivers
v0x12f97d0a0_0 .net "memwrite_id", 0 0, v0x12e68a130_0;  1 drivers
v0x12f97d170_0 .net "newpc", 31 0, L_0x12f9ca200;  1 drivers
v0x12f97d240_0 .net "opcode_id", 6 0, v0x12e691f00_0;  1 drivers
o0x120008af0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12f97d2d0_0 .net "overflow", 0 0, o0x120008af0;  0 drivers
v0x12f97d360_0 .net "pc", 31 0, v0x12f91e310_0;  1 drivers
v0x12f97d470_0 .net "pc_id", 31 0, v0x12e6911c0_0;  1 drivers
v0x12f97d500_0 .net "pc_if", 31 0, v0x12e689d90_0;  1 drivers
v0x12f97d590_0 .net "pcsrc", 0 0, L_0x12f9d22f0;  1 drivers
v0x12f97d6a0_0 .net "rd_ex", 4 0, v0x12f92ada0_0;  1 drivers
v0x12f97d730_0 .net "rd_id", 4 0, v0x12e68dd80_0;  1 drivers
v0x12f97d7c0_0 .net "rd_wb", 4 0, v0x12f97a410_0;  1 drivers
v0x12f97d850_0 .net "readdata", 31 0, L_0x12f9d1f80;  1 drivers
v0x12f97d8e0_0 .net "readdata_wb", 31 0, v0x12f97a5f0_0;  1 drivers
v0x12f97d970_0 .net "regwrite", 0 0, v0x12f91fd90_0;  1 drivers
v0x12f97c290_0 .net "regwrite_cn", 0 0, L_0x12f9cb020;  1 drivers
v0x12f97c360_0 .net "regwrite_ex", 0 0, v0x12f9299d0_0;  1 drivers
v0x12f97da00_0 .net "regwrite_id", 0 0, v0x12e68de10_0;  1 drivers
v0x12f97da90_0 .net "regwrite_wb", 0 0, v0x12f97a750_0;  1 drivers
v0x12f97db20_0 .net "rs1_id", 4 0, v0x12e6e3540_0;  1 drivers
v0x12f97dbf0_0 .net "rs2_id", 4 0, v0x12e6b0250_0;  1 drivers
v0x12f97dcc0_0 .net "rst", 0 0, v0x12f9c8f10_0;  1 drivers
v0x12f97dd50_0 .net "signal_pc_new", 0 0, L_0x12f9cd170;  1 drivers
v0x12f97dde0_0 .net "sumA", 31 0, L_0x12f9c9e40;  1 drivers
v0x12f97deb0_0 .net "sumB", 31 0, L_0x12f9cd670;  1 drivers
v0x12f97df80_0 .net "sumB_ex", 31 0, v0x12f9293c0_0;  1 drivers
v0x12f97e050_0 .net "sumB_in2", 31 0, L_0x12f9cd490;  1 drivers
v0x12f97e120_0 .net "writedata", 31 0, L_0x12f9d25a0;  1 drivers
v0x12f97e230_0 .net "zero", 0 0, L_0x12f9cfcc0;  1 drivers
v0x12f97e2c0_0 .net "zero_ex", 0 0, v0x12f918280_0;  1 drivers
L_0x12f9cac20 .part v0x12e68b310_0, 15, 5;
L_0x12f9cacc0 .part v0x12e68b310_0, 20, 5;
L_0x12f9cca70 .part v0x12e68b310_0, 15, 5;
L_0x12f9ccb10 .part v0x12e68b310_0, 20, 5;
L_0x12f9ccbb0 .part v0x12e68b310_0, 0, 7;
L_0x12f9ccc50 .part v0x12e68b310_0, 30, 1;
L_0x12f9ccdf0 .part v0x12e68b310_0, 12, 3;
L_0x12f9cce90 .part v0x12e68b310_0, 7, 5;
L_0x12f9ccf30 .part v0x12e68b310_0, 0, 7;
L_0x12f9ccfd0 .part v0x12e68b310_0, 15, 5;
L_0x12f9cd070 .part v0x12e68b310_0, 20, 5;
L_0x12f9cd170 .cmp/eq 7, v0x12e691f00_0, L_0x1200406d0;
S_0x12e6d0360 .scope module, "adder" "adder" 4 45, 5 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
v0x12f9504d0_0 .net "in1", 31 0, v0x12f91e310_0;  alias, 1 drivers
L_0x1200400a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12f9501c0_0 .net "in2", 31 0, L_0x1200400a0;  1 drivers
v0x12f93fec0_0 .net "out", 31 0, L_0x12f9c9e40;  alias, 1 drivers
L_0x12f9c9e40 .arith/sum 32, v0x12f91e310_0, L_0x1200400a0;
S_0x12e6d4830 .scope module, "adder2" "adder" 4 68, 5 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
v0x12f92d200_0 .net "in1", 31 0, v0x12e6ecdc0_0;  alias, 1 drivers
v0x12f9448d0_0 .net "in2", 31 0, L_0x12f9cd490;  alias, 1 drivers
v0x12f942f70_0 .net "out", 31 0, L_0x12f9cd670;  alias, 1 drivers
L_0x12f9cd670 .arith/sum 32, v0x12e6ecdc0_0, L_0x12f9cd490;
S_0x12e6d3a20 .scope module, "alu" "alu" 4 84, 6 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "aluctl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "overflow";
L_0x120040d90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f936310_0 .net/2u *"_ivl_0", 31 0, L_0x120040d90;  1 drivers
v0x12f935b90_0 .net "a", 31 0, L_0x12f9ce780;  alias, 1 drivers
v0x12f935030_0 .net "aluctl", 3 0, v0x12f9270d0_0;  alias, 1 drivers
v0x12f9365e0_0 .net "b", 31 0, L_0x12f9cfb60;  alias, 1 drivers
v0x12f927ca0_0 .var "out", 31 0;
v0x12f92c340_0 .net "overflow", 0 0, o0x120008af0;  alias, 0 drivers
v0x12f92bbe0_0 .net "zero", 0 0, L_0x12f9cfcc0;  alias, 1 drivers
E_0x12f92d2c0 .event anyedge, v0x12f9365e0_0, v0x12f935b90_0, v0x12f935030_0;
L_0x12f9cfcc0 .cmp/eq 32, v0x12f927ca0_0, L_0x120040d90;
S_0x12e6d1fa0 .scope module, "alucon" "alucontrol" 4 69, 7 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 1 "func7";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /OUTPUT 4 "aluctl";
v0x12f9270d0_0 .var "aluctl", 3 0;
v0x12f928ca0_0 .net "aluop", 1 0, v0x12e629dc0_0;  alias, 1 drivers
v0x12f9285e0_0 .net "func3", 2 0, v0x12e6c8880_0;  alias, 1 drivers
v0x12f928210_0 .net "func7", 0 0, v0x12e6c68f0_0;  alias, 1 drivers
v0x12f927f40_0 .net "jump", 0 0, v0x12e611da0_0;  alias, 1 drivers
E_0x12f9350c0 .event anyedge, v0x12f9285e0_0, v0x12f928210_0, v0x12f928ca0_0;
S_0x12e6d1210 .scope module, "datamem" "datamemory" 4 90, 8 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "writedata";
    .port_info 3 /INPUT 1 "memread";
    .port_info 4 /INPUT 1 "memwrite";
    .port_info 5 /INPUT 3 "func3_ex";
    .port_info 6 /OUTPUT 32 "readdata";
v0x12f9267b0_0 .net *"_ivl_0", 7 0, L_0x12f9cfd60;  1 drivers
v0x12f9164b0_0 .net *"_ivl_10", 31 0, L_0x12f9cffe0;  1 drivers
v0x12f91aec0_0 .net *"_ivl_12", 7 0, L_0x12f9d0120;  1 drivers
L_0x120040e68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12f919560_0 .net/2u *"_ivl_14", 31 0, L_0x120040e68;  1 drivers
v0x12f918540_0 .net *"_ivl_16", 31 0, L_0x12f9d01f0;  1 drivers
v0x12f90c910_0 .net *"_ivl_18", 7 0, L_0x12f9d0330;  1 drivers
L_0x120040dd8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12f90c190_0 .net/2u *"_ivl_2", 31 0, L_0x120040dd8;  1 drivers
v0x12f90be80_0 .net *"_ivl_22", 7 0, L_0x12f9d0630;  1 drivers
v0x12f90b620_0 .net *"_ivl_25", 0 0, L_0x12f9d0720;  1 drivers
v0x12f90cbe0_0 .net *"_ivl_26", 23 0, L_0x12f9d07c0;  1 drivers
v0x12e6dd7b0_0 .net *"_ivl_28", 7 0, L_0x12f9d0a50;  1 drivers
v0x12e6dd840_0 .net *"_ivl_30", 31 0, L_0x12f9d0930;  1 drivers
L_0x120040eb0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x12e69d610_0 .net *"_ivl_34", 15 0, L_0x120040eb0;  1 drivers
v0x12e69d6a0_0 .net *"_ivl_36", 7 0, L_0x12f9d0e40;  1 drivers
L_0x120040ef8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e69d340_0 .net/2u *"_ivl_38", 31 0, L_0x120040ef8;  1 drivers
v0x12e69d3d0_0 .net *"_ivl_4", 31 0, L_0x12f9cfe00;  1 drivers
v0x12e69ca30_0 .net *"_ivl_40", 31 0, L_0x12f9d0f60;  1 drivers
v0x12e69cac0_0 .net *"_ivl_42", 7 0, L_0x12f9d1040;  1 drivers
v0x12f95e760_0 .net *"_ivl_44", 31 0, L_0x12f9d1170;  1 drivers
v0x12f95e7f0_0 .net *"_ivl_48", 31 0, L_0x12f9d13d0;  1 drivers
L_0x120040f40 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f935870_0 .net *"_ivl_51", 30 0, L_0x120040f40;  1 drivers
L_0x120040f88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12f935900_0 .net/2u *"_ivl_52", 31 0, L_0x120040f88;  1 drivers
v0x12f934d50_0 .net *"_ivl_54", 0 0, L_0x12f9d1470;  1 drivers
L_0x120040fd0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x12f934de0_0 .net/2u *"_ivl_56", 2 0, L_0x120040fd0;  1 drivers
v0x12f90b340_0 .net *"_ivl_58", 0 0, L_0x12f9d1330;  1 drivers
v0x12f90b3d0_0 .net *"_ivl_6", 7 0, L_0x12f9cff40;  1 drivers
L_0x120041018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x12e6f9320_0 .net/2u *"_ivl_60", 2 0, L_0x120041018;  1 drivers
v0x12e6f93b0_0 .net *"_ivl_62", 0 0, L_0x12f9d1680;  1 drivers
v0x12e6cf810_0 .net *"_ivl_64", 31 0, L_0x12f9d1860;  1 drivers
L_0x120041060 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6cf8a0_0 .net *"_ivl_67", 23 0, L_0x120041060;  1 drivers
L_0x1200410a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12f9507c0_0 .net/2u *"_ivl_68", 2 0, L_0x1200410a8;  1 drivers
v0x12f950850_0 .net *"_ivl_70", 0 0, L_0x12f9d1900;  1 drivers
v0x12f926db0_0 .net *"_ivl_72", 31 0, L_0x12f9d1ab0;  1 drivers
L_0x1200410f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f926e40_0 .net *"_ivl_75", 15 0, L_0x1200410f0;  1 drivers
L_0x120041138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f95f280_0 .net/2u *"_ivl_76", 31 0, L_0x120041138;  1 drivers
v0x12e6fbf40_0 .net *"_ivl_78", 31 0, L_0x12f9d1b50;  1 drivers
L_0x120040e20 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12e6fbfd0_0 .net/2u *"_ivl_8", 31 0, L_0x120040e20;  1 drivers
v0x12e6fb8a0_0 .net *"_ivl_80", 31 0, L_0x12f9d1cd0;  1 drivers
v0x12e6fb930_0 .net *"_ivl_82", 31 0, L_0x12f9d1df0;  1 drivers
L_0x120041180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6ea660_0 .net/2u *"_ivl_84", 31 0, L_0x120041180;  1 drivers
v0x12e6ea6f0_0 .net "address", 31 0, v0x12e69f220_0;  alias, 1 drivers
v0x12e6d3800_0 .net "clk", 0 0, v0x12f9c7f70_0;  alias, 1 drivers
v0x12e6d3890_0 .net "func3_ex", 2 0, v0x12f946140_0;  alias, 1 drivers
v0x12e6d2430_0 .net "half_word", 7 0, L_0x12f9d1250;  1 drivers
v0x12e6d24c0 .array "memfile", 1023 0, 7 0;
v0x12e6d1d90_0 .net "memread", 0 0, v0x12f954840_0;  alias, 1 drivers
v0x12e6d1e20_0 .net "memwrite", 0 0, v0x12f952dd0_0;  alias, 1 drivers
v0x12e6c1b40_0 .net "one_byte", 15 0, L_0x12f9d0da0;  1 drivers
v0x12e6c1bd0_0 .net "one_word", 31 0, L_0x12f9d0510;  1 drivers
v0x12e69df70_0 .net "readdata", 31 0, L_0x12f9d1f80;  alias, 1 drivers
v0x12e69e000_0 .net "writedata", 31 0, v0x12e6b09d0_0;  alias, 1 drivers
E_0x12f926b70 .event posedge, v0x12e6d3800_0;
L_0x12f9cfd60 .array/port v0x12e6d24c0, L_0x12f9cfe00;
L_0x12f9cfe00 .arith/sum 32, v0x12e69f220_0, L_0x120040dd8;
L_0x12f9cff40 .array/port v0x12e6d24c0, L_0x12f9cffe0;
L_0x12f9cffe0 .arith/sum 32, v0x12e69f220_0, L_0x120040e20;
L_0x12f9d0120 .array/port v0x12e6d24c0, L_0x12f9d01f0;
L_0x12f9d01f0 .arith/sum 32, v0x12e69f220_0, L_0x120040e68;
L_0x12f9d0330 .array/port v0x12e6d24c0, v0x12e69f220_0;
L_0x12f9d0510 .concat [ 8 8 8 8], L_0x12f9d0330, L_0x12f9d0120, L_0x12f9cff40, L_0x12f9cfd60;
L_0x12f9d0630 .array/port v0x12e6d24c0, v0x12e69f220_0;
L_0x12f9d0720 .part L_0x12f9d0630, 7, 1;
LS_0x12f9d07c0_0_0 .concat [ 1 1 1 1], L_0x12f9d0720, L_0x12f9d0720, L_0x12f9d0720, L_0x12f9d0720;
LS_0x12f9d07c0_0_4 .concat [ 1 1 1 1], L_0x12f9d0720, L_0x12f9d0720, L_0x12f9d0720, L_0x12f9d0720;
LS_0x12f9d07c0_0_8 .concat [ 1 1 1 1], L_0x12f9d0720, L_0x12f9d0720, L_0x12f9d0720, L_0x12f9d0720;
LS_0x12f9d07c0_0_12 .concat [ 1 1 1 1], L_0x12f9d0720, L_0x12f9d0720, L_0x12f9d0720, L_0x12f9d0720;
LS_0x12f9d07c0_0_16 .concat [ 1 1 1 1], L_0x12f9d0720, L_0x12f9d0720, L_0x12f9d0720, L_0x12f9d0720;
LS_0x12f9d07c0_0_20 .concat [ 1 1 1 1], L_0x12f9d0720, L_0x12f9d0720, L_0x12f9d0720, L_0x12f9d0720;
LS_0x12f9d07c0_1_0 .concat [ 4 4 4 4], LS_0x12f9d07c0_0_0, LS_0x12f9d07c0_0_4, LS_0x12f9d07c0_0_8, LS_0x12f9d07c0_0_12;
LS_0x12f9d07c0_1_4 .concat [ 4 4 0 0], LS_0x12f9d07c0_0_16, LS_0x12f9d07c0_0_20;
L_0x12f9d07c0 .concat [ 16 8 0 0], LS_0x12f9d07c0_1_0, LS_0x12f9d07c0_1_4;
L_0x12f9d0a50 .array/port v0x12e6d24c0, v0x12e69f220_0;
L_0x12f9d0930 .concat [ 8 24 0 0], L_0x12f9d0a50, L_0x12f9d07c0;
L_0x12f9d0da0 .part L_0x12f9d0930, 0, 16;
L_0x12f9d0e40 .array/port v0x12e6d24c0, L_0x12f9d0f60;
L_0x12f9d0f60 .arith/sum 32, v0x12e69f220_0, L_0x120040ef8;
L_0x12f9d1040 .array/port v0x12e6d24c0, v0x12e69f220_0;
L_0x12f9d1170 .concat [ 8 8 16 0], L_0x12f9d1040, L_0x12f9d0e40, L_0x120040eb0;
L_0x12f9d1250 .part L_0x12f9d1170, 0, 8;
L_0x12f9d13d0 .concat [ 1 31 0 0], v0x12f954840_0, L_0x120040f40;
L_0x12f9d1470 .cmp/eq 32, L_0x12f9d13d0, L_0x120040f88;
L_0x12f9d1330 .cmp/eq 3, v0x12f946140_0, L_0x120040fd0;
L_0x12f9d1680 .cmp/eq 3, v0x12f946140_0, L_0x120041018;
L_0x12f9d1860 .concat [ 8 24 0 0], L_0x12f9d1250, L_0x120041060;
L_0x12f9d1900 .cmp/eq 3, v0x12f946140_0, L_0x1200410a8;
L_0x12f9d1ab0 .concat [ 16 16 0 0], L_0x12f9d0da0, L_0x1200410f0;
L_0x12f9d1b50 .functor MUXZ 32, L_0x120041138, L_0x12f9d1ab0, L_0x12f9d1900, C4<>;
L_0x12f9d1cd0 .functor MUXZ 32, L_0x12f9d1b50, L_0x12f9d1860, L_0x12f9d1680, C4<>;
L_0x12f9d1df0 .functor MUXZ 32, L_0x12f9d1cd0, L_0x12f9d0510, L_0x12f9d1330, C4<>;
L_0x12f9d1f80 .functor MUXZ 32, L_0x120041180, L_0x12f9d1df0, L_0x12f9d1470, C4<>;
S_0x12f96a980 .scope module, "ex1" "exmemreg" 4 87, 9 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "sumB";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /INPUT 32 "alures";
    .port_info 4 /INPUT 32 "b_id";
    .port_info 5 /INPUT 5 "rd_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "memread_id";
    .port_info 8 /INPUT 1 "memtoreg_id";
    .port_info 9 /INPUT 1 "memwrite_id";
    .port_info 10 /INPUT 1 "regwrite_id";
    .port_info 11 /INPUT 3 "func3_id";
    .port_info 12 /INPUT 1 "pcsrc";
    .port_info 13 /INPUT 1 "jump_id";
    .port_info 14 /OUTPUT 32 "sumB_ex";
    .port_info 15 /OUTPUT 1 "zero_ex";
    .port_info 16 /OUTPUT 32 "alures_ex";
    .port_info 17 /OUTPUT 32 "b_ex";
    .port_info 18 /OUTPUT 5 "rd_ex";
    .port_info 19 /OUTPUT 1 "branch_ex";
    .port_info 20 /OUTPUT 1 "memread_ex";
    .port_info 21 /OUTPUT 1 "memtoreg_ex";
    .port_info 22 /OUTPUT 1 "memwrite_ex";
    .port_info 23 /OUTPUT 1 "regwrite_ex";
    .port_info 24 /OUTPUT 3 "func3_ex";
    .port_info 25 /OUTPUT 1 "jump_ex";
v0x12e69f190_0 .net "alures", 31 0, v0x12f927ca0_0;  alias, 1 drivers
v0x12e69f220_0 .var "alures_ex", 31 0;
v0x12e6b09d0_0 .var "b_ex", 31 0;
v0x12e6b0a60_0 .net "b_id", 31 0, L_0x12f9cf520;  alias, 1 drivers
v0x12f96b610_0 .var "branch_ex", 0 0;
v0x12f96b6a0_0 .net "branch_id", 0 0, v0x12e6cba00_0;  alias, 1 drivers
v0x12f9460b0_0 .net "clk", 0 0, v0x12f9c7f70_0;  alias, 1 drivers
v0x12f946140_0 .var "func3_ex", 2 0;
v0x12f945e20_0 .net "func3_id", 2 0, v0x12e6c8880_0;  alias, 1 drivers
v0x12f945eb0_0 .var "jump_ex", 0 0;
v0x12f9547b0_0 .net "jump_id", 0 0, v0x12e611da0_0;  alias, 1 drivers
v0x12f954840_0 .var "memread_ex", 0 0;
v0x12f9533e0_0 .net "memread_id", 0 0, v0x12e6cff20_0;  alias, 1 drivers
v0x12f953470_0 .var "memtoreg_ex", 0 0;
v0x12f952d40_0 .net "memtoreg_id", 0 0, v0x12e68b6b0_0;  alias, 1 drivers
v0x12f952dd0_0 .var "memwrite_ex", 0 0;
v0x12f941c00_0 .net "memwrite_id", 0 0, v0x12e68a130_0;  alias, 1 drivers
v0x12f941c90_0 .net "pcsrc", 0 0, L_0x12f9d22f0;  alias, 1 drivers
v0x12f92ada0_0 .var "rd_ex", 4 0;
v0x12f92ae30_0 .net "rd_id", 4 0, v0x12e68dd80_0;  alias, 1 drivers
v0x12f9299d0_0 .var "regwrite_ex", 0 0;
v0x12f929a60_0 .net "regwrite_id", 0 0, v0x12e68de10_0;  alias, 1 drivers
v0x12f929330_0 .net "sumB", 31 0, L_0x12f9cd670;  alias, 1 drivers
v0x12f9293c0_0 .var "sumB_ex", 31 0;
v0x12f9181f0_0 .net "zero", 0 0, L_0x12f9cfcc0;  alias, 1 drivers
v0x12f918280_0 .var "zero_ex", 0 0;
S_0x12f96a150 .scope module, "fwdAmux" "mux3_1" 4 74, 10 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "out";
v0x12e63c580_0 .net *"_ivl_1", 0 0, L_0x12f9cd870;  1 drivers
v0x12e63c610_0 .net *"_ivl_11", 0 0, L_0x12f9cda50;  1 drivers
v0x12e693020_0 .net *"_ivl_12", 31 0, L_0x12f9cdb70;  1 drivers
L_0x120040838 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e624570_0 .net *"_ivl_15", 30 0, L_0x120040838;  1 drivers
L_0x120040880 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e624600_0 .net/2u *"_ivl_16", 31 0, L_0x120040880;  1 drivers
v0x12e6fef10_0 .net *"_ivl_18", 0 0, L_0x12f9cdc50;  1 drivers
v0x12e6fefa0_0 .net *"_ivl_2", 31 0, L_0x12f9cd910;  1 drivers
v0x12e6fd9b0_0 .net *"_ivl_20", 31 0, L_0x12f9cdd70;  1 drivers
v0x12e6fda40_0 .net *"_ivl_23", 0 0, L_0x12f9cdf10;  1 drivers
v0x12e6fcc80_0 .net *"_ivl_24", 31 0, L_0x12f9cdfb0;  1 drivers
L_0x1200408c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6fcd10_0 .net *"_ivl_27", 30 0, L_0x1200408c8;  1 drivers
L_0x120040910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6fc5e0_0 .net/2u *"_ivl_28", 31 0, L_0x120040910;  1 drivers
v0x12e6fc670_0 .net *"_ivl_30", 0 0, L_0x12f9cb9d0;  1 drivers
L_0x120040958 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6eb680_0 .net/2u *"_ivl_32", 31 0, L_0x120040958;  1 drivers
v0x12e6eb710_0 .net *"_ivl_34", 31 0, L_0x12f9ce2e0;  1 drivers
L_0x1200407a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6e2df0_0 .net *"_ivl_5", 30 0, L_0x1200407a8;  1 drivers
L_0x1200407f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6e2e80_0 .net/2u *"_ivl_6", 31 0, L_0x1200407f0;  1 drivers
v0x12e6d5400_0 .net *"_ivl_8", 0 0, L_0x12f9cd9b0;  1 drivers
v0x12e6d5490_0 .net "in1", 31 0, v0x12e629d30_0;  alias, 1 drivers
v0x12e6d3ea0_0 .net "in2", 31 0, L_0x12f9ce1b0;  alias, 1 drivers
v0x12e6d3f30_0 .net "in3", 31 0, L_0x12f9d25a0;  alias, 1 drivers
v0x12e6d3170_0 .net "out", 31 0, L_0x12f9ce420;  alias, 1 drivers
v0x12e6d3200_0 .net "s", 1 0, v0x12f919210_0;  alias, 1 drivers
L_0x12f9cd870 .part v0x12f919210_0, 1, 1;
L_0x12f9cd910 .concat [ 1 31 0 0], L_0x12f9cd870, L_0x1200407a8;
L_0x12f9cd9b0 .cmp/eq 32, L_0x12f9cd910, L_0x1200407f0;
L_0x12f9cda50 .part v0x12f919210_0, 0, 1;
L_0x12f9cdb70 .concat [ 1 31 0 0], L_0x12f9cda50, L_0x120040838;
L_0x12f9cdc50 .cmp/eq 32, L_0x12f9cdb70, L_0x120040880;
L_0x12f9cdd70 .functor MUXZ 32, L_0x12f9ce1b0, v0x12e629d30_0, L_0x12f9cdc50, C4<>;
L_0x12f9cdf10 .part v0x12f919210_0, 0, 1;
L_0x12f9cdfb0 .concat [ 1 31 0 0], L_0x12f9cdf10, L_0x1200408c8;
L_0x12f9cb9d0 .cmp/eq 32, L_0x12f9cdfb0, L_0x120040910;
L_0x12f9ce2e0 .functor MUXZ 32, L_0x120040958, L_0x12f9d25a0, L_0x12f9cb9d0, C4<>;
L_0x12f9ce420 .functor MUXZ 32, L_0x12f9ce2e0, L_0x12f9cdd70, L_0x12f9cd9b0, C4<>;
S_0x12f951310 .scope module, "fwdBmux" "mux3_1" 4 77, 10 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "out";
v0x12e6d2ad0_0 .net *"_ivl_1", 0 0, L_0x12f9ce8e0;  1 drivers
v0x12e6d2b60_0 .net *"_ivl_11", 0 0, L_0x12f9ceb80;  1 drivers
v0x12f96c630_0 .net *"_ivl_12", 31 0, L_0x12f9ceca0;  1 drivers
L_0x120040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f96c6c0_0 .net *"_ivl_15", 30 0, L_0x120040ac0;  1 drivers
L_0x120040b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f963da0_0 .net/2u *"_ivl_16", 31 0, L_0x120040b08;  1 drivers
v0x12f963e30_0 .net *"_ivl_18", 0 0, L_0x12f9cedd0;  1 drivers
v0x12f9563b0_0 .net *"_ivl_2", 31 0, L_0x12f9ce980;  1 drivers
v0x12f956440_0 .net *"_ivl_20", 31 0, L_0x12f9ceef0;  1 drivers
v0x12f954e50_0 .net *"_ivl_23", 0 0, L_0x12f9cefd0;  1 drivers
v0x12f954ee0_0 .net *"_ivl_24", 31 0, L_0x12f9cf070;  1 drivers
L_0x120040b50 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f954120_0 .net *"_ivl_27", 30 0, L_0x120040b50;  1 drivers
L_0x120040b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9541b0_0 .net/2u *"_ivl_28", 31 0, L_0x120040b98;  1 drivers
v0x12f953a80_0 .net *"_ivl_30", 0 0, L_0x12f9cf1a0;  1 drivers
L_0x120040be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f953b10_0 .net/2u *"_ivl_32", 31 0, L_0x120040be0;  1 drivers
v0x12f942c20_0 .net *"_ivl_34", 31 0, L_0x12f9cf2e0;  1 drivers
L_0x120040a30 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f942cb0_0 .net *"_ivl_5", 30 0, L_0x120040a30;  1 drivers
L_0x120040a78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f93a390_0 .net/2u *"_ivl_6", 31 0, L_0x120040a78;  1 drivers
v0x12f93a420_0 .net *"_ivl_8", 0 0, L_0x12f9cea60;  1 drivers
v0x12f92b440_0 .net "in1", 31 0, v0x12e6cb970_0;  alias, 1 drivers
v0x12f92b4d0_0 .net "in2", 31 0, L_0x12f9ce1b0;  alias, 1 drivers
v0x12f92a710_0 .net "in3", 31 0, L_0x12f9d25a0;  alias, 1 drivers
v0x12f92a7a0_0 .net "out", 31 0, L_0x12f9cf520;  alias, 1 drivers
v0x12f92a070_0 .net "s", 1 0, v0x12f9192a0_0;  alias, 1 drivers
L_0x12f9ce8e0 .part v0x12f9192a0_0, 1, 1;
L_0x12f9ce980 .concat [ 1 31 0 0], L_0x12f9ce8e0, L_0x120040a30;
L_0x12f9cea60 .cmp/eq 32, L_0x12f9ce980, L_0x120040a78;
L_0x12f9ceb80 .part v0x12f9192a0_0, 0, 1;
L_0x12f9ceca0 .concat [ 1 31 0 0], L_0x12f9ceb80, L_0x120040ac0;
L_0x12f9cedd0 .cmp/eq 32, L_0x12f9ceca0, L_0x120040b08;
L_0x12f9ceef0 .functor MUXZ 32, L_0x12f9ce1b0, v0x12e6cb970_0, L_0x12f9cedd0, C4<>;
L_0x12f9cefd0 .part v0x12f9192a0_0, 0, 1;
L_0x12f9cf070 .concat [ 1 31 0 0], L_0x12f9cefd0, L_0x120040b50;
L_0x12f9cf1a0 .cmp/eq 32, L_0x12f9cf070, L_0x120040b98;
L_0x12f9cf2e0 .functor MUXZ 32, L_0x120040be0, L_0x12f9d25a0, L_0x12f9cf1a0, C4<>;
L_0x12f9cf520 .functor MUXZ 32, L_0x12f9cf2e0, L_0x12f9ceef0, L_0x12f9cea60, C4<>;
S_0x12f9557e0 .scope module, "fwdunit" "forwardingunit" 4 71, 11 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1_id";
    .port_info 1 /INPUT 5 "rs2_id";
    .port_info 2 /INPUT 5 "rd_ex";
    .port_info 3 /INPUT 1 "regwrite_ex";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "regwrite_wb";
    .port_info 6 /OUTPUT 2 "forwardA";
    .port_info 7 /OUTPUT 2 "forwardB";
v0x12f919210_0 .var "forwardA", 1 0;
v0x12f9192a0_0 .var "forwardB", 1 0;
v0x12f910980_0 .net "rd_ex", 4 0, v0x12f92ada0_0;  alias, 1 drivers
v0x12f910a10_0 .net "rd_wb", 4 0, v0x12f97a410_0;  alias, 1 drivers
v0x12e6c4860_0 .net "regwrite_ex", 0 0, v0x12f9299d0_0;  alias, 1 drivers
v0x12e6c48f0_0 .net "regwrite_wb", 0 0, v0x12f97a750_0;  alias, 1 drivers
v0x12e659d50_0 .net "rs1_id", 4 0, v0x12e6e3540_0;  alias, 1 drivers
v0x12e659de0_0 .net "rs2_id", 4 0, v0x12e6b0250_0;  alias, 1 drivers
E_0x12f951740/0 .event anyedge, v0x12e6c48f0_0, v0x12f910a10_0, v0x12f9299d0_0, v0x12f92ada0_0;
E_0x12f951740/1 .event anyedge, v0x12e659de0_0, v0x12e659d50_0;
E_0x12f951740 .event/or E_0x12f951740/0, E_0x12f951740/1;
S_0x12f9549d0 .scope module, "hdetect" "hazarddetectionunit" 4 52, 12 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memread_id";
    .port_info 1 /INPUT 5 "rs1_if";
    .port_info 2 /INPUT 5 "rs2_if";
    .port_info 3 /INPUT 5 "rd_id";
    .port_info 4 /INPUT 1 "jump_ex";
    .port_info 5 /OUTPUT 1 "enable_if";
    .port_info 6 /OUTPUT 1 "enable_pc";
    .port_info 7 /OUTPUT 1 "enable_control";
v0x12e641e00_0 .var "enable_control", 0 0;
v0x12e6f6d30_0 .var "enable_if", 0 0;
v0x12e6f6dc0_0 .var "enable_pc", 0 0;
v0x12e6f5480_0 .net "jump_ex", 0 0, v0x12f945eb0_0;  alias, 1 drivers
v0x12e6f5510_0 .net "memread_id", 0 0, v0x12e6cff20_0;  alias, 1 drivers
v0x12e6f3bd0_0 .net "rd_id", 4 0, v0x12e68dd80_0;  alias, 1 drivers
v0x12e6f3c60_0 .net "rs1_if", 4 0, L_0x12f9cac20;  1 drivers
v0x12e6f2300_0 .net "rs2_if", 4 0, L_0x12f9cacc0;  1 drivers
E_0x12f95f630 .event anyedge, v0x12f92ae30_0, v0x12f9533e0_0, v0x12e6f2300_0, v0x12e6f3c60_0;
S_0x12f952f50 .scope module, "id1" "idexreg" 4 61, 13 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_if";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "b";
    .port_info 4 /INPUT 32 "immediate";
    .port_info 5 /INPUT 1 "func7";
    .port_info 6 /INPUT 3 "func3";
    .port_info 7 /INPUT 5 "rd";
    .port_info 8 /INPUT 7 "opcode_if";
    .port_info 9 /INPUT 1 "branch_if";
    .port_info 10 /INPUT 1 "memread_if";
    .port_info 11 /INPUT 1 "memtoreg_if";
    .port_info 12 /INPUT 2 "aluop_if";
    .port_info 13 /INPUT 1 "memwrite_if";
    .port_info 14 /INPUT 1 "alusrc_if";
    .port_info 15 /INPUT 1 "regwrite_if";
    .port_info 16 /INPUT 5 "rs1_if";
    .port_info 17 /INPUT 5 "rs2_if";
    .port_info 18 /INPUT 1 "pcsrc";
    .port_info 19 /INPUT 1 "jump";
    .port_info 20 /OUTPUT 32 "pc_id";
    .port_info 21 /OUTPUT 32 "a_id";
    .port_info 22 /OUTPUT 32 "b_id";
    .port_info 23 /OUTPUT 32 "immediate_id";
    .port_info 24 /OUTPUT 1 "func7_id";
    .port_info 25 /OUTPUT 3 "func3_id";
    .port_info 26 /OUTPUT 5 "rd_id";
    .port_info 27 /OUTPUT 7 "opcode_id";
    .port_info 28 /OUTPUT 1 "branch_id";
    .port_info 29 /OUTPUT 1 "memread_id";
    .port_info 30 /OUTPUT 1 "memtoreg_id";
    .port_info 31 /OUTPUT 2 "aluop_id";
    .port_info 32 /OUTPUT 1 "memwrite_id";
    .port_info 33 /OUTPUT 1 "alusrc_id";
    .port_info 34 /OUTPUT 1 "regwrite_id";
    .port_info 35 /OUTPUT 5 "rs1_id";
    .port_info 36 /OUTPUT 5 "rs2_id";
    .port_info 37 /OUTPUT 1 "jump_id";
v0x12e6f2390_0 .net "a", 31 0, L_0x12f9cc5c0;  alias, 1 drivers
v0x12e629d30_0 .var "a_id", 31 0;
v0x12e629dc0_0 .var "aluop_id", 1 0;
v0x12e6f9a30_0 .net "aluop_if", 1 0, v0x12f964460_0;  alias, 1 drivers
v0x12e6f9ac0_0 .var "alusrc_id", 0 0;
v0x12e6cd220_0 .net "alusrc_if", 0 0, v0x12f9644f0_0;  alias, 1 drivers
v0x12e6cd2b0_0 .net "b", 31 0, L_0x12f9cc990;  alias, 1 drivers
v0x12e6cb970_0 .var "b_id", 31 0;
v0x12e6cba00_0 .var "branch_id", 0 0;
v0x12e6ca0c0_0 .net "branch_if", 0 0, v0x12f950ed0_0;  alias, 1 drivers
v0x12e6ca150_0 .net "clk", 0 0, v0x12f9c7f70_0;  alias, 1 drivers
v0x12e6c87f0_0 .net "func3", 2 0, L_0x12f9ccdf0;  1 drivers
v0x12e6c8880_0 .var "func3_id", 2 0;
v0x12e6c6860_0 .net "func7", 0 0, L_0x12f9ccc50;  1 drivers
v0x12e6c68f0_0 .var "func7_id", 0 0;
v0x12e6ecd30_0 .net "immediate", 31 0, v0x12e686c00_0;  alias, 1 drivers
v0x12e6ecdc0_0 .var "immediate_id", 31 0;
v0x12e611d10_0 .net "jump", 0 0, v0x12f9247c0_0;  alias, 1 drivers
v0x12e611da0_0 .var "jump_id", 0 0;
v0x12e6cff20_0 .var "memread_id", 0 0;
v0x12e6cffb0_0 .net "memread_if", 0 0, v0x12f924890_0;  alias, 1 drivers
v0x12e68b6b0_0 .var "memtoreg_id", 0 0;
v0x12e68b740_0 .net "memtoreg_if", 0 0, v0x12f922f10_0;  alias, 1 drivers
v0x12e68a130_0 .var "memwrite_id", 0 0;
v0x12e68a1c0_0 .net "memwrite_if", 0 0, L_0x12f9cb340;  alias, 1 drivers
v0x12e691f00_0 .var "opcode_id", 6 0;
v0x12e691f90_0 .net "opcode_if", 6 0, L_0x12f9ccf30;  1 drivers
v0x12e6911c0_0 .var "pc_id", 31 0;
v0x12e691250_0 .net "pc_if", 31 0, v0x12e689d90_0;  alias, 1 drivers
v0x12e6904c0_0 .net "pcsrc", 0 0, L_0x12f9d22f0;  alias, 1 drivers
v0x12e690550_0 .net "rd", 4 0, L_0x12f9cce90;  1 drivers
v0x12e68dd80_0 .var "rd_id", 4 0;
v0x12e68de10_0 .var "regwrite_id", 0 0;
v0x12e6e34b0_0 .net "regwrite_if", 0 0, L_0x12f9cb020;  alias, 1 drivers
v0x12e6e3540_0 .var "rs1_id", 4 0;
v0x12e6b01c0_0 .net "rs1_if", 4 0, L_0x12f9ccfd0;  1 drivers
v0x12e6b0250_0 .var "rs2_id", 4 0;
v0x12e6a90f0_0 .net "rs2_if", 4 0, L_0x12f9cd070;  1 drivers
S_0x12f9521c0 .scope module, "if1" "ifidreg" 4 50, 14 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable_if";
    .port_info 2 /INPUT 1 "pcsrc";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "ins";
    .port_info 5 /OUTPUT 32 "pc_if";
    .port_info 6 /OUTPUT 32 "ins_if";
v0x12e6f0370_0 .net "clk", 0 0, v0x12f9c7f70_0;  alias, 1 drivers
v0x12e6f0400_0 .net "enable_if", 0 0, v0x12e6f6d30_0;  alias, 1 drivers
v0x12e68b280_0 .net "ins", 31 0, L_0x12f9caac0;  alias, 1 drivers
v0x12e68b310_0 .var "ins_if", 31 0;
v0x12e689d00_0 .net "pc", 31 0, v0x12f91e310_0;  alias, 1 drivers
v0x12e689d90_0 .var "pc_if", 31 0;
v0x12e6c3c70_0 .net "pcsrc", 0 0, L_0x12f9d22f0;  alias, 1 drivers
S_0x12f940f70 .scope module, "immgen" "immediategen" 4 57, 15 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "result";
P_0x12e6ff120 .param/l "I" 1 15 4, C4<0010011>;
P_0x12e6ff160 .param/l "I_LD" 1 15 7, C4<0000011>;
P_0x12e6ff1a0 .param/l "J" 1 15 8, C4<1101111>;
P_0x12e6ff1e0 .param/l "JR" 1 15 9, C4<1100111>;
P_0x12e6ff220 .param/l "S" 1 15 5, C4<0100011>;
P_0x12e6ff260 .param/l "SB" 1 15 6, C4<1100011>;
v0x12e684370_0 .net "instruction", 31 0, v0x12e68b310_0;  alias, 1 drivers
v0x12e686c00_0 .var "result", 31 0;
E_0x12e684310 .event anyedge, v0x12e68b310_0;
S_0x12f940740 .scope module, "insmem" "instructionmemory" 4 47, 16 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v0x12e6ad800_0 .net *"_ivl_0", 7 0, L_0x12f9ca360;  1 drivers
v0x12e6ad8b0_0 .net *"_ivl_10", 31 0, L_0x12f9ca5e0;  1 drivers
v0x12e6a7e60_0 .net *"_ivl_12", 7 0, L_0x12f9ca720;  1 drivers
L_0x120040208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e6a7f20_0 .net/2u *"_ivl_14", 31 0, L_0x120040208;  1 drivers
v0x12e6bf070_0 .net *"_ivl_16", 31 0, L_0x12f9ca7e0;  1 drivers
v0x12e6b7960_0 .net *"_ivl_18", 7 0, L_0x12f9caa20;  1 drivers
L_0x120040178 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12e6b79f0_0 .net/2u *"_ivl_2", 31 0, L_0x120040178;  1 drivers
v0x12f94e1d0_0 .net *"_ivl_4", 31 0, L_0x12f9ca400;  1 drivers
v0x12f94e260_0 .net *"_ivl_6", 7 0, L_0x12f9ca540;  1 drivers
L_0x1200401c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12f94c9a0_0 .net/2u *"_ivl_8", 31 0, L_0x1200401c0;  1 drivers
v0x12f94b070_0 .net "instruction", 31 0, L_0x12f9caac0;  alias, 1 drivers
v0x12f94b100 .array "memfile", 1023 0, 7 0;
v0x12f9497a0_0 .net "pc", 31 0, v0x12f91e310_0;  alias, 1 drivers
L_0x12f9ca360 .array/port v0x12f94b100, L_0x12f9ca400;
L_0x12f9ca400 .arith/sum 32, v0x12f91e310_0, L_0x120040178;
L_0x12f9ca540 .array/port v0x12f94b100, L_0x12f9ca5e0;
L_0x12f9ca5e0 .arith/sum 32, v0x12f91e310_0, L_0x1200401c0;
L_0x12f9ca720 .array/port v0x12f94b100, L_0x12f9ca7e0;
L_0x12f9ca7e0 .arith/sum 32, v0x12f91e310_0, L_0x120040208;
L_0x12f9caa20 .array/port v0x12f94b100, v0x12f91e310_0;
L_0x12f9caac0 .concat [ 8 8 8 8], L_0x12f9caa20, L_0x12f9ca720, L_0x12f9ca540, L_0x12f9ca360;
S_0x12f91c3c0 .scope module, "maincon" "maincontrol" 4 58, 17 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 2 "aluop";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "jump";
P_0x12e6fea80 .param/l "I" 1 17 4, C4<0010011>;
P_0x12e6feac0 .param/l "I_LD" 1 17 7, C4<0000011>;
P_0x12e6feb00 .param/l "J" 1 17 9, C4<1101111>;
P_0x12e6feb40 .param/l "JR" 1 17 10, C4<1100111>;
P_0x12e6feb80 .param/l "R" 1 17 8, C4<0110011>;
P_0x12e6febc0 .param/l "S" 1 17 5, C4<0100011>;
P_0x12e6fec00 .param/l "SB" 1 17 6, C4<1100011>;
v0x12f964460_0 .var "aluop", 1 0;
v0x12f9644f0_0 .var "alusrc", 0 0;
v0x12f950ed0_0 .var "branch", 0 0;
o0x12000be80 .functor BUFZ 1, C4<z>; HiZ drive
v0x12f950f80_0 .net "enable_hazard_control", 0 0, o0x12000be80;  0 drivers
v0x12f9247c0_0 .var "jump", 0 0;
v0x12f924890_0 .var "memread", 0 0;
v0x12f922f10_0 .var "memtoreg", 0 0;
v0x12f922fc0_0 .var "memwrite", 0 0;
v0x12f921660_0 .net "opcode", 6 0, L_0x12f9ccbb0;  1 drivers
v0x12f91fd90_0 .var "regwrite", 0 0;
E_0x12f96ddc0 .event anyedge, v0x12f921660_0;
S_0x12f927900 .scope module, "mux1" "mux2_1" 4 46, 18 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x12f91de00_0 .net *"_ivl_0", 31 0, L_0x12f9c9f80;  1 drivers
L_0x1200400e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f91de90_0 .net *"_ivl_3", 30 0, L_0x1200400e8;  1 drivers
L_0x120040130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9442d0_0 .net/2u *"_ivl_4", 31 0, L_0x120040130;  1 drivers
v0x12f944360_0 .net *"_ivl_6", 0 0, L_0x12f9ca0e0;  1 drivers
v0x12f93aa50_0 .net "in1", 31 0, L_0x12f9c9e40;  alias, 1 drivers
v0x12f93ab20_0 .net "in2", 31 0, v0x12f9293c0_0;  alias, 1 drivers
v0x12f9274c0_0 .net "out", 31 0, L_0x12f9ca200;  alias, 1 drivers
v0x12f927560_0 .net "s", 0 0, L_0x12f9d22f0;  alias, 1 drivers
L_0x12f9c9f80 .concat [ 1 31 0 0], L_0x12f9d22f0, L_0x1200400e8;
L_0x12f9ca0e0 .cmp/eq 32, L_0x12f9c9f80, L_0x120040130;
L_0x12f9ca200 .functor MUXZ 32, v0x12f9293c0_0, L_0x12f9c9e40, L_0x12f9ca0e0, C4<>;
S_0x12f92bdd0 .scope module, "mux10" "mux2_1" 4 92, 18 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x12f91a940_0 .net *"_ivl_0", 31 0, L_0x12f9d2120;  1 drivers
L_0x1200411c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f92afc0_0 .net *"_ivl_3", 30 0, L_0x1200411c8;  1 drivers
L_0x120041210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f92b050_0 .net/2u *"_ivl_4", 31 0, L_0x120041210;  1 drivers
v0x12f929540_0 .net *"_ivl_6", 0 0, L_0x12f9ce090;  1 drivers
v0x12f9295d0_0 .net "in1", 31 0, v0x12e69f220_0;  alias, 1 drivers
v0x12f9287b0_0 .net "in2", 31 0, L_0x12f9d1f80;  alias, 1 drivers
v0x12f928840_0 .net "out", 31 0, L_0x12f9ce1b0;  alias, 1 drivers
v0x12f917560_0 .net "s", 0 0, v0x12f954840_0;  alias, 1 drivers
L_0x12f9d2120 .concat [ 1 31 0 0], v0x12f954840_0, L_0x1200411c8;
L_0x12f9ce090 .cmp/eq 32, L_0x12f9d2120, L_0x120041210;
L_0x12f9ce1b0 .functor MUXZ 32, L_0x12f9d1f80, v0x12e69f220_0, L_0x12f9ce090, C4<>;
S_0x12f916d30 .scope module, "mux3" "mux2_1" 4 100, 18 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x12f9785e0_0 .net *"_ivl_0", 31 0, L_0x12f9d23a0;  1 drivers
L_0x120041258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f978670_0 .net *"_ivl_3", 30 0, L_0x120041258;  1 drivers
L_0x1200412a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6fdbc0_0 .net/2u *"_ivl_4", 31 0, L_0x1200412a0;  1 drivers
v0x12e6fdc50_0 .net *"_ivl_6", 0 0, L_0x12f9d2480;  1 drivers
v0x12e6fce90_0 .net "in1", 31 0, v0x12f979f50_0;  alias, 1 drivers
v0x12e6fcf20_0 .net "in2", 31 0, v0x12f97a5f0_0;  alias, 1 drivers
v0x12e6fc7f0_0 .net "out", 31 0, L_0x12f9d25a0;  alias, 1 drivers
v0x12e6fc8c0_0 .net "s", 0 0, v0x12f97a290_0;  alias, 1 drivers
L_0x12f9d23a0 .concat [ 1 31 0 0], v0x12f97a290_0, L_0x120041258;
L_0x12f9d2480 .cmp/eq 32, L_0x12f9d23a0, L_0x1200412a0;
L_0x12f9d25a0 .functor MUXZ 32, v0x12f97a5f0_0, v0x12f979f50_0, L_0x12f9d2480, C4<>;
S_0x12e6d5610 .scope module, "mux4" "mux2_1b" 4 53, 19 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
v0x12e6d5020_0 .net *"_ivl_0", 31 0, L_0x12f9cade0;  1 drivers
L_0x120040250 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6d3380_0 .net *"_ivl_3", 30 0, L_0x120040250;  1 drivers
L_0x120040298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6d3410_0 .net/2u *"_ivl_4", 31 0, L_0x120040298;  1 drivers
v0x12e6d2ce0_0 .net *"_ivl_6", 0 0, L_0x12f9caf80;  1 drivers
L_0x1200402e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12e6d2d70_0 .net "in1", 0 0, L_0x1200402e0;  1 drivers
v0x12e6889d0_0 .net "in2", 0 0, v0x12f91fd90_0;  alias, 1 drivers
v0x12e688a60_0 .net "out", 0 0, L_0x12f9cb020;  alias, 1 drivers
v0x12f9565c0_0 .net "s", 0 0, v0x12e641e00_0;  alias, 1 drivers
L_0x12f9cade0 .concat [ 1 31 0 0], v0x12e641e00_0, L_0x120040250;
L_0x12f9caf80 .cmp/eq 32, L_0x12f9cade0, L_0x120040298;
L_0x12f9cb020 .functor MUXZ 1, v0x12f91fd90_0, L_0x1200402e0, L_0x12f9caf80, C4<>;
S_0x12f955f20 .scope module, "mux5" "mux2_1b" 4 54, 19 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
v0x12f954330_0 .net *"_ivl_0", 31 0, L_0x12f9cb140;  1 drivers
L_0x120040328 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9543c0_0 .net *"_ivl_3", 30 0, L_0x120040328;  1 drivers
L_0x120040370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f953c90_0 .net/2u *"_ivl_4", 31 0, L_0x120040370;  1 drivers
v0x12f953d20_0 .net *"_ivl_6", 0 0, L_0x12f9cb220;  1 drivers
L_0x1200403b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12f92cbb0_0 .net "in1", 0 0, L_0x1200403b8;  1 drivers
v0x12f92cc40_0 .net "in2", 0 0, v0x12f922fc0_0;  alias, 1 drivers
v0x12f92c510_0 .net "out", 0 0, L_0x12f9cb340;  alias, 1 drivers
v0x12f92c5a0_0 .net "s", 0 0, v0x12e641e00_0;  alias, 1 drivers
L_0x12f9cb140 .concat [ 1 31 0 0], v0x12e641e00_0, L_0x120040328;
L_0x12f9cb220 .cmp/eq 32, L_0x12f9cb140, L_0x120040370;
L_0x12f9cb340 .functor MUXZ 1, v0x12f922fc0_0, L_0x1200403b8, L_0x12f9cb220, C4<>;
S_0x12f92a920 .scope module, "mux6" "mux2_1" 4 78, 18 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x12f92a280_0 .net *"_ivl_0", 31 0, L_0x12f9cf640;  1 drivers
L_0x120040c28 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f92a330_0 .net *"_ivl_3", 30 0, L_0x120040c28;  1 drivers
L_0x120040c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6f0b50_0 .net/2u *"_ivl_4", 31 0, L_0x120040c70;  1 drivers
v0x12e6f0bf0_0 .net *"_ivl_6", 0 0, L_0x12f9cf720;  1 drivers
v0x12e6f07f0_0 .net "in1", 31 0, L_0x12f9cf520;  alias, 1 drivers
v0x12e6f08c0_0 .net "in2", 31 0, v0x12e6ecdc0_0;  alias, 1 drivers
v0x12e6fc180_0 .net "out", 31 0, L_0x12f9cf840;  alias, 1 drivers
v0x12e6fc210_0 .net "s", 0 0, v0x12e6f9ac0_0;  alias, 1 drivers
L_0x12f9cf640 .concat [ 1 31 0 0], v0x12e6f9ac0_0, L_0x120040c28;
L_0x12f9cf720 .cmp/eq 32, L_0x12f9cf640, L_0x120040c70;
L_0x12f9cf840 .functor MUXZ 32, v0x12e6ecdc0_0, L_0x12f9cf520, L_0x12f9cf720, C4<>;
S_0x12e6fb400 .scope module, "mux7" "mux2_1" 4 75, 18 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x12e6c70f0_0 .net *"_ivl_0", 31 0, L_0x12f9ce580;  1 drivers
L_0x1200409a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c6ce0_0 .net *"_ivl_3", 30 0, L_0x1200409a0;  1 drivers
L_0x1200409e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c6d70_0 .net/2u *"_ivl_4", 31 0, L_0x1200409e8;  1 drivers
v0x12e6ebfe0_0 .net *"_ivl_6", 0 0, L_0x12f9ce660;  1 drivers
v0x12e6ec070_0 .net "in1", 31 0, L_0x12f9ce420;  alias, 1 drivers
v0x12e6d40b0_0 .net "in2", 31 0, v0x12e6911c0_0;  alias, 1 drivers
v0x12e6d4140_0 .net "out", 31 0, L_0x12f9ce780;  alias, 1 drivers
v0x12e6c4d20_0 .net "s", 0 0, v0x12e611da0_0;  alias, 1 drivers
L_0x12f9ce580 .concat [ 1 31 0 0], v0x12e611da0_0, L_0x1200409a0;
L_0x12f9ce660 .cmp/eq 32, L_0x12f9ce580, L_0x1200409e8;
L_0x12f9ce780 .functor MUXZ 32, v0x12e6911c0_0, L_0x12f9ce420, L_0x12f9ce660, C4<>;
S_0x12e6d2630 .scope module, "mux8" "mux2_1" 4 82, 18 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x12e6c4e10_0 .net *"_ivl_0", 31 0, L_0x12f9cf960;  1 drivers
L_0x120040d00 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6d18f0_0 .net *"_ivl_3", 30 0, L_0x120040d00;  1 drivers
L_0x120040d48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6d1980_0 .net/2u *"_ivl_4", 31 0, L_0x120040d48;  1 drivers
v0x12e6bab70_0 .net *"_ivl_6", 0 0, L_0x12f9cfa40;  1 drivers
v0x12e6bac00_0 .net "in1", 31 0, L_0x12f9cf840;  alias, 1 drivers
v0x12e6b91e0_0 .net "in2", 31 0, L_0x120040cb8;  alias, 1 drivers
v0x12e6b9270_0 .net "out", 31 0, L_0x12f9cfb60;  alias, 1 drivers
v0x12e662c30_0 .net "s", 0 0, v0x12e611da0_0;  alias, 1 drivers
L_0x12f9cf960 .concat [ 1 31 0 0], v0x12e611da0_0, L_0x120040d00;
L_0x12f9cfa40 .cmp/eq 32, L_0x12f9cf960, L_0x120040d48;
L_0x12f9cfb60 .functor MUXZ 32, L_0x120040cb8, L_0x12f9cf840, L_0x12f9cfa40, C4<>;
S_0x12e663870 .scope module, "mux9" "mux2_1" 4 66, 18 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
v0x12f948050_0 .net *"_ivl_0", 31 0, L_0x12f9cd290;  1 drivers
L_0x120040718 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9480e0_0 .net *"_ivl_3", 30 0, L_0x120040718;  1 drivers
L_0x120040760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f947c90_0 .net/2u *"_ivl_4", 31 0, L_0x120040760;  1 drivers
v0x12f947d20_0 .net *"_ivl_6", 0 0, L_0x12f9cd370;  1 drivers
v0x12f96cf90_0 .net "in1", 31 0, v0x12e6911c0_0;  alias, 1 drivers
v0x12f96d020_0 .net "in2", 31 0, v0x12e629d30_0;  alias, 1 drivers
v0x12f955060_0 .net "out", 31 0, L_0x12f9cd490;  alias, 1 drivers
v0x12f9550f0_0 .net "s", 0 0, L_0x12f9cd170;  alias, 1 drivers
L_0x12f9cd290 .concat [ 1 31 0 0], L_0x12f9cd170, L_0x120040718;
L_0x12f9cd370 .cmp/eq 32, L_0x12f9cd290, L_0x120040760;
L_0x12f9cd490 .functor MUXZ 32, v0x12e629d30_0, v0x12e6911c0_0, L_0x12f9cd370, C4<>;
S_0x12f9535e0 .scope module, "pcmod" "pc" 4 44, 20 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "out";
v0x12f952950_0 .net "clk", 0 0, v0x12f9c7f70_0;  alias, 1 drivers
v0x12f91e660_0 .net "enable", 0 0, v0x12e6f6dc0_0;  alias, 1 drivers
v0x12f91e280_0 .net "in", 31 0, L_0x12f9ca200;  alias, 1 drivers
v0x12f91e310_0 .var "out", 31 0;
v0x12f943580_0 .net "rst", 0 0, v0x12f9c8f10_0;  alias, 1 drivers
S_0x12f92b650 .scope module, "regfile" "registerfilenew" 4 56, 21 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "regwrite";
    .port_info 6 /OUTPUT 32 "readdata1";
    .port_info 7 /OUTPUT 32 "readdata2";
L_0x12f9cb7a0 .functor AND 1, L_0x12f9cb460, L_0x12f9cb660, C4<1>, C4<1>;
L_0x12f9cbbe0 .functor AND 1, L_0x12f9cb7a0, L_0x12f9cbad0, C4<1>, C4<1>;
L_0x12f9cbfb0 .functor AND 1, L_0x12f9cbcd0, L_0x12f9cbe90, C4<1>, C4<1>;
L_0x12f9cc2b0 .functor AND 1, L_0x12f9cbfb0, L_0x12f9cc190, C4<1>, C4<1>;
v0x12f929bd0_0 .net *"_ivl_0", 0 0, L_0x12f9cb460;  1 drivers
v0x12f929c60_0 .net *"_ivl_10", 0 0, L_0x12f9cb7a0;  1 drivers
v0x12f928e90_0 .net *"_ivl_12", 31 0, L_0x12f9cb890;  1 drivers
L_0x120040490 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f928f20_0 .net *"_ivl_15", 30 0, L_0x120040490;  1 drivers
L_0x1200404d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12f919b70_0 .net/2u *"_ivl_16", 31 0, L_0x1200404d8;  1 drivers
v0x12f919c00_0 .net *"_ivl_18", 0 0, L_0x12f9cbad0;  1 drivers
v0x12e6eeb70_0 .net *"_ivl_2", 31 0, L_0x12f9cb580;  1 drivers
v0x12e6eec00_0 .net *"_ivl_22", 0 0, L_0x12f9cbcd0;  1 drivers
v0x12e6c5050_0 .net *"_ivl_24", 31 0, L_0x12f9cbd70;  1 drivers
L_0x120040520 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c50e0_0 .net *"_ivl_27", 26 0, L_0x120040520;  1 drivers
L_0x120040568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e6c5170_0 .net/2u *"_ivl_28", 31 0, L_0x120040568;  1 drivers
v0x12e626360_0 .net *"_ivl_30", 0 0, L_0x12f9cbe90;  1 drivers
v0x12e6263f0_0 .net *"_ivl_32", 0 0, L_0x12f9cbfb0;  1 drivers
v0x12e626480_0 .net *"_ivl_34", 31 0, L_0x12f9cc0a0;  1 drivers
L_0x1200405b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12e60e340_0 .net *"_ivl_37", 30 0, L_0x1200405b0;  1 drivers
L_0x1200405f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12e60e3d0_0 .net/2u *"_ivl_38", 31 0, L_0x1200405f8;  1 drivers
v0x12e60e460_0 .net *"_ivl_40", 0 0, L_0x12f9cc190;  1 drivers
v0x12f978e50_0 .net *"_ivl_44", 31 0, L_0x12f9cc3a0;  1 drivers
v0x12f978ee0_0 .net *"_ivl_46", 6 0, L_0x12f9cc4a0;  1 drivers
L_0x120040640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f978f70_0 .net *"_ivl_49", 1 0, L_0x120040640;  1 drivers
L_0x120040400 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f979000_0 .net *"_ivl_5", 26 0, L_0x120040400;  1 drivers
v0x12f979090_0 .net *"_ivl_52", 31 0, L_0x12f9cc710;  1 drivers
v0x12f979120_0 .net *"_ivl_54", 6 0, L_0x12f9cc7b0;  1 drivers
L_0x120040688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f9791b0_0 .net *"_ivl_57", 1 0, L_0x120040688;  1 drivers
L_0x120040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f979240_0 .net/2u *"_ivl_6", 31 0, L_0x120040448;  1 drivers
v0x12f9792d0_0 .net *"_ivl_8", 0 0, L_0x12f9cb660;  1 drivers
v0x12f979360_0 .net "clk", 0 0, v0x12f9c7f70_0;  alias, 1 drivers
v0x12f9793f0_0 .net "rd", 4 0, v0x12f97a410_0;  alias, 1 drivers
v0x12f979480_0 .net "readdata1", 31 0, L_0x12f9cc5c0;  alias, 1 drivers
v0x12f979510_0 .net "readdata2", 31 0, L_0x12f9cc990;  alias, 1 drivers
v0x12f9795a0 .array "regfile", 31 0, 31 0;
v0x12f979630_0 .net "regwrite", 0 0, v0x12f97a750_0;  alias, 1 drivers
v0x12f9796c0_0 .net "rs1", 4 0, L_0x12f9cca70;  1 drivers
v0x12f978d50_0 .net "rs2", 4 0, L_0x12f9ccb10;  1 drivers
v0x12f979950_0 .net "writedata", 31 0, L_0x12f9d25a0;  alias, 1 drivers
v0x12f9799e0_0 .net "x1", 0 0, L_0x12f9cbbe0;  1 drivers
v0x12f979a70_0 .net "x2", 0 0, L_0x12f9cc2b0;  1 drivers
L_0x12f9cb460 .cmp/eq 5, v0x12f97a410_0, L_0x12f9cca70;
L_0x12f9cb580 .concat [ 5 27 0 0], v0x12f97a410_0, L_0x120040400;
L_0x12f9cb660 .cmp/ne 32, L_0x12f9cb580, L_0x120040448;
L_0x12f9cb890 .concat [ 1 31 0 0], v0x12f97a750_0, L_0x120040490;
L_0x12f9cbad0 .cmp/eq 32, L_0x12f9cb890, L_0x1200404d8;
L_0x12f9cbcd0 .cmp/eq 5, v0x12f97a410_0, L_0x12f9ccb10;
L_0x12f9cbd70 .concat [ 5 27 0 0], v0x12f97a410_0, L_0x120040520;
L_0x12f9cbe90 .cmp/ne 32, L_0x12f9cbd70, L_0x120040568;
L_0x12f9cc0a0 .concat [ 1 31 0 0], v0x12f97a750_0, L_0x1200405b0;
L_0x12f9cc190 .cmp/eq 32, L_0x12f9cc0a0, L_0x1200405f8;
L_0x12f9cc3a0 .array/port v0x12f9795a0, L_0x12f9cc4a0;
L_0x12f9cc4a0 .concat [ 5 2 0 0], L_0x12f9cca70, L_0x120040640;
L_0x12f9cc5c0 .functor MUXZ 32, L_0x12f9cc3a0, L_0x12f9d25a0, L_0x12f9cbbe0, C4<>;
L_0x12f9cc710 .array/port v0x12f9795a0, L_0x12f9cc7b0;
L_0x12f9cc7b0 .concat [ 5 2 0 0], L_0x12f9ccb10, L_0x120040688;
L_0x12f9cc990 .functor MUXZ 32, L_0x12f9cc710, L_0x12f9d25a0, L_0x12f9cc2b0, C4<>;
S_0x12f979b70 .scope module, "wb1" "memwbreg" 4 97, 22 1 0, S_0x12e6e91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "readdata";
    .port_info 2 /INPUT 32 "alures_ex";
    .port_info 3 /INPUT 5 "rd_ex";
    .port_info 4 /INPUT 1 "memtoreg_ex";
    .port_info 5 /INPUT 1 "regwrite_ex";
    .port_info 6 /OUTPUT 32 "readdata_wb";
    .port_info 7 /OUTPUT 32 "alures_wb";
    .port_info 8 /OUTPUT 5 "rd_wb";
    .port_info 9 /OUTPUT 1 "memtoreg_wb";
    .port_info 10 /OUTPUT 1 "regwrite_wb";
v0x12f979ea0_0 .net "alures_ex", 31 0, v0x12e69f220_0;  alias, 1 drivers
v0x12f979f50_0 .var "alures_wb", 31 0;
v0x12f979ff0_0 .net "clk", 0 0, v0x12f9c7f70_0;  alias, 1 drivers
o0x12000d860 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x12f97a080_0 .net "func3_ex", 2 0, o0x12000d860;  0 drivers
v0x12f97a110_0 .var "func3_wb", 2 0;
v0x12f97a200_0 .net "memtoreg_ex", 0 0, v0x12f953470_0;  alias, 1 drivers
v0x12f97a290_0 .var "memtoreg_wb", 0 0;
v0x12f97a340_0 .net "rd_ex", 4 0, v0x12f92ada0_0;  alias, 1 drivers
v0x12f97a410_0 .var "rd_wb", 4 0;
v0x12f97a520_0 .net "readdata", 31 0, L_0x12f9d1f80;  alias, 1 drivers
v0x12f97a5f0_0 .var "readdata_wb", 31 0;
v0x12f97a680_0 .net "regwrite_ex", 0 0, v0x12f9299d0_0;  alias, 1 drivers
v0x12f97a750_0 .var "regwrite_wb", 0 0;
S_0x12f97e350 .scope task, "load_data" "load_data" 3 505, 3 505 0, S_0x12e6fe340;
 .timescale 0 0;
v0x12f97e510_0 .var "img_addr", 39 0;
v0x12f97e5a0_0 .var "img_full_name", 39 0;
v0x12f97e630_0 .var "input_from_riscv", 0 0;
v0x12f97e6c0_0 .var/i "j", 31 0;
TD_tb_ren_conv_top_wrapper.load_data ;
    %load/vec4 v0x12f97e630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.38, 4;
    %load/vec4 v0x12f97e510_0;
    %addi 4, 0, 40;
    %ix/vec4 4;
    %load/vec4a v0x12e6d24c0, 4;
    %load/vec4 v0x12f97e510_0;
    %addi 3, 0, 40;
    %ix/vec4 4;
    %load/vec4a v0x12e6d24c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f97e510_0;
    %addi 2, 0, 40;
    %ix/vec4 4;
    %load/vec4a v0x12e6d24c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f97e510_0;
    %addi 1, 0, 40;
    %ix/vec4 4;
    %load/vec4a v0x12e6d24c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x12f97e510_0;
    %load/vec4a v0x12e6d24c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f97e5a0_0, 0, 40;
    %vpi_call 3 516 "$display", "img full name is %s", v0x12f97e5a0_0 {0 0 0};
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v0x12f97e510_0;
    %store/vec4 v0x12f97e5a0_0, 0, 40;
T_4.39 ;
    %pushi/vec4 774778670, 0, 32; draw_string_vec4
    %pushi/vec4 774843950, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 795700841, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1937006434, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768828788, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1918986606, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768843055, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12335, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %load/vec4 v0x12f97e5a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 512;
    %store/vec4 v0x12f9c8a60_0, 0, 512;
    %vpi_call 3 527 "$readmemb", v0x12f9c8a60_0, v0x12f9c89c0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x12f9c82e0_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_4.41, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f97e6c0_0, 0, 32;
T_4.42 ;
    %load/vec4 v0x12f97e6c0_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_4.43, 5;
    %load/vec4 v0x12f9c82e0_0;
    %muli 28, 0, 32;
    %load/vec4 v0x12f97e6c0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12f9c89c0, 4;
    %vpi_call 3 540 "$write", "%4d", S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x12f97e6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f97e6c0_0, 0, 32;
    %jmp T_4.42;
T_4.43 ;
    %vpi_call 3 542 "$display", "\000" {0 0 0};
    %load/vec4 v0x12f9c82e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c85d0_0, 0, 32;
T_4.44 ;
    %load/vec4 v0x12f9c85d0_0;
    %cmpi/s 27, 0, 32;
    %jmp/0xz T_4.45, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
T_4.46 ;
    %load/vec4 v0x12f9c82e0_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_4.47, 5;
    %load/vec4 v0x12f9c82e0_0;
    %muli 28, 0, 32;
    %load/vec4 v0x12f9c85d0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12f9c89c0, 4;
    %load/vec4 v0x12f9c82e0_0;
    %muli 28, 0, 32;
    %addi 1, 0, 32;
    %load/vec4 v0x12f9c85d0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12f9c89c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f9c82e0_0;
    %muli 28, 0, 32;
    %addi 2, 0, 32;
    %load/vec4 v0x12f9c85d0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x12f9c89c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f9c85d0_0;
    %muli 28, 0, 32;
    %load/vec4 v0x12f9c82e0_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x12f9c8370, 4, 0;
    %load/vec4 v0x12f9c82e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
    %jmp T_4.46;
T_4.47 ;
    %load/vec4 v0x12f9c85d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f9c85d0_0, 0, 32;
    %jmp T_4.44;
T_4.45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c85d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
T_4.48 ;
    %load/vec4 v0x12f9c82e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.49, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12f9c82e0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12f9c82e0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12f9c82e0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v0x12f9c82e0_0;
    %store/vec4a v0x12f9c8870, 4, 0;
    %load/vec4 v0x12f9c82e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
    %jmp T_4.48;
T_4.49 ;
    %end;
S_0x12f97e750 .scope task, "poll_done" "poll_done" 3 367, 3 367 0, S_0x12e6fe340;
 .timescale 0 0;
v0x12f97e950_0 .var/i "cnt", 31 0;
v0x12f97e9e0_0 .var "data_", 31 0;
v0x12f97ea70_0 .var "inst_no", 7 0;
E_0x12f97e910 .event posedge, v0x12f9c7ec0_0;
TD_tb_ren_conv_top_wrapper.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f97e9e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f97e950_0, 0, 32;
T_5.50 ;
    %load/vec4 v0x12f97e9e0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.51, 8;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x12f97ea70_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x12f9c7560_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x12f9c73f0;
    %join;
    %load/vec4 v0x12f9c75f0_0;
    %store/vec4 v0x12f97e9e0_0, 0, 32;
    %load/vec4 v0x12f97e950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f97e950_0, 0, 32;
    %load/vec4 v0x12f97e950_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.52, 5;
    %vpi_call 3 382 "$display", "Stuck in polling for done... Finishing" {0 0 0};
    %vpi_call 3 383 "$finish" {0 0 0};
T_5.52 ;
    %pushi/vec4 10, 0, 32;
T_5.54 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.55, 5;
    %jmp/1 T_5.55, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12f97e910;
    %jmp T_5.54;
T_5.55 ;
    %pop/vec4 1;
    %jmp T_5.50;
T_5.51 ;
    %end;
S_0x12f97eb00 .scope task, "readback_results" "readback_results" 3 411, 3 411 0, S_0x12e6fe340;
 .timescale 0 0;
v0x12f97ecc0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.readback_results ;
    %load/vec4 v0x12f9c8670_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.56, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
T_6.58 ;
    %load/vec4 v0x12f9c82e0_0;
    %load/vec4 v0x12f9c8dc0_0;
    %pad/u 32;
    %load/vec4 v0x12f9c8670_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %jmp/0xz T_6.59, 5;
    %pushi/vec4 805502976, 0, 32;
    %load/vec4 v0x12f97ecc0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12f9c82e0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x12f9c7560_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x12f9c73f0;
    %join;
    %load/vec4 v0x12f9c75f0_0;
    %pad/u 20;
    %load/vec4 v0x12f9c82e0_0;
    %load/vec4 v0x12f9c8670_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x12f9c8d20, 4, 0;
    %load/vec4 v0x12f9c82e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
    %jmp T_6.58;
T_6.59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
T_6.60 ;
    %load/vec4 v0x12f9c82e0_0;
    %load/vec4 v0x12f9c8670_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.61, 5;
    %pushi/vec4 805502976, 0, 32;
    %load/vec4 v0x12f97ecc0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12f9c82e0_0;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x12f9c8dc0_0;
    %pad/u 32;
    %load/vec4 v0x12f9c8670_0;
    %pad/u 32;
    %sub;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x12f9c7560_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x12f9c73f0;
    %join;
    %load/vec4 v0x12f9c75f0_0;
    %pad/u 20;
    %ix/getv/s 4, v0x12f9c82e0_0;
    %store/vec4a v0x12f9c8d20, 4, 0;
    %load/vec4 v0x12f9c82e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
    %jmp T_6.60;
T_6.61 ;
    %jmp T_6.57;
T_6.56 ;
    %load/vec4 v0x12f9c8670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
T_6.64 ;
    %load/vec4 v0x12f9c82e0_0;
    %load/vec4 v0x12f9c8dc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.65, 5;
    %pushi/vec4 805502976, 0, 32;
    %load/vec4 v0x12f97ecc0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12f9c82e0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x12f9c7560_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x12f9c73f0;
    %join;
    %load/vec4 v0x12f9c75f0_0;
    %pad/u 20;
    %load/vec4 v0x12f9c82e0_0;
    %load/vec4 v0x12f9c8670_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %store/vec4a v0x12f9c8d20, 4, 0;
    %load/vec4 v0x12f9c82e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
    %jmp T_6.64;
T_6.65 ;
    %pushi/vec4 805502976, 0, 32;
    %load/vec4 v0x12f97ecc0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x12f9c7560_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x12f9c73f0;
    %join;
    %load/vec4 v0x12f9c75f0_0;
    %pad/u 20;
    %ix/getv 4, v0x12f9c8dc0_0;
    %store/vec4a v0x12f9c8d20, 4, 0;
    %jmp T_6.63;
T_6.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
T_6.66 ;
    %load/vec4 v0x12f9c82e0_0;
    %load/vec4 v0x12f9c8dc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.67, 5;
    %pushi/vec4 805502976, 0, 32;
    %load/vec4 v0x12f97ecc0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x12f9c82e0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x12f9c7560_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x12f9c73f0;
    %join;
    %load/vec4 v0x12f9c75f0_0;
    %pad/u 20;
    %ix/getv/s 4, v0x12f9c82e0_0;
    %store/vec4a v0x12f9c8d20, 4, 0;
    %load/vec4 v0x12f9c82e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
    %jmp T_6.66;
T_6.67 ;
T_6.63 ;
T_6.57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
T_6.68 ;
    %load/vec4 v0x12f9c82e0_0;
    %load/vec4 v0x12f9c8dc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.69, 5;
    %ix/getv/s 4, v0x12f9c82e0_0;
    %load/vec4a v0x12f9c8d20, 4;
    %cmpi/e 1048575, 1048575, 20;
    %jmp/0xz  T_6.70, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 4, v0x12f9c82e0_0;
    %store/vec4a v0x12f9c8d20, 4, 0;
T_6.70 ;
    %load/vec4 v0x12f9c82e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
    %jmp T_6.68;
T_6.69 ;
    %end;
S_0x12f97ed50 .scope module, "ren_conv_top_wrapper_inst" "ren_conv_top_wrapper" 3 108, 23 3 0, S_0x12e6fe340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x12f97ef90 .param/l "COL_WIDTH" 0 23 7, +C4<00000000000000000000000000001000>;
P_0x12f97efd0 .param/l "IMG_ADDR_WIDTH" 0 23 9, +C4<00000000000000000000000000001000>;
P_0x12f97f010 .param/l "KERN_CNT_WIDTH" 0 23 8, +C4<00000000000000000000000000000011>;
P_0x12f97f050 .param/l "KERN_COL_WIDTH" 0 23 6, +C4<00000000000000000000000000000011>;
P_0x12f97f090 .param/l "NO_OF_INSTS" 0 23 5, +C4<00000000000000000000000000000001>;
P_0x12f97f0d0 .param/l "RSLT_ADDR_WIDTH" 0 23 10, +C4<00000000000000000000000000001000>;
L_0x12f9d2680 .functor OR 1, v0x12f98ffe0_0, v0x12f9a1bd0_0, C4<0>, C4<0>;
L_0x12f9d2770 .functor OR 1, L_0x12f9d2680, v0x12f9b3770_0, C4<0>, C4<0>;
L_0x12f9d2860 .functor OR 1, L_0x12f9d2770, v0x12f9c53f0_0, C4<0>, C4<0>;
v0x12f9c6320_0 .net *"_ivl_0", 0 0, L_0x12f9d2680;  1 drivers
v0x12f9c63c0_0 .net *"_ivl_2", 0 0, L_0x12f9d2770;  1 drivers
v0x12f9c6460_0 .var "addr_r", 1 0;
v0x12f9c64f0_0 .net "wb_clk_i", 0 0, v0x12f9c9190_0;  1 drivers
v0x12f9c6600_0 .net "wb_rst_i", 0 0, v0x12f9c9220_0;  1 drivers
v0x12f9c6710_0 .net "wbs_ack_o", 0 0, L_0x12f9d2860;  alias, 1 drivers
v0x12f9c67a0_0 .net "wbs_ack_out_0", 0 0, v0x12f98ffe0_0;  1 drivers
v0x12f9c6830_0 .net "wbs_ack_out_1", 0 0, v0x12f9a1bd0_0;  1 drivers
v0x12f9c68c0_0 .net "wbs_ack_out_2", 0 0, v0x12f9b3770_0;  1 drivers
v0x12f9c69d0_0 .net "wbs_ack_out_3", 0 0, v0x12f9c53f0_0;  1 drivers
v0x12f9c6a60_0 .net "wbs_adr_i", 31 0, v0x12f9c9340_0;  1 drivers
v0x12f9c6b70_0 .net "wbs_cyc_i", 0 0, v0x12f9c93d0_0;  1 drivers
v0x12f9c6c80_0 .net "wbs_dat_i", 31 0, v0x12f9c9460_0;  1 drivers
v0x12f9c6d10_0 .var "wbs_dat_o", 31 0;
v0x12f9c6da0_0 .net "wbs_dat_out_0", 31 0, L_0x12f9d2eb0;  1 drivers
v0x12f9c6e30_0 .net "wbs_dat_out_1", 31 0, L_0x12f9d6e70;  1 drivers
v0x12f9c6ec0_0 .net "wbs_dat_out_2", 31 0, L_0x12f9db2c0;  1 drivers
v0x12f9c7050_0 .net "wbs_dat_out_3", 31 0, L_0x12f9df0e0;  1 drivers
v0x12f9c70e0_0 .net "wbs_sel_i", 3 0, v0x12f9c8b10_0;  1 drivers
v0x12f9c7170_0 .net "wbs_stb_i", 0 0, v0x12f9c9780_0;  1 drivers
v0x12f9c7280_0 .net "wbs_we_i", 0 0, v0x12f9c9810_0;  1 drivers
E_0x12f97f410/0 .event anyedge, v0x12f9c6460_0, v0x12f990990_0, v0x12f9a2580_0, v0x12f9b42a0_0;
E_0x12f97f410/1 .event anyedge, v0x12f9c5da0_0;
E_0x12f97f410 .event/or E_0x12f97f410/0, E_0x12f97f410/1;
E_0x12f97f450 .event posedge, v0x12f98f140_0;
S_0x12f97f490 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 23 67, 24 6 0, S_0x12f97ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x12f97f650 .param/l "COL_WIDTH" 0 24 12, +C4<00000000000000000000000000001000>;
P_0x12f97f690 .param/l "IMG_ADDR_WIDTH" 0 24 14, +C4<00000000000000000000000000001000>;
P_0x12f97f6d0 .param/l "KERN_CNT_WIDTH" 0 24 13, +C4<00000000000000000000000000000011>;
P_0x12f97f710 .param/l "KERN_COL_WIDTH" 0 24 11, +C4<00000000000000000000000000000011>;
P_0x12f97f750 .param/l "MY_ADDR" 0 24 8, C4<000000000000000000000000000110000>;
P_0x12f97f790 .param/l "MY_ADDR_LSB" 0 24 10, +C4<00000000000000000000000000011000>;
P_0x12f97f7d0 .param/l "MY_ADDR_MSB" 0 24 9, +C4<00000000000000000000000000100000>;
P_0x12f97f810 .param/l "RSLT_ADDR_WIDTH" 0 24 15, +C4<00000000000000000000000000001000>;
P_0x12f97f850 .param/l "WBS_END_ADDR" 1 24 33, C4<010000>;
P_0x12f97f890 .param/l "WBS_START_ADDR" 1 24 32, C4<10>;
L_0x12f9d2990 .functor BUFZ 1, v0x12f9c9190_0, C4<0>, C4<0>, C4<0>;
L_0x12f9d2a00 .functor BUFZ 1, v0x12f9c9220_0, C4<0>, C4<0>, C4<0>;
L_0x12f9d2d50 .functor AND 1, L_0x12f9d2c30, v0x12f9c93d0_0, C4<1>, C4<1>;
L_0x12f9d2e00 .functor AND 1, L_0x12f9d2d50, v0x12f9c9780_0, C4<1>, C4<1>;
L_0x12f9d2eb0 .functor BUFZ 32, v0x12f98ff40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12f9d32b0 .functor AND 1, L_0x12f9d3190, L_0x12f9d2e00, C4<1>, C4<1>;
L_0x12f9d33e0 .functor AND 1, L_0x12f9d32b0, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9d3880 .functor AND 1, L_0x12f9d3710, L_0x12f9d2e00, C4<1>, C4<1>;
L_0x12f9d3940 .functor AND 1, L_0x12f9d3880, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9d3cf0 .functor AND 1, L_0x12f9d3c10, L_0x12f9d2e00, C4<1>, C4<1>;
L_0x12f9d3e80 .functor AND 1, L_0x12f9d3cf0, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9d4290 .functor AND 1, L_0x12f9d4170, L_0x12f9d2e00, C4<1>, C4<1>;
L_0x12f9d43b0 .functor AND 1, L_0x12f9d4290, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9d5a40 .functor OR 1, L_0x12f9d2a00, L_0x12f9d4760, C4<0>, C4<0>;
L_0x12f9d6370 .functor NOT 1, v0x12f985790_0, C4<0>, C4<0>, C4<0>;
L_0x12f9d6660 .functor AND 1, v0x12f987b40_0, L_0x12f9d6370, C4<1>, C4<1>;
L_0x120041330 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x12f98d950_0 .net/2u *"_ivl_10", 32 0, L_0x120041330;  1 drivers
v0x12f98d9f0_0 .net *"_ivl_105", 13 0, L_0x12f9d6080;  1 drivers
L_0x120041648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f98da90_0 .net *"_ivl_111", 1 0, L_0x120041648;  1 drivers
v0x12f98db20_0 .net *"_ivl_113", 0 0, L_0x12f9d6370;  1 drivers
v0x12f98dbd0_0 .net *"_ivl_118", 13 0, L_0x12f9d6760;  1 drivers
v0x12f98dcc0_0 .net *"_ivl_12", 0 0, L_0x12f9d2c30;  1 drivers
v0x12f98dd60_0 .net *"_ivl_14", 0 0, L_0x12f9d2d50;  1 drivers
v0x12f98de10_0 .net *"_ivl_23", 1 0, L_0x12f9d2fd0;  1 drivers
v0x12f98dec0_0 .net *"_ivl_24", 31 0, L_0x12f9d3070;  1 drivers
L_0x120041378 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f98dfd0_0 .net *"_ivl_27", 29 0, L_0x120041378;  1 drivers
L_0x1200413c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f98e080_0 .net/2u *"_ivl_28", 31 0, L_0x1200413c0;  1 drivers
v0x12f98e130_0 .net *"_ivl_30", 0 0, L_0x12f9d3190;  1 drivers
v0x12f98e1d0_0 .net *"_ivl_32", 0 0, L_0x12f9d32b0;  1 drivers
v0x12f98e280_0 .net *"_ivl_37", 2 0, L_0x12f9d3490;  1 drivers
v0x12f98e330_0 .net *"_ivl_38", 31 0, L_0x12f9d3670;  1 drivers
L_0x120041408 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f98e3e0_0 .net *"_ivl_41", 28 0, L_0x120041408;  1 drivers
L_0x120041450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12f98e490_0 .net/2u *"_ivl_42", 31 0, L_0x120041450;  1 drivers
v0x12f98e620_0 .net *"_ivl_44", 0 0, L_0x12f9d3710;  1 drivers
v0x12f98e6b0_0 .net *"_ivl_46", 0 0, L_0x12f9d3880;  1 drivers
v0x12f98e750_0 .net *"_ivl_5", 7 0, L_0x12f9d2a70;  1 drivers
v0x12f98e800_0 .net *"_ivl_51", 1 0, L_0x12f9d39f0;  1 drivers
v0x12f98e8b0_0 .net *"_ivl_52", 31 0, L_0x12f9d3a90;  1 drivers
L_0x120041498 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f98e960_0 .net *"_ivl_55", 29 0, L_0x120041498;  1 drivers
L_0x1200414e0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12f98ea10_0 .net/2u *"_ivl_56", 31 0, L_0x1200414e0;  1 drivers
v0x12f98eac0_0 .net *"_ivl_58", 0 0, L_0x12f9d3c10;  1 drivers
v0x12f98eb60_0 .net *"_ivl_6", 32 0, L_0x12f9d2b10;  1 drivers
v0x12f98ec10_0 .net *"_ivl_60", 0 0, L_0x12f9d3cf0;  1 drivers
v0x12f98ecc0_0 .net *"_ivl_65", 1 0, L_0x12f9d3ff0;  1 drivers
v0x12f98ed70_0 .net *"_ivl_66", 31 0, L_0x12f9d4090;  1 drivers
L_0x120041528 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f98ee20_0 .net *"_ivl_69", 29 0, L_0x120041528;  1 drivers
L_0x120041570 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12f98eed0_0 .net/2u *"_ivl_70", 31 0, L_0x120041570;  1 drivers
v0x12f98ef80_0 .net *"_ivl_72", 0 0, L_0x12f9d4170;  1 drivers
v0x12f98f020_0 .net *"_ivl_74", 0 0, L_0x12f9d4290;  1 drivers
v0x12f98e540_0 .net *"_ivl_83", 5 0, L_0x12f9d5c30;  1 drivers
L_0x1200415b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f98f2b0_0 .net *"_ivl_87", 1 0, L_0x1200415b8;  1 drivers
L_0x1200412e8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f98f340_0 .net *"_ivl_9", 24 0, L_0x1200412e8;  1 drivers
v0x12f98f3e0_0 .net *"_ivl_90", 5 0, L_0x12f9d5e00;  1 drivers
L_0x120041600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f98f490_0 .net *"_ivl_94", 1 0, L_0x120041600;  1 drivers
v0x12f98f540_0 .net *"_ivl_99", 13 0, L_0x12f9d5ea0;  1 drivers
v0x12f98f5f0_0 .net "accum_ovrflow", 0 0, v0x12f98a920_0;  1 drivers
v0x12f98f680_0 .net "clk", 0 0, L_0x12f9d2990;  1 drivers
v0x12f98f710_0 .net "cols", 7 0, L_0x12f9d49a0;  1 drivers
v0x12f98f7b0_0 .net "data_out_regs", 31 0, v0x12f980b90_0;  1 drivers
v0x12f98f890_0 .net "data_out_result", 19 0, v0x12f98d6b0_0;  1 drivers
v0x12f98f920_0 .net "done", 0 0, v0x12f985790_0;  1 drivers
v0x12f98f9b0_0 .net "en_max_pool", 0 0, L_0x12f9d5090;  1 drivers
v0x12f98fac0_0 .net "img_addr", 7 0, v0x12f985ca0_0;  1 drivers
v0x12f98fb50_0 .net "img_data", 23 0, v0x12f9829b0_0;  1 drivers
v0x12f98fbe0_0 .net "kern_addr", 5 0, v0x12f985e80_0;  1 drivers
v0x12f98fc70_0 .net "kern_addr_mode", 0 0, L_0x12f9d4f10;  1 drivers
v0x12f98fd00_0 .net "kern_cols", 2 0, L_0x12f9d4880;  1 drivers
v0x12f98fd90_0 .net "kern_data", 23 0, v0x12f9833a0_0;  1 drivers
v0x12f98fe20_0 .net "kerns", 2 0, L_0x12f9d4b40;  1 drivers
v0x12f98feb0_0 .net "mask", 2 0, L_0x12f9d5130;  1 drivers
v0x12f98ff40_0 .var "rdata", 31 0;
v0x12f98ffe0_0 .var "ready", 0 0;
v0x12f990080_0 .net "reset", 0 0, L_0x12f9d2a00;  1 drivers
v0x12f990150_0 .net "result_addr", 7 0, v0x12f986240_0;  1 drivers
v0x12f9901e0_0 .net "result_cols", 7 0, L_0x12f9d4d00;  1 drivers
v0x12f990270_0 .net "result_data", 19 0, v0x12f9875d0_0;  1 drivers
v0x12f990380_0 .net "result_valid", 0 0, v0x12f987b40_0;  1 drivers
v0x12f990490_0 .net "shift", 3 0, L_0x12f9d4df0;  1 drivers
v0x12f9905a0_0 .net "soft_reset", 0 0, L_0x12f9d4760;  1 drivers
v0x12f990630_0 .net "start", 0 0, L_0x12f9d46c0;  1 drivers
v0x12f9906c0_0 .net "stride", 7 0, L_0x12f9d4c60;  1 drivers
v0x12f98f0b0_0 .net "valid", 0 0, L_0x12f9d2e00;  1 drivers
v0x12f98f140_0 .net "wb_clk_i", 0 0, v0x12f9c9190_0;  alias, 1 drivers
v0x12f98f1d0_0 .net "wb_rst_i", 0 0, v0x12f9c9220_0;  alias, 1 drivers
v0x12f990750_0 .net "wbs_ack_o", 0 0, v0x12f98ffe0_0;  alias, 1 drivers
v0x12f9907e0_0 .net "wbs_adr_i", 31 0, v0x12f9c9340_0;  alias, 1 drivers
v0x12f990870_0 .net "wbs_cyc_i", 0 0, v0x12f9c93d0_0;  alias, 1 drivers
v0x12f990900_0 .net "wbs_dat_i", 31 0, v0x12f9c9460_0;  alias, 1 drivers
v0x12f990990_0 .net "wbs_dat_o", 31 0, L_0x12f9d2eb0;  alias, 1 drivers
v0x12f990a30_0 .net "wbs_sel_i", 3 0, v0x12f9c8b10_0;  alias, 1 drivers
v0x12f990ae0_0 .net "wbs_stb_i", 0 0, v0x12f9c9780_0;  alias, 1 drivers
v0x12f990b80_0 .net "wbs_we_i", 0 0, v0x12f9c9810_0;  alias, 1 drivers
v0x12f990c20_0 .net "we_img_ram", 0 0, L_0x12f9d3940;  1 drivers
v0x12f990cb0_0 .net "we_kern_ram", 0 0, L_0x12f9d3e80;  1 drivers
v0x12f990d60_0 .net "we_regs", 0 0, L_0x12f9d33e0;  1 drivers
v0x12f990e30_0 .net "we_res_ram", 0 0, L_0x12f9d43b0;  1 drivers
L_0x12f9d2a70 .part v0x12f9c9340_0, 24, 8;
L_0x12f9d2b10 .concat [ 8 25 0 0], L_0x12f9d2a70, L_0x1200412e8;
L_0x12f9d2c30 .cmp/eq 33, L_0x12f9d2b10, L_0x120041330;
L_0x12f9d2fd0 .part v0x12f9c9340_0, 16, 2;
L_0x12f9d3070 .concat [ 2 30 0 0], L_0x12f9d2fd0, L_0x120041378;
L_0x12f9d3190 .cmp/eq 32, L_0x12f9d3070, L_0x1200413c0;
L_0x12f9d3490 .part v0x12f9c9340_0, 16, 3;
L_0x12f9d3670 .concat [ 3 29 0 0], L_0x12f9d3490, L_0x120041408;
L_0x12f9d3710 .cmp/eq 32, L_0x12f9d3670, L_0x120041450;
L_0x12f9d39f0 .part v0x12f9c9340_0, 16, 2;
L_0x12f9d3a90 .concat [ 2 30 0 0], L_0x12f9d39f0, L_0x120041498;
L_0x12f9d3c10 .cmp/eq 32, L_0x12f9d3a90, L_0x1200414e0;
L_0x12f9d3ff0 .part v0x12f9c9340_0, 16, 2;
L_0x12f9d4090 .concat [ 2 30 0 0], L_0x12f9d3ff0, L_0x120041528;
L_0x12f9d4170 .cmp/eq 32, L_0x12f9d4090, L_0x120041570;
L_0x12f9d52c0 .part v0x12f9c9340_0, 2, 2;
L_0x12f9d5c30 .part L_0x12f9d4c60, 0, 6;
L_0x12f9d5d60 .concat [ 6 2 0 0], L_0x12f9d5c30, L_0x1200415b8;
L_0x12f9d5e00 .part L_0x12f9d4d00, 0, 6;
L_0x12f9d5f40 .concat [ 6 2 0 0], L_0x12f9d5e00, L_0x120041600;
L_0x12f9d5fe0 .part v0x12f9c9460_0, 0, 24;
L_0x12f9d5ea0 .part v0x12f9c9340_0, 2, 14;
L_0x12f9d6130 .part L_0x12f9d5ea0, 0, 8;
L_0x12f9d62d0 .part v0x12f9c9460_0, 0, 24;
L_0x12f9d6080 .part v0x12f9c9340_0, 2, 14;
L_0x12f9d6440 .part L_0x12f9d6080, 0, 8;
L_0x12f9d64e0 .concat [ 6 2 0 0], v0x12f985e80_0, L_0x120041648;
L_0x12f9d6760 .part v0x12f9c9340_0, 2, 14;
L_0x12f9d6800 .part L_0x12f9d6760, 0, 8;
S_0x12f97fcf0 .scope module, "cfg_regs_inst" "regs" 24 100, 25 3 0, S_0x12f97f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x12f97feb0 .param/l "DWIDTH" 0 25 5, +C4<00000000000000000000000000100000>;
v0x12f9811b0_0 .net *"_ivl_6", 29 0, L_0x12f9d4440;  1 drivers
v0x12f981270_0 .net "accum_ovrflow", 0 0, v0x12f98a920_0;  alias, 1 drivers
v0x12f981310_0 .net "addr", 1 0, L_0x12f9d52c0;  1 drivers
v0x12f9813a0_0 .net "clk", 0 0, L_0x12f9d2990;  alias, 1 drivers
v0x12f981430_0 .net "cols", 7 0, L_0x12f9d49a0;  alias, 1 drivers
v0x12f981500_0 .net "data_in", 31 0, v0x12f9c9460_0;  alias, 1 drivers
v0x12f981590_0 .net "data_out", 31 0, v0x12f980b90_0;  alias, 1 drivers
v0x12f981640_0 .net "done", 0 0, v0x12f985790_0;  alias, 1 drivers
v0x12f9816d0_0 .net "en_max_pool", 0 0, L_0x12f9d5090;  alias, 1 drivers
v0x12f9817f0_0 .net "kern_addr_mode", 0 0, L_0x12f9d4f10;  alias, 1 drivers
v0x12f981890_0 .net "kern_cols", 2 0, L_0x12f9d4880;  alias, 1 drivers
v0x12f981940_0 .net "kerns", 2 0, L_0x12f9d4b40;  alias, 1 drivers
v0x12f9819f0_0 .net "mask", 2 0, L_0x12f9d5130;  alias, 1 drivers
v0x12f981aa0 .array "regs", 4 0;
v0x12f981aa0_0 .net v0x12f981aa0 0, 31 0, v0x12f980850_0; 1 drivers
v0x12f981aa0_1 .net v0x12f981aa0 1, 31 0, v0x12f9808e0_0; 1 drivers
v0x12f981aa0_2 .net v0x12f981aa0 2, 31 0, v0x12f980970_0; 1 drivers
v0x12f981aa0_3 .net v0x12f981aa0 3, 31 0, v0x12f980a40_0; 1 drivers
o0x12000e370 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12f981aa0_4 .net v0x12f981aa0 4, 31 0, o0x12000e370; 0 drivers
v0x12f981c10_0 .net "reset", 0 0, L_0x12f9d2a00;  alias, 1 drivers
v0x12f981ca0_0 .net "result_cols", 7 0, L_0x12f9d4d00;  alias, 1 drivers
v0x12f981d30_0 .net "shift", 3 0, L_0x12f9d4df0;  alias, 1 drivers
v0x12f981ec0_0 .net "soft_reset", 0 0, L_0x12f9d4760;  alias, 1 drivers
v0x12f981f50_0 .net "start", 0 0, L_0x12f9d46c0;  alias, 1 drivers
v0x12f981ff0_0 .net "stride", 7 0, L_0x12f9d4c60;  alias, 1 drivers
v0x12f9820a0_0 .net "wr_en", 0 0, L_0x12f9d33e0;  alias, 1 drivers
L_0x12f9d4440 .part v0x12f980850_0, 2, 30;
L_0x12f9d4520 .concat [ 1 1 30 0], v0x12f985790_0, v0x12f98a920_0, L_0x12f9d4440;
L_0x12f9d46c0 .part v0x12f980850_0, 2, 1;
L_0x12f9d4760 .part v0x12f980850_0, 3, 1;
L_0x12f9d4880 .part v0x12f9808e0_0, 0, 3;
L_0x12f9d49a0 .part v0x12f9808e0_0, 8, 8;
L_0x12f9d4b40 .part v0x12f9808e0_0, 16, 3;
L_0x12f9d4c60 .part v0x12f9808e0_0, 24, 8;
L_0x12f9d4d00 .part v0x12f980970_0, 0, 8;
L_0x12f9d4df0 .part v0x12f980970_0, 8, 4;
L_0x12f9d4f10 .part v0x12f980970_0, 16, 1;
L_0x12f9d5090 .part v0x12f980970_0, 17, 1;
L_0x12f9d5130 .part v0x12f980970_0, 18, 3;
S_0x12f980220 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 25 45, 26 1 0, S_0x12f97fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x12f9803e0 .param/l "DWIDTH" 0 26 3, +C4<00000000000000000000000000100000>;
v0x12f9806f0_0 .net "addr", 1 0, L_0x12f9d52c0;  alias, 1 drivers
v0x12f9807b0_0 .net "clk", 0 0, L_0x12f9d2990;  alias, 1 drivers
v0x12f980850_0 .var "ctrl0", 31 0;
v0x12f9808e0_0 .var "ctrl1", 31 0;
v0x12f980970_0 .var "ctrl2", 31 0;
v0x12f980a40_0 .var "ctrl3", 31 0;
v0x12f980ae0_0 .net "data_in", 31 0, v0x12f9c9460_0;  alias, 1 drivers
v0x12f980b90_0 .var "data_out", 31 0;
v0x12f980c40_0 .net "reset", 0 0, L_0x12f9d2a00;  alias, 1 drivers
v0x12f980d50_0 .net "status0", 31 0, L_0x12f9d4520;  1 drivers
v0x12f980df0_0 .net "status1", 31 0, v0x12f9808e0_0;  alias, 1 drivers
v0x12f980eb0_0 .net "status2", 31 0, v0x12f980970_0;  alias, 1 drivers
v0x12f980f40_0 .net "status3", 31 0, v0x12f980a40_0;  alias, 1 drivers
v0x12f980fd0_0 .net "wr_en", 0 0, L_0x12f9d33e0;  alias, 1 drivers
E_0x12f980620/0 .event anyedge, v0x12f9806f0_0, v0x12f980d50_0, v0x12f9808e0_0, v0x12f980970_0;
E_0x12f980620/1 .event anyedge, v0x12f980a40_0;
E_0x12f980620 .event/or E_0x12f980620/0, E_0x12f980620/1;
E_0x12f9806a0 .event posedge, v0x12f9807b0_0;
S_0x12f982290 .scope module, "img_dffram" "dffram" 24 162, 27 1 0, S_0x12f97f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x12f97ffb0 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x12f97fff0 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x12f982670_0 .net "adr_r", 7 0, v0x12f985ca0_0;  alias, 1 drivers
v0x12f982720_0 .net "adr_w", 7 0, L_0x12f9d6130;  1 drivers
v0x12f9827c0_0 .net "clk", 0 0, L_0x12f9d2990;  alias, 1 drivers
v0x12f982850_0 .net "dat_i", 23 0, L_0x12f9d5fe0;  1 drivers
v0x12f9828e0_0 .var "dat_o", 23 0;
v0x12f9829b0_0 .var "dat_o2", 23 0;
v0x12f982a60 .array "r", 255 0, 23 0;
v0x12f982b00_0 .net "we", 0 0, L_0x12f9d3940;  alias, 1 drivers
S_0x12f982c50 .scope module, "kerns_dffram" "dffram" 24 178, 27 1 0, S_0x12f97f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x12f982e10 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x12f982e50 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x12f983080_0 .net "adr_r", 7 0, L_0x12f9d64e0;  1 drivers
v0x12f983130_0 .net "adr_w", 7 0, L_0x12f9d6440;  1 drivers
v0x12f9831d0_0 .net "clk", 0 0, L_0x12f9d2990;  alias, 1 drivers
v0x12f983260_0 .net "dat_i", 23 0, L_0x12f9d62d0;  1 drivers
v0x12f9832f0_0 .var "dat_o", 23 0;
v0x12f9833a0_0 .var "dat_o2", 23 0;
v0x12f983450 .array "r", 255 0, 23 0;
v0x12f9834f0_0 .net "we", 0 0, L_0x12f9d3e80;  alias, 1 drivers
S_0x12f983640 .scope module, "ren_conv_inst" "ren_conv" 24 132, 28 4 0, S_0x12f97f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x12f983800 .param/l "COL_WIDTH" 0 28 7, +C4<00000000000000000000000000001000>;
P_0x12f983840 .param/l "IMG_ADDR_WIDTH" 0 28 9, +C4<00000000000000000000000000001000>;
P_0x12f983880 .param/l "IMG_DWIDTH" 0 28 12, +C4<00000000000000000000000000011000>;
P_0x12f9838c0 .param/l "KERN_CNT_WIDTH" 0 28 8, +C4<00000000000000000000000000000011>;
P_0x12f983900 .param/l "KERN_COL_WIDTH" 0 28 6, +C4<00000000000000000000000000000011>;
P_0x12f983940 .param/l "KERN_DWIDTH" 0 28 13, +C4<00000000000000000000000000011000>;
P_0x12f983980 .param/l "RESULT_DWIDTH" 0 28 14, +C4<00000000000000000000000000010100>;
P_0x12f9839c0 .param/l "RSLT_ADDR_WIDTH" 0 28 10, +C4<00000000000000000000000000001000>;
P_0x12f983a00 .param/l "SHFT_WIDTH" 0 28 11, +C4<00000000000000000000000000000100>;
v0x12f98bd70_0 .net "accum_ovrflow", 0 0, v0x12f98a920_0;  alias, 1 drivers
v0x12f98be50_0 .net "clk", 0 0, L_0x12f9d2990;  alias, 1 drivers
v0x12f98bee0_0 .net "clr_col_cnt", 0 0, v0x12f985120_0;  1 drivers
v0x12f98bf70_0 .net "clr_k_col_cnt", 0 0, v0x12f9852f0_0;  1 drivers
v0x12f98c000_0 .net "cols", 7 0, L_0x12f9d49a0;  alias, 1 drivers
v0x12f98c0d0_0 .net "done", 0 0, v0x12f985790_0;  alias, 1 drivers
v0x12f98c1a0_0 .net "en_max_pool", 0 0, L_0x12f9d5090;  alias, 1 drivers
v0x12f98c230_0 .net "img_addr", 7 0, v0x12f985ca0_0;  alias, 1 drivers
v0x12f98c300_0 .net "img_data", 23 0, v0x12f9829b0_0;  alias, 1 drivers
v0x12f98c410_0 .net "kern_addr", 5 0, v0x12f985e80_0;  alias, 1 drivers
v0x12f98c4a0_0 .net "kern_addr_mode", 0 0, L_0x12f9d4f10;  alias, 1 drivers
v0x12f98c570_0 .net "kern_cols", 2 0, L_0x12f9d4880;  alias, 1 drivers
v0x12f98c640_0 .net "kern_data", 23 0, v0x12f9833a0_0;  alias, 1 drivers
v0x12f98c710_0 .net "kerns", 2 0, L_0x12f9d4b40;  alias, 1 drivers
v0x12f98c7e0_0 .net "mask", 2 0, L_0x12f9d5130;  alias, 1 drivers
v0x12f98c870_0 .net "reset", 0 0, L_0x12f9d5a40;  1 drivers
v0x12f98c900_0 .net "result_addr", 7 0, v0x12f986240_0;  alias, 1 drivers
v0x12f98ca90_0 .net "result_cols", 7 0, L_0x12f9d5f40;  1 drivers
v0x12f98cb20_0 .net "result_data", 19 0, v0x12f9875d0_0;  alias, 1 drivers
v0x12f98cbb0_0 .net "result_valid", 0 0, v0x12f987b40_0;  alias, 1 drivers
v0x12f98cc40_0 .net "shift", 3 0, L_0x12f9d4df0;  alias, 1 drivers
v0x12f98ccd0_0 .net "start", 0 0, L_0x12f9d46c0;  alias, 1 drivers
v0x12f98cde0_0 .net "stride", 7 0, L_0x12f9d5d60;  1 drivers
S_0x12f984070 .scope module, "agu_inst" "agu" 28 59, 29 3 0, S_0x12f983640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x12f984240 .param/l "COL_WIDTH" 0 29 6, +C4<00000000000000000000000000001000>;
P_0x12f984280 .param/l "IMG_ADDR_WIDTH" 0 29 8, +C4<00000000000000000000000000001000>;
P_0x12f9842c0 .param/l "KERN_CNT_WIDTH" 0 29 7, +C4<00000000000000000000000000000011>;
P_0x12f984300 .param/l "KERN_COL_WIDTH" 0 29 5, +C4<00000000000000000000000000000011>;
P_0x12f984340 .param/l "RSLT_ADDR_WIDTH" 0 29 9, +C4<00000000000000000000000000001000>;
v0x12f985080_0 .net "clk", 0 0, L_0x12f9d2990;  alias, 1 drivers
v0x12f985120_0 .var "clr_col_cnt", 0 0;
v0x12f9851c0_0 .var "clr_img_addr", 0 0;
v0x12f985250_0 .var "clr_img_st", 0 0;
v0x12f9852f0_0 .var "clr_k_col_cnt", 0 0;
v0x12f9853d0_0 .var "clr_kerns_cnt", 0 0;
v0x12f985460_0 .net "clr_kerns_cnt_d", 7 0, v0x12f984e60_0;  1 drivers
v0x12f985510_0 .var "clr_result_addr", 0 0;
v0x12f9855a0_0 .var "col_cnt", 7 0;
v0x12f9856d0_0 .net "cols", 7 0, L_0x12f9d49a0;  alias, 1 drivers
v0x12f985790_0 .var "done", 0 0;
v0x12f985820_0 .var "en_col_cnt", 0 0;
v0x12f9858b0_0 .var "en_img_addr", 0 0;
v0x12f985940_0 .var "en_img_st", 0 0;
v0x12f9859d0_0 .var "en_k_col_cnt", 0 0;
v0x12f985a60_0 .var "en_kerns_cnt", 0 0;
v0x12f985b00_0 .net "en_result_addr", 0 0, v0x12f987b40_0;  alias, 1 drivers
v0x12f985ca0_0 .var "img_addr", 7 0;
v0x12f985d60_0 .var "img_st", 7 0;
v0x12f985df0_0 .var "k_col_cnt", 2 0;
v0x12f985e80_0 .var "kern_addr", 5 0;
v0x12f985f10_0 .net "kern_addr_mode", 0 0, L_0x12f9d4f10;  alias, 1 drivers
v0x12f985fa0_0 .net "kern_cols", 2 0, L_0x12f9d4880;  alias, 1 drivers
v0x12f986050_0 .net "kerns", 2 0, L_0x12f9d4b40;  alias, 1 drivers
v0x12f986100_0 .var "kerns_cnt", 2 0;
v0x12f986190_0 .net "reset", 0 0, L_0x12f9d5a40;  alias, 1 drivers
v0x12f986240_0 .var "result_addr", 7 0;
v0x12f9862e0_0 .net "result_cols", 7 0, L_0x12f9d5f40;  alias, 1 drivers
v0x12f986390_0 .net "start", 0 0, L_0x12f9d46c0;  alias, 1 drivers
v0x12f986440_0 .var "start_d", 0 0;
v0x12f9864d0_0 .var "start_pedge", 0 0;
v0x12f986570_0 .net "stride", 7 0, L_0x12f9d5d60;  alias, 1 drivers
E_0x12f9846e0 .event anyedge, v0x12f986240_0, v0x12f9862e0_0, v0x12f985b00_0;
E_0x12f984750 .event anyedge, v0x12f981f50_0, v0x12f986440_0;
E_0x12f9847a0 .event anyedge, v0x12f9817f0_0, v0x12f986100_0, v0x12f985df0_0;
E_0x12f984820 .event anyedge, v0x12f981f50_0;
E_0x12f984860 .event anyedge, v0x12f9852f0_0;
E_0x12f9848e0 .event anyedge, v0x12f985120_0;
E_0x12f984930 .event anyedge, v0x12f986100_0, v0x12f981940_0, v0x12f985a60_0;
E_0x12f9849b0 .event anyedge, v0x12f9855a0_0, v0x12f981430_0, v0x12f985820_0;
E_0x12f984a10 .event anyedge, v0x12f985df0_0, v0x12f981890_0, v0x12f981f50_0;
S_0x12f984aa0 .scope module, "ser_shift_done" "serial_shift" 29 126, 30 1 0, S_0x12f984070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12f984970 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x12f984dc0_0 .net "clk", 0 0, L_0x12f9d2990;  alias, 1 drivers
v0x12f984e60_0 .var "par_out", 7 0;
v0x12f984f00_0 .net "reset", 0 0, L_0x12f9d5a40;  alias, 1 drivers
v0x12f984f90_0 .net "ser_in", 0 0, v0x12f9853d0_0;  1 drivers
S_0x12f9867a0 .scope module, "datapath_inst" "datapath" 28 87, 31 6 0, S_0x12f983640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x12f986970 .param/l "CLR_DLY" 1 31 168, +C4<00000000000000000000000000000010>;
P_0x12f9869b0 .param/l "CLR_DLY_WIDTH" 1 31 169, +C4<00000000000000000000000000000011>;
P_0x12f9869f0 .param/l "DLY_WIDTH" 1 31 152, +C4<00000000000000000000000000010000>;
P_0x12f986a30 .param/l "IMG_DWIDTH" 0 31 8, +C4<00000000000000000000000000011000>;
P_0x12f986a70 .param/l "KERN_DWIDTH" 0 31 9, +C4<00000000000000000000000000011000>;
P_0x12f986ab0 .param/l "RESULT_DWIDTH" 0 31 10, +C4<00000000000000000000000000010100>;
P_0x12f986af0 .param/l "SHFT_WIDTH" 0 31 11, +C4<00000000000000000000000000000100>;
L_0x12f9d58c0 .functor OR 1, L_0x12f9d5a40, L_0x12f9d5820, C4<0>, C4<0>;
L_0x12f9d59d0 .functor AND 1, v0x12f98ad80_0, L_0x12f9d5930, C4<1>, C4<1>;
v0x12f98a7c0_0 .net *"_ivl_13", 0 0, L_0x12f9d5820;  1 drivers
v0x12f98a880_0 .net *"_ivl_17", 0 0, L_0x12f9d5930;  1 drivers
v0x12f98a920_0 .var "accum_ovrflow", 0 0;
v0x12f98a9f0_0 .net "clk", 0 0, L_0x12f9d2990;  alias, 1 drivers
v0x12f98aa80_0 .net "clr_col_cnt", 0 0, v0x12f985120_0;  alias, 1 drivers
v0x12f98ab90_0 .net "clr_col_cnt_d", 7 0, v0x12f9892d0_0;  1 drivers
v0x12f98ac20_0 .net "clr_k_col_cnt", 0 0, v0x12f9852f0_0;  alias, 1 drivers
v0x12f98acf0_0 .net "clr_k_col_cnt_d", 2 0, v0x12f9899a0_0;  1 drivers
v0x12f98ad80_0 .var "clr_mult_accum", 0 0;
v0x12f98ae90_0 .net "en_max_pool", 0 0, L_0x12f9d5090;  alias, 1 drivers
v0x12f98af20_0 .net "img_data", 23 0, v0x12f9829b0_0;  alias, 1 drivers
v0x12f98afb0_0 .net "kern_data", 23 0, v0x12f9833a0_0;  alias, 1 drivers
v0x12f98b040_0 .net "mask", 2 0, L_0x12f9d5130;  alias, 1 drivers
v0x12f98b0f0_0 .var "mult_accum", 19 0;
v0x12f98b1a0_0 .var "mult_accum_mux", 20 0;
v0x12f98b230_0 .var "mult_accum_r", 20 0;
v0x12f98b2e0_0 .net "mult_out0", 15 0, v0x12f9881c0_0;  1 drivers
v0x12f98b4a0_0 .var "mult_out0_r", 15 0;
v0x12f98b530_0 .net "mult_out1", 15 0, v0x12f988800_0;  1 drivers
v0x12f98b5c0_0 .var "mult_out1_r", 15 0;
v0x12f98b650_0 .net "mult_out2", 15 0, v0x12f988e30_0;  1 drivers
v0x12f98b6e0_0 .var "mult_out2_r", 15 0;
v0x12f98b780_0 .net "reset", 0 0, L_0x12f9d5a40;  alias, 1 drivers
v0x12f98b810_0 .net "result_data", 19 0, v0x12f9875d0_0;  alias, 1 drivers
v0x12f98b8d0_0 .net "result_valid", 0 0, v0x12f987b40_0;  alias, 1 drivers
v0x12f98b9a0_0 .net "shift", 3 0, L_0x12f9d4df0;  alias, 1 drivers
v0x12f98ba70_0 .net "shift_out", 19 0, v0x12f98a680_0;  1 drivers
v0x12f98bb40_0 .net "start", 0 0, L_0x12f9d46c0;  alias, 1 drivers
v0x12f98bbd0_0 .net "start_d", 15 0, v0x12f989ed0_0;  1 drivers
E_0x12f986f80 .event anyedge, v0x12f9899a0_0, v0x12f989ed0_0;
E_0x12f986fd0 .event anyedge, v0x12f98b230_0;
E_0x12f987020 .event anyedge, v0x12f98ad80_0, v0x12f98b230_0;
L_0x12f9d5360 .part v0x12f9829b0_0, 0, 8;
L_0x12f9d5480 .part v0x12f9833a0_0, 0, 8;
L_0x12f9d55a0 .part v0x12f9829b0_0, 8, 8;
L_0x12f9d5640 .part v0x12f9833a0_0, 8, 8;
L_0x12f9d56e0 .part v0x12f9829b0_0, 16, 8;
L_0x12f9d5780 .part v0x12f9833a0_0, 16, 8;
L_0x12f9d5820 .part v0x12f9892d0_0, 3, 1;
L_0x12f9d5930 .part v0x12f989ed0_0, 2, 1;
S_0x12f987080 .scope module, "max_pool_inst" "max_pool" 31 141, 32 1 0, S_0x12f9867a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x12f9871f0 .param/l "DWIDTH" 0 32 3, +C4<00000000000000000000000000010100>;
v0x12f987490_0 .net "clk", 0 0, L_0x12f9d2990;  alias, 1 drivers
v0x12f987530_0 .net "data_in", 19 0, v0x12f98a680_0;  alias, 1 drivers
v0x12f9875d0_0 .var "data_out", 19 0;
v0x12f987660_0 .var "data_r", 19 0;
v0x12f9876f0_0 .net "en_maxpool", 0 0, L_0x12f9d5090;  alias, 1 drivers
v0x12f9877c0_0 .var "max_pool_out", 19 0;
v0x12f987850_0 .var "max_pool_valid", 0 0;
v0x12f9878e0_0 .net "reset", 0 0, L_0x12f9d58c0;  1 drivers
v0x12f987980_0 .var "toggle", 0 0;
v0x12f987aa0_0 .net "valid_in", 0 0, L_0x12f9d59d0;  1 drivers
v0x12f987b40_0 .var "valid_out", 0 0;
E_0x12f9873e0 .event anyedge, v0x12f987980_0, v0x12f987aa0_0;
E_0x12f987440 .event anyedge, v0x12f987660_0, v0x12f987530_0;
S_0x12f987c50 .scope module, "mult_inst0" "mult" 31 58, 33 1 0, S_0x12f9867a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12f987e20 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x12f987e60 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x12f988060_0 .net "a", 7 0, L_0x12f9d5360;  1 drivers
v0x12f988120_0 .net "b", 7 0, L_0x12f9d5480;  1 drivers
v0x12f9881c0_0 .var "out", 15 0;
E_0x12f988010 .event anyedge, v0x12f988060_0, v0x12f988120_0;
S_0x12f988260 .scope module, "mult_inst1" "mult" 31 70, 33 1 0, S_0x12f9867a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12f988420 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x12f988460 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x12f9886a0_0 .net "a", 7 0, L_0x12f9d55a0;  1 drivers
v0x12f988760_0 .net "b", 7 0, L_0x12f9d5640;  1 drivers
v0x12f988800_0 .var "out", 15 0;
E_0x12f988650 .event anyedge, v0x12f9886a0_0, v0x12f988760_0;
S_0x12f9888a0 .scope module, "mult_inst2" "mult" 31 82, 33 1 0, S_0x12f9867a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12f988a60 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x12f988aa0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x12f988cd0_0 .net "a", 7 0, L_0x12f9d56e0;  1 drivers
v0x12f988d90_0 .net "b", 7 0, L_0x12f9d5780;  1 drivers
v0x12f988e30_0 .var "out", 15 0;
E_0x12f988c70 .event anyedge, v0x12f988cd0_0, v0x12f988d90_0;
S_0x12f988ed0 .scope module, "ser_shift_clr_col" "serial_shift" 31 192, 30 1 0, S_0x12f9867a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12f9890d0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x12f989230_0 .net "clk", 0 0, L_0x12f9d2990;  alias, 1 drivers
v0x12f9892d0_0 .var "par_out", 7 0;
v0x12f989370_0 .net "reset", 0 0, L_0x12f9d5a40;  alias, 1 drivers
v0x12f989400_0 .net "ser_in", 0 0, v0x12f985120_0;  alias, 1 drivers
S_0x12f9894c0 .scope module, "ser_shift_clr_k_col" "serial_shift" 31 176, 30 1 0, S_0x12f9867a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x12f989680 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000000011>;
v0x12f989800_0 .net "clk", 0 0, L_0x12f9d2990;  alias, 1 drivers
v0x12f9899a0_0 .var "par_out", 2 0;
v0x12f989a30_0 .net "reset", 0 0, L_0x12f9d5a40;  alias, 1 drivers
v0x12f989ac0_0 .net "ser_in", 0 0, v0x12f9852f0_0;  alias, 1 drivers
S_0x12f989b50 .scope module, "ser_shift_start" "serial_shift" 31 159, 30 1 0, S_0x12f9867a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x12f989cc0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000010000>;
v0x12f989e40_0 .net "clk", 0 0, L_0x12f9d2990;  alias, 1 drivers
v0x12f989ed0_0 .var "par_out", 15 0;
v0x12f989f70_0 .net "reset", 0 0, L_0x12f9d5a40;  alias, 1 drivers
v0x12f98a080_0 .net "ser_in", 0 0, L_0x12f9d46c0;  alias, 1 drivers
S_0x12f98a110 .scope module, "shifter_inst" "shifter" 31 129, 34 1 0, S_0x12f9867a0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x12f98a2d0 .param/l "IN_WIDTH" 0 34 3, +C4<00000000000000000000000000010100>;
P_0x12f98a310 .param/l "OUT_WIDTH" 0 34 5, +C4<00000000000000000000000000010100>;
P_0x12f98a350 .param/l "SHFT_WIDTH" 0 34 4, +C4<00000000000000000000000000000100>;
v0x12f98a5c0_0 .net "in", 19 0, v0x12f98b0f0_0;  1 drivers
v0x12f98a680_0 .var "out", 19 0;
v0x12f98a720_0 .net "shift", 3 0, L_0x12f9d4df0;  alias, 1 drivers
E_0x12f98a560 .event anyedge, v0x12f981d30_0, v0x12f98a5c0_0;
S_0x12f98cfa0 .scope module, "results_dffram" "dffram" 24 194, 27 1 0, S_0x12f97f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x12f983dc0 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x12f983e00 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000010100>;
v0x12f98d390_0 .net "adr_r", 7 0, L_0x12f9d6800;  1 drivers
v0x12f98d440_0 .net "adr_w", 7 0, v0x12f986240_0;  alias, 1 drivers
v0x12f98d4e0_0 .net "clk", 0 0, L_0x12f9d2990;  alias, 1 drivers
v0x12f98d570_0 .net "dat_i", 19 0, v0x12f9875d0_0;  alias, 1 drivers
v0x12f98d600_0 .var "dat_o", 19 0;
v0x12f98d6b0_0 .var "dat_o2", 19 0;
v0x12f98d760 .array "r", 255 0, 19 0;
v0x12f98d800_0 .net "we", 0 0, L_0x12f9d6660;  1 drivers
S_0x12f990fa0 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 23 93, 24 6 0, S_0x12f97ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x12f991110 .param/l "COL_WIDTH" 0 24 12, +C4<00000000000000000000000000001000>;
P_0x12f991150 .param/l "IMG_ADDR_WIDTH" 0 24 14, +C4<00000000000000000000000000001000>;
P_0x12f991190 .param/l "KERN_CNT_WIDTH" 0 24 13, +C4<00000000000000000000000000000011>;
P_0x12f9911d0 .param/l "KERN_COL_WIDTH" 0 24 11, +C4<00000000000000000000000000000011>;
P_0x12f991210 .param/l "MY_ADDR" 0 24 8, C4<000000000000000000000000000110001>;
P_0x12f991250 .param/l "MY_ADDR_LSB" 0 24 10, +C4<00000000000000000000000000011000>;
P_0x12f991290 .param/l "MY_ADDR_MSB" 0 24 9, +C4<00000000000000000000000000100000>;
P_0x12f9912d0 .param/l "RSLT_ADDR_WIDTH" 0 24 15, +C4<00000000000000000000000000001000>;
P_0x12f991310 .param/l "WBS_END_ADDR" 1 24 33, C4<010000>;
P_0x12f991350 .param/l "WBS_START_ADDR" 1 24 32, C4<10>;
L_0x12f9d6990 .functor BUFZ 1, v0x12f9c9190_0, C4<0>, C4<0>, C4<0>;
L_0x12f9d6a00 .functor BUFZ 1, v0x12f9c9220_0, C4<0>, C4<0>, C4<0>;
L_0x12f9d6cb0 .functor AND 1, L_0x12f9d6b90, v0x12f9c93d0_0, C4<1>, C4<1>;
L_0x12f9d6d80 .functor AND 1, L_0x12f9d6cb0, v0x12f9c9780_0, C4<1>, C4<1>;
L_0x12f9d6e70 .functor BUFZ 32, v0x12f9a1b30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12f9d7430 .functor AND 1, L_0x12f9d7310, L_0x12f9d6d80, C4<1>, C4<1>;
L_0x12f9d7560 .functor AND 1, L_0x12f9d7430, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9d7980 .functor AND 1, L_0x12f9d7810, L_0x12f9d6d80, C4<1>, C4<1>;
L_0x12f9d7a40 .functor AND 1, L_0x12f9d7980, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9d7e10 .functor AND 1, L_0x12f9d7cf0, L_0x12f9d6d80, C4<1>, C4<1>;
L_0x12f9d7fa0 .functor AND 1, L_0x12f9d7e10, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9d80b0 .functor AND 1, L_0x12f9d8200, L_0x12f9d6d80, C4<1>, C4<1>;
L_0x12f9d8450 .functor AND 1, L_0x12f9d80b0, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9d9ae0 .functor OR 1, L_0x12f9d6a00, L_0x12f9d8800, C4<0>, C4<0>;
L_0x12f9da520 .functor NOT 1, v0x12f997380_0, C4<0>, C4<0>, C4<0>;
L_0x12f9da810 .functor AND 1, v0x12f999730_0, L_0x12f9da520, C4<1>, C4<1>;
L_0x1200416d8 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x12f99f540_0 .net/2u *"_ivl_10", 32 0, L_0x1200416d8;  1 drivers
v0x12f99f5e0_0 .net *"_ivl_105", 13 0, L_0x12f9b41a0;  1 drivers
L_0x1200419f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f99f680_0 .net *"_ivl_111", 1 0, L_0x1200419f0;  1 drivers
v0x12f99f710_0 .net *"_ivl_113", 0 0, L_0x12f9da520;  1 drivers
v0x12f99f7c0_0 .net *"_ivl_118", 13 0, L_0x12f9da910;  1 drivers
v0x12f99f8b0_0 .net *"_ivl_12", 0 0, L_0x12f9d6b90;  1 drivers
v0x12f99f950_0 .net *"_ivl_14", 0 0, L_0x12f9d6cb0;  1 drivers
v0x12f99fa00_0 .net *"_ivl_23", 1 0, L_0x12f9d6fc0;  1 drivers
v0x12f99fab0_0 .net *"_ivl_24", 31 0, L_0x12f9d3530;  1 drivers
L_0x120041720 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f99fbc0_0 .net *"_ivl_27", 29 0, L_0x120041720;  1 drivers
L_0x120041768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f99fc70_0 .net/2u *"_ivl_28", 31 0, L_0x120041768;  1 drivers
v0x12f99fd20_0 .net *"_ivl_30", 0 0, L_0x12f9d7310;  1 drivers
v0x12f99fdc0_0 .net *"_ivl_32", 0 0, L_0x12f9d7430;  1 drivers
v0x12f99fe70_0 .net *"_ivl_37", 2 0, L_0x12f9d7610;  1 drivers
v0x12f99ff20_0 .net *"_ivl_38", 31 0, L_0x12f9d76f0;  1 drivers
L_0x1200417b0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f99ffd0_0 .net *"_ivl_41", 28 0, L_0x1200417b0;  1 drivers
L_0x1200417f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12f9a0080_0 .net/2u *"_ivl_42", 31 0, L_0x1200417f8;  1 drivers
v0x12f9a0210_0 .net *"_ivl_44", 0 0, L_0x12f9d7810;  1 drivers
v0x12f9a02a0_0 .net *"_ivl_46", 0 0, L_0x12f9d7980;  1 drivers
v0x12f9a0340_0 .net *"_ivl_5", 7 0, L_0x12f9d6a70;  1 drivers
v0x12f9a03f0_0 .net *"_ivl_51", 1 0, L_0x12f9d7ab0;  1 drivers
v0x12f9a04a0_0 .net *"_ivl_52", 31 0, L_0x12f9d7b50;  1 drivers
L_0x120041840 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9a0550_0 .net *"_ivl_55", 29 0, L_0x120041840;  1 drivers
L_0x120041888 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12f9a0600_0 .net/2u *"_ivl_56", 31 0, L_0x120041888;  1 drivers
v0x12f9a06b0_0 .net *"_ivl_58", 0 0, L_0x12f9d7cf0;  1 drivers
v0x12f9a0750_0 .net *"_ivl_6", 32 0, L_0x12f9d6580;  1 drivers
v0x12f9a0800_0 .net *"_ivl_60", 0 0, L_0x12f9d7e10;  1 drivers
v0x12f9a08b0_0 .net *"_ivl_65", 1 0, L_0x12f9d8010;  1 drivers
v0x12f9a0960_0 .net *"_ivl_66", 31 0, L_0x12f9d8120;  1 drivers
L_0x1200418d0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9a0a10_0 .net *"_ivl_69", 29 0, L_0x1200418d0;  1 drivers
L_0x120041918 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12f9a0ac0_0 .net/2u *"_ivl_70", 31 0, L_0x120041918;  1 drivers
v0x12f9a0b70_0 .net *"_ivl_72", 0 0, L_0x12f9d8200;  1 drivers
v0x12f9a0c10_0 .net *"_ivl_74", 0 0, L_0x12f9d80b0;  1 drivers
v0x12f9a0130_0 .net *"_ivl_83", 5 0, L_0x12f9d9cd0;  1 drivers
L_0x120041960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f9a0ea0_0 .net *"_ivl_87", 1 0, L_0x120041960;  1 drivers
L_0x120041690 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9a0f30_0 .net *"_ivl_9", 24 0, L_0x120041690;  1 drivers
v0x12f9a0fd0_0 .net *"_ivl_90", 5 0, L_0x12f9d9ea0;  1 drivers
L_0x1200419a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f9a1080_0 .net *"_ivl_94", 1 0, L_0x1200419a8;  1 drivers
v0x12f9a1130_0 .net *"_ivl_99", 13 0, L_0x12f9d9f40;  1 drivers
v0x12f9a11e0_0 .net "accum_ovrflow", 0 0, v0x12f99c510_0;  1 drivers
v0x12f9a1270_0 .net "clk", 0 0, L_0x12f9d6990;  1 drivers
v0x12f9a1300_0 .net "cols", 7 0, L_0x12f9d8a40;  1 drivers
v0x12f9a13a0_0 .net "data_out_regs", 31 0, v0x12f992750_0;  1 drivers
v0x12f9a1480_0 .net "data_out_result", 19 0, v0x12f99f2a0_0;  1 drivers
v0x12f9a1510_0 .net "done", 0 0, v0x12f997380_0;  1 drivers
v0x12f9a15a0_0 .net "en_max_pool", 0 0, L_0x12f9d9130;  1 drivers
v0x12f9a16b0_0 .net "img_addr", 7 0, v0x12f997890_0;  1 drivers
v0x12f9a1740_0 .net "img_data", 23 0, v0x12f9945a0_0;  1 drivers
v0x12f9a17d0_0 .net "kern_addr", 5 0, v0x12f997a70_0;  1 drivers
v0x12f9a1860_0 .net "kern_addr_mode", 0 0, L_0x12f9d8fb0;  1 drivers
v0x12f9a18f0_0 .net "kern_cols", 2 0, L_0x12f9d8920;  1 drivers
v0x12f9a1980_0 .net "kern_data", 23 0, v0x12f994f90_0;  1 drivers
v0x12f9a1a10_0 .net "kerns", 2 0, L_0x12f9d8be0;  1 drivers
v0x12f9a1aa0_0 .net "mask", 2 0, L_0x12f9d91d0;  1 drivers
v0x12f9a1b30_0 .var "rdata", 31 0;
v0x12f9a1bd0_0 .var "ready", 0 0;
v0x12f9a1c70_0 .net "reset", 0 0, L_0x12f9d6a00;  1 drivers
v0x12f9a1d40_0 .net "result_addr", 7 0, v0x12f997e30_0;  1 drivers
v0x12f9a1dd0_0 .net "result_cols", 7 0, L_0x12f9d8da0;  1 drivers
v0x12f9a1e60_0 .net "result_data", 19 0, v0x12f9991c0_0;  1 drivers
v0x12f9a1f70_0 .net "result_valid", 0 0, v0x12f999730_0;  1 drivers
v0x12f9a2080_0 .net "shift", 3 0, L_0x12f9d8e90;  1 drivers
v0x12f9a2190_0 .net "soft_reset", 0 0, L_0x12f9d8800;  1 drivers
v0x12f9a2220_0 .net "start", 0 0, L_0x12f9d8760;  1 drivers
v0x12f9a22b0_0 .net "stride", 7 0, L_0x12f9d8d00;  1 drivers
v0x12f9a0ca0_0 .net "valid", 0 0, L_0x12f9d6d80;  1 drivers
v0x12f9a0d30_0 .net "wb_clk_i", 0 0, v0x12f9c9190_0;  alias, 1 drivers
v0x12f9a0dc0_0 .net "wb_rst_i", 0 0, v0x12f9c9220_0;  alias, 1 drivers
v0x12f9a2340_0 .net "wbs_ack_o", 0 0, v0x12f9a1bd0_0;  alias, 1 drivers
v0x12f9a23d0_0 .net "wbs_adr_i", 31 0, v0x12f9c9340_0;  alias, 1 drivers
v0x12f9a2460_0 .net "wbs_cyc_i", 0 0, v0x12f9c93d0_0;  alias, 1 drivers
v0x12f9a24f0_0 .net "wbs_dat_i", 31 0, v0x12f9c9460_0;  alias, 1 drivers
v0x12f9a2580_0 .net "wbs_dat_o", 31 0, L_0x12f9d6e70;  alias, 1 drivers
v0x12f9a2610_0 .net "wbs_sel_i", 3 0, v0x12f9c8b10_0;  alias, 1 drivers
v0x12f9a26a0_0 .net "wbs_stb_i", 0 0, v0x12f9c9780_0;  alias, 1 drivers
v0x12f9a2750_0 .net "wbs_we_i", 0 0, v0x12f9c9810_0;  alias, 1 drivers
v0x12f9a2800_0 .net "we_img_ram", 0 0, L_0x12f9d7a40;  1 drivers
v0x12f9a28b0_0 .net "we_kern_ram", 0 0, L_0x12f9d7fa0;  1 drivers
v0x12f9a2960_0 .net "we_regs", 0 0, L_0x12f9d7560;  1 drivers
v0x12f9a2a30_0 .net "we_res_ram", 0 0, L_0x12f9d8450;  1 drivers
L_0x12f9d6a70 .part v0x12f9c9340_0, 24, 8;
L_0x12f9d6580 .concat [ 8 25 0 0], L_0x12f9d6a70, L_0x120041690;
L_0x12f9d6b90 .cmp/eq 33, L_0x12f9d6580, L_0x1200416d8;
L_0x12f9d6fc0 .part v0x12f9c9340_0, 16, 2;
L_0x12f9d3530 .concat [ 2 30 0 0], L_0x12f9d6fc0, L_0x120041720;
L_0x12f9d7310 .cmp/eq 32, L_0x12f9d3530, L_0x120041768;
L_0x12f9d7610 .part v0x12f9c9340_0, 16, 3;
L_0x12f9d76f0 .concat [ 3 29 0 0], L_0x12f9d7610, L_0x1200417b0;
L_0x12f9d7810 .cmp/eq 32, L_0x12f9d76f0, L_0x1200417f8;
L_0x12f9d7ab0 .part v0x12f9c9340_0, 16, 2;
L_0x12f9d7b50 .concat [ 2 30 0 0], L_0x12f9d7ab0, L_0x120041840;
L_0x12f9d7cf0 .cmp/eq 32, L_0x12f9d7b50, L_0x120041888;
L_0x12f9d8010 .part v0x12f9c9340_0, 16, 2;
L_0x12f9d8120 .concat [ 2 30 0 0], L_0x12f9d8010, L_0x1200418d0;
L_0x12f9d8200 .cmp/eq 32, L_0x12f9d8120, L_0x120041918;
L_0x12f9d9360 .part v0x12f9c9340_0, 2, 2;
L_0x12f9d9cd0 .part L_0x12f9d8d00, 0, 6;
L_0x12f9d9e00 .concat [ 6 2 0 0], L_0x12f9d9cd0, L_0x120041960;
L_0x12f9d9ea0 .part L_0x12f9d8da0, 0, 6;
L_0x12f9d9fe0 .concat [ 6 2 0 0], L_0x12f9d9ea0, L_0x1200419a8;
L_0x12f9da080 .part v0x12f9c9460_0, 0, 24;
L_0x12f9d9f40 .part v0x12f9c9340_0, 2, 14;
L_0x12f9da320 .part L_0x12f9d9f40, 0, 8;
L_0x12f9da480 .part v0x12f9c9460_0, 0, 24;
L_0x12f9b41a0 .part v0x12f9c9340_0, 2, 14;
L_0x12f9da5f0 .part L_0x12f9b41a0, 0, 8;
L_0x12f9da690 .concat [ 6 2 0 0], v0x12f997a70_0, L_0x1200419f0;
L_0x12f9da910 .part v0x12f9c9340_0, 2, 14;
L_0x12f9da9b0 .part L_0x12f9da910, 0, 8;
S_0x12f9918d0 .scope module, "cfg_regs_inst" "regs" 24 100, 25 3 0, S_0x12f990fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x12f9916d0 .param/l "DWIDTH" 0 25 5, +C4<00000000000000000000000000100000>;
v0x12f992d70_0 .net *"_ivl_6", 29 0, L_0x12f9d84e0;  1 drivers
v0x12f992e30_0 .net "accum_ovrflow", 0 0, v0x12f99c510_0;  alias, 1 drivers
v0x12f992ed0_0 .net "addr", 1 0, L_0x12f9d9360;  1 drivers
v0x12f992f60_0 .net "clk", 0 0, L_0x12f9d6990;  alias, 1 drivers
v0x12f992ff0_0 .net "cols", 7 0, L_0x12f9d8a40;  alias, 1 drivers
v0x12f9930c0_0 .net "data_in", 31 0, v0x12f9c9460_0;  alias, 1 drivers
v0x12f9931d0_0 .net "data_out", 31 0, v0x12f992750_0;  alias, 1 drivers
v0x12f993280_0 .net "done", 0 0, v0x12f997380_0;  alias, 1 drivers
v0x12f993310_0 .net "en_max_pool", 0 0, L_0x12f9d9130;  alias, 1 drivers
v0x12f993420_0 .net "kern_addr_mode", 0 0, L_0x12f9d8fb0;  alias, 1 drivers
v0x12f9934b0_0 .net "kern_cols", 2 0, L_0x12f9d8920;  alias, 1 drivers
v0x12f993540_0 .net "kerns", 2 0, L_0x12f9d8be0;  alias, 1 drivers
v0x12f9935e0_0 .net "mask", 2 0, L_0x12f9d91d0;  alias, 1 drivers
v0x12f993690 .array "regs", 4 0;
v0x12f993690_0 .net v0x12f993690 0, 31 0, v0x12f992420_0; 1 drivers
v0x12f993690_1 .net v0x12f993690 1, 31 0, v0x12f9924b0_0; 1 drivers
v0x12f993690_2 .net v0x12f993690 2, 31 0, v0x12f992540_0; 1 drivers
v0x12f993690_3 .net v0x12f993690 3, 31 0, v0x12f992610_0; 1 drivers
o0x120011ac0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12f993690_4 .net v0x12f993690 4, 31 0, o0x120011ac0; 0 drivers
v0x12f993800_0 .net "reset", 0 0, L_0x12f9d6a00;  alias, 1 drivers
v0x12f993890_0 .net "result_cols", 7 0, L_0x12f9d8da0;  alias, 1 drivers
v0x12f993920_0 .net "shift", 3 0, L_0x12f9d8e90;  alias, 1 drivers
v0x12f993ab0_0 .net "soft_reset", 0 0, L_0x12f9d8800;  alias, 1 drivers
v0x12f993b40_0 .net "start", 0 0, L_0x12f9d8760;  alias, 1 drivers
v0x12f993be0_0 .net "stride", 7 0, L_0x12f9d8d00;  alias, 1 drivers
v0x12f993c90_0 .net "wr_en", 0 0, L_0x12f9d7560;  alias, 1 drivers
L_0x12f9d84e0 .part v0x12f992420_0, 2, 30;
L_0x12f9d85c0 .concat [ 1 1 30 0], v0x12f997380_0, v0x12f99c510_0, L_0x12f9d84e0;
L_0x12f9d8760 .part v0x12f992420_0, 2, 1;
L_0x12f9d8800 .part v0x12f992420_0, 3, 1;
L_0x12f9d8920 .part v0x12f9924b0_0, 0, 3;
L_0x12f9d8a40 .part v0x12f9924b0_0, 8, 8;
L_0x12f9d8be0 .part v0x12f9924b0_0, 16, 3;
L_0x12f9d8d00 .part v0x12f9924b0_0, 24, 8;
L_0x12f9d8da0 .part v0x12f992540_0, 0, 8;
L_0x12f9d8e90 .part v0x12f992540_0, 8, 4;
L_0x12f9d8fb0 .part v0x12f992540_0, 16, 1;
L_0x12f9d9130 .part v0x12f992540_0, 17, 1;
L_0x12f9d91d0 .part v0x12f992540_0, 18, 3;
S_0x12f991dc0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 25 45, 26 1 0, S_0x12f9918d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x12f991f90 .param/l "DWIDTH" 0 26 3, +C4<00000000000000000000000000100000>;
v0x12f9922c0_0 .net "addr", 1 0, L_0x12f9d9360;  alias, 1 drivers
v0x12f992380_0 .net "clk", 0 0, L_0x12f9d6990;  alias, 1 drivers
v0x12f992420_0 .var "ctrl0", 31 0;
v0x12f9924b0_0 .var "ctrl1", 31 0;
v0x12f992540_0 .var "ctrl2", 31 0;
v0x12f992610_0 .var "ctrl3", 31 0;
v0x12f9926b0_0 .net "data_in", 31 0, v0x12f9c9460_0;  alias, 1 drivers
v0x12f992750_0 .var "data_out", 31 0;
v0x12f992800_0 .net "reset", 0 0, L_0x12f9d6a00;  alias, 1 drivers
v0x12f992910_0 .net "status0", 31 0, L_0x12f9d85c0;  1 drivers
v0x12f9929b0_0 .net "status1", 31 0, v0x12f9924b0_0;  alias, 1 drivers
v0x12f992a70_0 .net "status2", 31 0, v0x12f992540_0;  alias, 1 drivers
v0x12f992b00_0 .net "status3", 31 0, v0x12f992610_0;  alias, 1 drivers
v0x12f992b90_0 .net "wr_en", 0 0, L_0x12f9d7560;  alias, 1 drivers
E_0x12f9921f0/0 .event anyedge, v0x12f9922c0_0, v0x12f992910_0, v0x12f9924b0_0, v0x12f992540_0;
E_0x12f9921f0/1 .event anyedge, v0x12f992610_0;
E_0x12f9921f0 .event/or E_0x12f9921f0/0, E_0x12f9921f0/1;
E_0x12f992270 .event posedge, v0x12f992380_0;
S_0x12f993e80 .scope module, "img_dffram" "dffram" 24 162, 27 1 0, S_0x12f990fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x12f991b50 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x12f991b90 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x12f994260_0 .net "adr_r", 7 0, v0x12f997890_0;  alias, 1 drivers
v0x12f994310_0 .net "adr_w", 7 0, L_0x12f9da320;  1 drivers
v0x12f9943b0_0 .net "clk", 0 0, L_0x12f9d6990;  alias, 1 drivers
v0x12f994440_0 .net "dat_i", 23 0, L_0x12f9da080;  1 drivers
v0x12f9944d0_0 .var "dat_o", 23 0;
v0x12f9945a0_0 .var "dat_o2", 23 0;
v0x12f994650 .array "r", 255 0, 23 0;
v0x12f9946f0_0 .net "we", 0 0, L_0x12f9d7a40;  alias, 1 drivers
S_0x12f994840 .scope module, "kerns_dffram" "dffram" 24 178, 27 1 0, S_0x12f990fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x12f994a00 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x12f994a40 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x12f994c70_0 .net "adr_r", 7 0, L_0x12f9da690;  1 drivers
v0x12f994d20_0 .net "adr_w", 7 0, L_0x12f9da5f0;  1 drivers
v0x12f994dc0_0 .net "clk", 0 0, L_0x12f9d6990;  alias, 1 drivers
v0x12f994e50_0 .net "dat_i", 23 0, L_0x12f9da480;  1 drivers
v0x12f994ee0_0 .var "dat_o", 23 0;
v0x12f994f90_0 .var "dat_o2", 23 0;
v0x12f995040 .array "r", 255 0, 23 0;
v0x12f9950e0_0 .net "we", 0 0, L_0x12f9d7fa0;  alias, 1 drivers
S_0x12f995230 .scope module, "ren_conv_inst" "ren_conv" 24 132, 28 4 0, S_0x12f990fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x12f9953f0 .param/l "COL_WIDTH" 0 28 7, +C4<00000000000000000000000000001000>;
P_0x12f995430 .param/l "IMG_ADDR_WIDTH" 0 28 9, +C4<00000000000000000000000000001000>;
P_0x12f995470 .param/l "IMG_DWIDTH" 0 28 12, +C4<00000000000000000000000000011000>;
P_0x12f9954b0 .param/l "KERN_CNT_WIDTH" 0 28 8, +C4<00000000000000000000000000000011>;
P_0x12f9954f0 .param/l "KERN_COL_WIDTH" 0 28 6, +C4<00000000000000000000000000000011>;
P_0x12f995530 .param/l "KERN_DWIDTH" 0 28 13, +C4<00000000000000000000000000011000>;
P_0x12f995570 .param/l "RESULT_DWIDTH" 0 28 14, +C4<00000000000000000000000000010100>;
P_0x12f9955b0 .param/l "RSLT_ADDR_WIDTH" 0 28 10, +C4<00000000000000000000000000001000>;
P_0x12f9955f0 .param/l "SHFT_WIDTH" 0 28 11, +C4<00000000000000000000000000000100>;
v0x12f99d960_0 .net "accum_ovrflow", 0 0, v0x12f99c510_0;  alias, 1 drivers
v0x12f99da40_0 .net "clk", 0 0, L_0x12f9d6990;  alias, 1 drivers
v0x12f99dad0_0 .net "clr_col_cnt", 0 0, v0x12f996d10_0;  1 drivers
v0x12f99db60_0 .net "clr_k_col_cnt", 0 0, v0x12f996ee0_0;  1 drivers
v0x12f99dbf0_0 .net "cols", 7 0, L_0x12f9d8a40;  alias, 1 drivers
v0x12f99dcc0_0 .net "done", 0 0, v0x12f997380_0;  alias, 1 drivers
v0x12f99dd90_0 .net "en_max_pool", 0 0, L_0x12f9d9130;  alias, 1 drivers
v0x12f99de20_0 .net "img_addr", 7 0, v0x12f997890_0;  alias, 1 drivers
v0x12f99def0_0 .net "img_data", 23 0, v0x12f9945a0_0;  alias, 1 drivers
v0x12f99e000_0 .net "kern_addr", 5 0, v0x12f997a70_0;  alias, 1 drivers
v0x12f99e090_0 .net "kern_addr_mode", 0 0, L_0x12f9d8fb0;  alias, 1 drivers
v0x12f99e160_0 .net "kern_cols", 2 0, L_0x12f9d8920;  alias, 1 drivers
v0x12f99e230_0 .net "kern_data", 23 0, v0x12f994f90_0;  alias, 1 drivers
v0x12f99e300_0 .net "kerns", 2 0, L_0x12f9d8be0;  alias, 1 drivers
v0x12f99e3d0_0 .net "mask", 2 0, L_0x12f9d91d0;  alias, 1 drivers
v0x12f99e460_0 .net "reset", 0 0, L_0x12f9d9ae0;  1 drivers
v0x12f99e4f0_0 .net "result_addr", 7 0, v0x12f997e30_0;  alias, 1 drivers
v0x12f99e680_0 .net "result_cols", 7 0, L_0x12f9d9fe0;  1 drivers
v0x12f99e710_0 .net "result_data", 19 0, v0x12f9991c0_0;  alias, 1 drivers
v0x12f99e7a0_0 .net "result_valid", 0 0, v0x12f999730_0;  alias, 1 drivers
v0x12f99e830_0 .net "shift", 3 0, L_0x12f9d8e90;  alias, 1 drivers
v0x12f99e8c0_0 .net "start", 0 0, L_0x12f9d8760;  alias, 1 drivers
v0x12f99e9d0_0 .net "stride", 7 0, L_0x12f9d9e00;  1 drivers
S_0x12f995c60 .scope module, "agu_inst" "agu" 28 59, 29 3 0, S_0x12f995230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x12f995e30 .param/l "COL_WIDTH" 0 29 6, +C4<00000000000000000000000000001000>;
P_0x12f995e70 .param/l "IMG_ADDR_WIDTH" 0 29 8, +C4<00000000000000000000000000001000>;
P_0x12f995eb0 .param/l "KERN_CNT_WIDTH" 0 29 7, +C4<00000000000000000000000000000011>;
P_0x12f995ef0 .param/l "KERN_COL_WIDTH" 0 29 5, +C4<00000000000000000000000000000011>;
P_0x12f995f30 .param/l "RSLT_ADDR_WIDTH" 0 29 9, +C4<00000000000000000000000000001000>;
v0x12f996c70_0 .net "clk", 0 0, L_0x12f9d6990;  alias, 1 drivers
v0x12f996d10_0 .var "clr_col_cnt", 0 0;
v0x12f996db0_0 .var "clr_img_addr", 0 0;
v0x12f996e40_0 .var "clr_img_st", 0 0;
v0x12f996ee0_0 .var "clr_k_col_cnt", 0 0;
v0x12f996fc0_0 .var "clr_kerns_cnt", 0 0;
v0x12f997050_0 .net "clr_kerns_cnt_d", 7 0, v0x12f996a50_0;  1 drivers
v0x12f997100_0 .var "clr_result_addr", 0 0;
v0x12f997190_0 .var "col_cnt", 7 0;
v0x12f9972c0_0 .net "cols", 7 0, L_0x12f9d8a40;  alias, 1 drivers
v0x12f997380_0 .var "done", 0 0;
v0x12f997410_0 .var "en_col_cnt", 0 0;
v0x12f9974a0_0 .var "en_img_addr", 0 0;
v0x12f997530_0 .var "en_img_st", 0 0;
v0x12f9975c0_0 .var "en_k_col_cnt", 0 0;
v0x12f997650_0 .var "en_kerns_cnt", 0 0;
v0x12f9976f0_0 .net "en_result_addr", 0 0, v0x12f999730_0;  alias, 1 drivers
v0x12f997890_0 .var "img_addr", 7 0;
v0x12f997950_0 .var "img_st", 7 0;
v0x12f9979e0_0 .var "k_col_cnt", 2 0;
v0x12f997a70_0 .var "kern_addr", 5 0;
v0x12f997b00_0 .net "kern_addr_mode", 0 0, L_0x12f9d8fb0;  alias, 1 drivers
v0x12f997b90_0 .net "kern_cols", 2 0, L_0x12f9d8920;  alias, 1 drivers
v0x12f997c40_0 .net "kerns", 2 0, L_0x12f9d8be0;  alias, 1 drivers
v0x12f997cf0_0 .var "kerns_cnt", 2 0;
v0x12f997d80_0 .net "reset", 0 0, L_0x12f9d9ae0;  alias, 1 drivers
v0x12f997e30_0 .var "result_addr", 7 0;
v0x12f997ed0_0 .net "result_cols", 7 0, L_0x12f9d9fe0;  alias, 1 drivers
v0x12f997f80_0 .net "start", 0 0, L_0x12f9d8760;  alias, 1 drivers
v0x12f998030_0 .var "start_d", 0 0;
v0x12f9980c0_0 .var "start_pedge", 0 0;
v0x12f998160_0 .net "stride", 7 0, L_0x12f9d9e00;  alias, 1 drivers
E_0x12f9962d0 .event anyedge, v0x12f997e30_0, v0x12f997ed0_0, v0x12f9976f0_0;
E_0x12f996340 .event anyedge, v0x12f993b40_0, v0x12f998030_0;
E_0x12f996390 .event anyedge, v0x12f993420_0, v0x12f997cf0_0, v0x12f9979e0_0;
E_0x12f996410 .event anyedge, v0x12f993b40_0;
E_0x12f996450 .event anyedge, v0x12f996ee0_0;
E_0x12f9964d0 .event anyedge, v0x12f996d10_0;
E_0x12f996520 .event anyedge, v0x12f997cf0_0, v0x12f993540_0, v0x12f997650_0;
E_0x12f9965a0 .event anyedge, v0x12f997190_0, v0x12f992ff0_0, v0x12f997410_0;
E_0x12f996600 .event anyedge, v0x12f9979e0_0, v0x12f9934b0_0, v0x12f993b40_0;
S_0x12f996690 .scope module, "ser_shift_done" "serial_shift" 29 126, 30 1 0, S_0x12f995c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12f996560 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x12f9969b0_0 .net "clk", 0 0, L_0x12f9d6990;  alias, 1 drivers
v0x12f996a50_0 .var "par_out", 7 0;
v0x12f996af0_0 .net "reset", 0 0, L_0x12f9d9ae0;  alias, 1 drivers
v0x12f996b80_0 .net "ser_in", 0 0, v0x12f996fc0_0;  1 drivers
S_0x12f998390 .scope module, "datapath_inst" "datapath" 28 87, 31 6 0, S_0x12f995230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x12f998560 .param/l "CLR_DLY" 1 31 168, +C4<00000000000000000000000000000010>;
P_0x12f9985a0 .param/l "CLR_DLY_WIDTH" 1 31 169, +C4<00000000000000000000000000000011>;
P_0x12f9985e0 .param/l "DLY_WIDTH" 1 31 152, +C4<00000000000000000000000000010000>;
P_0x12f998620 .param/l "IMG_DWIDTH" 0 31 8, +C4<00000000000000000000000000011000>;
P_0x12f998660 .param/l "KERN_DWIDTH" 0 31 9, +C4<00000000000000000000000000011000>;
P_0x12f9986a0 .param/l "RESULT_DWIDTH" 0 31 10, +C4<00000000000000000000000000010100>;
P_0x12f9986e0 .param/l "SHFT_WIDTH" 0 31 11, +C4<00000000000000000000000000000100>;
L_0x12f9d9960 .functor OR 1, L_0x12f9d9ae0, L_0x12f9d98c0, C4<0>, C4<0>;
L_0x12f9d9a70 .functor AND 1, v0x12f99c970_0, L_0x12f9d99d0, C4<1>, C4<1>;
v0x12f99c3b0_0 .net *"_ivl_13", 0 0, L_0x12f9d98c0;  1 drivers
v0x12f99c470_0 .net *"_ivl_17", 0 0, L_0x12f9d99d0;  1 drivers
v0x12f99c510_0 .var "accum_ovrflow", 0 0;
v0x12f99c5e0_0 .net "clk", 0 0, L_0x12f9d6990;  alias, 1 drivers
v0x12f99c670_0 .net "clr_col_cnt", 0 0, v0x12f996d10_0;  alias, 1 drivers
v0x12f99c780_0 .net "clr_col_cnt_d", 7 0, v0x12f99aec0_0;  1 drivers
v0x12f99c810_0 .net "clr_k_col_cnt", 0 0, v0x12f996ee0_0;  alias, 1 drivers
v0x12f99c8e0_0 .net "clr_k_col_cnt_d", 2 0, v0x12f99b590_0;  1 drivers
v0x12f99c970_0 .var "clr_mult_accum", 0 0;
v0x12f99ca80_0 .net "en_max_pool", 0 0, L_0x12f9d9130;  alias, 1 drivers
v0x12f99cb10_0 .net "img_data", 23 0, v0x12f9945a0_0;  alias, 1 drivers
v0x12f99cba0_0 .net "kern_data", 23 0, v0x12f994f90_0;  alias, 1 drivers
v0x12f99cc30_0 .net "mask", 2 0, L_0x12f9d91d0;  alias, 1 drivers
v0x12f99cce0_0 .var "mult_accum", 19 0;
v0x12f99cd90_0 .var "mult_accum_mux", 20 0;
v0x12f99ce20_0 .var "mult_accum_r", 20 0;
v0x12f99ced0_0 .net "mult_out0", 15 0, v0x12f999db0_0;  1 drivers
v0x12f99d090_0 .var "mult_out0_r", 15 0;
v0x12f99d120_0 .net "mult_out1", 15 0, v0x12f99a3f0_0;  1 drivers
v0x12f99d1b0_0 .var "mult_out1_r", 15 0;
v0x12f99d240_0 .net "mult_out2", 15 0, v0x12f99aa20_0;  1 drivers
v0x12f99d2d0_0 .var "mult_out2_r", 15 0;
v0x12f99d370_0 .net "reset", 0 0, L_0x12f9d9ae0;  alias, 1 drivers
v0x12f99d400_0 .net "result_data", 19 0, v0x12f9991c0_0;  alias, 1 drivers
v0x12f99d4c0_0 .net "result_valid", 0 0, v0x12f999730_0;  alias, 1 drivers
v0x12f99d590_0 .net "shift", 3 0, L_0x12f9d8e90;  alias, 1 drivers
v0x12f99d660_0 .net "shift_out", 19 0, v0x12f99c270_0;  1 drivers
v0x12f99d730_0 .net "start", 0 0, L_0x12f9d8760;  alias, 1 drivers
v0x12f99d7c0_0 .net "start_d", 15 0, v0x12f99bac0_0;  1 drivers
E_0x12f998b70 .event anyedge, v0x12f99b590_0, v0x12f99bac0_0;
E_0x12f998bc0 .event anyedge, v0x12f99ce20_0;
E_0x12f998c10 .event anyedge, v0x12f99c970_0, v0x12f99ce20_0;
L_0x12f9d9400 .part v0x12f9945a0_0, 0, 8;
L_0x12f9d9520 .part v0x12f994f90_0, 0, 8;
L_0x12f9d9640 .part v0x12f9945a0_0, 8, 8;
L_0x12f9d96e0 .part v0x12f994f90_0, 8, 8;
L_0x12f9d9780 .part v0x12f9945a0_0, 16, 8;
L_0x12f9d9820 .part v0x12f994f90_0, 16, 8;
L_0x12f9d98c0 .part v0x12f99aec0_0, 3, 1;
L_0x12f9d99d0 .part v0x12f99bac0_0, 2, 1;
S_0x12f998c70 .scope module, "max_pool_inst" "max_pool" 31 141, 32 1 0, S_0x12f998390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x12f998de0 .param/l "DWIDTH" 0 32 3, +C4<00000000000000000000000000010100>;
v0x12f999080_0 .net "clk", 0 0, L_0x12f9d6990;  alias, 1 drivers
v0x12f999120_0 .net "data_in", 19 0, v0x12f99c270_0;  alias, 1 drivers
v0x12f9991c0_0 .var "data_out", 19 0;
v0x12f999250_0 .var "data_r", 19 0;
v0x12f9992e0_0 .net "en_maxpool", 0 0, L_0x12f9d9130;  alias, 1 drivers
v0x12f9993b0_0 .var "max_pool_out", 19 0;
v0x12f999440_0 .var "max_pool_valid", 0 0;
v0x12f9994d0_0 .net "reset", 0 0, L_0x12f9d9960;  1 drivers
v0x12f999570_0 .var "toggle", 0 0;
v0x12f999690_0 .net "valid_in", 0 0, L_0x12f9d9a70;  1 drivers
v0x12f999730_0 .var "valid_out", 0 0;
E_0x12f998fd0 .event anyedge, v0x12f999570_0, v0x12f999690_0;
E_0x12f999030 .event anyedge, v0x12f999250_0, v0x12f999120_0;
S_0x12f999840 .scope module, "mult_inst0" "mult" 31 58, 33 1 0, S_0x12f998390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12f999a10 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x12f999a50 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x12f999c50_0 .net "a", 7 0, L_0x12f9d9400;  1 drivers
v0x12f999d10_0 .net "b", 7 0, L_0x12f9d9520;  1 drivers
v0x12f999db0_0 .var "out", 15 0;
E_0x12f999c00 .event anyedge, v0x12f999c50_0, v0x12f999d10_0;
S_0x12f999e50 .scope module, "mult_inst1" "mult" 31 70, 33 1 0, S_0x12f998390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12f99a010 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x12f99a050 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x12f99a290_0 .net "a", 7 0, L_0x12f9d9640;  1 drivers
v0x12f99a350_0 .net "b", 7 0, L_0x12f9d96e0;  1 drivers
v0x12f99a3f0_0 .var "out", 15 0;
E_0x12f99a240 .event anyedge, v0x12f99a290_0, v0x12f99a350_0;
S_0x12f99a490 .scope module, "mult_inst2" "mult" 31 82, 33 1 0, S_0x12f998390;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12f99a650 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x12f99a690 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x12f99a8c0_0 .net "a", 7 0, L_0x12f9d9780;  1 drivers
v0x12f99a980_0 .net "b", 7 0, L_0x12f9d9820;  1 drivers
v0x12f99aa20_0 .var "out", 15 0;
E_0x12f99a860 .event anyedge, v0x12f99a8c0_0, v0x12f99a980_0;
S_0x12f99aac0 .scope module, "ser_shift_clr_col" "serial_shift" 31 192, 30 1 0, S_0x12f998390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12f99acc0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x12f99ae20_0 .net "clk", 0 0, L_0x12f9d6990;  alias, 1 drivers
v0x12f99aec0_0 .var "par_out", 7 0;
v0x12f99af60_0 .net "reset", 0 0, L_0x12f9d9ae0;  alias, 1 drivers
v0x12f99aff0_0 .net "ser_in", 0 0, v0x12f996d10_0;  alias, 1 drivers
S_0x12f99b0b0 .scope module, "ser_shift_clr_k_col" "serial_shift" 31 176, 30 1 0, S_0x12f998390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x12f99b270 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000000011>;
v0x12f99b3f0_0 .net "clk", 0 0, L_0x12f9d6990;  alias, 1 drivers
v0x12f99b590_0 .var "par_out", 2 0;
v0x12f99b620_0 .net "reset", 0 0, L_0x12f9d9ae0;  alias, 1 drivers
v0x12f99b6b0_0 .net "ser_in", 0 0, v0x12f996ee0_0;  alias, 1 drivers
S_0x12f99b740 .scope module, "ser_shift_start" "serial_shift" 31 159, 30 1 0, S_0x12f998390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x12f99b8b0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000010000>;
v0x12f99ba30_0 .net "clk", 0 0, L_0x12f9d6990;  alias, 1 drivers
v0x12f99bac0_0 .var "par_out", 15 0;
v0x12f99bb60_0 .net "reset", 0 0, L_0x12f9d9ae0;  alias, 1 drivers
v0x12f99bc70_0 .net "ser_in", 0 0, L_0x12f9d8760;  alias, 1 drivers
S_0x12f99bd00 .scope module, "shifter_inst" "shifter" 31 129, 34 1 0, S_0x12f998390;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x12f99bec0 .param/l "IN_WIDTH" 0 34 3, +C4<00000000000000000000000000010100>;
P_0x12f99bf00 .param/l "OUT_WIDTH" 0 34 5, +C4<00000000000000000000000000010100>;
P_0x12f99bf40 .param/l "SHFT_WIDTH" 0 34 4, +C4<00000000000000000000000000000100>;
v0x12f99c1b0_0 .net "in", 19 0, v0x12f99cce0_0;  1 drivers
v0x12f99c270_0 .var "out", 19 0;
v0x12f99c310_0 .net "shift", 3 0, L_0x12f9d8e90;  alias, 1 drivers
E_0x12f99c150 .event anyedge, v0x12f993920_0, v0x12f99c1b0_0;
S_0x12f99eb90 .scope module, "results_dffram" "dffram" 24 194, 27 1 0, S_0x12f990fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x12f9959b0 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x12f9959f0 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000010100>;
v0x12f99ef80_0 .net "adr_r", 7 0, L_0x12f9da9b0;  1 drivers
v0x12f99f030_0 .net "adr_w", 7 0, v0x12f997e30_0;  alias, 1 drivers
v0x12f99f0d0_0 .net "clk", 0 0, L_0x12f9d6990;  alias, 1 drivers
v0x12f99f160_0 .net "dat_i", 19 0, v0x12f9991c0_0;  alias, 1 drivers
v0x12f99f1f0_0 .var "dat_o", 19 0;
v0x12f99f2a0_0 .var "dat_o2", 19 0;
v0x12f99f350 .array "r", 255 0, 19 0;
v0x12f99f3f0_0 .net "we", 0 0, L_0x12f9da810;  1 drivers
S_0x12f9a2b70 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 23 119, 24 6 0, S_0x12f97ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x12f9a2ce0 .param/l "COL_WIDTH" 0 24 12, +C4<00000000000000000000000000001000>;
P_0x12f9a2d20 .param/l "IMG_ADDR_WIDTH" 0 24 14, +C4<00000000000000000000000000001000>;
P_0x12f9a2d60 .param/l "KERN_CNT_WIDTH" 0 24 13, +C4<00000000000000000000000000000011>;
P_0x12f9a2da0 .param/l "KERN_COL_WIDTH" 0 24 11, +C4<00000000000000000000000000000011>;
P_0x12f9a2de0 .param/l "MY_ADDR" 0 24 8, C4<000000000000000000000000000110010>;
P_0x12f9a2e20 .param/l "MY_ADDR_LSB" 0 24 10, +C4<00000000000000000000000000011000>;
P_0x12f9a2e60 .param/l "MY_ADDR_MSB" 0 24 9, +C4<00000000000000000000000000100000>;
P_0x12f9a2ea0 .param/l "RSLT_ADDR_WIDTH" 0 24 15, +C4<00000000000000000000000000001000>;
P_0x12f9a2ee0 .param/l "WBS_END_ADDR" 1 24 33, C4<010000>;
P_0x12f9a2f20 .param/l "WBS_START_ADDR" 1 24 32, C4<10>;
L_0x12f9dab40 .functor BUFZ 1, v0x12f9c9190_0, C4<0>, C4<0>, C4<0>;
L_0x12f9da730 .functor BUFZ 1, v0x12f9c9220_0, C4<0>, C4<0>, C4<0>;
L_0x12f9daf90 .functor AND 1, L_0x12f9daef0, v0x12f9c93d0_0, C4<1>, C4<1>;
L_0x12f9c6c00 .functor AND 1, L_0x12f9daf90, v0x12f9c9780_0, C4<1>, C4<1>;
L_0x12f9db2c0 .functor BUFZ 32, v0x12f9b36d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12f9db700 .functor AND 1, L_0x12f9db5e0, L_0x12f9c6c00, C4<1>, C4<1>;
L_0x12f9db7f0 .functor AND 1, L_0x12f9db700, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9dbc30 .functor AND 1, L_0x12f9dbac0, L_0x12f9c6c00, C4<1>, C4<1>;
L_0x12f9dbcf0 .functor AND 1, L_0x12f9dbc30, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9dc0e0 .functor AND 1, L_0x12f9dbfc0, L_0x12f9c6c00, C4<1>, C4<1>;
L_0x12f9dc270 .functor AND 1, L_0x12f9dc0e0, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9dc4e0 .functor AND 1, L_0x12f9dc5f0, L_0x12f9c6c00, C4<1>, C4<1>;
L_0x12f9dc840 .functor AND 1, L_0x12f9dc4e0, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9ddeb0 .functor OR 1, L_0x12f9da730, L_0x12f9dcbd0, C4<0>, C4<0>;
L_0x12f9de7e0 .functor NOT 1, v0x12f9a8f20_0, C4<0>, C4<0>, C4<0>;
L_0x12f9dead0 .functor AND 1, v0x12f9ab2d0_0, L_0x12f9de7e0, C4<1>, C4<1>;
L_0x120041a80 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x12f9b10e0_0 .net/2u *"_ivl_10", 32 0, L_0x120041a80;  1 drivers
v0x12f9b1180_0 .net *"_ivl_105", 13 0, L_0x12f9de4f0;  1 drivers
L_0x120041d98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f9b1220_0 .net *"_ivl_111", 1 0, L_0x120041d98;  1 drivers
v0x12f9b12b0_0 .net *"_ivl_113", 0 0, L_0x12f9de7e0;  1 drivers
v0x12f9b1360_0 .net *"_ivl_118", 13 0, L_0x12f9debd0;  1 drivers
v0x12f9b1450_0 .net *"_ivl_12", 0 0, L_0x12f9daef0;  1 drivers
v0x12f9b14f0_0 .net *"_ivl_14", 0 0, L_0x12f9daf90;  1 drivers
v0x12f9b15a0_0 .net *"_ivl_23", 1 0, L_0x12f9db390;  1 drivers
v0x12f9b1650_0 .net *"_ivl_24", 31 0, L_0x12f9db450;  1 drivers
L_0x120041ac8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9b1760_0 .net *"_ivl_27", 29 0, L_0x120041ac8;  1 drivers
L_0x120041b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9b1810_0 .net/2u *"_ivl_28", 31 0, L_0x120041b10;  1 drivers
v0x12f9b18c0_0 .net *"_ivl_30", 0 0, L_0x12f9db5e0;  1 drivers
v0x12f9b1960_0 .net *"_ivl_32", 0 0, L_0x12f9db700;  1 drivers
v0x12f9b1a10_0 .net *"_ivl_37", 2 0, L_0x12f9db8a0;  1 drivers
v0x12f9b1ac0_0 .net *"_ivl_38", 31 0, L_0x12f9db980;  1 drivers
L_0x120041b58 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9b1b70_0 .net *"_ivl_41", 28 0, L_0x120041b58;  1 drivers
L_0x120041ba0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12f9b1c20_0 .net/2u *"_ivl_42", 31 0, L_0x120041ba0;  1 drivers
v0x12f9b1db0_0 .net *"_ivl_44", 0 0, L_0x12f9dbac0;  1 drivers
v0x12f9b1e40_0 .net *"_ivl_46", 0 0, L_0x12f9dbc30;  1 drivers
v0x12f9b1ee0_0 .net *"_ivl_5", 7 0, L_0x12f9dadb0;  1 drivers
v0x12f9b1f90_0 .net *"_ivl_51", 1 0, L_0x12f9dbda0;  1 drivers
v0x12f9b2040_0 .net *"_ivl_52", 31 0, L_0x12f9dbe40;  1 drivers
L_0x120041be8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9b20f0_0 .net *"_ivl_55", 29 0, L_0x120041be8;  1 drivers
L_0x120041c30 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12f9b21a0_0 .net/2u *"_ivl_56", 31 0, L_0x120041c30;  1 drivers
v0x12f9b2250_0 .net *"_ivl_58", 0 0, L_0x12f9dbfc0;  1 drivers
v0x12f9b22f0_0 .net *"_ivl_6", 32 0, L_0x12f9dae50;  1 drivers
v0x12f9b23a0_0 .net *"_ivl_60", 0 0, L_0x12f9dc0e0;  1 drivers
v0x12f9b2450_0 .net *"_ivl_65", 1 0, L_0x12f9d3ef0;  1 drivers
v0x12f9b2500_0 .net *"_ivl_66", 31 0, L_0x12f9dc550;  1 drivers
L_0x120041c78 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9b25b0_0 .net *"_ivl_69", 29 0, L_0x120041c78;  1 drivers
L_0x120041cc0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12f9b2660_0 .net/2u *"_ivl_70", 31 0, L_0x120041cc0;  1 drivers
v0x12f9b2710_0 .net *"_ivl_72", 0 0, L_0x12f9dc5f0;  1 drivers
v0x12f9b27b0_0 .net *"_ivl_74", 0 0, L_0x12f9dc4e0;  1 drivers
v0x12f9b1cd0_0 .net *"_ivl_83", 5 0, L_0x12f9de0a0;  1 drivers
L_0x120041d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f9b2a40_0 .net *"_ivl_87", 1 0, L_0x120041d08;  1 drivers
L_0x120041a38 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9b2ad0_0 .net *"_ivl_9", 24 0, L_0x120041a38;  1 drivers
v0x12f9b2b70_0 .net *"_ivl_90", 5 0, L_0x12f9de270;  1 drivers
L_0x120041d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f9b2c20_0 .net *"_ivl_94", 1 0, L_0x120041d50;  1 drivers
v0x12f9b2cd0_0 .net *"_ivl_99", 13 0, L_0x12f9de310;  1 drivers
v0x12f9b2d80_0 .net "accum_ovrflow", 0 0, v0x12f9ae0b0_0;  1 drivers
v0x12f9b2e10_0 .net "clk", 0 0, L_0x12f9dab40;  1 drivers
v0x12f9b2ea0_0 .net "cols", 7 0, L_0x12f9dce10;  1 drivers
v0x12f9b2f40_0 .net "data_out_regs", 31 0, v0x12f9a4330_0;  1 drivers
v0x12f9b3020_0 .net "data_out_result", 19 0, v0x12f9b0e40_0;  1 drivers
v0x12f9b30b0_0 .net "done", 0 0, v0x12f9a8f20_0;  1 drivers
v0x12f9b3140_0 .net "en_max_pool", 0 0, L_0x12f9dd500;  1 drivers
v0x12f9b3250_0 .net "img_addr", 7 0, v0x12f9a9430_0;  1 drivers
v0x12f9b32e0_0 .net "img_data", 23 0, v0x12f9a6140_0;  1 drivers
v0x12f9b3370_0 .net "kern_addr", 5 0, v0x12f9a9610_0;  1 drivers
v0x12f9b3400_0 .net "kern_addr_mode", 0 0, L_0x12f9dd380;  1 drivers
v0x12f9b3490_0 .net "kern_cols", 2 0, L_0x12f9dccf0;  1 drivers
v0x12f9b3520_0 .net "kern_data", 23 0, v0x12f9a6b30_0;  1 drivers
v0x12f9b35b0_0 .net "kerns", 2 0, L_0x12f9dcfb0;  1 drivers
v0x12f9b3640_0 .net "mask", 2 0, L_0x12f9dd5a0;  1 drivers
v0x12f9b36d0_0 .var "rdata", 31 0;
v0x12f9b3770_0 .var "ready", 0 0;
v0x12f9b3810_0 .net "reset", 0 0, L_0x12f9da730;  1 drivers
v0x12f9b38e0_0 .net "result_addr", 7 0, v0x12f9a99d0_0;  1 drivers
v0x12f9b3970_0 .net "result_cols", 7 0, L_0x12f9dd170;  1 drivers
v0x12f9b3a00_0 .net "result_data", 19 0, v0x12f9aad60_0;  1 drivers
v0x12f9b3b10_0 .net "result_valid", 0 0, v0x12f9ab2d0_0;  1 drivers
v0x12f9b3c20_0 .net "shift", 3 0, L_0x12f9dd260;  1 drivers
v0x12f9b3d30_0 .net "soft_reset", 0 0, L_0x12f9dcbd0;  1 drivers
v0x12f9b3dc0_0 .net "start", 0 0, L_0x12f9dcb30;  1 drivers
v0x12f9b3e50_0 .net "stride", 7 0, L_0x12f9dd0d0;  1 drivers
v0x12f9b2840_0 .net "valid", 0 0, L_0x12f9c6c00;  1 drivers
v0x12f9b28d0_0 .net "wb_clk_i", 0 0, v0x12f9c9190_0;  alias, 1 drivers
v0x12f9b2960_0 .net "wb_rst_i", 0 0, v0x12f9c9220_0;  alias, 1 drivers
v0x12f9b3ee0_0 .net "wbs_ack_o", 0 0, v0x12f9b3770_0;  alias, 1 drivers
v0x12f9b3f70_0 .net "wbs_adr_i", 31 0, v0x12f9c9340_0;  alias, 1 drivers
v0x12f9b4040_0 .net "wbs_cyc_i", 0 0, v0x12f9c93d0_0;  alias, 1 drivers
v0x12f9b4110_0 .net "wbs_dat_i", 31 0, v0x12f9c9460_0;  alias, 1 drivers
v0x12f9b42a0_0 .net "wbs_dat_o", 31 0, L_0x12f9db2c0;  alias, 1 drivers
v0x12f9b4330_0 .net "wbs_sel_i", 3 0, v0x12f9c8b10_0;  alias, 1 drivers
v0x12f9b43c0_0 .net "wbs_stb_i", 0 0, v0x12f9c9780_0;  alias, 1 drivers
v0x12f9b4450_0 .net "wbs_we_i", 0 0, v0x12f9c9810_0;  alias, 1 drivers
v0x12f9b44e0_0 .net "we_img_ram", 0 0, L_0x12f9dbcf0;  1 drivers
v0x12f9b4570_0 .net "we_kern_ram", 0 0, L_0x12f9dc270;  1 drivers
v0x12f9b4600_0 .net "we_regs", 0 0, L_0x12f9db7f0;  1 drivers
v0x12f9b46d0_0 .net "we_res_ram", 0 0, L_0x12f9dc840;  1 drivers
L_0x12f9dadb0 .part v0x12f9c9340_0, 24, 8;
L_0x12f9dae50 .concat [ 8 25 0 0], L_0x12f9dadb0, L_0x120041a38;
L_0x12f9daef0 .cmp/eq 33, L_0x12f9dae50, L_0x120041a80;
L_0x12f9db390 .part v0x12f9c9340_0, 16, 2;
L_0x12f9db450 .concat [ 2 30 0 0], L_0x12f9db390, L_0x120041ac8;
L_0x12f9db5e0 .cmp/eq 32, L_0x12f9db450, L_0x120041b10;
L_0x12f9db8a0 .part v0x12f9c9340_0, 16, 3;
L_0x12f9db980 .concat [ 3 29 0 0], L_0x12f9db8a0, L_0x120041b58;
L_0x12f9dbac0 .cmp/eq 32, L_0x12f9db980, L_0x120041ba0;
L_0x12f9dbda0 .part v0x12f9c9340_0, 16, 2;
L_0x12f9dbe40 .concat [ 2 30 0 0], L_0x12f9dbda0, L_0x120041be8;
L_0x12f9dbfc0 .cmp/eq 32, L_0x12f9dbe40, L_0x120041c30;
L_0x12f9d3ef0 .part v0x12f9c9340_0, 16, 2;
L_0x12f9dc550 .concat [ 2 30 0 0], L_0x12f9d3ef0, L_0x120041c78;
L_0x12f9dc5f0 .cmp/eq 32, L_0x12f9dc550, L_0x120041cc0;
L_0x12f9dd730 .part v0x12f9c9340_0, 2, 2;
L_0x12f9de0a0 .part L_0x12f9dd0d0, 0, 6;
L_0x12f9de1d0 .concat [ 6 2 0 0], L_0x12f9de0a0, L_0x120041d08;
L_0x12f9de270 .part L_0x12f9dd170, 0, 6;
L_0x12f9de3b0 .concat [ 6 2 0 0], L_0x12f9de270, L_0x120041d50;
L_0x12f9de450 .part v0x12f9c9460_0, 0, 24;
L_0x12f9de310 .part v0x12f9c9340_0, 2, 14;
L_0x12f9de5a0 .part L_0x12f9de310, 0, 8;
L_0x12f9de740 .part v0x12f9c9460_0, 0, 24;
L_0x12f9de4f0 .part v0x12f9c9340_0, 2, 14;
L_0x12f9de8b0 .part L_0x12f9de4f0, 0, 8;
L_0x12f9de950 .concat [ 6 2 0 0], v0x12f9a9610_0, L_0x120041d98;
L_0x12f9debd0 .part v0x12f9c9340_0, 2, 14;
L_0x12f9d7060 .part L_0x12f9debd0, 0, 8;
S_0x12f9a34a0 .scope module, "cfg_regs_inst" "regs" 24 100, 25 3 0, S_0x12f9a2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x12f9a3660 .param/l "DWIDTH" 0 25 5, +C4<00000000000000000000000000100000>;
v0x12f9a4950_0 .net *"_ivl_6", 29 0, L_0x12f9dc8b0;  1 drivers
v0x12f9a4a10_0 .net "accum_ovrflow", 0 0, v0x12f9ae0b0_0;  alias, 1 drivers
v0x12f9a4ab0_0 .net "addr", 1 0, L_0x12f9dd730;  1 drivers
v0x12f9a4b40_0 .net "clk", 0 0, L_0x12f9dab40;  alias, 1 drivers
v0x12f9a4bd0_0 .net "cols", 7 0, L_0x12f9dce10;  alias, 1 drivers
v0x12f9a4ca0_0 .net "data_in", 31 0, v0x12f9c9460_0;  alias, 1 drivers
v0x12f9a4d30_0 .net "data_out", 31 0, v0x12f9a4330_0;  alias, 1 drivers
v0x12f9a4dd0_0 .net "done", 0 0, v0x12f9a8f20_0;  alias, 1 drivers
v0x12f9a4e60_0 .net "en_max_pool", 0 0, L_0x12f9dd500;  alias, 1 drivers
v0x12f9a4f80_0 .net "kern_addr_mode", 0 0, L_0x12f9dd380;  alias, 1 drivers
v0x12f9a5020_0 .net "kern_cols", 2 0, L_0x12f9dccf0;  alias, 1 drivers
v0x12f9a50d0_0 .net "kerns", 2 0, L_0x12f9dcfb0;  alias, 1 drivers
v0x12f9a5180_0 .net "mask", 2 0, L_0x12f9dd5a0;  alias, 1 drivers
v0x12f9a5230 .array "regs", 4 0;
v0x12f9a5230_0 .net v0x12f9a5230 0, 31 0, v0x12f9a4000_0; 1 drivers
v0x12f9a5230_1 .net v0x12f9a5230 1, 31 0, v0x12f9a4090_0; 1 drivers
v0x12f9a5230_2 .net v0x12f9a5230 2, 31 0, v0x12f9a4120_0; 1 drivers
v0x12f9a5230_3 .net v0x12f9a5230 3, 31 0, v0x12f9a41f0_0; 1 drivers
o0x1200150c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12f9a5230_4 .net v0x12f9a5230 4, 31 0, o0x1200150c0; 0 drivers
v0x12f9a53a0_0 .net "reset", 0 0, L_0x12f9da730;  alias, 1 drivers
v0x12f9a5430_0 .net "result_cols", 7 0, L_0x12f9dd170;  alias, 1 drivers
v0x12f9a54c0_0 .net "shift", 3 0, L_0x12f9dd260;  alias, 1 drivers
v0x12f9a5650_0 .net "soft_reset", 0 0, L_0x12f9dcbd0;  alias, 1 drivers
v0x12f9a56e0_0 .net "start", 0 0, L_0x12f9dcb30;  alias, 1 drivers
v0x12f9a5780_0 .net "stride", 7 0, L_0x12f9dd0d0;  alias, 1 drivers
v0x12f9a5830_0 .net "wr_en", 0 0, L_0x12f9db7f0;  alias, 1 drivers
L_0x12f9dc8b0 .part v0x12f9a4000_0, 2, 30;
L_0x12f9dc990 .concat [ 1 1 30 0], v0x12f9a8f20_0, v0x12f9ae0b0_0, L_0x12f9dc8b0;
L_0x12f9dcb30 .part v0x12f9a4000_0, 2, 1;
L_0x12f9dcbd0 .part v0x12f9a4000_0, 3, 1;
L_0x12f9dccf0 .part v0x12f9a4090_0, 0, 3;
L_0x12f9dce10 .part v0x12f9a4090_0, 8, 8;
L_0x12f9dcfb0 .part v0x12f9a4090_0, 16, 3;
L_0x12f9dd0d0 .part v0x12f9a4090_0, 24, 8;
L_0x12f9dd170 .part v0x12f9a4120_0, 0, 8;
L_0x12f9dd260 .part v0x12f9a4120_0, 8, 4;
L_0x12f9dd380 .part v0x12f9a4120_0, 16, 1;
L_0x12f9dd500 .part v0x12f9a4120_0, 17, 1;
L_0x12f9dd5a0 .part v0x12f9a4120_0, 18, 3;
S_0x12f9a39d0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 25 45, 26 1 0, S_0x12f9a34a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x12f9a3b90 .param/l "DWIDTH" 0 26 3, +C4<00000000000000000000000000100000>;
v0x12f9a3ea0_0 .net "addr", 1 0, L_0x12f9dd730;  alias, 1 drivers
v0x12f9a3f60_0 .net "clk", 0 0, L_0x12f9dab40;  alias, 1 drivers
v0x12f9a4000_0 .var "ctrl0", 31 0;
v0x12f9a4090_0 .var "ctrl1", 31 0;
v0x12f9a4120_0 .var "ctrl2", 31 0;
v0x12f9a41f0_0 .var "ctrl3", 31 0;
v0x12f9a4290_0 .net "data_in", 31 0, v0x12f9c9460_0;  alias, 1 drivers
v0x12f9a4330_0 .var "data_out", 31 0;
v0x12f9a43e0_0 .net "reset", 0 0, L_0x12f9da730;  alias, 1 drivers
v0x12f9a44f0_0 .net "status0", 31 0, L_0x12f9dc990;  1 drivers
v0x12f9a4590_0 .net "status1", 31 0, v0x12f9a4090_0;  alias, 1 drivers
v0x12f9a4650_0 .net "status2", 31 0, v0x12f9a4120_0;  alias, 1 drivers
v0x12f9a46e0_0 .net "status3", 31 0, v0x12f9a41f0_0;  alias, 1 drivers
v0x12f9a4770_0 .net "wr_en", 0 0, L_0x12f9db7f0;  alias, 1 drivers
E_0x12f9a3dd0/0 .event anyedge, v0x12f9a3ea0_0, v0x12f9a44f0_0, v0x12f9a4090_0, v0x12f9a4120_0;
E_0x12f9a3dd0/1 .event anyedge, v0x12f9a41f0_0;
E_0x12f9a3dd0 .event/or E_0x12f9a3dd0/0, E_0x12f9a3dd0/1;
E_0x12f9a3e50 .event posedge, v0x12f9a3f60_0;
S_0x12f9a5a20 .scope module, "img_dffram" "dffram" 24 162, 27 1 0, S_0x12f9a2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x12f9a3760 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x12f9a37a0 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x12f9a5e00_0 .net "adr_r", 7 0, v0x12f9a9430_0;  alias, 1 drivers
v0x12f9a5eb0_0 .net "adr_w", 7 0, L_0x12f9de5a0;  1 drivers
v0x12f9a5f50_0 .net "clk", 0 0, L_0x12f9dab40;  alias, 1 drivers
v0x12f9a5fe0_0 .net "dat_i", 23 0, L_0x12f9de450;  1 drivers
v0x12f9a6070_0 .var "dat_o", 23 0;
v0x12f9a6140_0 .var "dat_o2", 23 0;
v0x12f9a61f0 .array "r", 255 0, 23 0;
v0x12f9a6290_0 .net "we", 0 0, L_0x12f9dbcf0;  alias, 1 drivers
S_0x12f9a63e0 .scope module, "kerns_dffram" "dffram" 24 178, 27 1 0, S_0x12f9a2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x12f9a65a0 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x12f9a65e0 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x12f9a6810_0 .net "adr_r", 7 0, L_0x12f9de950;  1 drivers
v0x12f9a68c0_0 .net "adr_w", 7 0, L_0x12f9de8b0;  1 drivers
v0x12f9a6960_0 .net "clk", 0 0, L_0x12f9dab40;  alias, 1 drivers
v0x12f9a69f0_0 .net "dat_i", 23 0, L_0x12f9de740;  1 drivers
v0x12f9a6a80_0 .var "dat_o", 23 0;
v0x12f9a6b30_0 .var "dat_o2", 23 0;
v0x12f9a6be0 .array "r", 255 0, 23 0;
v0x12f9a6c80_0 .net "we", 0 0, L_0x12f9dc270;  alias, 1 drivers
S_0x12f9a6dd0 .scope module, "ren_conv_inst" "ren_conv" 24 132, 28 4 0, S_0x12f9a2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x12f9a6f90 .param/l "COL_WIDTH" 0 28 7, +C4<00000000000000000000000000001000>;
P_0x12f9a6fd0 .param/l "IMG_ADDR_WIDTH" 0 28 9, +C4<00000000000000000000000000001000>;
P_0x12f9a7010 .param/l "IMG_DWIDTH" 0 28 12, +C4<00000000000000000000000000011000>;
P_0x12f9a7050 .param/l "KERN_CNT_WIDTH" 0 28 8, +C4<00000000000000000000000000000011>;
P_0x12f9a7090 .param/l "KERN_COL_WIDTH" 0 28 6, +C4<00000000000000000000000000000011>;
P_0x12f9a70d0 .param/l "KERN_DWIDTH" 0 28 13, +C4<00000000000000000000000000011000>;
P_0x12f9a7110 .param/l "RESULT_DWIDTH" 0 28 14, +C4<00000000000000000000000000010100>;
P_0x12f9a7150 .param/l "RSLT_ADDR_WIDTH" 0 28 10, +C4<00000000000000000000000000001000>;
P_0x12f9a7190 .param/l "SHFT_WIDTH" 0 28 11, +C4<00000000000000000000000000000100>;
v0x12f9af500_0 .net "accum_ovrflow", 0 0, v0x12f9ae0b0_0;  alias, 1 drivers
v0x12f9af5e0_0 .net "clk", 0 0, L_0x12f9dab40;  alias, 1 drivers
v0x12f9af670_0 .net "clr_col_cnt", 0 0, v0x12f9a88b0_0;  1 drivers
v0x12f9af700_0 .net "clr_k_col_cnt", 0 0, v0x12f9a8a80_0;  1 drivers
v0x12f9af790_0 .net "cols", 7 0, L_0x12f9dce10;  alias, 1 drivers
v0x12f9af860_0 .net "done", 0 0, v0x12f9a8f20_0;  alias, 1 drivers
v0x12f9af930_0 .net "en_max_pool", 0 0, L_0x12f9dd500;  alias, 1 drivers
v0x12f9af9c0_0 .net "img_addr", 7 0, v0x12f9a9430_0;  alias, 1 drivers
v0x12f9afa90_0 .net "img_data", 23 0, v0x12f9a6140_0;  alias, 1 drivers
v0x12f9afba0_0 .net "kern_addr", 5 0, v0x12f9a9610_0;  alias, 1 drivers
v0x12f9afc30_0 .net "kern_addr_mode", 0 0, L_0x12f9dd380;  alias, 1 drivers
v0x12f9afd00_0 .net "kern_cols", 2 0, L_0x12f9dccf0;  alias, 1 drivers
v0x12f9afdd0_0 .net "kern_data", 23 0, v0x12f9a6b30_0;  alias, 1 drivers
v0x12f9afea0_0 .net "kerns", 2 0, L_0x12f9dcfb0;  alias, 1 drivers
v0x12f9aff70_0 .net "mask", 2 0, L_0x12f9dd5a0;  alias, 1 drivers
v0x12f9b0000_0 .net "reset", 0 0, L_0x12f9ddeb0;  1 drivers
v0x12f9b0090_0 .net "result_addr", 7 0, v0x12f9a99d0_0;  alias, 1 drivers
v0x12f9b0220_0 .net "result_cols", 7 0, L_0x12f9de3b0;  1 drivers
v0x12f9b02b0_0 .net "result_data", 19 0, v0x12f9aad60_0;  alias, 1 drivers
v0x12f9b0340_0 .net "result_valid", 0 0, v0x12f9ab2d0_0;  alias, 1 drivers
v0x12f9b03d0_0 .net "shift", 3 0, L_0x12f9dd260;  alias, 1 drivers
v0x12f9b0460_0 .net "start", 0 0, L_0x12f9dcb30;  alias, 1 drivers
v0x12f9b0570_0 .net "stride", 7 0, L_0x12f9de1d0;  1 drivers
S_0x12f9a7800 .scope module, "agu_inst" "agu" 28 59, 29 3 0, S_0x12f9a6dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x12f9a79d0 .param/l "COL_WIDTH" 0 29 6, +C4<00000000000000000000000000001000>;
P_0x12f9a7a10 .param/l "IMG_ADDR_WIDTH" 0 29 8, +C4<00000000000000000000000000001000>;
P_0x12f9a7a50 .param/l "KERN_CNT_WIDTH" 0 29 7, +C4<00000000000000000000000000000011>;
P_0x12f9a7a90 .param/l "KERN_COL_WIDTH" 0 29 5, +C4<00000000000000000000000000000011>;
P_0x12f9a7ad0 .param/l "RSLT_ADDR_WIDTH" 0 29 9, +C4<00000000000000000000000000001000>;
v0x12f9a8810_0 .net "clk", 0 0, L_0x12f9dab40;  alias, 1 drivers
v0x12f9a88b0_0 .var "clr_col_cnt", 0 0;
v0x12f9a8950_0 .var "clr_img_addr", 0 0;
v0x12f9a89e0_0 .var "clr_img_st", 0 0;
v0x12f9a8a80_0 .var "clr_k_col_cnt", 0 0;
v0x12f9a8b60_0 .var "clr_kerns_cnt", 0 0;
v0x12f9a8bf0_0 .net "clr_kerns_cnt_d", 7 0, v0x12f9a85f0_0;  1 drivers
v0x12f9a8ca0_0 .var "clr_result_addr", 0 0;
v0x12f9a8d30_0 .var "col_cnt", 7 0;
v0x12f9a8e60_0 .net "cols", 7 0, L_0x12f9dce10;  alias, 1 drivers
v0x12f9a8f20_0 .var "done", 0 0;
v0x12f9a8fb0_0 .var "en_col_cnt", 0 0;
v0x12f9a9040_0 .var "en_img_addr", 0 0;
v0x12f9a90d0_0 .var "en_img_st", 0 0;
v0x12f9a9160_0 .var "en_k_col_cnt", 0 0;
v0x12f9a91f0_0 .var "en_kerns_cnt", 0 0;
v0x12f9a9290_0 .net "en_result_addr", 0 0, v0x12f9ab2d0_0;  alias, 1 drivers
v0x12f9a9430_0 .var "img_addr", 7 0;
v0x12f9a94f0_0 .var "img_st", 7 0;
v0x12f9a9580_0 .var "k_col_cnt", 2 0;
v0x12f9a9610_0 .var "kern_addr", 5 0;
v0x12f9a96a0_0 .net "kern_addr_mode", 0 0, L_0x12f9dd380;  alias, 1 drivers
v0x12f9a9730_0 .net "kern_cols", 2 0, L_0x12f9dccf0;  alias, 1 drivers
v0x12f9a97e0_0 .net "kerns", 2 0, L_0x12f9dcfb0;  alias, 1 drivers
v0x12f9a9890_0 .var "kerns_cnt", 2 0;
v0x12f9a9920_0 .net "reset", 0 0, L_0x12f9ddeb0;  alias, 1 drivers
v0x12f9a99d0_0 .var "result_addr", 7 0;
v0x12f9a9a70_0 .net "result_cols", 7 0, L_0x12f9de3b0;  alias, 1 drivers
v0x12f9a9b20_0 .net "start", 0 0, L_0x12f9dcb30;  alias, 1 drivers
v0x12f9a9bd0_0 .var "start_d", 0 0;
v0x12f9a9c60_0 .var "start_pedge", 0 0;
v0x12f9a9d00_0 .net "stride", 7 0, L_0x12f9de1d0;  alias, 1 drivers
E_0x12f9a7e70 .event anyedge, v0x12f9a99d0_0, v0x12f9a9a70_0, v0x12f9a9290_0;
E_0x12f9a7ee0 .event anyedge, v0x12f9a56e0_0, v0x12f9a9bd0_0;
E_0x12f9a7f30 .event anyedge, v0x12f9a4f80_0, v0x12f9a9890_0, v0x12f9a9580_0;
E_0x12f9a7fb0 .event anyedge, v0x12f9a56e0_0;
E_0x12f9a7ff0 .event anyedge, v0x12f9a8a80_0;
E_0x12f9a8070 .event anyedge, v0x12f9a88b0_0;
E_0x12f9a80c0 .event anyedge, v0x12f9a9890_0, v0x12f9a50d0_0, v0x12f9a91f0_0;
E_0x12f9a8140 .event anyedge, v0x12f9a8d30_0, v0x12f9a4bd0_0, v0x12f9a8fb0_0;
E_0x12f9a81a0 .event anyedge, v0x12f9a9580_0, v0x12f9a5020_0, v0x12f9a56e0_0;
S_0x12f9a8230 .scope module, "ser_shift_done" "serial_shift" 29 126, 30 1 0, S_0x12f9a7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12f9a8100 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x12f9a8550_0 .net "clk", 0 0, L_0x12f9dab40;  alias, 1 drivers
v0x12f9a85f0_0 .var "par_out", 7 0;
v0x12f9a8690_0 .net "reset", 0 0, L_0x12f9ddeb0;  alias, 1 drivers
v0x12f9a8720_0 .net "ser_in", 0 0, v0x12f9a8b60_0;  1 drivers
S_0x12f9a9f30 .scope module, "datapath_inst" "datapath" 28 87, 31 6 0, S_0x12f9a6dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x12f9aa100 .param/l "CLR_DLY" 1 31 168, +C4<00000000000000000000000000000010>;
P_0x12f9aa140 .param/l "CLR_DLY_WIDTH" 1 31 169, +C4<00000000000000000000000000000011>;
P_0x12f9aa180 .param/l "DLY_WIDTH" 1 31 152, +C4<00000000000000000000000000010000>;
P_0x12f9aa1c0 .param/l "IMG_DWIDTH" 0 31 8, +C4<00000000000000000000000000011000>;
P_0x12f9aa200 .param/l "KERN_DWIDTH" 0 31 9, +C4<00000000000000000000000000011000>;
P_0x12f9aa240 .param/l "RESULT_DWIDTH" 0 31 10, +C4<00000000000000000000000000010100>;
P_0x12f9aa280 .param/l "SHFT_WIDTH" 0 31 11, +C4<00000000000000000000000000000100>;
L_0x12f9ddd30 .functor OR 1, L_0x12f9ddeb0, L_0x12f9ddc90, C4<0>, C4<0>;
L_0x12f9dde40 .functor AND 1, v0x12f9ae510_0, L_0x12f9ddda0, C4<1>, C4<1>;
v0x12f9adf50_0 .net *"_ivl_13", 0 0, L_0x12f9ddc90;  1 drivers
v0x12f9ae010_0 .net *"_ivl_17", 0 0, L_0x12f9ddda0;  1 drivers
v0x12f9ae0b0_0 .var "accum_ovrflow", 0 0;
v0x12f9ae180_0 .net "clk", 0 0, L_0x12f9dab40;  alias, 1 drivers
v0x12f9ae210_0 .net "clr_col_cnt", 0 0, v0x12f9a88b0_0;  alias, 1 drivers
v0x12f9ae320_0 .net "clr_col_cnt_d", 7 0, v0x12f9aca60_0;  1 drivers
v0x12f9ae3b0_0 .net "clr_k_col_cnt", 0 0, v0x12f9a8a80_0;  alias, 1 drivers
v0x12f9ae480_0 .net "clr_k_col_cnt_d", 2 0, v0x12f9ad130_0;  1 drivers
v0x12f9ae510_0 .var "clr_mult_accum", 0 0;
v0x12f9ae620_0 .net "en_max_pool", 0 0, L_0x12f9dd500;  alias, 1 drivers
v0x12f9ae6b0_0 .net "img_data", 23 0, v0x12f9a6140_0;  alias, 1 drivers
v0x12f9ae740_0 .net "kern_data", 23 0, v0x12f9a6b30_0;  alias, 1 drivers
v0x12f9ae7d0_0 .net "mask", 2 0, L_0x12f9dd5a0;  alias, 1 drivers
v0x12f9ae880_0 .var "mult_accum", 19 0;
v0x12f9ae930_0 .var "mult_accum_mux", 20 0;
v0x12f9ae9c0_0 .var "mult_accum_r", 20 0;
v0x12f9aea70_0 .net "mult_out0", 15 0, v0x12f9ab950_0;  1 drivers
v0x12f9aec30_0 .var "mult_out0_r", 15 0;
v0x12f9aecc0_0 .net "mult_out1", 15 0, v0x12f9abf90_0;  1 drivers
v0x12f9aed50_0 .var "mult_out1_r", 15 0;
v0x12f9aede0_0 .net "mult_out2", 15 0, v0x12f9ac5c0_0;  1 drivers
v0x12f9aee70_0 .var "mult_out2_r", 15 0;
v0x12f9aef10_0 .net "reset", 0 0, L_0x12f9ddeb0;  alias, 1 drivers
v0x12f9aefa0_0 .net "result_data", 19 0, v0x12f9aad60_0;  alias, 1 drivers
v0x12f9af060_0 .net "result_valid", 0 0, v0x12f9ab2d0_0;  alias, 1 drivers
v0x12f9af130_0 .net "shift", 3 0, L_0x12f9dd260;  alias, 1 drivers
v0x12f9af200_0 .net "shift_out", 19 0, v0x12f9ade10_0;  1 drivers
v0x12f9af2d0_0 .net "start", 0 0, L_0x12f9dcb30;  alias, 1 drivers
v0x12f9af360_0 .net "start_d", 15 0, v0x12f9ad660_0;  1 drivers
E_0x12f9aa710 .event anyedge, v0x12f9ad130_0, v0x12f9ad660_0;
E_0x12f9aa760 .event anyedge, v0x12f9ae9c0_0;
E_0x12f9aa7b0 .event anyedge, v0x12f9ae510_0, v0x12f9ae9c0_0;
L_0x12f9dd7d0 .part v0x12f9a6140_0, 0, 8;
L_0x12f9dd8f0 .part v0x12f9a6b30_0, 0, 8;
L_0x12f9dda10 .part v0x12f9a6140_0, 8, 8;
L_0x12f9ddab0 .part v0x12f9a6b30_0, 8, 8;
L_0x12f9ddb50 .part v0x12f9a6140_0, 16, 8;
L_0x12f9ddbf0 .part v0x12f9a6b30_0, 16, 8;
L_0x12f9ddc90 .part v0x12f9aca60_0, 3, 1;
L_0x12f9ddda0 .part v0x12f9ad660_0, 2, 1;
S_0x12f9aa810 .scope module, "max_pool_inst" "max_pool" 31 141, 32 1 0, S_0x12f9a9f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x12f9aa980 .param/l "DWIDTH" 0 32 3, +C4<00000000000000000000000000010100>;
v0x12f9aac20_0 .net "clk", 0 0, L_0x12f9dab40;  alias, 1 drivers
v0x12f9aacc0_0 .net "data_in", 19 0, v0x12f9ade10_0;  alias, 1 drivers
v0x12f9aad60_0 .var "data_out", 19 0;
v0x12f9aadf0_0 .var "data_r", 19 0;
v0x12f9aae80_0 .net "en_maxpool", 0 0, L_0x12f9dd500;  alias, 1 drivers
v0x12f9aaf50_0 .var "max_pool_out", 19 0;
v0x12f9aafe0_0 .var "max_pool_valid", 0 0;
v0x12f9ab070_0 .net "reset", 0 0, L_0x12f9ddd30;  1 drivers
v0x12f9ab110_0 .var "toggle", 0 0;
v0x12f9ab230_0 .net "valid_in", 0 0, L_0x12f9dde40;  1 drivers
v0x12f9ab2d0_0 .var "valid_out", 0 0;
E_0x12f9aab70 .event anyedge, v0x12f9ab110_0, v0x12f9ab230_0;
E_0x12f9aabd0 .event anyedge, v0x12f9aadf0_0, v0x12f9aacc0_0;
S_0x12f9ab3e0 .scope module, "mult_inst0" "mult" 31 58, 33 1 0, S_0x12f9a9f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12f9ab5b0 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x12f9ab5f0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x12f9ab7f0_0 .net "a", 7 0, L_0x12f9dd7d0;  1 drivers
v0x12f9ab8b0_0 .net "b", 7 0, L_0x12f9dd8f0;  1 drivers
v0x12f9ab950_0 .var "out", 15 0;
E_0x12f9ab7a0 .event anyedge, v0x12f9ab7f0_0, v0x12f9ab8b0_0;
S_0x12f9ab9f0 .scope module, "mult_inst1" "mult" 31 70, 33 1 0, S_0x12f9a9f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12f9abbb0 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x12f9abbf0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x12f9abe30_0 .net "a", 7 0, L_0x12f9dda10;  1 drivers
v0x12f9abef0_0 .net "b", 7 0, L_0x12f9ddab0;  1 drivers
v0x12f9abf90_0 .var "out", 15 0;
E_0x12f9abde0 .event anyedge, v0x12f9abe30_0, v0x12f9abef0_0;
S_0x12f9ac030 .scope module, "mult_inst2" "mult" 31 82, 33 1 0, S_0x12f9a9f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12f9ac1f0 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x12f9ac230 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x12f9ac460_0 .net "a", 7 0, L_0x12f9ddb50;  1 drivers
v0x12f9ac520_0 .net "b", 7 0, L_0x12f9ddbf0;  1 drivers
v0x12f9ac5c0_0 .var "out", 15 0;
E_0x12f9ac400 .event anyedge, v0x12f9ac460_0, v0x12f9ac520_0;
S_0x12f9ac660 .scope module, "ser_shift_clr_col" "serial_shift" 31 192, 30 1 0, S_0x12f9a9f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12f9ac860 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x12f9ac9c0_0 .net "clk", 0 0, L_0x12f9dab40;  alias, 1 drivers
v0x12f9aca60_0 .var "par_out", 7 0;
v0x12f9acb00_0 .net "reset", 0 0, L_0x12f9ddeb0;  alias, 1 drivers
v0x12f9acb90_0 .net "ser_in", 0 0, v0x12f9a88b0_0;  alias, 1 drivers
S_0x12f9acc50 .scope module, "ser_shift_clr_k_col" "serial_shift" 31 176, 30 1 0, S_0x12f9a9f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x12f9ace10 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000000011>;
v0x12f9acf90_0 .net "clk", 0 0, L_0x12f9dab40;  alias, 1 drivers
v0x12f9ad130_0 .var "par_out", 2 0;
v0x12f9ad1c0_0 .net "reset", 0 0, L_0x12f9ddeb0;  alias, 1 drivers
v0x12f9ad250_0 .net "ser_in", 0 0, v0x12f9a8a80_0;  alias, 1 drivers
S_0x12f9ad2e0 .scope module, "ser_shift_start" "serial_shift" 31 159, 30 1 0, S_0x12f9a9f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x12f9ad450 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000010000>;
v0x12f9ad5d0_0 .net "clk", 0 0, L_0x12f9dab40;  alias, 1 drivers
v0x12f9ad660_0 .var "par_out", 15 0;
v0x12f9ad700_0 .net "reset", 0 0, L_0x12f9ddeb0;  alias, 1 drivers
v0x12f9ad810_0 .net "ser_in", 0 0, L_0x12f9dcb30;  alias, 1 drivers
S_0x12f9ad8a0 .scope module, "shifter_inst" "shifter" 31 129, 34 1 0, S_0x12f9a9f30;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x12f9ada60 .param/l "IN_WIDTH" 0 34 3, +C4<00000000000000000000000000010100>;
P_0x12f9adaa0 .param/l "OUT_WIDTH" 0 34 5, +C4<00000000000000000000000000010100>;
P_0x12f9adae0 .param/l "SHFT_WIDTH" 0 34 4, +C4<00000000000000000000000000000100>;
v0x12f9add50_0 .net "in", 19 0, v0x12f9ae880_0;  1 drivers
v0x12f9ade10_0 .var "out", 19 0;
v0x12f9adeb0_0 .net "shift", 3 0, L_0x12f9dd260;  alias, 1 drivers
E_0x12f9adcf0 .event anyedge, v0x12f9a54c0_0, v0x12f9add50_0;
S_0x12f9b0730 .scope module, "results_dffram" "dffram" 24 194, 27 1 0, S_0x12f9a2b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x12f9a7550 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x12f9a7590 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000010100>;
v0x12f9b0b20_0 .net "adr_r", 7 0, L_0x12f9d7060;  1 drivers
v0x12f9b0bd0_0 .net "adr_w", 7 0, v0x12f9a99d0_0;  alias, 1 drivers
v0x12f9b0c70_0 .net "clk", 0 0, L_0x12f9dab40;  alias, 1 drivers
v0x12f9b0d00_0 .net "dat_i", 19 0, v0x12f9aad60_0;  alias, 1 drivers
v0x12f9b0d90_0 .var "dat_o", 19 0;
v0x12f9b0e40_0 .var "dat_o2", 19 0;
v0x12f9b0ef0 .array "r", 255 0, 19 0;
v0x12f9b0f90_0 .net "we", 0 0, L_0x12f9dead0;  1 drivers
S_0x12f9b4800 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 23 145, 24 6 0, S_0x12f97ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x12f9b4970 .param/l "COL_WIDTH" 0 24 12, +C4<00000000000000000000000000001000>;
P_0x12f9b49b0 .param/l "IMG_ADDR_WIDTH" 0 24 14, +C4<00000000000000000000000000001000>;
P_0x12f9b49f0 .param/l "KERN_CNT_WIDTH" 0 24 13, +C4<00000000000000000000000000000011>;
P_0x12f9b4a30 .param/l "KERN_COL_WIDTH" 0 24 11, +C4<00000000000000000000000000000011>;
P_0x12f9b4a70 .param/l "MY_ADDR" 0 24 8, C4<000000000000000000000000000110011>;
P_0x12f9b4ab0 .param/l "MY_ADDR_LSB" 0 24 10, +C4<00000000000000000000000000011000>;
P_0x12f9b4af0 .param/l "MY_ADDR_MSB" 0 24 9, +C4<00000000000000000000000000100000>;
P_0x12f9b4b30 .param/l "RSLT_ADDR_WIDTH" 0 24 15, +C4<00000000000000000000000000001000>;
P_0x12f9b4b70 .param/l "WBS_END_ADDR" 1 24 33, C4<010000>;
P_0x12f9b4bb0 .param/l "WBS_START_ADDR" 1 24 32, C4<10>;
L_0x12f9d71f0 .functor BUFZ 1, v0x12f9c9190_0, C4<0>, C4<0>, C4<0>;
L_0x12f9dec70 .functor BUFZ 1, v0x12f9c9220_0, C4<0>, C4<0>, C4<0>;
L_0x12f9def20 .functor AND 1, L_0x12f9dee00, v0x12f9c93d0_0, C4<1>, C4<1>;
L_0x12f9deff0 .functor AND 1, L_0x12f9def20, v0x12f9c9780_0, C4<1>, C4<1>;
L_0x12f9df0e0 .functor BUFZ 32, v0x12f9c5350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12f9df580 .functor AND 1, L_0x12f9df460, L_0x12f9deff0, C4<1>, C4<1>;
L_0x12f9df6b0 .functor AND 1, L_0x12f9df580, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9dfad0 .functor AND 1, L_0x12f9df960, L_0x12f9deff0, C4<1>, C4<1>;
L_0x12f9dfb90 .functor AND 1, L_0x12f9dfad0, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9dff80 .functor AND 1, L_0x12f9dfe60, L_0x12f9deff0, C4<1>, C4<1>;
L_0x12f9e0110 .functor AND 1, L_0x12f9dff80, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9e0220 .functor AND 1, L_0x12f9e0370, L_0x12f9deff0, C4<1>, C4<1>;
L_0x12f9e05c0 .functor AND 1, L_0x12f9e0220, v0x12f9c9810_0, C4<1>, C4<1>;
L_0x12f9e1c50 .functor OR 1, L_0x12f9dec70, L_0x12f9e0970, C4<0>, C4<0>;
L_0x12f9e2580 .functor NOT 1, v0x12f9baba0_0, C4<0>, C4<0>, C4<0>;
L_0x12f9e2870 .functor AND 1, v0x12f9bcf50_0, L_0x12f9e2580, C4<1>, C4<1>;
L_0x120041e28 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x12f9c2d60_0 .net/2u *"_ivl_10", 32 0, L_0x120041e28;  1 drivers
v0x12f9c2e00_0 .net *"_ivl_105", 13 0, L_0x12f9e2290;  1 drivers
L_0x120042140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f9c2ea0_0 .net *"_ivl_111", 1 0, L_0x120042140;  1 drivers
v0x12f9c2f30_0 .net *"_ivl_113", 0 0, L_0x12f9e2580;  1 drivers
v0x12f9c2fe0_0 .net *"_ivl_118", 13 0, L_0x12f9e2970;  1 drivers
v0x12f9c30d0_0 .net *"_ivl_12", 0 0, L_0x12f9dee00;  1 drivers
v0x12f9c3170_0 .net *"_ivl_14", 0 0, L_0x12f9def20;  1 drivers
v0x12f9c3220_0 .net *"_ivl_23", 1 0, L_0x12f9df230;  1 drivers
v0x12f9c32d0_0 .net *"_ivl_24", 31 0, L_0x12f9df2d0;  1 drivers
L_0x120041e70 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9c33e0_0 .net *"_ivl_27", 29 0, L_0x120041e70;  1 drivers
L_0x120041eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9c3490_0 .net/2u *"_ivl_28", 31 0, L_0x120041eb8;  1 drivers
v0x12f9c3540_0 .net *"_ivl_30", 0 0, L_0x12f9df460;  1 drivers
v0x12f9c35e0_0 .net *"_ivl_32", 0 0, L_0x12f9df580;  1 drivers
v0x12f9c3690_0 .net *"_ivl_37", 2 0, L_0x12f9df760;  1 drivers
v0x12f9c3740_0 .net *"_ivl_38", 31 0, L_0x12f9df840;  1 drivers
L_0x120041f00 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9c37f0_0 .net *"_ivl_41", 28 0, L_0x120041f00;  1 drivers
L_0x120041f48 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12f9c38a0_0 .net/2u *"_ivl_42", 31 0, L_0x120041f48;  1 drivers
v0x12f9c3a30_0 .net *"_ivl_44", 0 0, L_0x12f9df960;  1 drivers
v0x12f9c3ac0_0 .net *"_ivl_46", 0 0, L_0x12f9dfad0;  1 drivers
v0x12f9c3b60_0 .net *"_ivl_5", 7 0, L_0x12f9dece0;  1 drivers
v0x12f9c3c10_0 .net *"_ivl_51", 1 0, L_0x12f9dfc40;  1 drivers
v0x12f9c3cc0_0 .net *"_ivl_52", 31 0, L_0x12f9dfce0;  1 drivers
L_0x120041f90 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9c3d70_0 .net *"_ivl_55", 29 0, L_0x120041f90;  1 drivers
L_0x120041fd8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12f9c3e20_0 .net/2u *"_ivl_56", 31 0, L_0x120041fd8;  1 drivers
v0x12f9c3ed0_0 .net *"_ivl_58", 0 0, L_0x12f9dfe60;  1 drivers
v0x12f9c3f70_0 .net *"_ivl_6", 32 0, L_0x12f9de9f0;  1 drivers
v0x12f9c4020_0 .net *"_ivl_60", 0 0, L_0x12f9dff80;  1 drivers
v0x12f9c40d0_0 .net *"_ivl_65", 1 0, L_0x12f9e0180;  1 drivers
v0x12f9c4180_0 .net *"_ivl_66", 31 0, L_0x12f9e0290;  1 drivers
L_0x120042020 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9c4230_0 .net *"_ivl_69", 29 0, L_0x120042020;  1 drivers
L_0x120042068 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12f9c42e0_0 .net/2u *"_ivl_70", 31 0, L_0x120042068;  1 drivers
v0x12f9c4390_0 .net *"_ivl_72", 0 0, L_0x12f9e0370;  1 drivers
v0x12f9c4430_0 .net *"_ivl_74", 0 0, L_0x12f9e0220;  1 drivers
v0x12f9c3950_0 .net *"_ivl_83", 5 0, L_0x12f9e1e40;  1 drivers
L_0x1200420b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f9c46c0_0 .net *"_ivl_87", 1 0, L_0x1200420b0;  1 drivers
L_0x120041de0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12f9c4750_0 .net *"_ivl_9", 24 0, L_0x120041de0;  1 drivers
v0x12f9c47f0_0 .net *"_ivl_90", 5 0, L_0x12f9e2010;  1 drivers
L_0x1200420f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f9c48a0_0 .net *"_ivl_94", 1 0, L_0x1200420f8;  1 drivers
v0x12f9c4950_0 .net *"_ivl_99", 13 0, L_0x12f9e20b0;  1 drivers
v0x12f9c4a00_0 .net "accum_ovrflow", 0 0, v0x12f9bfd30_0;  1 drivers
v0x12f9c4a90_0 .net "clk", 0 0, L_0x12f9d71f0;  1 drivers
v0x12f9c4b20_0 .net "cols", 7 0, L_0x12f9e0bb0;  1 drivers
v0x12f9c4bc0_0 .net "data_out_regs", 31 0, v0x12f9b5fb0_0;  1 drivers
v0x12f9c4ca0_0 .net "data_out_result", 19 0, v0x12f9c2ac0_0;  1 drivers
v0x12f9c4d30_0 .net "done", 0 0, v0x12f9baba0_0;  1 drivers
v0x12f9c4dc0_0 .net "en_max_pool", 0 0, L_0x12f9e12a0;  1 drivers
v0x12f9c4ed0_0 .net "img_addr", 7 0, v0x12f9bb0b0_0;  1 drivers
v0x12f9c4f60_0 .net "img_data", 23 0, v0x12f9b7dc0_0;  1 drivers
v0x12f9c4ff0_0 .net "kern_addr", 5 0, v0x12f9bb290_0;  1 drivers
v0x12f9c5080_0 .net "kern_addr_mode", 0 0, L_0x12f9e1120;  1 drivers
v0x12f9c5110_0 .net "kern_cols", 2 0, L_0x12f9e0a90;  1 drivers
v0x12f9c51a0_0 .net "kern_data", 23 0, v0x12f9b87b0_0;  1 drivers
v0x12f9c5230_0 .net "kerns", 2 0, L_0x12f9e0d50;  1 drivers
v0x12f9c52c0_0 .net "mask", 2 0, L_0x12f9e1340;  1 drivers
v0x12f9c5350_0 .var "rdata", 31 0;
v0x12f9c53f0_0 .var "ready", 0 0;
v0x12f9c5490_0 .net "reset", 0 0, L_0x12f9dec70;  1 drivers
v0x12f9c5560_0 .net "result_addr", 7 0, v0x12f9bb650_0;  1 drivers
v0x12f9c55f0_0 .net "result_cols", 7 0, L_0x12f9e0f10;  1 drivers
v0x12f9c5680_0 .net "result_data", 19 0, v0x12f9bc9e0_0;  1 drivers
v0x12f9c5790_0 .net "result_valid", 0 0, v0x12f9bcf50_0;  1 drivers
v0x12f9c58a0_0 .net "shift", 3 0, L_0x12f9e1000;  1 drivers
v0x12f9c59b0_0 .net "soft_reset", 0 0, L_0x12f9e0970;  1 drivers
v0x12f9c5a40_0 .net "start", 0 0, L_0x12f9e08d0;  1 drivers
v0x12f9c5ad0_0 .net "stride", 7 0, L_0x12f9e0e70;  1 drivers
v0x12f9c44c0_0 .net "valid", 0 0, L_0x12f9deff0;  1 drivers
v0x12f9c4550_0 .net "wb_clk_i", 0 0, v0x12f9c9190_0;  alias, 1 drivers
v0x12f9c45e0_0 .net "wb_rst_i", 0 0, v0x12f9c9220_0;  alias, 1 drivers
v0x12f9c5b60_0 .net "wbs_ack_o", 0 0, v0x12f9c53f0_0;  alias, 1 drivers
v0x12f9c5bf0_0 .net "wbs_adr_i", 31 0, v0x12f9c9340_0;  alias, 1 drivers
v0x12f9c5c80_0 .net "wbs_cyc_i", 0 0, v0x12f9c93d0_0;  alias, 1 drivers
v0x12f9c5d10_0 .net "wbs_dat_i", 31 0, v0x12f9c9460_0;  alias, 1 drivers
v0x12f9c5da0_0 .net "wbs_dat_o", 31 0, L_0x12f9df0e0;  alias, 1 drivers
v0x12f9c5e30_0 .net "wbs_sel_i", 3 0, v0x12f9c8b10_0;  alias, 1 drivers
v0x12f9c5ec0_0 .net "wbs_stb_i", 0 0, v0x12f9c9780_0;  alias, 1 drivers
v0x12f9c5f50_0 .net "wbs_we_i", 0 0, v0x12f9c9810_0;  alias, 1 drivers
v0x12f9c5fe0_0 .net "we_img_ram", 0 0, L_0x12f9dfb90;  1 drivers
v0x12f9c6070_0 .net "we_kern_ram", 0 0, L_0x12f9e0110;  1 drivers
v0x12f9c6100_0 .net "we_regs", 0 0, L_0x12f9df6b0;  1 drivers
v0x12f9c61d0_0 .net "we_res_ram", 0 0, L_0x12f9e05c0;  1 drivers
L_0x12f9dece0 .part v0x12f9c9340_0, 24, 8;
L_0x12f9de9f0 .concat [ 8 25 0 0], L_0x12f9dece0, L_0x120041de0;
L_0x12f9dee00 .cmp/eq 33, L_0x12f9de9f0, L_0x120041e28;
L_0x12f9df230 .part v0x12f9c9340_0, 16, 2;
L_0x12f9df2d0 .concat [ 2 30 0 0], L_0x12f9df230, L_0x120041e70;
L_0x12f9df460 .cmp/eq 32, L_0x12f9df2d0, L_0x120041eb8;
L_0x12f9df760 .part v0x12f9c9340_0, 16, 3;
L_0x12f9df840 .concat [ 3 29 0 0], L_0x12f9df760, L_0x120041f00;
L_0x12f9df960 .cmp/eq 32, L_0x12f9df840, L_0x120041f48;
L_0x12f9dfc40 .part v0x12f9c9340_0, 16, 2;
L_0x12f9dfce0 .concat [ 2 30 0 0], L_0x12f9dfc40, L_0x120041f90;
L_0x12f9dfe60 .cmp/eq 32, L_0x12f9dfce0, L_0x120041fd8;
L_0x12f9e0180 .part v0x12f9c9340_0, 16, 2;
L_0x12f9e0290 .concat [ 2 30 0 0], L_0x12f9e0180, L_0x120042020;
L_0x12f9e0370 .cmp/eq 32, L_0x12f9e0290, L_0x120042068;
L_0x12f9e14d0 .part v0x12f9c9340_0, 2, 2;
L_0x12f9e1e40 .part L_0x12f9e0e70, 0, 6;
L_0x12f9e1f70 .concat [ 6 2 0 0], L_0x12f9e1e40, L_0x1200420b0;
L_0x12f9e2010 .part L_0x12f9e0f10, 0, 6;
L_0x12f9e2150 .concat [ 6 2 0 0], L_0x12f9e2010, L_0x1200420f8;
L_0x12f9e21f0 .part v0x12f9c9460_0, 0, 24;
L_0x12f9e20b0 .part v0x12f9c9340_0, 2, 14;
L_0x12f9e2340 .part L_0x12f9e20b0, 0, 8;
L_0x12f9e24e0 .part v0x12f9c9460_0, 0, 24;
L_0x12f9e2290 .part v0x12f9c9340_0, 2, 14;
L_0x12f9e2650 .part L_0x12f9e2290, 0, 8;
L_0x12f9e26f0 .concat [ 6 2 0 0], v0x12f9bb290_0, L_0x120042140;
L_0x12f9e2970 .part v0x12f9c9340_0, 2, 14;
L_0x12f9e2a10 .part L_0x12f9e2970, 0, 8;
S_0x12f9b5110 .scope module, "cfg_regs_inst" "regs" 24 100, 25 3 0, S_0x12f9b4800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x12f9b52d0 .param/l "DWIDTH" 0 25 5, +C4<00000000000000000000000000100000>;
v0x12f9b65d0_0 .net *"_ivl_6", 29 0, L_0x12f9e0650;  1 drivers
v0x12f9b6690_0 .net "accum_ovrflow", 0 0, v0x12f9bfd30_0;  alias, 1 drivers
v0x12f9b6730_0 .net "addr", 1 0, L_0x12f9e14d0;  1 drivers
v0x12f9b67c0_0 .net "clk", 0 0, L_0x12f9d71f0;  alias, 1 drivers
v0x12f9b6850_0 .net "cols", 7 0, L_0x12f9e0bb0;  alias, 1 drivers
v0x12f9b6920_0 .net "data_in", 31 0, v0x12f9c9460_0;  alias, 1 drivers
v0x12f9b69b0_0 .net "data_out", 31 0, v0x12f9b5fb0_0;  alias, 1 drivers
v0x12f9b6a50_0 .net "done", 0 0, v0x12f9baba0_0;  alias, 1 drivers
v0x12f9b6ae0_0 .net "en_max_pool", 0 0, L_0x12f9e12a0;  alias, 1 drivers
v0x12f9b6c00_0 .net "kern_addr_mode", 0 0, L_0x12f9e1120;  alias, 1 drivers
v0x12f9b6ca0_0 .net "kern_cols", 2 0, L_0x12f9e0a90;  alias, 1 drivers
v0x12f9b6d50_0 .net "kerns", 2 0, L_0x12f9e0d50;  alias, 1 drivers
v0x12f9b6e00_0 .net "mask", 2 0, L_0x12f9e1340;  alias, 1 drivers
v0x12f9b6eb0 .array "regs", 4 0;
v0x12f9b6eb0_0 .net v0x12f9b6eb0 0, 31 0, v0x12f9b5c80_0; 1 drivers
v0x12f9b6eb0_1 .net v0x12f9b6eb0 1, 31 0, v0x12f9b5d10_0; 1 drivers
v0x12f9b6eb0_2 .net v0x12f9b6eb0 2, 31 0, v0x12f9b5da0_0; 1 drivers
v0x12f9b6eb0_3 .net v0x12f9b6eb0 3, 31 0, v0x12f9b5e70_0; 1 drivers
o0x1200186c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12f9b6eb0_4 .net v0x12f9b6eb0 4, 31 0, o0x1200186c0; 0 drivers
v0x12f9b7020_0 .net "reset", 0 0, L_0x12f9dec70;  alias, 1 drivers
v0x12f9b70b0_0 .net "result_cols", 7 0, L_0x12f9e0f10;  alias, 1 drivers
v0x12f9b7140_0 .net "shift", 3 0, L_0x12f9e1000;  alias, 1 drivers
v0x12f9b72d0_0 .net "soft_reset", 0 0, L_0x12f9e0970;  alias, 1 drivers
v0x12f9b7360_0 .net "start", 0 0, L_0x12f9e08d0;  alias, 1 drivers
v0x12f9b7400_0 .net "stride", 7 0, L_0x12f9e0e70;  alias, 1 drivers
v0x12f9b74b0_0 .net "wr_en", 0 0, L_0x12f9df6b0;  alias, 1 drivers
L_0x12f9e0650 .part v0x12f9b5c80_0, 2, 30;
L_0x12f9e0730 .concat [ 1 1 30 0], v0x12f9baba0_0, v0x12f9bfd30_0, L_0x12f9e0650;
L_0x12f9e08d0 .part v0x12f9b5c80_0, 2, 1;
L_0x12f9e0970 .part v0x12f9b5c80_0, 3, 1;
L_0x12f9e0a90 .part v0x12f9b5d10_0, 0, 3;
L_0x12f9e0bb0 .part v0x12f9b5d10_0, 8, 8;
L_0x12f9e0d50 .part v0x12f9b5d10_0, 16, 3;
L_0x12f9e0e70 .part v0x12f9b5d10_0, 24, 8;
L_0x12f9e0f10 .part v0x12f9b5da0_0, 0, 8;
L_0x12f9e1000 .part v0x12f9b5da0_0, 8, 4;
L_0x12f9e1120 .part v0x12f9b5da0_0, 16, 1;
L_0x12f9e12a0 .part v0x12f9b5da0_0, 17, 1;
L_0x12f9e1340 .part v0x12f9b5da0_0, 18, 3;
S_0x12f9b5640 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 25 45, 26 1 0, S_0x12f9b5110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x12f9b5800 .param/l "DWIDTH" 0 26 3, +C4<00000000000000000000000000100000>;
v0x12f9b5b20_0 .net "addr", 1 0, L_0x12f9e14d0;  alias, 1 drivers
v0x12f9b5be0_0 .net "clk", 0 0, L_0x12f9d71f0;  alias, 1 drivers
v0x12f9b5c80_0 .var "ctrl0", 31 0;
v0x12f9b5d10_0 .var "ctrl1", 31 0;
v0x12f9b5da0_0 .var "ctrl2", 31 0;
v0x12f9b5e70_0 .var "ctrl3", 31 0;
v0x12f9b5f10_0 .net "data_in", 31 0, v0x12f9c9460_0;  alias, 1 drivers
v0x12f9b5fb0_0 .var "data_out", 31 0;
v0x12f9b6060_0 .net "reset", 0 0, L_0x12f9dec70;  alias, 1 drivers
v0x12f9b6170_0 .net "status0", 31 0, L_0x12f9e0730;  1 drivers
v0x12f9b6210_0 .net "status1", 31 0, v0x12f9b5d10_0;  alias, 1 drivers
v0x12f9b62d0_0 .net "status2", 31 0, v0x12f9b5da0_0;  alias, 1 drivers
v0x12f9b6360_0 .net "status3", 31 0, v0x12f9b5e70_0;  alias, 1 drivers
v0x12f9b63f0_0 .net "wr_en", 0 0, L_0x12f9df6b0;  alias, 1 drivers
E_0x12f9b5a60/0 .event anyedge, v0x12f9b5b20_0, v0x12f9b6170_0, v0x12f9b5d10_0, v0x12f9b5da0_0;
E_0x12f9b5a60/1 .event anyedge, v0x12f9b5e70_0;
E_0x12f9b5a60 .event/or E_0x12f9b5a60/0, E_0x12f9b5a60/1;
E_0x12f9b5ad0 .event posedge, v0x12f9b5be0_0;
S_0x12f9b76a0 .scope module, "img_dffram" "dffram" 24 162, 27 1 0, S_0x12f9b4800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x12f9b53d0 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x12f9b5410 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x12f9b7a80_0 .net "adr_r", 7 0, v0x12f9bb0b0_0;  alias, 1 drivers
v0x12f9b7b30_0 .net "adr_w", 7 0, L_0x12f9e2340;  1 drivers
v0x12f9b7bd0_0 .net "clk", 0 0, L_0x12f9d71f0;  alias, 1 drivers
v0x12f9b7c60_0 .net "dat_i", 23 0, L_0x12f9e21f0;  1 drivers
v0x12f9b7cf0_0 .var "dat_o", 23 0;
v0x12f9b7dc0_0 .var "dat_o2", 23 0;
v0x12f9b7e70 .array "r", 255 0, 23 0;
v0x12f9b7f10_0 .net "we", 0 0, L_0x12f9dfb90;  alias, 1 drivers
S_0x12f9b8060 .scope module, "kerns_dffram" "dffram" 24 178, 27 1 0, S_0x12f9b4800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x12f9b8220 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x12f9b8260 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000011000>;
v0x12f9b8490_0 .net "adr_r", 7 0, L_0x12f9e26f0;  1 drivers
v0x12f9b8540_0 .net "adr_w", 7 0, L_0x12f9e2650;  1 drivers
v0x12f9b85e0_0 .net "clk", 0 0, L_0x12f9d71f0;  alias, 1 drivers
v0x12f9b8670_0 .net "dat_i", 23 0, L_0x12f9e24e0;  1 drivers
v0x12f9b8700_0 .var "dat_o", 23 0;
v0x12f9b87b0_0 .var "dat_o2", 23 0;
v0x12f9b8860 .array "r", 255 0, 23 0;
v0x12f9b8900_0 .net "we", 0 0, L_0x12f9e0110;  alias, 1 drivers
S_0x12f9b8a50 .scope module, "ren_conv_inst" "ren_conv" 24 132, 28 4 0, S_0x12f9b4800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x12f9b8c10 .param/l "COL_WIDTH" 0 28 7, +C4<00000000000000000000000000001000>;
P_0x12f9b8c50 .param/l "IMG_ADDR_WIDTH" 0 28 9, +C4<00000000000000000000000000001000>;
P_0x12f9b8c90 .param/l "IMG_DWIDTH" 0 28 12, +C4<00000000000000000000000000011000>;
P_0x12f9b8cd0 .param/l "KERN_CNT_WIDTH" 0 28 8, +C4<00000000000000000000000000000011>;
P_0x12f9b8d10 .param/l "KERN_COL_WIDTH" 0 28 6, +C4<00000000000000000000000000000011>;
P_0x12f9b8d50 .param/l "KERN_DWIDTH" 0 28 13, +C4<00000000000000000000000000011000>;
P_0x12f9b8d90 .param/l "RESULT_DWIDTH" 0 28 14, +C4<00000000000000000000000000010100>;
P_0x12f9b8dd0 .param/l "RSLT_ADDR_WIDTH" 0 28 10, +C4<00000000000000000000000000001000>;
P_0x12f9b8e10 .param/l "SHFT_WIDTH" 0 28 11, +C4<00000000000000000000000000000100>;
v0x12f9c1180_0 .net "accum_ovrflow", 0 0, v0x12f9bfd30_0;  alias, 1 drivers
v0x12f9c1260_0 .net "clk", 0 0, L_0x12f9d71f0;  alias, 1 drivers
v0x12f9c12f0_0 .net "clr_col_cnt", 0 0, v0x12f9ba530_0;  1 drivers
v0x12f9c1380_0 .net "clr_k_col_cnt", 0 0, v0x12f9ba700_0;  1 drivers
v0x12f9c1410_0 .net "cols", 7 0, L_0x12f9e0bb0;  alias, 1 drivers
v0x12f9c14e0_0 .net "done", 0 0, v0x12f9baba0_0;  alias, 1 drivers
v0x12f9c15b0_0 .net "en_max_pool", 0 0, L_0x12f9e12a0;  alias, 1 drivers
v0x12f9c1640_0 .net "img_addr", 7 0, v0x12f9bb0b0_0;  alias, 1 drivers
v0x12f9c1710_0 .net "img_data", 23 0, v0x12f9b7dc0_0;  alias, 1 drivers
v0x12f9c1820_0 .net "kern_addr", 5 0, v0x12f9bb290_0;  alias, 1 drivers
v0x12f9c18b0_0 .net "kern_addr_mode", 0 0, L_0x12f9e1120;  alias, 1 drivers
v0x12f9c1980_0 .net "kern_cols", 2 0, L_0x12f9e0a90;  alias, 1 drivers
v0x12f9c1a50_0 .net "kern_data", 23 0, v0x12f9b87b0_0;  alias, 1 drivers
v0x12f9c1b20_0 .net "kerns", 2 0, L_0x12f9e0d50;  alias, 1 drivers
v0x12f9c1bf0_0 .net "mask", 2 0, L_0x12f9e1340;  alias, 1 drivers
v0x12f9c1c80_0 .net "reset", 0 0, L_0x12f9e1c50;  1 drivers
v0x12f9c1d10_0 .net "result_addr", 7 0, v0x12f9bb650_0;  alias, 1 drivers
v0x12f9c1ea0_0 .net "result_cols", 7 0, L_0x12f9e2150;  1 drivers
v0x12f9c1f30_0 .net "result_data", 19 0, v0x12f9bc9e0_0;  alias, 1 drivers
v0x12f9c1fc0_0 .net "result_valid", 0 0, v0x12f9bcf50_0;  alias, 1 drivers
v0x12f9c2050_0 .net "shift", 3 0, L_0x12f9e1000;  alias, 1 drivers
v0x12f9c20e0_0 .net "start", 0 0, L_0x12f9e08d0;  alias, 1 drivers
v0x12f9c21f0_0 .net "stride", 7 0, L_0x12f9e1f70;  1 drivers
S_0x12f9b9480 .scope module, "agu_inst" "agu" 28 59, 29 3 0, S_0x12f9b8a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x12f9b9650 .param/l "COL_WIDTH" 0 29 6, +C4<00000000000000000000000000001000>;
P_0x12f9b9690 .param/l "IMG_ADDR_WIDTH" 0 29 8, +C4<00000000000000000000000000001000>;
P_0x12f9b96d0 .param/l "KERN_CNT_WIDTH" 0 29 7, +C4<00000000000000000000000000000011>;
P_0x12f9b9710 .param/l "KERN_COL_WIDTH" 0 29 5, +C4<00000000000000000000000000000011>;
P_0x12f9b9750 .param/l "RSLT_ADDR_WIDTH" 0 29 9, +C4<00000000000000000000000000001000>;
v0x12f9ba490_0 .net "clk", 0 0, L_0x12f9d71f0;  alias, 1 drivers
v0x12f9ba530_0 .var "clr_col_cnt", 0 0;
v0x12f9ba5d0_0 .var "clr_img_addr", 0 0;
v0x12f9ba660_0 .var "clr_img_st", 0 0;
v0x12f9ba700_0 .var "clr_k_col_cnt", 0 0;
v0x12f9ba7e0_0 .var "clr_kerns_cnt", 0 0;
v0x12f9ba870_0 .net "clr_kerns_cnt_d", 7 0, v0x12f9ba270_0;  1 drivers
v0x12f9ba920_0 .var "clr_result_addr", 0 0;
v0x12f9ba9b0_0 .var "col_cnt", 7 0;
v0x12f9baae0_0 .net "cols", 7 0, L_0x12f9e0bb0;  alias, 1 drivers
v0x12f9baba0_0 .var "done", 0 0;
v0x12f9bac30_0 .var "en_col_cnt", 0 0;
v0x12f9bacc0_0 .var "en_img_addr", 0 0;
v0x12f9bad50_0 .var "en_img_st", 0 0;
v0x12f9bade0_0 .var "en_k_col_cnt", 0 0;
v0x12f9bae70_0 .var "en_kerns_cnt", 0 0;
v0x12f9baf10_0 .net "en_result_addr", 0 0, v0x12f9bcf50_0;  alias, 1 drivers
v0x12f9bb0b0_0 .var "img_addr", 7 0;
v0x12f9bb170_0 .var "img_st", 7 0;
v0x12f9bb200_0 .var "k_col_cnt", 2 0;
v0x12f9bb290_0 .var "kern_addr", 5 0;
v0x12f9bb320_0 .net "kern_addr_mode", 0 0, L_0x12f9e1120;  alias, 1 drivers
v0x12f9bb3b0_0 .net "kern_cols", 2 0, L_0x12f9e0a90;  alias, 1 drivers
v0x12f9bb460_0 .net "kerns", 2 0, L_0x12f9e0d50;  alias, 1 drivers
v0x12f9bb510_0 .var "kerns_cnt", 2 0;
v0x12f9bb5a0_0 .net "reset", 0 0, L_0x12f9e1c50;  alias, 1 drivers
v0x12f9bb650_0 .var "result_addr", 7 0;
v0x12f9bb6f0_0 .net "result_cols", 7 0, L_0x12f9e2150;  alias, 1 drivers
v0x12f9bb7a0_0 .net "start", 0 0, L_0x12f9e08d0;  alias, 1 drivers
v0x12f9bb850_0 .var "start_d", 0 0;
v0x12f9bb8e0_0 .var "start_pedge", 0 0;
v0x12f9bb980_0 .net "stride", 7 0, L_0x12f9e1f70;  alias, 1 drivers
E_0x12f9b9af0 .event anyedge, v0x12f9bb650_0, v0x12f9bb6f0_0, v0x12f9baf10_0;
E_0x12f9b9b60 .event anyedge, v0x12f9b7360_0, v0x12f9bb850_0;
E_0x12f9b9bb0 .event anyedge, v0x12f9b6c00_0, v0x12f9bb510_0, v0x12f9bb200_0;
E_0x12f9b9c30 .event anyedge, v0x12f9b7360_0;
E_0x12f9b9c70 .event anyedge, v0x12f9ba700_0;
E_0x12f9b9cf0 .event anyedge, v0x12f9ba530_0;
E_0x12f9b9d40 .event anyedge, v0x12f9bb510_0, v0x12f9b6d50_0, v0x12f9bae70_0;
E_0x12f9b9dc0 .event anyedge, v0x12f9ba9b0_0, v0x12f9b6850_0, v0x12f9bac30_0;
E_0x12f9b9e20 .event anyedge, v0x12f9bb200_0, v0x12f9b6ca0_0, v0x12f9b7360_0;
S_0x12f9b9eb0 .scope module, "ser_shift_done" "serial_shift" 29 126, 30 1 0, S_0x12f9b9480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12f9b9d80 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x12f9ba1d0_0 .net "clk", 0 0, L_0x12f9d71f0;  alias, 1 drivers
v0x12f9ba270_0 .var "par_out", 7 0;
v0x12f9ba310_0 .net "reset", 0 0, L_0x12f9e1c50;  alias, 1 drivers
v0x12f9ba3a0_0 .net "ser_in", 0 0, v0x12f9ba7e0_0;  1 drivers
S_0x12f9bbbb0 .scope module, "datapath_inst" "datapath" 28 87, 31 6 0, S_0x12f9b8a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x12f9bbd80 .param/l "CLR_DLY" 1 31 168, +C4<00000000000000000000000000000010>;
P_0x12f9bbdc0 .param/l "CLR_DLY_WIDTH" 1 31 169, +C4<00000000000000000000000000000011>;
P_0x12f9bbe00 .param/l "DLY_WIDTH" 1 31 152, +C4<00000000000000000000000000010000>;
P_0x12f9bbe40 .param/l "IMG_DWIDTH" 0 31 8, +C4<00000000000000000000000000011000>;
P_0x12f9bbe80 .param/l "KERN_DWIDTH" 0 31 9, +C4<00000000000000000000000000011000>;
P_0x12f9bbec0 .param/l "RESULT_DWIDTH" 0 31 10, +C4<00000000000000000000000000010100>;
P_0x12f9bbf00 .param/l "SHFT_WIDTH" 0 31 11, +C4<00000000000000000000000000000100>;
L_0x12f9e1ad0 .functor OR 1, L_0x12f9e1c50, L_0x12f9e1a30, C4<0>, C4<0>;
L_0x12f9e1be0 .functor AND 1, v0x12f9c0190_0, L_0x12f9e1b40, C4<1>, C4<1>;
v0x12f9bfbd0_0 .net *"_ivl_13", 0 0, L_0x12f9e1a30;  1 drivers
v0x12f9bfc90_0 .net *"_ivl_17", 0 0, L_0x12f9e1b40;  1 drivers
v0x12f9bfd30_0 .var "accum_ovrflow", 0 0;
v0x12f9bfe00_0 .net "clk", 0 0, L_0x12f9d71f0;  alias, 1 drivers
v0x12f9bfe90_0 .net "clr_col_cnt", 0 0, v0x12f9ba530_0;  alias, 1 drivers
v0x12f9bffa0_0 .net "clr_col_cnt_d", 7 0, v0x12f9be6e0_0;  1 drivers
v0x12f9c0030_0 .net "clr_k_col_cnt", 0 0, v0x12f9ba700_0;  alias, 1 drivers
v0x12f9c0100_0 .net "clr_k_col_cnt_d", 2 0, v0x12f9bedb0_0;  1 drivers
v0x12f9c0190_0 .var "clr_mult_accum", 0 0;
v0x12f9c02a0_0 .net "en_max_pool", 0 0, L_0x12f9e12a0;  alias, 1 drivers
v0x12f9c0330_0 .net "img_data", 23 0, v0x12f9b7dc0_0;  alias, 1 drivers
v0x12f9c03c0_0 .net "kern_data", 23 0, v0x12f9b87b0_0;  alias, 1 drivers
v0x12f9c0450_0 .net "mask", 2 0, L_0x12f9e1340;  alias, 1 drivers
v0x12f9c0500_0 .var "mult_accum", 19 0;
v0x12f9c05b0_0 .var "mult_accum_mux", 20 0;
v0x12f9c0640_0 .var "mult_accum_r", 20 0;
v0x12f9c06f0_0 .net "mult_out0", 15 0, v0x12f9bd5d0_0;  1 drivers
v0x12f9c08b0_0 .var "mult_out0_r", 15 0;
v0x12f9c0940_0 .net "mult_out1", 15 0, v0x12f9bdc10_0;  1 drivers
v0x12f9c09d0_0 .var "mult_out1_r", 15 0;
v0x12f9c0a60_0 .net "mult_out2", 15 0, v0x12f9be240_0;  1 drivers
v0x12f9c0af0_0 .var "mult_out2_r", 15 0;
v0x12f9c0b90_0 .net "reset", 0 0, L_0x12f9e1c50;  alias, 1 drivers
v0x12f9c0c20_0 .net "result_data", 19 0, v0x12f9bc9e0_0;  alias, 1 drivers
v0x12f9c0ce0_0 .net "result_valid", 0 0, v0x12f9bcf50_0;  alias, 1 drivers
v0x12f9c0db0_0 .net "shift", 3 0, L_0x12f9e1000;  alias, 1 drivers
v0x12f9c0e80_0 .net "shift_out", 19 0, v0x12f9bfa90_0;  1 drivers
v0x12f9c0f50_0 .net "start", 0 0, L_0x12f9e08d0;  alias, 1 drivers
v0x12f9c0fe0_0 .net "start_d", 15 0, v0x12f9bf2e0_0;  1 drivers
E_0x12f9bc390 .event anyedge, v0x12f9bedb0_0, v0x12f9bf2e0_0;
E_0x12f9bc3e0 .event anyedge, v0x12f9c0640_0;
E_0x12f9bc430 .event anyedge, v0x12f9c0190_0, v0x12f9c0640_0;
L_0x12f9e1570 .part v0x12f9b7dc0_0, 0, 8;
L_0x12f9e1690 .part v0x12f9b87b0_0, 0, 8;
L_0x12f9e17b0 .part v0x12f9b7dc0_0, 8, 8;
L_0x12f9e1850 .part v0x12f9b87b0_0, 8, 8;
L_0x12f9e18f0 .part v0x12f9b7dc0_0, 16, 8;
L_0x12f9e1990 .part v0x12f9b87b0_0, 16, 8;
L_0x12f9e1a30 .part v0x12f9be6e0_0, 3, 1;
L_0x12f9e1b40 .part v0x12f9bf2e0_0, 2, 1;
S_0x12f9bc490 .scope module, "max_pool_inst" "max_pool" 31 141, 32 1 0, S_0x12f9bbbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x12f9bc600 .param/l "DWIDTH" 0 32 3, +C4<00000000000000000000000000010100>;
v0x12f9bc8a0_0 .net "clk", 0 0, L_0x12f9d71f0;  alias, 1 drivers
v0x12f9bc940_0 .net "data_in", 19 0, v0x12f9bfa90_0;  alias, 1 drivers
v0x12f9bc9e0_0 .var "data_out", 19 0;
v0x12f9bca70_0 .var "data_r", 19 0;
v0x12f9bcb00_0 .net "en_maxpool", 0 0, L_0x12f9e12a0;  alias, 1 drivers
v0x12f9bcbd0_0 .var "max_pool_out", 19 0;
v0x12f9bcc60_0 .var "max_pool_valid", 0 0;
v0x12f9bccf0_0 .net "reset", 0 0, L_0x12f9e1ad0;  1 drivers
v0x12f9bcd90_0 .var "toggle", 0 0;
v0x12f9bceb0_0 .net "valid_in", 0 0, L_0x12f9e1be0;  1 drivers
v0x12f9bcf50_0 .var "valid_out", 0 0;
E_0x12f9bc7f0 .event anyedge, v0x12f9bcd90_0, v0x12f9bceb0_0;
E_0x12f9bc850 .event anyedge, v0x12f9bca70_0, v0x12f9bc940_0;
S_0x12f9bd060 .scope module, "mult_inst0" "mult" 31 58, 33 1 0, S_0x12f9bbbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12f9bd230 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x12f9bd270 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x12f9bd470_0 .net "a", 7 0, L_0x12f9e1570;  1 drivers
v0x12f9bd530_0 .net "b", 7 0, L_0x12f9e1690;  1 drivers
v0x12f9bd5d0_0 .var "out", 15 0;
E_0x12f9bd420 .event anyedge, v0x12f9bd470_0, v0x12f9bd530_0;
S_0x12f9bd670 .scope module, "mult_inst1" "mult" 31 70, 33 1 0, S_0x12f9bbbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12f9bd830 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x12f9bd870 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x12f9bdab0_0 .net "a", 7 0, L_0x12f9e17b0;  1 drivers
v0x12f9bdb70_0 .net "b", 7 0, L_0x12f9e1850;  1 drivers
v0x12f9bdc10_0 .var "out", 15 0;
E_0x12f9bda60 .event anyedge, v0x12f9bdab0_0, v0x12f9bdb70_0;
S_0x12f9bdcb0 .scope module, "mult_inst2" "mult" 31 82, 33 1 0, S_0x12f9bbbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x12f9bde70 .param/l "WIDTH_A" 0 33 3, +C4<00000000000000000000000000001000>;
P_0x12f9bdeb0 .param/l "WIDTH_B" 0 33 4, +C4<00000000000000000000000000001000>;
v0x12f9be0e0_0 .net "a", 7 0, L_0x12f9e18f0;  1 drivers
v0x12f9be1a0_0 .net "b", 7 0, L_0x12f9e1990;  1 drivers
v0x12f9be240_0 .var "out", 15 0;
E_0x12f9be080 .event anyedge, v0x12f9be0e0_0, v0x12f9be1a0_0;
S_0x12f9be2e0 .scope module, "ser_shift_clr_col" "serial_shift" 31 192, 30 1 0, S_0x12f9bbbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x12f9be4e0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000001000>;
v0x12f9be640_0 .net "clk", 0 0, L_0x12f9d71f0;  alias, 1 drivers
v0x12f9be6e0_0 .var "par_out", 7 0;
v0x12f9be780_0 .net "reset", 0 0, L_0x12f9e1c50;  alias, 1 drivers
v0x12f9be810_0 .net "ser_in", 0 0, v0x12f9ba530_0;  alias, 1 drivers
S_0x12f9be8d0 .scope module, "ser_shift_clr_k_col" "serial_shift" 31 176, 30 1 0, S_0x12f9bbbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x12f9bea90 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000000011>;
v0x12f9bec10_0 .net "clk", 0 0, L_0x12f9d71f0;  alias, 1 drivers
v0x12f9bedb0_0 .var "par_out", 2 0;
v0x12f9bee40_0 .net "reset", 0 0, L_0x12f9e1c50;  alias, 1 drivers
v0x12f9beed0_0 .net "ser_in", 0 0, v0x12f9ba700_0;  alias, 1 drivers
S_0x12f9bef60 .scope module, "ser_shift_start" "serial_shift" 31 159, 30 1 0, S_0x12f9bbbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x12f9bf0d0 .param/l "DLY_WIDTH" 0 30 3, +C4<00000000000000000000000000010000>;
v0x12f9bf250_0 .net "clk", 0 0, L_0x12f9d71f0;  alias, 1 drivers
v0x12f9bf2e0_0 .var "par_out", 15 0;
v0x12f9bf380_0 .net "reset", 0 0, L_0x12f9e1c50;  alias, 1 drivers
v0x12f9bf490_0 .net "ser_in", 0 0, L_0x12f9e08d0;  alias, 1 drivers
S_0x12f9bf520 .scope module, "shifter_inst" "shifter" 31 129, 34 1 0, S_0x12f9bbbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x12f9bf6e0 .param/l "IN_WIDTH" 0 34 3, +C4<00000000000000000000000000010100>;
P_0x12f9bf720 .param/l "OUT_WIDTH" 0 34 5, +C4<00000000000000000000000000010100>;
P_0x12f9bf760 .param/l "SHFT_WIDTH" 0 34 4, +C4<00000000000000000000000000000100>;
v0x12f9bf9d0_0 .net "in", 19 0, v0x12f9c0500_0;  1 drivers
v0x12f9bfa90_0 .var "out", 19 0;
v0x12f9bfb30_0 .net "shift", 3 0, L_0x12f9e1000;  alias, 1 drivers
E_0x12f9bf970 .event anyedge, v0x12f9b7140_0, v0x12f9bf9d0_0;
S_0x12f9c23b0 .scope module, "results_dffram" "dffram" 24 194, 27 1 0, S_0x12f9b4800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x12f9b91d0 .param/l "AWIDTH" 0 27 4, +C4<00000000000000000000000000001000>;
P_0x12f9b9210 .param/l "DWIDTH" 0 27 3, +C4<00000000000000000000000000010100>;
v0x12f9c27a0_0 .net "adr_r", 7 0, L_0x12f9e2a10;  1 drivers
v0x12f9c2850_0 .net "adr_w", 7 0, v0x12f9bb650_0;  alias, 1 drivers
v0x12f9c28f0_0 .net "clk", 0 0, L_0x12f9d71f0;  alias, 1 drivers
v0x12f9c2980_0 .net "dat_i", 19 0, v0x12f9bc9e0_0;  alias, 1 drivers
v0x12f9c2a10_0 .var "dat_o", 19 0;
v0x12f9c2ac0_0 .var "dat_o2", 19 0;
v0x12f9c2b70 .array "r", 255 0, 19 0;
v0x12f9c2c10_0 .net "we", 0 0, L_0x12f9e2870;  1 drivers
S_0x12f9c73f0 .scope task, "wb_read" "wb_read" 3 705, 3 705 0, S_0x12e6fe340;
 .timescale 0 0;
v0x12f9c7560_0 .var "addr", 31 0;
v0x12f9c75f0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_read ;
    %wait E_0x12f97e910;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f9c9780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f9c93d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c9810_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12f9c8b10_0, 0, 4;
    %load/vec4 v0x12f9c7560_0;
    %store/vec4 v0x12f9c9340_0, 0, 32;
    %wait E_0x12f97e910;
T_7.72 ;
    %load/vec4 v0x12f9c92b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.73, 8;
    %wait E_0x12f97e910;
    %jmp T_7.72;
T_7.73 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x12f9c9780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c93d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x12f9c9810_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x12f9c8b10_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x12f9c9340_0, 0, 32;
    %load/vec4 v0x12f9c94f0_0;
    %store/vec4 v0x12f9c75f0_0, 0, 32;
    %end;
S_0x12f9c7690 .scope task, "wb_write" "wb_write" 3 677, 3 677 0, S_0x12e6fe340;
 .timescale 0 0;
v0x12f9c7850_0 .var "addr", 31 0;
v0x12f9c7910_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_write ;
    %wait E_0x12f97e910;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f9c9780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f9c93d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f9c9810_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x12f9c8b10_0, 0, 4;
    %load/vec4 v0x12f9c7910_0;
    %store/vec4 v0x12f9c9460_0, 0, 32;
    %load/vec4 v0x12f9c7850_0;
    %store/vec4 v0x12f9c9340_0, 0, 32;
    %wait E_0x12f97e910;
T_8.74 ;
    %load/vec4 v0x12f9c92b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.75, 8;
    %wait E_0x12f97e910;
    %jmp T_8.74;
T_8.75 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x12f9c9780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c93d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x12f9c9810_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x12f9c8b10_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x12f9c9460_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x12f9c9340_0, 0, 32;
    %end;
S_0x12f9c79c0 .scope task, "write_image" "write_image" 3 573, 3 573 0, S_0x12e6fe340;
 .timescale 0 0;
v0x12f9c7b80_0 .var "next_iter", 7 0;
TD_tb_ren_conv_top_wrapper.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
T_9.76 ;
    %load/vec4 v0x12f9c82e0_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_9.77, 5;
    %pushi/vec4 805568512, 0, 32;
    %load/vec4 v0x12f9c82e0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x12f9c7850_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x12f9c82e0_0;
    %add;
    %load/vec4 v0x12f9c7b80_0;
    %pad/u 32;
    %muli 28, 0, 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x12f9c8370, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f9c7910_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12f9c7690;
    %join;
    %load/vec4 v0x12f9c82e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
    %jmp T_9.76;
T_9.77 ;
    %end;
S_0x12f9c7c40 .scope task, "write_kernel" "write_kernel" 3 593, 3 593 0, S_0x12e6fe340;
 .timescale 0 0;
v0x12f9c7e00_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
T_10.78 ;
    %load/vec4 v0x12f9c82e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.79, 5;
    %pushi/vec4 805437440, 0, 32;
    %load/vec4 v0x12f9c82e0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x12f9c7850_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x12f9c82e0_0;
    %load/vec4a v0x12f9c8870, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12f9c7910_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12f9c7690;
    %join;
    %load/vec4 v0x12f9c82e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
    %jmp T_10.78;
T_10.79 ;
    %end;
    .scope S_0x12e6f9e70;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e69ccd0, 0, 4;
    %end;
    .thread T_11;
    .scope S_0x12e6f9e70;
T_12 ;
    %wait E_0x12f96e080;
    %load/vec4 v0x12e69c730_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12e688d30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x12e683250_0;
    %load/vec4 v0x12e688d30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e69ccd0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12f9535e0;
T_13 ;
    %wait E_0x12f926b70;
    %load/vec4 v0x12f943580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f91e310_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12f91e660_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x12f91e280_0;
    %assign/vec4 v0x12f91e310_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12f9521c0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e689d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e68b310_0, 0;
    %end;
    .thread T_14;
    .scope S_0x12f9521c0;
T_15 ;
    %wait E_0x12f926b70;
    %load/vec4 v0x12e6f0400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_15.2, 4;
    %load/vec4 v0x12e6c3c70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x12e689d00_0;
    %assign/vec4 v0x12e689d90_0, 0;
    %load/vec4 v0x12e68b280_0;
    %assign/vec4 v0x12e68b310_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e689d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e68b310_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x12f9549d0;
T_16 ;
    %wait E_0x12f95f630;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e641e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e6f6dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12e6f6d30_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x12f92b650;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f9795a0, 0, 4;
    %end;
    .thread T_17;
    .scope S_0x12f92b650;
T_18 ;
    %wait E_0x12f926b70;
    %load/vec4 v0x12f979630_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f9793f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x12f979950_0;
    %load/vec4 v0x12f9793f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f9795a0, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12f940f70;
T_19 ;
    %wait E_0x12e684310;
    %load/vec4 v0x12e684370_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e686c00_0, 0;
    %jmp T_19.7;
T_19.0 ;
    %load/vec4 v0x12e684370_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x12e684370_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e686c00_0, 0;
    %jmp T_19.7;
T_19.1 ;
    %load/vec4 v0x12e684370_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x12e684370_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12e686c00_0, 0;
    %jmp T_19.7;
T_19.2 ;
    %load/vec4 v0x12e684370_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x12e684370_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e684370_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x12e686c00_0, 0;
    %jmp T_19.7;
T_19.3 ;
    %load/vec4 v0x12e684370_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x12e684370_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e684370_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e684370_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e684370_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x12e686c00_0, 0;
    %jmp T_19.7;
T_19.4 ;
    %load/vec4 v0x12e684370_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x12e684370_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e684370_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e684370_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e684370_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x12e686c00_0, 0;
    %jmp T_19.7;
T_19.5 ;
    %load/vec4 v0x12e684370_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x12e684370_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e684370_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e684370_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12e684370_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x12e686c00_0, 0;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x12f91c3c0;
T_20 ;
    %wait E_0x12f96ddc0;
    %load/vec4 v0x12f921660_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %pushi/vec4 0, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12f9247c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f950ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f924890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f91fd90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f9644f0_0, 0;
    %assign/vec4 v0x12f964460_0, 0;
    %jmp T_20.8;
T_20.0 ;
    %pushi/vec4 272, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12f9247c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f950ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f924890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f91fd90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f9644f0_0, 0;
    %assign/vec4 v0x12f964460_0, 0;
    %jmp T_20.8;
T_20.1 ;
    %pushi/vec4 504, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12f9247c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f950ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f924890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f91fd90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f9644f0_0, 0;
    %assign/vec4 v0x12f964460_0, 0;
    %jmp T_20.8;
T_20.2 ;
    %pushi/vec4 452, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12f9247c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f950ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f924890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f91fd90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f9644f0_0, 0;
    %assign/vec4 v0x12f964460_0, 0;
    %jmp T_20.8;
T_20.3 ;
    %pushi/vec4 130, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12f9247c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f950ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f924890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f91fd90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f9644f0_0, 0;
    %assign/vec4 v0x12f964460_0, 0;
    %jmp T_20.8;
T_20.4 ;
    %pushi/vec4 80, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12f9247c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f950ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f924890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f91fd90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f9644f0_0, 0;
    %assign/vec4 v0x12f964460_0, 0;
    %jmp T_20.8;
T_20.5 ;
    %pushi/vec4 209, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12f9247c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f950ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f924890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f91fd90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f9644f0_0, 0;
    %assign/vec4 v0x12f964460_0, 0;
    %jmp T_20.8;
T_20.6 ;
    %pushi/vec4 209, 0, 9;
    %split/vec4 1;
    %assign/vec4 v0x12f9247c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f950ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f924890_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f91fd90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f922f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12f9644f0_0, 0;
    %assign/vec4 v0x12f964460_0, 0;
    %jmp T_20.8;
T_20.8 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x12f952f50;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e6cba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e6cff20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e68b6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e68a130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e6f9ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12e629dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e6911c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e629d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e6cb970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e6ecdc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12e68dd80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e6c8880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e6c68f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e68de10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12e6e3540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12e6b0250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e611da0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x12e691f00_0, 0;
    %end;
    .thread T_21;
    .scope S_0x12f952f50;
T_22 ;
    %wait E_0x12f926b70;
    %load/vec4 v0x12e6904c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e6cba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e6cff20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e68b6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e68a130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e6f9ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12e629dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e6911c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e629d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e6cb970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e6ecdc0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12e68dd80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12e6c8880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e6c68f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e68de10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12e6e3540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12e6b0250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12e611da0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x12e691f00_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x12e6ca0c0_0;
    %assign/vec4 v0x12e6cba00_0, 0;
    %load/vec4 v0x12e6cffb0_0;
    %assign/vec4 v0x12e6cff20_0, 0;
    %load/vec4 v0x12e68b740_0;
    %assign/vec4 v0x12e68b6b0_0, 0;
    %load/vec4 v0x12e68a1c0_0;
    %assign/vec4 v0x12e68a130_0, 0;
    %load/vec4 v0x12e6cd220_0;
    %assign/vec4 v0x12e6f9ac0_0, 0;
    %load/vec4 v0x12e6f9a30_0;
    %assign/vec4 v0x12e629dc0_0, 0;
    %load/vec4 v0x12e691250_0;
    %assign/vec4 v0x12e6911c0_0, 0;
    %load/vec4 v0x12e6f2390_0;
    %assign/vec4 v0x12e629d30_0, 0;
    %load/vec4 v0x12e6cd2b0_0;
    %assign/vec4 v0x12e6cb970_0, 0;
    %load/vec4 v0x12e6ecd30_0;
    %assign/vec4 v0x12e6ecdc0_0, 0;
    %load/vec4 v0x12e690550_0;
    %assign/vec4 v0x12e68dd80_0, 0;
    %load/vec4 v0x12e6c87f0_0;
    %assign/vec4 v0x12e6c8880_0, 0;
    %load/vec4 v0x12e6c6860_0;
    %assign/vec4 v0x12e6c68f0_0, 0;
    %load/vec4 v0x12e6e34b0_0;
    %assign/vec4 v0x12e68de10_0, 0;
    %load/vec4 v0x12e6b01c0_0;
    %assign/vec4 v0x12e6e3540_0, 0;
    %load/vec4 v0x12e6a90f0_0;
    %assign/vec4 v0x12e6b0250_0, 0;
    %load/vec4 v0x12e611d10_0;
    %assign/vec4 v0x12e611da0_0, 0;
    %load/vec4 v0x12e691f90_0;
    %assign/vec4 v0x12e691f00_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12e6d1fa0;
T_23 ;
    %wait E_0x12f9350c0;
    %load/vec4 v0x12f928ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.5;
T_23.0 ;
    %load/vec4 v0x12f9285e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %jmp T_23.13;
T_23.6 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.13;
T_23.7 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.13;
T_23.8 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.13;
T_23.9 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.13;
T_23.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.13;
T_23.11 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.13;
T_23.12 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.13;
T_23.13 ;
    %pop/vec4 1;
    %jmp T_23.5;
T_23.1 ;
    %load/vec4 v0x12f927f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v0x12f9285e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %jmp T_23.19;
T_23.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.19;
T_23.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.19;
T_23.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.19;
T_23.19 ;
    %pop/vec4 1;
T_23.15 ;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x12f928210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_23.21, 6;
    %jmp T_23.22;
T_23.20 ;
    %load/vec4 v0x12f9285e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.27, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.29, 6;
    %jmp T_23.30;
T_23.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.30;
T_23.24 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.30;
T_23.25 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.30;
T_23.26 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.30;
T_23.27 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.30;
T_23.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.30;
T_23.29 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.30;
T_23.30 ;
    %pop/vec4 1;
    %jmp T_23.22;
T_23.21 ;
    %load/vec4 v0x12f9285e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.31, 6;
    %jmp T_23.32;
T_23.31 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.32;
T_23.32 ;
    %pop/vec4 1;
    %jmp T_23.22;
T_23.22 ;
    %pop/vec4 1;
    %jmp T_23.5;
T_23.3 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x12f9270d0_0, 0;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x12f9557e0;
T_24 ;
    %wait E_0x12f951740;
    %load/vec4 v0x12e6c4860_0;
    %load/vec4 v0x12f910980_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x12f910980_0;
    %load/vec4 v0x12e659d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12f919210_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x12e6c48f0_0;
    %load/vec4 v0x12f910a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x12f910a10_0;
    %load/vec4 v0x12e659d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12f919210_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12f919210_0, 0;
T_24.3 ;
T_24.1 ;
    %load/vec4 v0x12e6c4860_0;
    %load/vec4 v0x12f910980_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x12f910980_0;
    %load/vec4 v0x12e659de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12f9192a0_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x12e6c48f0_0;
    %load/vec4 v0x12f910a10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x12f910a10_0;
    %load/vec4 v0x12e659de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12f9192a0_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12f9192a0_0, 0;
T_24.7 ;
T_24.5 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x12e6d3a20;
T_25 ;
    %wait E_0x12f92d2c0;
    %load/vec4 v0x12f935030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f927ca0_0, 0;
    %jmp T_25.11;
T_25.0 ;
    %load/vec4 v0x12f935b90_0;
    %load/vec4 v0x12f9365e0_0;
    %and;
    %assign/vec4 v0x12f927ca0_0, 0;
    %jmp T_25.11;
T_25.1 ;
    %load/vec4 v0x12f935b90_0;
    %load/vec4 v0x12f9365e0_0;
    %or;
    %assign/vec4 v0x12f927ca0_0, 0;
    %jmp T_25.11;
T_25.2 ;
    %load/vec4 v0x12f935b90_0;
    %load/vec4 v0x12f9365e0_0;
    %add;
    %assign/vec4 v0x12f927ca0_0, 0;
    %jmp T_25.11;
T_25.3 ;
    %load/vec4 v0x12f935b90_0;
    %ix/getv 4, v0x12f9365e0_0;
    %shiftl 4;
    %assign/vec4 v0x12f927ca0_0, 0;
    %jmp T_25.11;
T_25.4 ;
    %load/vec4 v0x12f935b90_0;
    %ix/getv 4, v0x12f9365e0_0;
    %shiftr 4;
    %assign/vec4 v0x12f927ca0_0, 0;
    %jmp T_25.11;
T_25.5 ;
    %load/vec4 v0x12f935b90_0;
    %ix/getv 4, v0x12f9365e0_0;
    %shiftr 4;
    %assign/vec4 v0x12f927ca0_0, 0;
    %jmp T_25.11;
T_25.6 ;
    %load/vec4 v0x12f935b90_0;
    %load/vec4 v0x12f9365e0_0;
    %sub;
    %assign/vec4 v0x12f927ca0_0, 0;
    %jmp T_25.11;
T_25.7 ;
    %load/vec4 v0x12f935b90_0;
    %load/vec4 v0x12f9365e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_25.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_25.13, 8;
T_25.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_25.13, 8;
 ; End of false expr.
    %blend;
T_25.13;
    %assign/vec4 v0x12f927ca0_0, 0;
    %jmp T_25.11;
T_25.8 ;
    %load/vec4 v0x12f935b90_0;
    %load/vec4 v0x12f9365e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %assign/vec4 v0x12f927ca0_0, 0;
    %jmp T_25.11;
T_25.9 ;
    %load/vec4 v0x12f935b90_0;
    %load/vec4 v0x12f9365e0_0;
    %xor;
    %assign/vec4 v0x12f927ca0_0, 0;
    %jmp T_25.11;
T_25.11 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x12f96a980;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f918280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f96b610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f954840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f953470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f952dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9293c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e69f220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e6b09d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12f92ada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9299d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12f946140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f945eb0_0, 0;
    %end;
    .thread T_26;
    .scope S_0x12f96a980;
T_27 ;
    %wait E_0x12f926b70;
    %load/vec4 v0x12f941c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f918280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f96b610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f954840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f953470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f952dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9293c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e69f220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12e6b09d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12f92ada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9299d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12f946140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f945eb0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x12f9181f0_0;
    %assign/vec4 v0x12f918280_0, 0;
    %load/vec4 v0x12f96b6a0_0;
    %assign/vec4 v0x12f96b610_0, 0;
    %load/vec4 v0x12f9533e0_0;
    %assign/vec4 v0x12f954840_0, 0;
    %load/vec4 v0x12f952d40_0;
    %assign/vec4 v0x12f953470_0, 0;
    %load/vec4 v0x12f941c00_0;
    %assign/vec4 v0x12f952dd0_0, 0;
    %load/vec4 v0x12f929330_0;
    %assign/vec4 v0x12f9293c0_0, 0;
    %load/vec4 v0x12e69f190_0;
    %assign/vec4 v0x12e69f220_0, 0;
    %load/vec4 v0x12e6b0a60_0;
    %assign/vec4 v0x12e6b09d0_0, 0;
    %load/vec4 v0x12f92ae30_0;
    %assign/vec4 v0x12f92ada0_0, 0;
    %load/vec4 v0x12f929a60_0;
    %assign/vec4 v0x12f9299d0_0, 0;
    %load/vec4 v0x12f945e20_0;
    %assign/vec4 v0x12f946140_0, 0;
    %load/vec4 v0x12f9547b0_0;
    %assign/vec4 v0x12f945eb0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x12e6d1210;
T_28 ;
    %wait E_0x12f926b70;
    %load/vec4 v0x12e6d1e20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x12e6d3890_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0x12e69e000_0;
    %split/vec4 8;
    %ix/getv 3, v0x12e6ea6f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6d24c0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x12e6ea6f0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6d24c0, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x12e6ea6f0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6d24c0, 0, 4;
    %load/vec4 v0x12e6ea6f0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6d24c0, 0, 4;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x12e6d3890_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x12e69e000_0;
    %parti/s 16, 0, 2;
    %split/vec4 8;
    %ix/getv 3, v0x12e6ea6f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6d24c0, 0, 4;
    %load/vec4 v0x12e6ea6f0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6d24c0, 0, 4;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x12e69e000_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x12e6ea6f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12e6d24c0, 0, 4;
T_28.5 ;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x12f979b70;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f97a290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f979f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f97a5f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12f97a410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f97a750_0, 0;
    %end;
    .thread T_29;
    .scope S_0x12f979b70;
T_30 ;
    %wait E_0x12f926b70;
    %load/vec4 v0x12f97a200_0;
    %assign/vec4 v0x12f97a290_0, 0;
    %load/vec4 v0x12f979ea0_0;
    %assign/vec4 v0x12f979f50_0, 0;
    %load/vec4 v0x12f97a520_0;
    %assign/vec4 v0x12f97a5f0_0, 0;
    %load/vec4 v0x12f97a340_0;
    %assign/vec4 v0x12f97a410_0, 0;
    %load/vec4 v0x12f97a680_0;
    %assign/vec4 v0x12f97a750_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x12f980220;
T_31 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f980c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f980850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9808e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f980970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f980a40_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x12f980fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x12f9806f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %jmp T_31.8;
T_31.4 ;
    %load/vec4 v0x12f980ae0_0;
    %assign/vec4 v0x12f980850_0, 0;
    %jmp T_31.8;
T_31.5 ;
    %load/vec4 v0x12f980ae0_0;
    %assign/vec4 v0x12f9808e0_0, 0;
    %jmp T_31.8;
T_31.6 ;
    %load/vec4 v0x12f980ae0_0;
    %assign/vec4 v0x12f980970_0, 0;
    %jmp T_31.8;
T_31.7 ;
    %load/vec4 v0x12f980ae0_0;
    %assign/vec4 v0x12f980a40_0, 0;
    %jmp T_31.8;
T_31.8 ;
    %pop/vec4 1;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x12f980220;
T_32 ;
    %wait E_0x12f980620;
    %load/vec4 v0x12f9806f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0x12f980d50_0;
    %store/vec4 v0x12f980b90_0, 0, 32;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0x12f980df0_0;
    %store/vec4 v0x12f980b90_0, 0, 32;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0x12f980eb0_0;
    %store/vec4 v0x12f980b90_0, 0, 32;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0x12f980f40_0;
    %store/vec4 v0x12f980b90_0, 0, 32;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12f984aa0;
T_33 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f984f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f984e60_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x12f984e60_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12f984f90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f984e60_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x12f984070;
T_34 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f986190_0;
    %load/vec4 v0x12f9852f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12f985df0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x12f9859d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x12f985df0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12f985df0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x12f984070;
T_35 ;
    %wait E_0x12f984a10;
    %load/vec4 v0x12f985df0_0;
    %load/vec4 v0x12f985fa0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f986390_0;
    %and;
    %store/vec4 v0x12f9852f0_0, 0, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x12f984070;
T_36 ;
    %wait E_0x12f984820;
    %load/vec4 v0x12f986390_0;
    %store/vec4 v0x12f9859d0_0, 0, 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12f984070;
T_37 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f986190_0;
    %load/vec4 v0x12f985120_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f9855a0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x12f985820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x12f9855a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12f9855a0_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x12f984070;
T_38 ;
    %wait E_0x12f9849b0;
    %load/vec4 v0x12f9855a0_0;
    %load/vec4 v0x12f9856d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f985820_0;
    %and;
    %store/vec4 v0x12f985120_0, 0, 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x12f984070;
T_39 ;
    %wait E_0x12f984860;
    %load/vec4 v0x12f9852f0_0;
    %store/vec4 v0x12f985820_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x12f984070;
T_40 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f986190_0;
    %load/vec4 v0x12f9853d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12f986100_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x12f985a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x12f986100_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12f986100_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x12f984070;
T_41 ;
    %wait E_0x12f984930;
    %load/vec4 v0x12f986100_0;
    %load/vec4 v0x12f986050_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f985a60_0;
    %and;
    %store/vec4 v0x12f9853d0_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x12f984070;
T_42 ;
    %wait E_0x12f9848e0;
    %load/vec4 v0x12f985120_0;
    %store/vec4 v0x12f985a60_0, 0, 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x12f984070;
T_43 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f986190_0;
    %load/vec4 v0x12f985250_0;
    %or;
    %load/vec4 v0x12f9864d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x12f986570_0;
    %assign/vec4 v0x12f985d60_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x12f985940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x12f985d60_0;
    %load/vec4 v0x12f986570_0;
    %add;
    %assign/vec4 v0x12f985d60_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x12f984070;
T_44 ;
    %wait E_0x12f9848e0;
    %load/vec4 v0x12f985120_0;
    %store/vec4 v0x12f985250_0, 0, 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x12f984070;
T_45 ;
    %wait E_0x12f984860;
    %load/vec4 v0x12f9852f0_0;
    %store/vec4 v0x12f985940_0, 0, 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x12f984070;
T_46 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f986190_0;
    %load/vec4 v0x12f985250_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f985ca0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x12f9851c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x12f985d60_0;
    %assign/vec4 v0x12f985ca0_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x12f9858b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x12f985ca0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12f985ca0_0, 0;
T_46.4 ;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x12f984070;
T_47 ;
    %wait E_0x12f984860;
    %load/vec4 v0x12f9852f0_0;
    %store/vec4 v0x12f9851c0_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x12f984070;
T_48 ;
    %wait E_0x12f984820;
    %load/vec4 v0x12f986390_0;
    %store/vec4 v0x12f9858b0_0, 0, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x12f984070;
T_49 ;
    %wait E_0x12f9847a0;
    %load/vec4 v0x12f985f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %load/vec4 v0x12f986100_0;
    %load/vec4 v0x12f985df0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12f986100_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f985df0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x12f985e80_0, 0, 6;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x12f984070;
T_50 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f986190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f986440_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x12f986390_0;
    %assign/vec4 v0x12f986440_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x12f984070;
T_51 ;
    %wait E_0x12f984750;
    %load/vec4 v0x12f986390_0;
    %load/vec4 v0x12f986440_0;
    %inv;
    %and;
    %store/vec4 v0x12f9864d0_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x12f984070;
T_52 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f986190_0;
    %load/vec4 v0x12f985510_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f986240_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x12f985b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x12f986240_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12f986240_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x12f984070;
T_53 ;
    %wait E_0x12f9846e0;
    %load/vec4 v0x12f986240_0;
    %load/vec4 v0x12f9862e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f985b00_0;
    %and;
    %store/vec4 v0x12f985510_0, 0, 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x12f984070;
T_54 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f986190_0;
    %load/vec4 v0x12f985460_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f985790_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x12f985460_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f985790_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x12f987c50;
T_55 ;
    %wait E_0x12f988010;
    %load/vec4 v0x12f988060_0;
    %pad/u 16;
    %load/vec4 v0x12f988120_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x12f9881c0_0, 0, 16;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x12f988260;
T_56 ;
    %wait E_0x12f988650;
    %load/vec4 v0x12f9886a0_0;
    %pad/u 16;
    %load/vec4 v0x12f988760_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x12f988800_0, 0, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x12f9888a0;
T_57 ;
    %wait E_0x12f988c70;
    %load/vec4 v0x12f988cd0_0;
    %pad/u 16;
    %load/vec4 v0x12f988d90_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x12f988e30_0, 0, 16;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x12f98a110;
T_58 ;
    %wait E_0x12f98a560;
    %load/vec4 v0x12f98a720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_58.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_58.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_58.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_58.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_58.12, 6;
    %jmp T_58.13;
T_58.0 ;
    %load/vec4 v0x12f98a5c0_0;
    %store/vec4 v0x12f98a680_0, 0, 20;
    %jmp T_58.13;
T_58.1 ;
    %load/vec4 v0x12f98a5c0_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x12f98a680_0, 0, 20;
    %jmp T_58.13;
T_58.2 ;
    %load/vec4 v0x12f98a5c0_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x12f98a680_0, 0, 20;
    %jmp T_58.13;
T_58.3 ;
    %load/vec4 v0x12f98a5c0_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x12f98a680_0, 0, 20;
    %jmp T_58.13;
T_58.4 ;
    %load/vec4 v0x12f98a5c0_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x12f98a680_0, 0, 20;
    %jmp T_58.13;
T_58.5 ;
    %load/vec4 v0x12f98a5c0_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x12f98a680_0, 0, 20;
    %jmp T_58.13;
T_58.6 ;
    %load/vec4 v0x12f98a5c0_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x12f98a680_0, 0, 20;
    %jmp T_58.13;
T_58.7 ;
    %load/vec4 v0x12f98a5c0_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x12f98a680_0, 0, 20;
    %jmp T_58.13;
T_58.8 ;
    %load/vec4 v0x12f98a5c0_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x12f98a680_0, 0, 20;
    %jmp T_58.13;
T_58.9 ;
    %load/vec4 v0x12f98a5c0_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x12f98a680_0, 0, 20;
    %jmp T_58.13;
T_58.10 ;
    %load/vec4 v0x12f98a5c0_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x12f98a680_0, 0, 20;
    %jmp T_58.13;
T_58.11 ;
    %load/vec4 v0x12f98a5c0_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x12f98a680_0, 0, 20;
    %jmp T_58.13;
T_58.12 ;
    %load/vec4 v0x12f98a5c0_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x12f98a680_0, 0, 20;
    %jmp T_58.13;
T_58.13 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x12f987080;
T_59 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f9878e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x12f987660_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x12f987aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x12f987530_0;
    %assign/vec4 v0x12f987660_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x12f987080;
T_60 ;
    %wait E_0x12f987440;
    %load/vec4 v0x12f987530_0;
    %load/vec4 v0x12f987660_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_60.0, 8;
    %load/vec4 v0x12f987660_0;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0x12f987530_0;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %assign/vec4 v0x12f9877c0_0, 0;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x12f987080;
T_61 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f9878e0_0;
    %load/vec4 v0x12f9876f0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f987980_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x12f987aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x12f987980_0;
    %inv;
    %assign/vec4 v0x12f987980_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x12f987080;
T_62 ;
    %wait E_0x12f9873e0;
    %load/vec4 v0x12f987980_0;
    %load/vec4 v0x12f987aa0_0;
    %and;
    %assign/vec4 v0x12f987850_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x12f987080;
T_63 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f9878e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x12f9875d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f987b40_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x12f9876f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.2, 8;
    %load/vec4 v0x12f9877c0_0;
    %jmp/1 T_63.3, 8;
T_63.2 ; End of true expr.
    %load/vec4 v0x12f987530_0;
    %jmp/0 T_63.3, 8;
 ; End of false expr.
    %blend;
T_63.3;
    %assign/vec4 v0x12f9875d0_0, 0;
    %load/vec4 v0x12f9876f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.4, 8;
    %load/vec4 v0x12f987850_0;
    %jmp/1 T_63.5, 8;
T_63.4 ; End of true expr.
    %load/vec4 v0x12f987aa0_0;
    %jmp/0 T_63.5, 8;
 ; End of false expr.
    %blend;
T_63.5;
    %assign/vec4 v0x12f987b40_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x12f989b50;
T_64 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f989f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f989ed0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x12f989ed0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x12f98a080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f989ed0_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x12f9894c0;
T_65 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f989a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12f9899a0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x12f9899a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x12f989ac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f9899a0_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x12f988ed0;
T_66 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f989370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f9892d0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x12f9892d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12f989400_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f9892d0_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x12f9867a0;
T_67 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f98b780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f98b4a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f98b5c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f98b6e0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x12f98b040_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x12f98b2e0_0;
    %and;
    %assign/vec4 v0x12f98b4a0_0, 0;
    %load/vec4 v0x12f98b040_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x12f98b530_0;
    %and;
    %assign/vec4 v0x12f98b5c0_0, 0;
    %load/vec4 v0x12f98b040_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x12f98b650_0;
    %and;
    %assign/vec4 v0x12f98b6e0_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x12f9867a0;
T_68 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f98b780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x12f98b230_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x12f98b1a0_0;
    %load/vec4 v0x12f98b4a0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12f98b4a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12f98b5c0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12f98b5c0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12f98b6e0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12f98b6e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x12f98b230_0, 0;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x12f9867a0;
T_69 ;
    %wait E_0x12f987020;
    %load/vec4 v0x12f98ad80_0;
    %flag_set/vec4 8;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0x12f98b230_0;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0x12f98b1a0_0, 0, 21;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x12f9867a0;
T_70 ;
    %wait E_0x12f986fd0;
    %load/vec4 v0x12f98b230_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x12f98b0f0_0, 0, 20;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x12f9867a0;
T_71 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f98b780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f98a920_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x12f98b230_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x12f98b230_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x12f98bbd0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f98a920_0, 0;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x12f9867a0;
T_72 ;
    %wait E_0x12f986f80;
    %load/vec4 v0x12f98acf0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x12f98bbd0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x12f98ad80_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x12f982290;
T_73 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f982b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %load/vec4 v0x12f982850_0;
    %load/vec4 v0x12f982720_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f982a60, 0, 4;
T_73.0 ;
    %load/vec4 v0x12f982720_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f982a60, 4;
    %assign/vec4 v0x12f9828e0_0, 0;
    %load/vec4 v0x12f982670_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f982a60, 4;
    %assign/vec4 v0x12f9829b0_0, 0;
    %jmp T_73;
    .thread T_73;
    .scope S_0x12f982c50;
T_74 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f9834f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x12f983260_0;
    %load/vec4 v0x12f983130_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f983450, 0, 4;
T_74.0 ;
    %load/vec4 v0x12f983130_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f983450, 4;
    %assign/vec4 v0x12f9832f0_0, 0;
    %load/vec4 v0x12f983080_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f983450, 4;
    %assign/vec4 v0x12f9833a0_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x12f98cfa0;
T_75 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f98d800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %load/vec4 v0x12f98d570_0;
    %load/vec4 v0x12f98d440_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f98d760, 0, 4;
T_75.0 ;
    %load/vec4 v0x12f98d440_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f98d760, 4;
    %assign/vec4 v0x12f98d600_0, 0;
    %load/vec4 v0x12f98d390_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f98d760, 4;
    %assign/vec4 v0x12f98d6b0_0, 0;
    %jmp T_75;
    .thread T_75;
    .scope S_0x12f97f490;
T_76 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f990080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f98ff40_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x12f9907e0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_76.2, 4;
    %load/vec4 v0x12f98f7b0_0;
    %assign/vec4 v0x12f98ff40_0, 0;
    %jmp T_76.3;
T_76.2 ;
    %load/vec4 v0x12f9907e0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_76.4, 4;
    %load/vec4 v0x12f98f890_0;
    %pad/u 32;
    %assign/vec4 v0x12f98ff40_0, 0;
T_76.4 ;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x12f97f490;
T_77 ;
    %wait E_0x12f9806a0;
    %load/vec4 v0x12f990080_0;
    %load/vec4 v0x12f98ffe0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f98ffe0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x12f98f0b0_0;
    %load/vec4 v0x12f98ffe0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f98ffe0_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x12f991dc0;
T_78 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f992800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f992420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9924b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f992540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f992610_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x12f992b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x12f9922c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %jmp T_78.8;
T_78.4 ;
    %load/vec4 v0x12f9926b0_0;
    %assign/vec4 v0x12f992420_0, 0;
    %jmp T_78.8;
T_78.5 ;
    %load/vec4 v0x12f9926b0_0;
    %assign/vec4 v0x12f9924b0_0, 0;
    %jmp T_78.8;
T_78.6 ;
    %load/vec4 v0x12f9926b0_0;
    %assign/vec4 v0x12f992540_0, 0;
    %jmp T_78.8;
T_78.7 ;
    %load/vec4 v0x12f9926b0_0;
    %assign/vec4 v0x12f992610_0, 0;
    %jmp T_78.8;
T_78.8 ;
    %pop/vec4 1;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x12f991dc0;
T_79 ;
    %wait E_0x12f9921f0;
    %load/vec4 v0x12f9922c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %jmp T_79.4;
T_79.0 ;
    %load/vec4 v0x12f992910_0;
    %store/vec4 v0x12f992750_0, 0, 32;
    %jmp T_79.4;
T_79.1 ;
    %load/vec4 v0x12f9929b0_0;
    %store/vec4 v0x12f992750_0, 0, 32;
    %jmp T_79.4;
T_79.2 ;
    %load/vec4 v0x12f992a70_0;
    %store/vec4 v0x12f992750_0, 0, 32;
    %jmp T_79.4;
T_79.3 ;
    %load/vec4 v0x12f992b00_0;
    %store/vec4 v0x12f992750_0, 0, 32;
    %jmp T_79.4;
T_79.4 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x12f996690;
T_80 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f996af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f996a50_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x12f996a50_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12f996b80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f996a50_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x12f995c60;
T_81 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f997d80_0;
    %load/vec4 v0x12f996ee0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12f9979e0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x12f9975c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x12f9979e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12f9979e0_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x12f995c60;
T_82 ;
    %wait E_0x12f996600;
    %load/vec4 v0x12f9979e0_0;
    %load/vec4 v0x12f997b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f997f80_0;
    %and;
    %store/vec4 v0x12f996ee0_0, 0, 1;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x12f995c60;
T_83 ;
    %wait E_0x12f996410;
    %load/vec4 v0x12f997f80_0;
    %store/vec4 v0x12f9975c0_0, 0, 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x12f995c60;
T_84 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f997d80_0;
    %load/vec4 v0x12f996d10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f997190_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x12f997410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0x12f997190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12f997190_0, 0;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x12f995c60;
T_85 ;
    %wait E_0x12f9965a0;
    %load/vec4 v0x12f997190_0;
    %load/vec4 v0x12f9972c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f997410_0;
    %and;
    %store/vec4 v0x12f996d10_0, 0, 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x12f995c60;
T_86 ;
    %wait E_0x12f996450;
    %load/vec4 v0x12f996ee0_0;
    %store/vec4 v0x12f997410_0, 0, 1;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x12f995c60;
T_87 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f997d80_0;
    %load/vec4 v0x12f996fc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12f997cf0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x12f997650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x12f997cf0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12f997cf0_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x12f995c60;
T_88 ;
    %wait E_0x12f996520;
    %load/vec4 v0x12f997cf0_0;
    %load/vec4 v0x12f997c40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f997650_0;
    %and;
    %store/vec4 v0x12f996fc0_0, 0, 1;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x12f995c60;
T_89 ;
    %wait E_0x12f9964d0;
    %load/vec4 v0x12f996d10_0;
    %store/vec4 v0x12f997650_0, 0, 1;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x12f995c60;
T_90 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f997d80_0;
    %load/vec4 v0x12f996e40_0;
    %or;
    %load/vec4 v0x12f9980c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %load/vec4 v0x12f998160_0;
    %assign/vec4 v0x12f997950_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x12f997530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0x12f997950_0;
    %load/vec4 v0x12f998160_0;
    %add;
    %assign/vec4 v0x12f997950_0, 0;
T_90.2 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x12f995c60;
T_91 ;
    %wait E_0x12f9964d0;
    %load/vec4 v0x12f996d10_0;
    %store/vec4 v0x12f996e40_0, 0, 1;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x12f995c60;
T_92 ;
    %wait E_0x12f996450;
    %load/vec4 v0x12f996ee0_0;
    %store/vec4 v0x12f997530_0, 0, 1;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x12f995c60;
T_93 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f997d80_0;
    %load/vec4 v0x12f996e40_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f997890_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x12f996db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %load/vec4 v0x12f997950_0;
    %assign/vec4 v0x12f997890_0, 0;
    %jmp T_93.3;
T_93.2 ;
    %load/vec4 v0x12f9974a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %load/vec4 v0x12f997890_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12f997890_0, 0;
T_93.4 ;
T_93.3 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x12f995c60;
T_94 ;
    %wait E_0x12f996450;
    %load/vec4 v0x12f996ee0_0;
    %store/vec4 v0x12f996db0_0, 0, 1;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x12f995c60;
T_95 ;
    %wait E_0x12f996410;
    %load/vec4 v0x12f997f80_0;
    %store/vec4 v0x12f9974a0_0, 0, 1;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x12f995c60;
T_96 ;
    %wait E_0x12f996390;
    %load/vec4 v0x12f997b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %load/vec4 v0x12f997cf0_0;
    %load/vec4 v0x12f9979e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12f997cf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f9979e0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x12f997a70_0, 0, 6;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x12f995c60;
T_97 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f997d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f998030_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x12f997f80_0;
    %assign/vec4 v0x12f998030_0, 0;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x12f995c60;
T_98 ;
    %wait E_0x12f996340;
    %load/vec4 v0x12f997f80_0;
    %load/vec4 v0x12f998030_0;
    %inv;
    %and;
    %store/vec4 v0x12f9980c0_0, 0, 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x12f995c60;
T_99 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f997d80_0;
    %load/vec4 v0x12f997100_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f997e30_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x12f9976f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x12f997e30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12f997e30_0, 0;
T_99.2 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x12f995c60;
T_100 ;
    %wait E_0x12f9962d0;
    %load/vec4 v0x12f997e30_0;
    %load/vec4 v0x12f997ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f9976f0_0;
    %and;
    %store/vec4 v0x12f997100_0, 0, 1;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x12f995c60;
T_101 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f997d80_0;
    %load/vec4 v0x12f997050_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f997380_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x12f997050_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f997380_0, 0;
T_101.2 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x12f999840;
T_102 ;
    %wait E_0x12f999c00;
    %load/vec4 v0x12f999c50_0;
    %pad/u 16;
    %load/vec4 v0x12f999d10_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x12f999db0_0, 0, 16;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x12f999e50;
T_103 ;
    %wait E_0x12f99a240;
    %load/vec4 v0x12f99a290_0;
    %pad/u 16;
    %load/vec4 v0x12f99a350_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x12f99a3f0_0, 0, 16;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x12f99a490;
T_104 ;
    %wait E_0x12f99a860;
    %load/vec4 v0x12f99a8c0_0;
    %pad/u 16;
    %load/vec4 v0x12f99a980_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x12f99aa20_0, 0, 16;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x12f99bd00;
T_105 ;
    %wait E_0x12f99c150;
    %load/vec4 v0x12f99c310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_105.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_105.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_105.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_105.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_105.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_105.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_105.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_105.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_105.12, 6;
    %jmp T_105.13;
T_105.0 ;
    %load/vec4 v0x12f99c1b0_0;
    %store/vec4 v0x12f99c270_0, 0, 20;
    %jmp T_105.13;
T_105.1 ;
    %load/vec4 v0x12f99c1b0_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x12f99c270_0, 0, 20;
    %jmp T_105.13;
T_105.2 ;
    %load/vec4 v0x12f99c1b0_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x12f99c270_0, 0, 20;
    %jmp T_105.13;
T_105.3 ;
    %load/vec4 v0x12f99c1b0_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x12f99c270_0, 0, 20;
    %jmp T_105.13;
T_105.4 ;
    %load/vec4 v0x12f99c1b0_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x12f99c270_0, 0, 20;
    %jmp T_105.13;
T_105.5 ;
    %load/vec4 v0x12f99c1b0_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x12f99c270_0, 0, 20;
    %jmp T_105.13;
T_105.6 ;
    %load/vec4 v0x12f99c1b0_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x12f99c270_0, 0, 20;
    %jmp T_105.13;
T_105.7 ;
    %load/vec4 v0x12f99c1b0_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x12f99c270_0, 0, 20;
    %jmp T_105.13;
T_105.8 ;
    %load/vec4 v0x12f99c1b0_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x12f99c270_0, 0, 20;
    %jmp T_105.13;
T_105.9 ;
    %load/vec4 v0x12f99c1b0_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x12f99c270_0, 0, 20;
    %jmp T_105.13;
T_105.10 ;
    %load/vec4 v0x12f99c1b0_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x12f99c270_0, 0, 20;
    %jmp T_105.13;
T_105.11 ;
    %load/vec4 v0x12f99c1b0_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x12f99c270_0, 0, 20;
    %jmp T_105.13;
T_105.12 ;
    %load/vec4 v0x12f99c1b0_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x12f99c270_0, 0, 20;
    %jmp T_105.13;
T_105.13 ;
    %pop/vec4 1;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x12f998c70;
T_106 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f9994d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x12f999250_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x12f999690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0x12f999120_0;
    %assign/vec4 v0x12f999250_0, 0;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x12f998c70;
T_107 ;
    %wait E_0x12f999030;
    %load/vec4 v0x12f999120_0;
    %load/vec4 v0x12f999250_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_107.0, 8;
    %load/vec4 v0x12f999250_0;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %load/vec4 v0x12f999120_0;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %assign/vec4 v0x12f9993b0_0, 0;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x12f998c70;
T_108 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f9994d0_0;
    %load/vec4 v0x12f9992e0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f999570_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x12f999690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x12f999570_0;
    %inv;
    %assign/vec4 v0x12f999570_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x12f998c70;
T_109 ;
    %wait E_0x12f998fd0;
    %load/vec4 v0x12f999570_0;
    %load/vec4 v0x12f999690_0;
    %and;
    %assign/vec4 v0x12f999440_0, 0;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x12f998c70;
T_110 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f9994d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x12f9991c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f999730_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x12f9992e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.2, 8;
    %load/vec4 v0x12f9993b0_0;
    %jmp/1 T_110.3, 8;
T_110.2 ; End of true expr.
    %load/vec4 v0x12f999120_0;
    %jmp/0 T_110.3, 8;
 ; End of false expr.
    %blend;
T_110.3;
    %assign/vec4 v0x12f9991c0_0, 0;
    %load/vec4 v0x12f9992e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.4, 8;
    %load/vec4 v0x12f999440_0;
    %jmp/1 T_110.5, 8;
T_110.4 ; End of true expr.
    %load/vec4 v0x12f999690_0;
    %jmp/0 T_110.5, 8;
 ; End of false expr.
    %blend;
T_110.5;
    %assign/vec4 v0x12f999730_0, 0;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x12f99b740;
T_111 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f99bb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f99bac0_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x12f99bac0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x12f99bc70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f99bac0_0, 0;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x12f99b0b0;
T_112 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f99b620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12f99b590_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x12f99b590_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x12f99b6b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f99b590_0, 0;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x12f99aac0;
T_113 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f99af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f99aec0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x12f99aec0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12f99aff0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f99aec0_0, 0;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x12f998390;
T_114 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f99d370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f99d090_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f99d1b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f99d2d0_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x12f99cc30_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x12f99ced0_0;
    %and;
    %assign/vec4 v0x12f99d090_0, 0;
    %load/vec4 v0x12f99cc30_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x12f99d120_0;
    %and;
    %assign/vec4 v0x12f99d1b0_0, 0;
    %load/vec4 v0x12f99cc30_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x12f99d240_0;
    %and;
    %assign/vec4 v0x12f99d2d0_0, 0;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x12f998390;
T_115 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f99d370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x12f99ce20_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x12f99cd90_0;
    %load/vec4 v0x12f99d090_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12f99d090_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12f99d1b0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12f99d1b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12f99d2d0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12f99d2d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x12f99ce20_0, 0;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x12f998390;
T_116 ;
    %wait E_0x12f998c10;
    %load/vec4 v0x12f99c970_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_116.1, 8;
T_116.0 ; End of true expr.
    %load/vec4 v0x12f99ce20_0;
    %jmp/0 T_116.1, 8;
 ; End of false expr.
    %blend;
T_116.1;
    %store/vec4 v0x12f99cd90_0, 0, 21;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x12f998390;
T_117 ;
    %wait E_0x12f998bc0;
    %load/vec4 v0x12f99ce20_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x12f99cce0_0, 0, 20;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x12f998390;
T_118 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f99d370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f99c510_0, 0;
    %jmp T_118.1;
T_118.0 ;
    %load/vec4 v0x12f99ce20_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x12f99ce20_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x12f99d7c0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f99c510_0, 0;
T_118.2 ;
T_118.1 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x12f998390;
T_119 ;
    %wait E_0x12f998b70;
    %load/vec4 v0x12f99c8e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x12f99d7c0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x12f99c970_0, 0, 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x12f993e80;
T_120 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f9946f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %load/vec4 v0x12f994440_0;
    %load/vec4 v0x12f994310_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f994650, 0, 4;
T_120.0 ;
    %load/vec4 v0x12f994310_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f994650, 4;
    %assign/vec4 v0x12f9944d0_0, 0;
    %load/vec4 v0x12f994260_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f994650, 4;
    %assign/vec4 v0x12f9945a0_0, 0;
    %jmp T_120;
    .thread T_120;
    .scope S_0x12f994840;
T_121 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f9950e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x12f994e50_0;
    %load/vec4 v0x12f994d20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f995040, 0, 4;
T_121.0 ;
    %load/vec4 v0x12f994d20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f995040, 4;
    %assign/vec4 v0x12f994ee0_0, 0;
    %load/vec4 v0x12f994c70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f995040, 4;
    %assign/vec4 v0x12f994f90_0, 0;
    %jmp T_121;
    .thread T_121;
    .scope S_0x12f99eb90;
T_122 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f99f3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %load/vec4 v0x12f99f160_0;
    %load/vec4 v0x12f99f030_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f99f350, 0, 4;
T_122.0 ;
    %load/vec4 v0x12f99f030_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f99f350, 4;
    %assign/vec4 v0x12f99f1f0_0, 0;
    %load/vec4 v0x12f99ef80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f99f350, 4;
    %assign/vec4 v0x12f99f2a0_0, 0;
    %jmp T_122;
    .thread T_122;
    .scope S_0x12f990fa0;
T_123 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f9a1c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9a1b30_0, 0;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x12f9a23d0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_123.2, 4;
    %load/vec4 v0x12f9a13a0_0;
    %assign/vec4 v0x12f9a1b30_0, 0;
    %jmp T_123.3;
T_123.2 ;
    %load/vec4 v0x12f9a23d0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_123.4, 4;
    %load/vec4 v0x12f9a1480_0;
    %pad/u 32;
    %assign/vec4 v0x12f9a1b30_0, 0;
T_123.4 ;
T_123.3 ;
T_123.1 ;
    %jmp T_123;
    .thread T_123;
    .scope S_0x12f990fa0;
T_124 ;
    %wait E_0x12f992270;
    %load/vec4 v0x12f9a1c70_0;
    %load/vec4 v0x12f9a1bd0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9a1bd0_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x12f9a0ca0_0;
    %load/vec4 v0x12f9a1bd0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f9a1bd0_0, 0;
T_124.2 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x12f9a39d0;
T_125 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9a43e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9a4000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9a4090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9a4120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9a41f0_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x12f9a4770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %load/vec4 v0x12f9a3ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_125.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_125.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_125.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_125.7, 6;
    %jmp T_125.8;
T_125.4 ;
    %load/vec4 v0x12f9a4290_0;
    %assign/vec4 v0x12f9a4000_0, 0;
    %jmp T_125.8;
T_125.5 ;
    %load/vec4 v0x12f9a4290_0;
    %assign/vec4 v0x12f9a4090_0, 0;
    %jmp T_125.8;
T_125.6 ;
    %load/vec4 v0x12f9a4290_0;
    %assign/vec4 v0x12f9a4120_0, 0;
    %jmp T_125.8;
T_125.7 ;
    %load/vec4 v0x12f9a4290_0;
    %assign/vec4 v0x12f9a41f0_0, 0;
    %jmp T_125.8;
T_125.8 ;
    %pop/vec4 1;
T_125.2 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x12f9a39d0;
T_126 ;
    %wait E_0x12f9a3dd0;
    %load/vec4 v0x12f9a3ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_126.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_126.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_126.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_126.3, 6;
    %jmp T_126.4;
T_126.0 ;
    %load/vec4 v0x12f9a44f0_0;
    %store/vec4 v0x12f9a4330_0, 0, 32;
    %jmp T_126.4;
T_126.1 ;
    %load/vec4 v0x12f9a4590_0;
    %store/vec4 v0x12f9a4330_0, 0, 32;
    %jmp T_126.4;
T_126.2 ;
    %load/vec4 v0x12f9a4650_0;
    %store/vec4 v0x12f9a4330_0, 0, 32;
    %jmp T_126.4;
T_126.3 ;
    %load/vec4 v0x12f9a46e0_0;
    %store/vec4 v0x12f9a4330_0, 0, 32;
    %jmp T_126.4;
T_126.4 ;
    %pop/vec4 1;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0x12f9a8230;
T_127 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9a8690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_127.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f9a85f0_0, 0;
    %jmp T_127.1;
T_127.0 ;
    %load/vec4 v0x12f9a85f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12f9a8720_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f9a85f0_0, 0;
T_127.1 ;
    %jmp T_127;
    .thread T_127;
    .scope S_0x12f9a7800;
T_128 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9a9920_0;
    %load/vec4 v0x12f9a8a80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12f9a9580_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x12f9a9160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %load/vec4 v0x12f9a9580_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12f9a9580_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x12f9a7800;
T_129 ;
    %wait E_0x12f9a81a0;
    %load/vec4 v0x12f9a9580_0;
    %load/vec4 v0x12f9a9730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f9a9b20_0;
    %and;
    %store/vec4 v0x12f9a8a80_0, 0, 1;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x12f9a7800;
T_130 ;
    %wait E_0x12f9a7fb0;
    %load/vec4 v0x12f9a9b20_0;
    %store/vec4 v0x12f9a9160_0, 0, 1;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x12f9a7800;
T_131 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9a9920_0;
    %load/vec4 v0x12f9a88b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f9a8d30_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x12f9a8fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0x12f9a8d30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12f9a8d30_0, 0;
T_131.2 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x12f9a7800;
T_132 ;
    %wait E_0x12f9a8140;
    %load/vec4 v0x12f9a8d30_0;
    %load/vec4 v0x12f9a8e60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f9a8fb0_0;
    %and;
    %store/vec4 v0x12f9a88b0_0, 0, 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x12f9a7800;
T_133 ;
    %wait E_0x12f9a7ff0;
    %load/vec4 v0x12f9a8a80_0;
    %store/vec4 v0x12f9a8fb0_0, 0, 1;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x12f9a7800;
T_134 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9a9920_0;
    %load/vec4 v0x12f9a8b60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12f9a9890_0, 0;
    %jmp T_134.1;
T_134.0 ;
    %load/vec4 v0x12f9a91f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.2, 8;
    %load/vec4 v0x12f9a9890_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12f9a9890_0, 0;
T_134.2 ;
T_134.1 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x12f9a7800;
T_135 ;
    %wait E_0x12f9a80c0;
    %load/vec4 v0x12f9a9890_0;
    %load/vec4 v0x12f9a97e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f9a91f0_0;
    %and;
    %store/vec4 v0x12f9a8b60_0, 0, 1;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x12f9a7800;
T_136 ;
    %wait E_0x12f9a8070;
    %load/vec4 v0x12f9a88b0_0;
    %store/vec4 v0x12f9a91f0_0, 0, 1;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x12f9a7800;
T_137 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9a9920_0;
    %load/vec4 v0x12f9a89e0_0;
    %or;
    %load/vec4 v0x12f9a9c60_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %load/vec4 v0x12f9a9d00_0;
    %assign/vec4 v0x12f9a94f0_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x12f9a90d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %load/vec4 v0x12f9a94f0_0;
    %load/vec4 v0x12f9a9d00_0;
    %add;
    %assign/vec4 v0x12f9a94f0_0, 0;
T_137.2 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x12f9a7800;
T_138 ;
    %wait E_0x12f9a8070;
    %load/vec4 v0x12f9a88b0_0;
    %store/vec4 v0x12f9a89e0_0, 0, 1;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x12f9a7800;
T_139 ;
    %wait E_0x12f9a7ff0;
    %load/vec4 v0x12f9a8a80_0;
    %store/vec4 v0x12f9a90d0_0, 0, 1;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x12f9a7800;
T_140 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9a9920_0;
    %load/vec4 v0x12f9a89e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f9a9430_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x12f9a8950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0x12f9a94f0_0;
    %assign/vec4 v0x12f9a9430_0, 0;
    %jmp T_140.3;
T_140.2 ;
    %load/vec4 v0x12f9a9040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.4, 8;
    %load/vec4 v0x12f9a9430_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12f9a9430_0, 0;
T_140.4 ;
T_140.3 ;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x12f9a7800;
T_141 ;
    %wait E_0x12f9a7ff0;
    %load/vec4 v0x12f9a8a80_0;
    %store/vec4 v0x12f9a8950_0, 0, 1;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x12f9a7800;
T_142 ;
    %wait E_0x12f9a7fb0;
    %load/vec4 v0x12f9a9b20_0;
    %store/vec4 v0x12f9a9040_0, 0, 1;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x12f9a7800;
T_143 ;
    %wait E_0x12f9a7f30;
    %load/vec4 v0x12f9a96a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %load/vec4 v0x12f9a9890_0;
    %load/vec4 v0x12f9a9580_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12f9a9890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f9a9580_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x12f9a9610_0, 0, 6;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x12f9a7800;
T_144 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9a9920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9a9bd0_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0x12f9a9b20_0;
    %assign/vec4 v0x12f9a9bd0_0, 0;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_0x12f9a7800;
T_145 ;
    %wait E_0x12f9a7ee0;
    %load/vec4 v0x12f9a9b20_0;
    %load/vec4 v0x12f9a9bd0_0;
    %inv;
    %and;
    %store/vec4 v0x12f9a9c60_0, 0, 1;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x12f9a7800;
T_146 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9a9920_0;
    %load/vec4 v0x12f9a8ca0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f9a99d0_0, 0;
    %jmp T_146.1;
T_146.0 ;
    %load/vec4 v0x12f9a9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.2, 8;
    %load/vec4 v0x12f9a99d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12f9a99d0_0, 0;
T_146.2 ;
T_146.1 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x12f9a7800;
T_147 ;
    %wait E_0x12f9a7e70;
    %load/vec4 v0x12f9a99d0_0;
    %load/vec4 v0x12f9a9a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f9a9290_0;
    %and;
    %store/vec4 v0x12f9a8ca0_0, 0, 1;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x12f9a7800;
T_148 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9a9920_0;
    %load/vec4 v0x12f9a8bf0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9a8f20_0, 0;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v0x12f9a8bf0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f9a8f20_0, 0;
T_148.2 ;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_0x12f9ab3e0;
T_149 ;
    %wait E_0x12f9ab7a0;
    %load/vec4 v0x12f9ab7f0_0;
    %pad/u 16;
    %load/vec4 v0x12f9ab8b0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x12f9ab950_0, 0, 16;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x12f9ab9f0;
T_150 ;
    %wait E_0x12f9abde0;
    %load/vec4 v0x12f9abe30_0;
    %pad/u 16;
    %load/vec4 v0x12f9abef0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x12f9abf90_0, 0, 16;
    %jmp T_150;
    .thread T_150, $push;
    .scope S_0x12f9ac030;
T_151 ;
    %wait E_0x12f9ac400;
    %load/vec4 v0x12f9ac460_0;
    %pad/u 16;
    %load/vec4 v0x12f9ac520_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x12f9ac5c0_0, 0, 16;
    %jmp T_151;
    .thread T_151, $push;
    .scope S_0x12f9ad8a0;
T_152 ;
    %wait E_0x12f9adcf0;
    %load/vec4 v0x12f9adeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_152.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_152.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_152.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_152.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_152.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_152.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_152.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_152.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_152.12, 6;
    %jmp T_152.13;
T_152.0 ;
    %load/vec4 v0x12f9add50_0;
    %store/vec4 v0x12f9ade10_0, 0, 20;
    %jmp T_152.13;
T_152.1 ;
    %load/vec4 v0x12f9add50_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x12f9ade10_0, 0, 20;
    %jmp T_152.13;
T_152.2 ;
    %load/vec4 v0x12f9add50_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x12f9ade10_0, 0, 20;
    %jmp T_152.13;
T_152.3 ;
    %load/vec4 v0x12f9add50_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x12f9ade10_0, 0, 20;
    %jmp T_152.13;
T_152.4 ;
    %load/vec4 v0x12f9add50_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x12f9ade10_0, 0, 20;
    %jmp T_152.13;
T_152.5 ;
    %load/vec4 v0x12f9add50_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x12f9ade10_0, 0, 20;
    %jmp T_152.13;
T_152.6 ;
    %load/vec4 v0x12f9add50_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x12f9ade10_0, 0, 20;
    %jmp T_152.13;
T_152.7 ;
    %load/vec4 v0x12f9add50_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x12f9ade10_0, 0, 20;
    %jmp T_152.13;
T_152.8 ;
    %load/vec4 v0x12f9add50_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x12f9ade10_0, 0, 20;
    %jmp T_152.13;
T_152.9 ;
    %load/vec4 v0x12f9add50_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x12f9ade10_0, 0, 20;
    %jmp T_152.13;
T_152.10 ;
    %load/vec4 v0x12f9add50_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x12f9ade10_0, 0, 20;
    %jmp T_152.13;
T_152.11 ;
    %load/vec4 v0x12f9add50_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x12f9ade10_0, 0, 20;
    %jmp T_152.13;
T_152.12 ;
    %load/vec4 v0x12f9add50_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x12f9ade10_0, 0, 20;
    %jmp T_152.13;
T_152.13 ;
    %pop/vec4 1;
    %jmp T_152;
    .thread T_152, $push;
    .scope S_0x12f9aa810;
T_153 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9ab070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x12f9aadf0_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0x12f9ab230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.2, 8;
    %load/vec4 v0x12f9aacc0_0;
    %assign/vec4 v0x12f9aadf0_0, 0;
T_153.2 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_0x12f9aa810;
T_154 ;
    %wait E_0x12f9aabd0;
    %load/vec4 v0x12f9aacc0_0;
    %load/vec4 v0x12f9aadf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_154.0, 8;
    %load/vec4 v0x12f9aadf0_0;
    %jmp/1 T_154.1, 8;
T_154.0 ; End of true expr.
    %load/vec4 v0x12f9aacc0_0;
    %jmp/0 T_154.1, 8;
 ; End of false expr.
    %blend;
T_154.1;
    %assign/vec4 v0x12f9aaf50_0, 0;
    %jmp T_154;
    .thread T_154, $push;
    .scope S_0x12f9aa810;
T_155 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9ab070_0;
    %load/vec4 v0x12f9aae80_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9ab110_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x12f9ab230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x12f9ab110_0;
    %inv;
    %assign/vec4 v0x12f9ab110_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x12f9aa810;
T_156 ;
    %wait E_0x12f9aab70;
    %load/vec4 v0x12f9ab110_0;
    %load/vec4 v0x12f9ab230_0;
    %and;
    %assign/vec4 v0x12f9aafe0_0, 0;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x12f9aa810;
T_157 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9ab070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x12f9aad60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9ab2d0_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0x12f9aae80_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.2, 8;
    %load/vec4 v0x12f9aaf50_0;
    %jmp/1 T_157.3, 8;
T_157.2 ; End of true expr.
    %load/vec4 v0x12f9aacc0_0;
    %jmp/0 T_157.3, 8;
 ; End of false expr.
    %blend;
T_157.3;
    %assign/vec4 v0x12f9aad60_0, 0;
    %load/vec4 v0x12f9aae80_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.4, 8;
    %load/vec4 v0x12f9aafe0_0;
    %jmp/1 T_157.5, 8;
T_157.4 ; End of true expr.
    %load/vec4 v0x12f9ab230_0;
    %jmp/0 T_157.5, 8;
 ; End of false expr.
    %blend;
T_157.5;
    %assign/vec4 v0x12f9ab2d0_0, 0;
T_157.1 ;
    %jmp T_157;
    .thread T_157;
    .scope S_0x12f9ad2e0;
T_158 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9ad700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f9ad660_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x12f9ad660_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x12f9ad810_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f9ad660_0, 0;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x12f9acc50;
T_159 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9ad1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_159.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12f9ad130_0, 0;
    %jmp T_159.1;
T_159.0 ;
    %load/vec4 v0x12f9ad130_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x12f9ad250_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f9ad130_0, 0;
T_159.1 ;
    %jmp T_159;
    .thread T_159;
    .scope S_0x12f9ac660;
T_160 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9acb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_160.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f9aca60_0, 0;
    %jmp T_160.1;
T_160.0 ;
    %load/vec4 v0x12f9aca60_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12f9acb90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f9aca60_0, 0;
T_160.1 ;
    %jmp T_160;
    .thread T_160;
    .scope S_0x12f9a9f30;
T_161 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9aef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f9aec30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f9aed50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f9aee70_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x12f9ae7d0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x12f9aea70_0;
    %and;
    %assign/vec4 v0x12f9aec30_0, 0;
    %load/vec4 v0x12f9ae7d0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x12f9aecc0_0;
    %and;
    %assign/vec4 v0x12f9aed50_0, 0;
    %load/vec4 v0x12f9ae7d0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x12f9aede0_0;
    %and;
    %assign/vec4 v0x12f9aee70_0, 0;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x12f9a9f30;
T_162 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9aef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_162.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x12f9ae9c0_0, 0;
    %jmp T_162.1;
T_162.0 ;
    %load/vec4 v0x12f9ae930_0;
    %load/vec4 v0x12f9aec30_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12f9aec30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12f9aed50_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12f9aed50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12f9aee70_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12f9aee70_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x12f9ae9c0_0, 0;
T_162.1 ;
    %jmp T_162;
    .thread T_162;
    .scope S_0x12f9a9f30;
T_163 ;
    %wait E_0x12f9aa7b0;
    %load/vec4 v0x12f9ae510_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_163.1, 8;
T_163.0 ; End of true expr.
    %load/vec4 v0x12f9ae9c0_0;
    %jmp/0 T_163.1, 8;
 ; End of false expr.
    %blend;
T_163.1;
    %store/vec4 v0x12f9ae930_0, 0, 21;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x12f9a9f30;
T_164 ;
    %wait E_0x12f9aa760;
    %load/vec4 v0x12f9ae9c0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x12f9ae880_0, 0, 20;
    %jmp T_164;
    .thread T_164, $push;
    .scope S_0x12f9a9f30;
T_165 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9aef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9ae0b0_0, 0;
    %jmp T_165.1;
T_165.0 ;
    %load/vec4 v0x12f9ae9c0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x12f9ae9c0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x12f9af360_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f9ae0b0_0, 0;
T_165.2 ;
T_165.1 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x12f9a9f30;
T_166 ;
    %wait E_0x12f9aa710;
    %load/vec4 v0x12f9ae480_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x12f9af360_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x12f9ae510_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x12f9a5a20;
T_167 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9a6290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %load/vec4 v0x12f9a5fe0_0;
    %load/vec4 v0x12f9a5eb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f9a61f0, 0, 4;
T_167.0 ;
    %load/vec4 v0x12f9a5eb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f9a61f0, 4;
    %assign/vec4 v0x12f9a6070_0, 0;
    %load/vec4 v0x12f9a5e00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f9a61f0, 4;
    %assign/vec4 v0x12f9a6140_0, 0;
    %jmp T_167;
    .thread T_167;
    .scope S_0x12f9a63e0;
T_168 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9a6c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %load/vec4 v0x12f9a69f0_0;
    %load/vec4 v0x12f9a68c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f9a6be0, 0, 4;
T_168.0 ;
    %load/vec4 v0x12f9a68c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f9a6be0, 4;
    %assign/vec4 v0x12f9a6a80_0, 0;
    %load/vec4 v0x12f9a6810_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f9a6be0, 4;
    %assign/vec4 v0x12f9a6b30_0, 0;
    %jmp T_168;
    .thread T_168;
    .scope S_0x12f9b0730;
T_169 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9b0f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %load/vec4 v0x12f9b0d00_0;
    %load/vec4 v0x12f9b0bd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f9b0ef0, 0, 4;
T_169.0 ;
    %load/vec4 v0x12f9b0bd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f9b0ef0, 4;
    %assign/vec4 v0x12f9b0d90_0, 0;
    %load/vec4 v0x12f9b0b20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f9b0ef0, 4;
    %assign/vec4 v0x12f9b0e40_0, 0;
    %jmp T_169;
    .thread T_169;
    .scope S_0x12f9a2b70;
T_170 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9b3810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9b36d0_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x12f9b3f70_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_170.2, 4;
    %load/vec4 v0x12f9b2f40_0;
    %assign/vec4 v0x12f9b36d0_0, 0;
    %jmp T_170.3;
T_170.2 ;
    %load/vec4 v0x12f9b3f70_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_170.4, 4;
    %load/vec4 v0x12f9b3020_0;
    %pad/u 32;
    %assign/vec4 v0x12f9b36d0_0, 0;
T_170.4 ;
T_170.3 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_0x12f9a2b70;
T_171 ;
    %wait E_0x12f9a3e50;
    %load/vec4 v0x12f9b3810_0;
    %load/vec4 v0x12f9b3770_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9b3770_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x12f9b2840_0;
    %load/vec4 v0x12f9b3770_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f9b3770_0, 0;
T_171.2 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x12f9b5640;
T_172 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9b6060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9b5c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9b5d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9b5da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9b5e70_0, 0;
    %jmp T_172.1;
T_172.0 ;
    %load/vec4 v0x12f9b63f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.2, 8;
    %load/vec4 v0x12f9b5b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_172.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_172.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_172.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_172.7, 6;
    %jmp T_172.8;
T_172.4 ;
    %load/vec4 v0x12f9b5f10_0;
    %assign/vec4 v0x12f9b5c80_0, 0;
    %jmp T_172.8;
T_172.5 ;
    %load/vec4 v0x12f9b5f10_0;
    %assign/vec4 v0x12f9b5d10_0, 0;
    %jmp T_172.8;
T_172.6 ;
    %load/vec4 v0x12f9b5f10_0;
    %assign/vec4 v0x12f9b5da0_0, 0;
    %jmp T_172.8;
T_172.7 ;
    %load/vec4 v0x12f9b5f10_0;
    %assign/vec4 v0x12f9b5e70_0, 0;
    %jmp T_172.8;
T_172.8 ;
    %pop/vec4 1;
T_172.2 ;
T_172.1 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x12f9b5640;
T_173 ;
    %wait E_0x12f9b5a60;
    %load/vec4 v0x12f9b5b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_173.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_173.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_173.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_173.3, 6;
    %jmp T_173.4;
T_173.0 ;
    %load/vec4 v0x12f9b6170_0;
    %store/vec4 v0x12f9b5fb0_0, 0, 32;
    %jmp T_173.4;
T_173.1 ;
    %load/vec4 v0x12f9b6210_0;
    %store/vec4 v0x12f9b5fb0_0, 0, 32;
    %jmp T_173.4;
T_173.2 ;
    %load/vec4 v0x12f9b62d0_0;
    %store/vec4 v0x12f9b5fb0_0, 0, 32;
    %jmp T_173.4;
T_173.3 ;
    %load/vec4 v0x12f9b6360_0;
    %store/vec4 v0x12f9b5fb0_0, 0, 32;
    %jmp T_173.4;
T_173.4 ;
    %pop/vec4 1;
    %jmp T_173;
    .thread T_173, $push;
    .scope S_0x12f9b9eb0;
T_174 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9ba310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f9ba270_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x12f9ba270_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12f9ba3a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f9ba270_0, 0;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x12f9b9480;
T_175 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9bb5a0_0;
    %load/vec4 v0x12f9ba700_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12f9bb200_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x12f9bade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x12f9bb200_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12f9bb200_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x12f9b9480;
T_176 ;
    %wait E_0x12f9b9e20;
    %load/vec4 v0x12f9bb200_0;
    %load/vec4 v0x12f9bb3b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f9bb7a0_0;
    %and;
    %store/vec4 v0x12f9ba700_0, 0, 1;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x12f9b9480;
T_177 ;
    %wait E_0x12f9b9c30;
    %load/vec4 v0x12f9bb7a0_0;
    %store/vec4 v0x12f9bade0_0, 0, 1;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x12f9b9480;
T_178 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9bb5a0_0;
    %load/vec4 v0x12f9ba530_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f9ba9b0_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x12f9bac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v0x12f9ba9b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12f9ba9b0_0, 0;
T_178.2 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x12f9b9480;
T_179 ;
    %wait E_0x12f9b9dc0;
    %load/vec4 v0x12f9ba9b0_0;
    %load/vec4 v0x12f9baae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f9bac30_0;
    %and;
    %store/vec4 v0x12f9ba530_0, 0, 1;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x12f9b9480;
T_180 ;
    %wait E_0x12f9b9c70;
    %load/vec4 v0x12f9ba700_0;
    %store/vec4 v0x12f9bac30_0, 0, 1;
    %jmp T_180;
    .thread T_180, $push;
    .scope S_0x12f9b9480;
T_181 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9bb5a0_0;
    %load/vec4 v0x12f9ba7e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12f9bb510_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x12f9bae70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %load/vec4 v0x12f9bb510_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x12f9bb510_0, 0;
T_181.2 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x12f9b9480;
T_182 ;
    %wait E_0x12f9b9d40;
    %load/vec4 v0x12f9bb510_0;
    %load/vec4 v0x12f9bb460_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f9bae70_0;
    %and;
    %store/vec4 v0x12f9ba7e0_0, 0, 1;
    %jmp T_182;
    .thread T_182, $push;
    .scope S_0x12f9b9480;
T_183 ;
    %wait E_0x12f9b9cf0;
    %load/vec4 v0x12f9ba530_0;
    %store/vec4 v0x12f9bae70_0, 0, 1;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x12f9b9480;
T_184 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9bb5a0_0;
    %load/vec4 v0x12f9ba660_0;
    %or;
    %load/vec4 v0x12f9bb8e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %load/vec4 v0x12f9bb980_0;
    %assign/vec4 v0x12f9bb170_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x12f9bad50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.2, 8;
    %load/vec4 v0x12f9bb170_0;
    %load/vec4 v0x12f9bb980_0;
    %add;
    %assign/vec4 v0x12f9bb170_0, 0;
T_184.2 ;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x12f9b9480;
T_185 ;
    %wait E_0x12f9b9cf0;
    %load/vec4 v0x12f9ba530_0;
    %store/vec4 v0x12f9ba660_0, 0, 1;
    %jmp T_185;
    .thread T_185, $push;
    .scope S_0x12f9b9480;
T_186 ;
    %wait E_0x12f9b9c70;
    %load/vec4 v0x12f9ba700_0;
    %store/vec4 v0x12f9bad50_0, 0, 1;
    %jmp T_186;
    .thread T_186, $push;
    .scope S_0x12f9b9480;
T_187 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9bb5a0_0;
    %load/vec4 v0x12f9ba660_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f9bb0b0_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x12f9ba5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %load/vec4 v0x12f9bb170_0;
    %assign/vec4 v0x12f9bb0b0_0, 0;
    %jmp T_187.3;
T_187.2 ;
    %load/vec4 v0x12f9bacc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.4, 8;
    %load/vec4 v0x12f9bb0b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12f9bb0b0_0, 0;
T_187.4 ;
T_187.3 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x12f9b9480;
T_188 ;
    %wait E_0x12f9b9c70;
    %load/vec4 v0x12f9ba700_0;
    %store/vec4 v0x12f9ba5d0_0, 0, 1;
    %jmp T_188;
    .thread T_188, $push;
    .scope S_0x12f9b9480;
T_189 ;
    %wait E_0x12f9b9c30;
    %load/vec4 v0x12f9bb7a0_0;
    %store/vec4 v0x12f9bacc0_0, 0, 1;
    %jmp T_189;
    .thread T_189, $push;
    .scope S_0x12f9b9480;
T_190 ;
    %wait E_0x12f9b9bb0;
    %load/vec4 v0x12f9bb320_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %load/vec4 v0x12f9bb510_0;
    %load/vec4 v0x12f9bb200_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x12f9bb510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12f9bb200_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x12f9bb290_0, 0, 6;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x12f9b9480;
T_191 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9bb5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9bb850_0, 0;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x12f9bb7a0_0;
    %assign/vec4 v0x12f9bb850_0, 0;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x12f9b9480;
T_192 ;
    %wait E_0x12f9b9b60;
    %load/vec4 v0x12f9bb7a0_0;
    %load/vec4 v0x12f9bb850_0;
    %inv;
    %and;
    %store/vec4 v0x12f9bb8e0_0, 0, 1;
    %jmp T_192;
    .thread T_192, $push;
    .scope S_0x12f9b9480;
T_193 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9bb5a0_0;
    %load/vec4 v0x12f9ba920_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f9bb650_0, 0;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x12f9baf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.2, 8;
    %load/vec4 v0x12f9bb650_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12f9bb650_0, 0;
T_193.2 ;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x12f9b9480;
T_194 ;
    %wait E_0x12f9b9af0;
    %load/vec4 v0x12f9bb650_0;
    %load/vec4 v0x12f9bb6f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12f9baf10_0;
    %and;
    %store/vec4 v0x12f9ba920_0, 0, 1;
    %jmp T_194;
    .thread T_194, $push;
    .scope S_0x12f9b9480;
T_195 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9bb5a0_0;
    %load/vec4 v0x12f9ba870_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9baba0_0, 0;
    %jmp T_195.1;
T_195.0 ;
    %load/vec4 v0x12f9ba870_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f9baba0_0, 0;
T_195.2 ;
T_195.1 ;
    %jmp T_195;
    .thread T_195;
    .scope S_0x12f9bd060;
T_196 ;
    %wait E_0x12f9bd420;
    %load/vec4 v0x12f9bd470_0;
    %pad/u 16;
    %load/vec4 v0x12f9bd530_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x12f9bd5d0_0, 0, 16;
    %jmp T_196;
    .thread T_196, $push;
    .scope S_0x12f9bd670;
T_197 ;
    %wait E_0x12f9bda60;
    %load/vec4 v0x12f9bdab0_0;
    %pad/u 16;
    %load/vec4 v0x12f9bdb70_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x12f9bdc10_0, 0, 16;
    %jmp T_197;
    .thread T_197, $push;
    .scope S_0x12f9bdcb0;
T_198 ;
    %wait E_0x12f9be080;
    %load/vec4 v0x12f9be0e0_0;
    %pad/u 16;
    %load/vec4 v0x12f9be1a0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x12f9be240_0, 0, 16;
    %jmp T_198;
    .thread T_198, $push;
    .scope S_0x12f9bf520;
T_199 ;
    %wait E_0x12f9bf970;
    %load/vec4 v0x12f9bfb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_199.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_199.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_199.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_199.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_199.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_199.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_199.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_199.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_199.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_199.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_199.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_199.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_199.12, 6;
    %jmp T_199.13;
T_199.0 ;
    %load/vec4 v0x12f9bf9d0_0;
    %store/vec4 v0x12f9bfa90_0, 0, 20;
    %jmp T_199.13;
T_199.1 ;
    %load/vec4 v0x12f9bf9d0_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x12f9bfa90_0, 0, 20;
    %jmp T_199.13;
T_199.2 ;
    %load/vec4 v0x12f9bf9d0_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x12f9bfa90_0, 0, 20;
    %jmp T_199.13;
T_199.3 ;
    %load/vec4 v0x12f9bf9d0_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x12f9bfa90_0, 0, 20;
    %jmp T_199.13;
T_199.4 ;
    %load/vec4 v0x12f9bf9d0_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x12f9bfa90_0, 0, 20;
    %jmp T_199.13;
T_199.5 ;
    %load/vec4 v0x12f9bf9d0_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x12f9bfa90_0, 0, 20;
    %jmp T_199.13;
T_199.6 ;
    %load/vec4 v0x12f9bf9d0_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x12f9bfa90_0, 0, 20;
    %jmp T_199.13;
T_199.7 ;
    %load/vec4 v0x12f9bf9d0_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x12f9bfa90_0, 0, 20;
    %jmp T_199.13;
T_199.8 ;
    %load/vec4 v0x12f9bf9d0_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x12f9bfa90_0, 0, 20;
    %jmp T_199.13;
T_199.9 ;
    %load/vec4 v0x12f9bf9d0_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x12f9bfa90_0, 0, 20;
    %jmp T_199.13;
T_199.10 ;
    %load/vec4 v0x12f9bf9d0_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x12f9bfa90_0, 0, 20;
    %jmp T_199.13;
T_199.11 ;
    %load/vec4 v0x12f9bf9d0_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x12f9bfa90_0, 0, 20;
    %jmp T_199.13;
T_199.12 ;
    %load/vec4 v0x12f9bf9d0_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x12f9bfa90_0, 0, 20;
    %jmp T_199.13;
T_199.13 ;
    %pop/vec4 1;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x12f9bc490;
T_200 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9bccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x12f9bca70_0, 0;
    %jmp T_200.1;
T_200.0 ;
    %load/vec4 v0x12f9bceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.2, 8;
    %load/vec4 v0x12f9bc940_0;
    %assign/vec4 v0x12f9bca70_0, 0;
T_200.2 ;
T_200.1 ;
    %jmp T_200;
    .thread T_200;
    .scope S_0x12f9bc490;
T_201 ;
    %wait E_0x12f9bc850;
    %load/vec4 v0x12f9bc940_0;
    %load/vec4 v0x12f9bca70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_201.0, 8;
    %load/vec4 v0x12f9bca70_0;
    %jmp/1 T_201.1, 8;
T_201.0 ; End of true expr.
    %load/vec4 v0x12f9bc940_0;
    %jmp/0 T_201.1, 8;
 ; End of false expr.
    %blend;
T_201.1;
    %assign/vec4 v0x12f9bcbd0_0, 0;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x12f9bc490;
T_202 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9bccf0_0;
    %load/vec4 v0x12f9bcb00_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9bcd90_0, 0;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v0x12f9bceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.2, 8;
    %load/vec4 v0x12f9bcd90_0;
    %inv;
    %assign/vec4 v0x12f9bcd90_0, 0;
T_202.2 ;
T_202.1 ;
    %jmp T_202;
    .thread T_202;
    .scope S_0x12f9bc490;
T_203 ;
    %wait E_0x12f9bc7f0;
    %load/vec4 v0x12f9bcd90_0;
    %load/vec4 v0x12f9bceb0_0;
    %and;
    %assign/vec4 v0x12f9bcc60_0, 0;
    %jmp T_203;
    .thread T_203, $push;
    .scope S_0x12f9bc490;
T_204 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9bccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_204.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x12f9bc9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9bcf50_0, 0;
    %jmp T_204.1;
T_204.0 ;
    %load/vec4 v0x12f9bcb00_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.2, 8;
    %load/vec4 v0x12f9bcbd0_0;
    %jmp/1 T_204.3, 8;
T_204.2 ; End of true expr.
    %load/vec4 v0x12f9bc940_0;
    %jmp/0 T_204.3, 8;
 ; End of false expr.
    %blend;
T_204.3;
    %assign/vec4 v0x12f9bc9e0_0, 0;
    %load/vec4 v0x12f9bcb00_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.4, 8;
    %load/vec4 v0x12f9bcc60_0;
    %jmp/1 T_204.5, 8;
T_204.4 ; End of true expr.
    %load/vec4 v0x12f9bceb0_0;
    %jmp/0 T_204.5, 8;
 ; End of false expr.
    %blend;
T_204.5;
    %assign/vec4 v0x12f9bcf50_0, 0;
T_204.1 ;
    %jmp T_204;
    .thread T_204;
    .scope S_0x12f9bef60;
T_205 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9bf380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_205.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f9bf2e0_0, 0;
    %jmp T_205.1;
T_205.0 ;
    %load/vec4 v0x12f9bf2e0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x12f9bf490_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f9bf2e0_0, 0;
T_205.1 ;
    %jmp T_205;
    .thread T_205;
    .scope S_0x12f9be8d0;
T_206 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9bee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12f9bedb0_0, 0;
    %jmp T_206.1;
T_206.0 ;
    %load/vec4 v0x12f9bedb0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x12f9beed0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f9bedb0_0, 0;
T_206.1 ;
    %jmp T_206;
    .thread T_206;
    .scope S_0x12f9be2e0;
T_207 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9be780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_207.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12f9be6e0_0, 0;
    %jmp T_207.1;
T_207.0 ;
    %load/vec4 v0x12f9be6e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x12f9be810_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12f9be6e0_0, 0;
T_207.1 ;
    %jmp T_207;
    .thread T_207;
    .scope S_0x12f9bbbb0;
T_208 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9c0b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_208.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f9c08b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f9c09d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12f9c0af0_0, 0;
    %jmp T_208.1;
T_208.0 ;
    %load/vec4 v0x12f9c0450_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x12f9c06f0_0;
    %and;
    %assign/vec4 v0x12f9c08b0_0, 0;
    %load/vec4 v0x12f9c0450_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x12f9c0940_0;
    %and;
    %assign/vec4 v0x12f9c09d0_0, 0;
    %load/vec4 v0x12f9c0450_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x12f9c0a60_0;
    %and;
    %assign/vec4 v0x12f9c0af0_0, 0;
T_208.1 ;
    %jmp T_208;
    .thread T_208;
    .scope S_0x12f9bbbb0;
T_209 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9c0b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_209.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x12f9c0640_0, 0;
    %jmp T_209.1;
T_209.0 ;
    %load/vec4 v0x12f9c05b0_0;
    %load/vec4 v0x12f9c08b0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12f9c08b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12f9c09d0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12f9c09d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x12f9c0af0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x12f9c0af0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x12f9c0640_0, 0;
T_209.1 ;
    %jmp T_209;
    .thread T_209;
    .scope S_0x12f9bbbb0;
T_210 ;
    %wait E_0x12f9bc430;
    %load/vec4 v0x12f9c0190_0;
    %flag_set/vec4 8;
    %jmp/0 T_210.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_210.1, 8;
T_210.0 ; End of true expr.
    %load/vec4 v0x12f9c0640_0;
    %jmp/0 T_210.1, 8;
 ; End of false expr.
    %blend;
T_210.1;
    %store/vec4 v0x12f9c05b0_0, 0, 21;
    %jmp T_210;
    .thread T_210, $push;
    .scope S_0x12f9bbbb0;
T_211 ;
    %wait E_0x12f9bc3e0;
    %load/vec4 v0x12f9c0640_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x12f9c0500_0, 0, 20;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x12f9bbbb0;
T_212 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9c0b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9bfd30_0, 0;
    %jmp T_212.1;
T_212.0 ;
    %load/vec4 v0x12f9c0640_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x12f9c0640_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x12f9c0fe0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_212.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f9bfd30_0, 0;
T_212.2 ;
T_212.1 ;
    %jmp T_212;
    .thread T_212;
    .scope S_0x12f9bbbb0;
T_213 ;
    %wait E_0x12f9bc390;
    %load/vec4 v0x12f9c0100_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x12f9c0fe0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x12f9c0190_0, 0, 1;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0x12f9b76a0;
T_214 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9b7f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_214.0, 8;
    %load/vec4 v0x12f9b7c60_0;
    %load/vec4 v0x12f9b7b30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f9b7e70, 0, 4;
T_214.0 ;
    %load/vec4 v0x12f9b7b30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f9b7e70, 4;
    %assign/vec4 v0x12f9b7cf0_0, 0;
    %load/vec4 v0x12f9b7a80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f9b7e70, 4;
    %assign/vec4 v0x12f9b7dc0_0, 0;
    %jmp T_214;
    .thread T_214;
    .scope S_0x12f9b8060;
T_215 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9b8900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_215.0, 8;
    %load/vec4 v0x12f9b8670_0;
    %load/vec4 v0x12f9b8540_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f9b8860, 0, 4;
T_215.0 ;
    %load/vec4 v0x12f9b8540_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f9b8860, 4;
    %assign/vec4 v0x12f9b8700_0, 0;
    %load/vec4 v0x12f9b8490_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f9b8860, 4;
    %assign/vec4 v0x12f9b87b0_0, 0;
    %jmp T_215;
    .thread T_215;
    .scope S_0x12f9c23b0;
T_216 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9c2c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_216.0, 8;
    %load/vec4 v0x12f9c2980_0;
    %load/vec4 v0x12f9c2850_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f9c2b70, 0, 4;
T_216.0 ;
    %load/vec4 v0x12f9c2850_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f9c2b70, 4;
    %assign/vec4 v0x12f9c2a10_0, 0;
    %load/vec4 v0x12f9c27a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12f9c2b70, 4;
    %assign/vec4 v0x12f9c2ac0_0, 0;
    %jmp T_216;
    .thread T_216;
    .scope S_0x12f9b4800;
T_217 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9c5490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_217.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12f9c5350_0, 0;
    %jmp T_217.1;
T_217.0 ;
    %load/vec4 v0x12f9c5bf0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_217.2, 4;
    %load/vec4 v0x12f9c4bc0_0;
    %assign/vec4 v0x12f9c5350_0, 0;
    %jmp T_217.3;
T_217.2 ;
    %load/vec4 v0x12f9c5bf0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_217.4, 4;
    %load/vec4 v0x12f9c4ca0_0;
    %pad/u 32;
    %assign/vec4 v0x12f9c5350_0, 0;
T_217.4 ;
T_217.3 ;
T_217.1 ;
    %jmp T_217;
    .thread T_217;
    .scope S_0x12f9b4800;
T_218 ;
    %wait E_0x12f9b5ad0;
    %load/vec4 v0x12f9c5490_0;
    %load/vec4 v0x12f9c53f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_218.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f9c53f0_0, 0;
    %jmp T_218.1;
T_218.0 ;
    %load/vec4 v0x12f9c44c0_0;
    %load/vec4 v0x12f9c53f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_218.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f9c53f0_0, 0;
T_218.2 ;
T_218.1 ;
    %jmp T_218;
    .thread T_218;
    .scope S_0x12f97ed50;
T_219 ;
    %wait E_0x12f97f450;
    %load/vec4 v0x12f9c6a60_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x12f9c6460_0, 0;
    %jmp T_219;
    .thread T_219;
    .scope S_0x12f97ed50;
T_220 ;
    %wait E_0x12f97f410;
    %load/vec4 v0x12f9c6460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_220.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_220.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_220.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_220.3, 6;
    %jmp T_220.4;
T_220.0 ;
    %load/vec4 v0x12f9c6da0_0;
    %store/vec4 v0x12f9c6d10_0, 0, 32;
    %jmp T_220.4;
T_220.1 ;
    %load/vec4 v0x12f9c6e30_0;
    %store/vec4 v0x12f9c6d10_0, 0, 32;
    %jmp T_220.4;
T_220.2 ;
    %load/vec4 v0x12f9c6ec0_0;
    %store/vec4 v0x12f9c6d10_0, 0, 32;
    %jmp T_220.4;
T_220.3 ;
    %load/vec4 v0x12f9c7050_0;
    %store/vec4 v0x12f9c6d10_0, 0, 32;
    %jmp T_220.4;
T_220.4 ;
    %pop/vec4 1;
    %jmp T_220;
    .thread T_220, $push;
    .scope S_0x12e6fe340;
T_221 ;
    %wait E_0x12e693410;
    %load/vec4 v0x12f9c7ec0_0;
    %store/vec4 v0x12f9c9190_0, 0, 1;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_0x12e6fe340;
T_222 ;
    %wait E_0x12e6ee720;
    %load/vec4 v0x12f9c8c80_0;
    %store/vec4 v0x12f9c9220_0, 0, 1;
    %jmp T_222;
    .thread T_222, $push;
    .scope S_0x12e6fe340;
T_223 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c7ec0_0, 0, 1;
T_223.0 ;
    %delay 5, 0;
    %load/vec4 v0x12f9c7ec0_0;
    %inv;
    %store/vec4 v0x12f9c7ec0_0, 0, 1;
    %jmp T_223.0;
    %end;
    .thread T_223;
    .scope S_0x12e6fe340;
T_224 ;
    %delay 1, 0;
    %load/vec4 v0x12f9c7f70_0;
    %inv;
    %store/vec4 v0x12f9c7f70_0, 0, 1;
    %jmp T_224;
    .thread T_224;
    .scope S_0x12e6fe340;
T_225 ;
    %vpi_call 3 151 "$dumpfile", "wavev1.vcd" {0 0 0};
    %vpi_call 3 152 "$dumpvars", 32'sb00000000000000000000000000000101, S_0x12e6fe340 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c9190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c9780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c93d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c9810_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12f9c8b10_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c9460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c9340_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c8c80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12f9c8670_0, 0, 8;
    %vpi_call 3 165 "$readmemh", "../../../../riscv-design/pipeline/set-instructions/corrected-test-22.hex", v0x12f94b100 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c7f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f9c8f10_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c8f10_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 32;
T_225.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.1, 5;
    %jmp/1 T_225.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12f97e910;
    %jmp T_225.0;
T_225.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f9c8c80_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_225.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.3, 5;
    %jmp/1 T_225.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12f97e910;
    %jmp T_225.2;
T_225.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c8c80_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_225.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.5, 5;
    %jmp/1 T_225.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12f97e910;
    %jmp T_225.4;
T_225.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12f951950_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.config_test, S_0x12e6e99d0;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12f9c8fe0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f9c8250_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12f9c8410_0, 0, 8;
    %load/vec4 v0x12f9c8fe0_0;
T_225.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.7, 5;
    %jmp/1 T_225.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 2, 0, 32;
T_225.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.9, 5;
    %jmp/1 T_225.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12f97e910;
    %jmp T_225.8;
T_225.9 ;
    %pop/vec4 1;
    %load/vec4 v0x12f9c8250_0;
    %store/vec4 v0x12f97e630_0, 0, 1;
    %load/vec4 v0x12f9c8410_0;
    %pad/u 40;
    %store/vec4 v0x12f97e510_0, 0, 40;
    %fork TD_tb_ren_conv_top_wrapper.load_data, S_0x12f97e350;
    %join;
    %load/vec4 v0x12f9c8410_0;
    %addi 1, 0, 8;
    %store/vec4 v0x12f9c8410_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12f9c7e00_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_kernel, S_0x12f9c7c40;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c85d0_0, 0, 32;
    %pushi/vec4 26, 0, 32;
T_225.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.11, 5;
    %jmp/1 T_225.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9c8c80_0, 0, 1;
    %load/vec4 v0x12f9c85d0_0;
    %pad/s 8;
    %store/vec4 v0x12f9c7b80_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_image, S_0x12f9c79c0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12f95ea40_0, 0, 8;
    %load/vec4 v0x12f9c87c0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x12f9516b0_0, 0, 3;
    %load/vec4 v0x12f9c8110_0;
    %subi 1, 0, 8;
    %store/vec4 v0x12f95fd20_0, 0, 8;
    %load/vec4 v0x12f9c8910_0;
    %subi 1, 0, 3;
    %store/vec4 v0x12f955d50_0, 0, 3;
    %load/vec4 v0x12f9c9100_0;
    %store/vec4 v0x12f951c20_0, 0, 8;
    %load/vec4 v0x12f9c8720_0;
    %store/vec4 v0x12f95fff0_0, 0, 1;
    %load/vec4 v0x12f9c8dc0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x12f950ae0_0, 0, 8;
    %load/vec4 v0x12f9c9070_0;
    %store/vec4 v0x12f9526b0_0, 0, 4;
    %load/vec4 v0x12f9c81c0_0;
    %store/vec4 v0x12f95f5a0_0, 0, 1;
    %load/vec4 v0x12f9c8bf0_0;
    %store/vec4 v0x12f9555f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f951ff0_0, 0, 1;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x12e6fad20;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12f97ea70_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.poll_done, S_0x12f97e750;
    %join;
    %vpi_call 3 235 "$display", "-------- iteration %2d ----------", v0x12f9c85d0_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12f9698d0_0, 0, 8;
    %load/vec4 v0x12f9c85d0_0;
    %pad/s 8;
    %store/vec4 v0x12f96c980_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.calculate_results, S_0x12e6fd530;
    %join;
    %pushi/vec4 10, 0, 32;
T_225.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.13, 5;
    %jmp/1 T_225.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12f97e910;
    %jmp T_225.12;
T_225.13 ;
    %pop/vec4 1;
    %load/vec4 v0x12f9c85d0_0;
    %cmpi/e 6, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_225.14, 8;
    %pushi/vec4 2, 0, 8;
    %jmp/1 T_225.15, 8;
T_225.14 ; End of true expr.
    %load/vec4 v0x12f9c85d0_0;
    %cmpi/e 14, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_225.16, 9;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_225.17, 9;
T_225.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_225.17, 9;
 ; End of false expr.
    %blend;
T_225.17;
    %jmp/0 T_225.15, 8;
 ; End of false expr.
    %blend;
T_225.15;
    %store/vec4 v0x12f9c8670_0, 0, 8;
    %vpi_call 3 240 "$display", "offset is %2d", v0x12f9c8670_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12f97ecc0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.readback_results, S_0x12f97eb00;
    %join;
    %pushi/vec4 10, 0, 32;
T_225.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.19, 5;
    %jmp/1 T_225.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12f97e910;
    %jmp T_225.18;
T_225.19 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top_wrapper.compare_results, S_0x12e6fbab0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12f95ea40_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12f9516b0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12f95fd20_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12f955d50_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12f951c20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f95fff0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12f950ae0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12f9526b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f95f5a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12f9555f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f951ff0_0, 0, 1;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x12e6fad20;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v0x12f9c7850_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x12f9c7910_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12f9c7690;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v0x12f9c7850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c7910_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12f9c7690;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
T_225.20 ;
    %load/vec4 v0x12f9c82e0_0;
    %load/vec4 v0x12f9c8dc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_225.21, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x12f9c82e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f9c8e70, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x12f9c82e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12f9c8d20, 0, 4;
    %load/vec4 v0x12f9c82e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f9c82e0_0, 0, 32;
    %jmp T_225.20;
T_225.21 ;
    %pushi/vec4 805306368, 0, 32;
    %store/vec4 v0x12f9c7850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12f9c7910_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x12f9c7690;
    %join;
    %load/vec4 v0x12f9c85d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12f9c85d0_0, 0, 32;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12f9c8c80_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_225.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_225.23, 5;
    %jmp/1 T_225.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12f97e910;
    %jmp T_225.22;
T_225.23 ;
    %pop/vec4 1;
    %jmp T_225.10;
T_225.11 ;
    %pop/vec4 1;
    %jmp T_225.6;
T_225.7 ;
    %pop/vec4 1;
    %vpi_call 3 285 "$display", "------------------------STATUS: Simulation complete-------------------------" {0 0 0};
    %vpi_call 3 287 "$finish" {0 0 0};
    %end;
    .thread T_225;
# The file index is used to find the file name in the following table.
:file_names 35;
    "N/A";
    "<interactive>";
    "../../../../riscv-design/pipeline/registerfile.v";
    "tb_ren_conv_top_wrapper_with_riscv_2dimg_version2.v";
    "../../../../riscv-design/pipeline/riscv.v";
    "../../../../riscv-design/pipeline/adder.v";
    "../../../../riscv-design/pipeline/alu.v";
    "../../../../riscv-design/pipeline/alucontrol.v";
    "../../../../riscv-design/pipeline/datamemory.v";
    "../../../../riscv-design/pipeline/exmemreg.v";
    "../../../../riscv-design/pipeline/mux3_1.v";
    "../../../../riscv-design/pipeline/forwardingunit.v";
    "../../../../riscv-design/pipeline/hazarddetectionunit.v";
    "../../../../riscv-design/pipeline/idexreg.v";
    "../../../../riscv-design/pipeline/ifidreg.v";
    "../../../../riscv-design/pipeline/immediategen.v";
    "../../../../riscv-design/pipeline/instructionmemory.v";
    "../../../../riscv-design/pipeline/maincontrol.v";
    "../../../../riscv-design/pipeline/mux2_1.v";
    "../../../../riscv-design/pipeline/mux2_1b.v";
    "../../../../riscv-design/pipeline/pc.v";
    "../../../../riscv-design/pipeline/registerfilenew.v";
    "../../../../riscv-design/pipeline/memwbreg.v";
    "../verilog/ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top.v";
    "../verilog/regs.v";
    "../verilog/ctrl_status_regs_4.v";
    "../verilog/dffram.v";
    "../verilog/ren_conv.v";
    "../verilog/agu.v";
    "../verilog/serial_shift.v";
    "../verilog/datapath.v";
    "../verilog/max_pool.v";
    "../verilog/mult.v";
    "../verilog/shifter.v";
