// Seed: 911538522
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8 = id_2;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1,
    input  tri0  id_2,
    input  logic id_3,
    input  tri   id_4,
    output logic id_5
);
  wire id_7;
  always id_5 <= id_3;
  assign id_7 = id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8
  );
endmodule
