#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 24 13:27:07 2020
# Process ID: 11685
# Current directory: /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_1_default_axi_full_master_0_0_synth_1
# Command line: vivado -log design_1_default_axi_full_master_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_default_axi_full_master_0_0.tcl
# Log file: /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_1_default_axi_full_master_0_0_synth_1/design_1_default_axi_full_master_0_0.vds
# Journal file: /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_1_default_axi_full_master_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_default_axi_full_master_0_0.tcl -notrace
Command: synth_design -top design_1_default_axi_full_master_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11813 
WARNING: [Synth 8-2507] parameter declaration becomes local in default_axi_full_master_v1_0_M00_AXI with formal parameter declaration list [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:192]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1552.199 ; gain = 0.000 ; free physical = 24389 ; free virtual = 29666
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_default_axi_full_master_0_0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ip/design_1_default_axi_full_master_0_0/synth/design_1_default_axi_full_master_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'default_axi_full_master_v1_0' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0.v:4]
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 40'b1000000000000000000000000000000000000000 
	Parameter C_M00_AXI_BURST_LEN bound to: 4 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'default_axi_full_master_v1_0_M00_AXI' [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 40'b1000000000000000000000000000000000000000 
	Parameter C_M_AXI_BURST_LEN bound to: 4 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 2 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 12 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 6 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:753]
INFO: [Synth 8-256] done synthesizing module 'default_axi_full_master_v1_0_M00_AXI' (1#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'default_axi_full_master_v1_0' (2#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_default_axi_full_master_0_0' (3#1) [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ip/design_1_default_axi_full_master_0_0/synth/design_1_default_axi_full_master_0_0.v:56]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design default_axi_full_master_v1_0_M00_AXI has unconnected port M_AXI_RUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1552.199 ; gain = 0.000 ; free physical = 24409 ; free virtual = 29687
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1552.199 ; gain = 0.000 ; free physical = 24409 ; free virtual = 29686
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2171.145 ; gain = 0.000 ; free physical = 23698 ; free virtual = 28976
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2171.145 ; gain = 618.945 ; free physical = 23757 ; free virtual = 29035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2171.145 ; gain = 618.945 ; free physical = 23757 ; free virtual = 29035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2171.145 ; gain = 618.945 ; free physical = 23759 ; free virtual = 29037
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:243]
WARNING: [Synth 8-6014] Unused sequential element axi_wdata_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:258]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:268]
WARNING: [Synth 8-6014] Unused sequential element expected_rdata_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:641]
WARNING: [Synth 8-6014] Unused sequential element write_burst_counter_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:700]
WARNING: [Synth 8-6014] Unused sequential element read_burst_counter_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:720]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2171.145 ; gain = 618.945 ; free physical = 23752 ; free virtual = 29030
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module default_axi_full_master_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/default_axi_full_master_v1_0_M00_AXI_inst/read_burst_counter_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:720]
WARNING: [Synth 8-6014] Unused sequential element inst/default_axi_full_master_v1_0_M00_AXI_inst/write_burst_counter_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:700]
WARNING: [Synth 8-6014] Unused sequential element inst/default_axi_full_master_v1_0_M00_AXI_inst/expected_rdata_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:641]
WARNING: [Synth 8-6014] Unused sequential element inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:243]
WARNING: [Synth 8-6014] Unused sequential element inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_wdata_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:258]
WARNING: [Synth 8-6014] Unused sequential element inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg was removed.  [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ipshared/0f1b/hdl/default_axi_full_master_v1_0_M00_AXI.v:268]
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlen[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awsize[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awsize[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_awuser[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[15] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[14] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[13] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[12] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[11] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[10] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_wuser[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlen[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arsize[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arsize[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arlock driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_default_axi_full_master_0_0 has port m00_axi_aruser[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_buser[0]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rid[0]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_rresp[0]
WARNING: [Synth 8-3331] design design_1_default_axi_full_master_0_0 has unconnected port m00_axi_ruser[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[5] )
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[2]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[3]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[4]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[5]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[2]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[3]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[4]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
INFO: [Synth 8-3332] Sequential element (inst/default_axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[5]) is unused and will be removed from module design_1_default_axi_full_master_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2171.145 ; gain = 618.945 ; free physical = 23739 ; free virtual = 29017
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2792.121 ; gain = 1239.922 ; free physical = 22969 ; free virtual = 28247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2792.121 ; gain = 1239.922 ; free physical = 22969 ; free virtual = 28247
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2814.152 ; gain = 1261.953 ; free physical = 22966 ; free virtual = 28244
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 2814.152 ; gain = 1261.953 ; free physical = 22966 ; free virtual = 28244
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 2814.152 ; gain = 1261.953 ; free physical = 22966 ; free virtual = 28244
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 2814.152 ; gain = 1261.953 ; free physical = 22966 ; free virtual = 28244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 2814.152 ; gain = 1261.953 ; free physical = 22966 ; free virtual = 28244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 2814.152 ; gain = 1261.953 ; free physical = 22966 ; free virtual = 28244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 2814.152 ; gain = 1261.953 ; free physical = 22966 ; free virtual = 28244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    48|
|2     |LUT1   |    11|
|3     |LUT2   |    14|
|4     |LUT3   |    10|
|5     |LUT4   |     9|
|6     |LUT5   |     4|
|7     |LUT6   |    52|
|8     |FDRE   |   362|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------+-------------------------------------+------+
|      |Instance                                      |Module                               |Cells |
+------+----------------------------------------------+-------------------------------------+------+
|1     |top                                           |                                     |   512|
|2     |  inst                                        |default_axi_full_master_v1_0         |   512|
|3     |    default_axi_full_master_v1_0_M00_AXI_inst |default_axi_full_master_v1_0_M00_AXI |   512|
+------+----------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 2814.152 ; gain = 1261.953 ; free physical = 22966 ; free virtual = 28244
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2814.152 ; gain = 643.008 ; free physical = 23004 ; free virtual = 28282
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 2814.160 ; gain = 1261.953 ; free physical = 23004 ; free virtual = 28282
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 2867.168 ; gain = 1336.344 ; free physical = 22990 ; free virtual = 28267
INFO: [Common 17-1381] The checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_1_default_axi_full_master_0_0_synth_1/design_1_default_axi_full_master_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/ip/design_1_default_axi_full_master_0_0/design_1_default_axi_full_master_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/design_1_default_axi_full_master_0_0_synth_1/design_1_default_axi_full_master_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_default_axi_full_master_0_0_utilization_synth.rpt -pb design_1_default_axi_full_master_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2891.180 ; gain = 0.000 ; free physical = 22987 ; free virtual = 28265
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 13:28:29 2020...
