Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/CCOAexp/Experiment/Exp3_ALU/ALU_TEST_isim_beh.exe -prj E:/CCOAexp/Experiment/Exp3_ALU/ALU_TEST_beh.prj ALU_TEST work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/CCOAexp/Experiment/Exp3_ALU/CLED_M.v" into library work
WARNING:HDLCompiler:751 - "E:/CCOAexp/Experiment/Exp3_ALU/CLED_M.v" Line 28: Redeclaration of ansi port LED is not allowed
WARNING:HDLCompiler:751 - "E:/CCOAexp/Experiment/Exp3_ALU/CLED_M.v" Line 29: Redeclaration of ansi port F is not allowed
WARNING:HDLCompiler:751 - "E:/CCOAexp/Experiment/Exp3_ALU/CLED_M.v" Line 30: Redeclaration of ansi port F_LED_SW is not allowed
WARNING:HDLCompiler:751 - "E:/CCOAexp/Experiment/Exp3_ALU/CLED_M.v" Line 31: Redeclaration of ansi port ZF is not allowed
Analyzing Verilog file "E:/CCOAexp/Experiment/Exp3_ALU/Choice_M.v" into library work
WARNING:HDLCompiler:751 - "E:/CCOAexp/Experiment/Exp3_ALU/Choice_M.v" Line 26: Redeclaration of ansi port A is not allowed
WARNING:HDLCompiler:751 - "E:/CCOAexp/Experiment/Exp3_ALU/Choice_M.v" Line 27: Redeclaration of ansi port AB_SW is not allowed
Analyzing Verilog file "E:/CCOAexp/Experiment/Exp3_ALU/ALU_TOP.v" into library work
WARNING:HDLCompiler:751 - "E:/CCOAexp/Experiment/Exp3_ALU/ALU_TOP.v" Line 29: Redeclaration of ansi port F is not allowed
WARNING:HDLCompiler:751 - "E:/CCOAexp/Experiment/Exp3_ALU/ALU_TOP.v" Line 30: Redeclaration of ansi port ZF is not allowed
Analyzing Verilog file "E:/CCOAexp/Experiment/Exp3_ALU/ALU_M.v" into library work
Analyzing Verilog file "E:/CCOAexp/Experiment/Exp3_ALU/ALU_TEST.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Choice_M
Compiling module ALU_TOP
Compiling module CLED_M
Compiling module ALU_M
Compiling module ALU_TEST
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable E:/CCOAexp/Experiment/Exp3_ALU/ALU_TEST_isim_beh.exe
Fuse Memory Usage: 29824 KB
Fuse CPU Usage: 327 ms
