
ClimbingWheelchair.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c01c  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  0800c1d0  0800c1d0  0001c1d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c510  0800c510  00020264  2**0
                  CONTENTS
  4 .ARM          00000008  0800c510  0800c510  0001c510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c518  0800c518  00020264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c518  0800c518  0001c518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c51c  0800c51c  0001c51c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000264  20000000  0800c520  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000055c  20000268  0800c784  00020268  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200007c4  0800c784  000207c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d595  00000000  00000000  00020294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040a7  00000000  00000000  0003d829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001558  00000000  00000000  000418d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001378  00000000  00000000  00042e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027b17  00000000  00000000  000441a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ebdb  00000000  00000000  0006bcb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e23c1  00000000  00000000  0008a892  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016cc53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005aa0  00000000  00000000  0016cca8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000268 	.word	0x20000268
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c1b4 	.word	0x0800c1b4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000026c 	.word	0x2000026c
 80001ec:	0800c1b4 	.word	0x0800c1b4

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpun>:
 8000a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x10>
 8000aa6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aaa:	d10a      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x20>
 8000ab6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0001 	mov.w	r0, #1
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2iz>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad0:	d215      	bcs.n	8000afe <__aeabi_d2iz+0x36>
 8000ad2:	d511      	bpl.n	8000af8 <__aeabi_d2iz+0x30>
 8000ad4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000adc:	d912      	bls.n	8000b04 <__aeabi_d2iz+0x3c>
 8000ade:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	fa23 f002 	lsr.w	r0, r3, r2
 8000af2:	bf18      	it	ne
 8000af4:	4240      	negne	r0, r0
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b02:	d105      	bne.n	8000b10 <__aeabi_d2iz+0x48>
 8000b04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	bf08      	it	eq
 8000b0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_d2uiz>:
 8000b18:	004a      	lsls	r2, r1, #1
 8000b1a:	d211      	bcs.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d211      	bcs.n	8000b46 <__aeabi_d2uiz+0x2e>
 8000b22:	d50d      	bpl.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d40e      	bmi.n	8000b4c <__aeabi_d2uiz+0x34>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_d2uiz+0x3a>
 8000b4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0000 	mov.w	r0, #0
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <pid_create>:
	Author e-mail: ruben at geekfactory dot mx
 */
#include "PID.h"

PID_t pid_create(PID_t pid, float* in, float* out, float* set, float kp, float ki, float kd)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b088      	sub	sp, #32
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	61f8      	str	r0, [r7, #28]
 8000ef8:	61b9      	str	r1, [r7, #24]
 8000efa:	617a      	str	r2, [r7, #20]
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f02:	edc7 0a02 	vstr	s1, [r7, #8]
 8000f06:	ed87 1a01 	vstr	s2, [r7, #4]
	pid->input = in;
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	69ba      	ldr	r2, [r7, #24]
 8000f0e:	601a      	str	r2, [r3, #0]
	pid->output = out;
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	697a      	ldr	r2, [r7, #20]
 8000f14:	605a      	str	r2, [r3, #4]
	pid->setpoint = set;
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	609a      	str	r2, [r3, #8]
	pid->automode = false;
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	pid_limits(pid, 0, 255);
 8000f24:	eddf 0a11 	vldr	s1, [pc, #68]	; 8000f6c <pid_create+0x7c>
 8000f28:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8000f70 <pid_create+0x80>
 8000f2c:	69f8      	ldr	r0, [r7, #28]
 8000f2e:	f000 f8c3 	bl	80010b8 <pid_limits>

	// Set default sample time to 100 ms
	pid->sampletime = 100 * (FREQUENCY / 1000);
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	2264      	movs	r2, #100	; 0x64
 8000f36:	62da      	str	r2, [r3, #44]	; 0x2c

	pid_direction(pid, E_PID_DIRECT);
 8000f38:	2100      	movs	r1, #0
 8000f3a:	69f8      	ldr	r0, [r7, #28]
 8000f3c:	f000 f95e 	bl	80011fc <pid_direction>
	PID_tune(pid, kp, ki, kd);
 8000f40:	ed97 1a01 	vldr	s2, [r7, #4]
 8000f44:	edd7 0a02 	vldr	s1, [r7, #8]
 8000f48:	ed97 0a03 	vldr	s0, [r7, #12]
 8000f4c:	69f8      	ldr	r0, [r7, #28]
 8000f4e:	f000 f811 	bl	8000f74 <PID_tune>

	pid->lasttime = HAL_GetTick() - pid->sampletime;
 8000f52:	f002 fe15 	bl	8003b80 <HAL_GetTick>
 8000f56:	4602      	mov	r2, r0
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f5c:	1ad2      	subs	r2, r2, r3
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	629a      	str	r2, [r3, #40]	; 0x28

	return pid;
 8000f62:	69fb      	ldr	r3, [r7, #28]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3720      	adds	r7, #32
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	437f0000 	.word	0x437f0000
 8000f70:	00000000 	.word	0x00000000

08000f74 <PID_tune>:
	pid->lastin = in;
	pid->lasttime = HAL_GetTick();
}

void PID_tune(PID_t pid, float kp, float ki, float kd)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b087      	sub	sp, #28
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	ed87 0a02 	vstr	s0, [r7, #8]
 8000f80:	edc7 0a01 	vstr	s1, [r7, #4]
 8000f84:	ed87 1a00 	vstr	s2, [r7]
	// Check for validity
	if (kp < 0 || ki < 0 || kd < 0)
 8000f88:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f8c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f94:	d452      	bmi.n	800103c <PID_tune+0xc8>
 8000f96:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f9a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa2:	d44b      	bmi.n	800103c <PID_tune+0xc8>
 8000fa4:	edd7 7a00 	vldr	s15, [r7]
 8000fa8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fb0:	d444      	bmi.n	800103c <PID_tune+0xc8>
		return;
	
	//Compute sample time in seconds
	float ssec = ((float) pid->sampletime) / ((float) FREQUENCY);
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb6:	ee07 3a90 	vmov	s15, r3
 8000fba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fbe:	eddf 6a22 	vldr	s13, [pc, #136]	; 8001048 <PID_tune+0xd4>
 8000fc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fc6:	edc7 7a05 	vstr	s15, [r7, #20]

	pid->Kp = kp;
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	68ba      	ldr	r2, [r7, #8]
 8000fce:	60da      	str	r2, [r3, #12]
	pid->Ki = ki * ssec;
 8000fd0:	ed97 7a01 	vldr	s14, [r7, #4]
 8000fd4:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	edc3 7a04 	vstr	s15, [r3, #16]
	pid->Kd = kd / ssec;
 8000fe2:	edd7 6a00 	vldr	s13, [r7]
 8000fe6:	ed97 7a05 	vldr	s14, [r7, #20]
 8000fea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	edc3 7a05 	vstr	s15, [r3, #20]

	if (pid->direction == E_PID_REVERSE) {
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d11f      	bne.n	800103e <PID_tune+0xca>
		pid->Kp = 0 - pid->Kp;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	edd3 7a03 	vldr	s15, [r3, #12]
 8001004:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800104c <PID_tune+0xd8>
 8001008:	ee77 7a67 	vsub.f32	s15, s14, s15
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	edc3 7a03 	vstr	s15, [r3, #12]
		pid->Ki = 0 - pid->Ki;
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	edd3 7a04 	vldr	s15, [r3, #16]
 8001018:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800104c <PID_tune+0xd8>
 800101c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd = 0 - pid->Kd;
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	edd3 7a05 	vldr	s15, [r3, #20]
 800102c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800104c <PID_tune+0xd8>
 8001030:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	edc3 7a05 	vstr	s15, [r3, #20]
 800103a:	e000      	b.n	800103e <PID_tune+0xca>
		return;
 800103c:	bf00      	nop
	}
}
 800103e:	371c      	adds	r7, #28
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	447a0000 	.word	0x447a0000
 800104c:	00000000 	.word	0x00000000

08001050 <pid_sample>:

void pid_sample(PID_t pid, uint32_t time)
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
	if (time > 0) {
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d025      	beq.n	80010ac <pid_sample+0x5c>
		float ratio = (float) (time * (FREQUENCY / 1000)) / (float) pid->sampletime;
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	ee07 3a90 	vmov	s15, r3
 8001066:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800106e:	ee07 3a90 	vmov	s15, r3
 8001072:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001076:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800107a:	edc7 7a03 	vstr	s15, [r7, #12]
		pid->Ki *= ratio;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	ed93 7a04 	vldr	s14, [r3, #16]
 8001084:	edd7 7a03 	vldr	s15, [r7, #12]
 8001088:	ee67 7a27 	vmul.f32	s15, s14, s15
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd /= ratio;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	edd3 6a05 	vldr	s13, [r3, #20]
 8001098:	ed97 7a03 	vldr	s14, [r7, #12]
 800109c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	edc3 7a05 	vstr	s15, [r3, #20]
		pid->sampletime = time * (FREQUENCY / 1000);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	683a      	ldr	r2, [r7, #0]
 80010aa:	62da      	str	r2, [r3, #44]	; 0x2c
	}
}
 80010ac:	bf00      	nop
 80010ae:	3714      	adds	r7, #20
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <pid_limits>:

void pid_limits(PID_t pid, float min, float max)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	60f8      	str	r0, [r7, #12]
 80010c0:	ed87 0a02 	vstr	s0, [r7, #8]
 80010c4:	edc7 0a01 	vstr	s1, [r7, #4]
	if (min >= max) return;
 80010c8:	ed97 7a02 	vldr	s14, [r7, #8]
 80010cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80010d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d8:	da4d      	bge.n	8001176 <pid_limits+0xbe>
	pid->omin = min;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	68ba      	ldr	r2, [r7, #8]
 80010de:	619a      	str	r2, [r3, #24]
	pid->omax = max;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	61da      	str	r2, [r3, #28]
	//Adjust output to new limits
	if (pid->automode) {
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d043      	beq.n	8001178 <pid_limits+0xc0>
		if (*(pid->output) > pid->omax)
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	ed93 7a00 	vldr	s14, [r3]
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	edd3 7a07 	vldr	s15, [r3, #28]
 80010fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001106:	dd05      	ble.n	8001114 <pid_limits+0x5c>
			*(pid->output) = pid->omax;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	68fa      	ldr	r2, [r7, #12]
 800110e:	69d2      	ldr	r2, [r2, #28]
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	e010      	b.n	8001136 <pid_limits+0x7e>
		else if (*(pid->output) < pid->omin)
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	ed93 7a00 	vldr	s14, [r3]
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001122:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800112a:	d504      	bpl.n	8001136 <pid_limits+0x7e>
			*(pid->output) = pid->omin;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	68fa      	ldr	r2, [r7, #12]
 8001132:	6992      	ldr	r2, [r2, #24]
 8001134:	601a      	str	r2, [r3, #0]

		if (pid->iterm > pid->omax)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	ed93 7a08 	vldr	s14, [r3, #32]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001142:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800114a:	dd04      	ble.n	8001156 <pid_limits+0x9e>
			pid->iterm = pid->omax;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	69da      	ldr	r2, [r3, #28]
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	621a      	str	r2, [r3, #32]
 8001154:	e010      	b.n	8001178 <pid_limits+0xc0>
		else if (pid->iterm < pid->omin)
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	ed93 7a08 	vldr	s14, [r3, #32]
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001162:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116a:	d505      	bpl.n	8001178 <pid_limits+0xc0>
			pid->iterm = pid->omin;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	699a      	ldr	r2, [r3, #24]
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	621a      	str	r2, [r3, #32]
 8001174:	e000      	b.n	8001178 <pid_limits+0xc0>
	if (min >= max) return;
 8001176:	bf00      	nop
	}
}
 8001178:	3714      	adds	r7, #20
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr

08001182 <pid_auto>:

void pid_auto(PID_t pid)
{
 8001182:	b480      	push	{r7}
 8001184:	b083      	sub	sp, #12
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
	// If going from manual to auto
	if (!pid->automode) {
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001190:	2b00      	cmp	r3, #0
 8001192:	d12c      	bne.n	80011ee <pid_auto+0x6c>
		pid->iterm = *(pid->output);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	621a      	str	r2, [r3, #32]
		pid->lastin = *(pid->input);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	625a      	str	r2, [r3, #36]	; 0x24
		if (pid->iterm > pid->omax)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	ed93 7a08 	vldr	s14, [r3, #32]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	edd3 7a07 	vldr	s15, [r3, #28]
 80011b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011bc:	dd04      	ble.n	80011c8 <pid_auto+0x46>
			pid->iterm = pid->omax;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	69da      	ldr	r2, [r3, #28]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	621a      	str	r2, [r3, #32]
 80011c6:	e00e      	b.n	80011e6 <pid_auto+0x64>
		else if (pid->iterm < pid->omin)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	ed93 7a08 	vldr	s14, [r3, #32]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	edd3 7a06 	vldr	s15, [r3, #24]
 80011d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011dc:	d503      	bpl.n	80011e6 <pid_auto+0x64>
			pid->iterm = pid->omin;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	699a      	ldr	r2, [r3, #24]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	621a      	str	r2, [r3, #32]
		pid->automode = true;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2201      	movs	r2, #1
 80011ea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	}
}
 80011ee:	bf00      	nop
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
	...

080011fc <pid_direction>:
{
	pid->automode = false;
}

void pid_direction(PID_t pid, enum pid_control_directions dir)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	460b      	mov	r3, r1
 8001206:	70fb      	strb	r3, [r7, #3]
	if (pid->automode && pid->direction != dir) {
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800120e:	2b00      	cmp	r3, #0
 8001210:	d023      	beq.n	800125a <pid_direction+0x5e>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001218:	78fa      	ldrb	r2, [r7, #3]
 800121a:	429a      	cmp	r2, r3
 800121c:	d01d      	beq.n	800125a <pid_direction+0x5e>
		pid->Kp = (0 - pid->Kp);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	edd3 7a03 	vldr	s15, [r3, #12]
 8001224:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8001270 <pid_direction+0x74>
 8001228:	ee77 7a67 	vsub.f32	s15, s14, s15
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	edc3 7a03 	vstr	s15, [r3, #12]
		pid->Ki = (0 - pid->Ki);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	edd3 7a04 	vldr	s15, [r3, #16]
 8001238:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001270 <pid_direction+0x74>
 800123c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd = (0 - pid->Kd);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	edd3 7a05 	vldr	s15, [r3, #20]
 800124c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001270 <pid_direction+0x74>
 8001250:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	edc3 7a05 	vstr	s15, [r3, #20]
	}
	pid->direction = dir;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	78fa      	ldrb	r2, [r7, #3]
 800125e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
}
 8001262:	bf00      	nop
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	00000000 	.word	0x00000000

08001274 <hubMotor_Init>:
#include "X2_6010S.h"
extern uint8_t receive_buf[15];



void hubMotor_Init(){
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(HubM_IO_SON_GPIO_Port, HubM_IO_SON_Pin, GPIO_PIN_RESET);
 8001278:	2200      	movs	r2, #0
 800127a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800127e:	4808      	ldr	r0, [pc, #32]	; (80012a0 <hubMotor_Init+0x2c>)
 8001280:	f004 fea6 	bl	8005fd0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HubM_IO_NOT_GPIO_Port, HubM_IO_NOT_Pin, GPIO_PIN_RESET);
 8001284:	2200      	movs	r2, #0
 8001286:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800128a:	4805      	ldr	r0, [pc, #20]	; (80012a0 <hubMotor_Init+0x2c>)
 800128c:	f004 fea0 	bl	8005fd0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HubM_IO_POT_GPIO_Port, HubM_IO_POT_Pin, GPIO_PIN_RESET);
 8001290:	2200      	movs	r2, #0
 8001292:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001296:	4802      	ldr	r0, [pc, #8]	; (80012a0 <hubMotor_Init+0x2c>)
 8001298:	f004 fe9a 	bl	8005fd0 <HAL_GPIO_WritePin>
}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40020c00 	.word	0x40020c00
 80012a4:	00000000 	.word	0x00000000

080012a8 <send_HubMotor>:

void send_HubMotor(float m1_ang_speed, float m2_ang_speed){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08c      	sub	sp, #48	; 0x30
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	ed87 0a01 	vstr	s0, [r7, #4]
 80012b2:	edc7 0a00 	vstr	s1, [r7]
	int16_t motor1_speed, motor2_speed;
	//convert velocity into pulse/second
	motor1_speed = -(int16_t)(m1_ang_speed * 4096.0 / (2 * M_PI));
 80012b6:	6878      	ldr	r0, [r7, #4]
 80012b8:	f7ff f8fe 	bl	80004b8 <__aeabi_f2d>
 80012bc:	f04f 0200 	mov.w	r2, #0
 80012c0:	4b63      	ldr	r3, [pc, #396]	; (8001450 <send_HubMotor+0x1a8>)
 80012c2:	f7ff f951 	bl	8000568 <__aeabi_dmul>
 80012c6:	4602      	mov	r2, r0
 80012c8:	460b      	mov	r3, r1
 80012ca:	4610      	mov	r0, r2
 80012cc:	4619      	mov	r1, r3
 80012ce:	a35e      	add	r3, pc, #376	; (adr r3, 8001448 <send_HubMotor+0x1a0>)
 80012d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d4:	f7ff fa72 	bl	80007bc <__aeabi_ddiv>
 80012d8:	4602      	mov	r2, r0
 80012da:	460b      	mov	r3, r1
 80012dc:	4610      	mov	r0, r2
 80012de:	4619      	mov	r1, r3
 80012e0:	f7ff fbf2 	bl	8000ac8 <__aeabi_d2iz>
 80012e4:	4603      	mov	r3, r0
 80012e6:	b21b      	sxth	r3, r3
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	425b      	negs	r3, r3
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	85fb      	strh	r3, [r7, #46]	; 0x2e
	motor2_speed = (int16_t)(m2_ang_speed * 4096.0/ (2 * M_PI));
 80012f0:	6838      	ldr	r0, [r7, #0]
 80012f2:	f7ff f8e1 	bl	80004b8 <__aeabi_f2d>
 80012f6:	f04f 0200 	mov.w	r2, #0
 80012fa:	4b55      	ldr	r3, [pc, #340]	; (8001450 <send_HubMotor+0x1a8>)
 80012fc:	f7ff f934 	bl	8000568 <__aeabi_dmul>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	4610      	mov	r0, r2
 8001306:	4619      	mov	r1, r3
 8001308:	a34f      	add	r3, pc, #316	; (adr r3, 8001448 <send_HubMotor+0x1a0>)
 800130a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130e:	f7ff fa55 	bl	80007bc <__aeabi_ddiv>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	4610      	mov	r0, r2
 8001318:	4619      	mov	r1, r3
 800131a:	f7ff fbd5 	bl	8000ac8 <__aeabi_d2iz>
 800131e:	4603      	mov	r3, r0
 8001320:	85bb      	strh	r3, [r7, #44]	; 0x2c
//	motor1_speed = -(int16_t)(m1_speed);
//	motor2_speed = (int16_t)(m2_speed);

	uint8_t send_buf[15];
	send_buf[0] = 0xAA;
 8001322:	23aa      	movs	r3, #170	; 0xaa
 8001324:	733b      	strb	r3, [r7, #12]
	send_buf[1] = 0xA4;
 8001326:	23a4      	movs	r3, #164	; 0xa4
 8001328:	737b      	strb	r3, [r7, #13]
	send_buf[2] = 0x0E;
 800132a:	230e      	movs	r3, #14
 800132c:	73bb      	strb	r3, [r7, #14]
	send_buf[3] = 0x00;
 800132e:	2300      	movs	r3, #0
 8001330:	73fb      	strb	r3, [r7, #15]
	send_buf[4] = MOTOR_ENABLE;
 8001332:	2300      	movs	r3, #0
 8001334:	743b      	strb	r3, [r7, #16]
	send_buf[5] = MOTOR_ENCODER_FEEDBACK;
 8001336:	2380      	movs	r3, #128	; 0x80
 8001338:	747b      	strb	r3, [r7, #17]

	//Set acceleration to constant by default
	//time taken from 0 to 1000rpm
	uint16_t acceleration = 200;
 800133a:	23c8      	movs	r3, #200	; 0xc8
 800133c:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint8_t msb_acce = (uint8_t)((acceleration & 0xFF00) >> 8);
 800133e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001340:	0a1b      	lsrs	r3, r3, #8
 8001342:	b29b      	uxth	r3, r3
 8001344:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t lsb_acce = (uint8_t)(acceleration & 0x00FF);
 8001348:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800134a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	send_buf[6] = lsb_acce;
 800134e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001352:	74bb      	strb	r3, [r7, #18]
	send_buf[7] = msb_acce;
 8001354:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001358:	74fb      	strb	r3, [r7, #19]

	//Set maximum torque
	//Value: 0 - 450 (300 by default)
	uint16_t max_torque = 300;
 800135a:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800135e:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint8_t msb_max_torque = (uint8_t)((max_torque & 0xFF00) >> 8);
 8001360:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001362:	0a1b      	lsrs	r3, r3, #8
 8001364:	b29b      	uxth	r3, r3
 8001366:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t lsb_max_torque = (uint8_t)(max_torque & 0x00FF);
 800136a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800136c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	send_buf[8] = lsb_max_torque;
 8001370:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001374:	753b      	strb	r3, [r7, #20]
	send_buf[9] = msb_max_torque;
 8001376:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800137a:	757b      	strb	r3, [r7, #21]

	//Set motor1 speed
	uint8_t msb_motor1_speed = (uint8_t)((motor1_speed & 0xFF00) >> 8);
 800137c:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8001380:	121b      	asrs	r3, r3, #8
 8001382:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t lsb_motor1_speed = (uint8_t)(motor1_speed & 0x00FF);
 8001386:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001388:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	send_buf[10] = lsb_motor1_speed;
 800138c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001390:	75bb      	strb	r3, [r7, #22]
	send_buf[11] = msb_motor1_speed;
 8001392:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001396:	75fb      	strb	r3, [r7, #23]

	//Set motor2 speed
	uint8_t msb_motor2_speed = (uint8_t)((motor2_speed & 0xFF00) >> 8);
 8001398:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800139c:	121b      	asrs	r3, r3, #8
 800139e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	uint8_t lsb_motor2_speed = (uint8_t)(motor2_speed & 0x00FF);
 80013a2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80013a4:	f887 3020 	strb.w	r3, [r7, #32]
	send_buf[12] = lsb_motor2_speed;
 80013a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80013ac:	763b      	strb	r3, [r7, #24]
	send_buf[13] = msb_motor2_speed;
 80013ae:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80013b2:	767b      	strb	r3, [r7, #25]

	//checksum byte
	uint16_t sum = (uint16_t)send_buf[0] + (uint16_t)send_buf[1] + (uint16_t)send_buf[2] + (uint16_t)send_buf[3]
 80013b4:	7b3b      	ldrb	r3, [r7, #12]
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	7b7b      	ldrb	r3, [r7, #13]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	4413      	add	r3, r2
 80013be:	b29a      	uxth	r2, r3
 80013c0:	7bbb      	ldrb	r3, [r7, #14]
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	4413      	add	r3, r2
 80013c6:	b29a      	uxth	r2, r3
 80013c8:	7bfb      	ldrb	r3, [r7, #15]
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	4413      	add	r3, r2
 80013ce:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[4] + (uint16_t)send_buf[5] + (uint16_t)send_buf[6]
 80013d0:	7c3b      	ldrb	r3, [r7, #16]
 80013d2:	b29b      	uxth	r3, r3
 80013d4:	4413      	add	r3, r2
 80013d6:	b29a      	uxth	r2, r3
 80013d8:	7c7b      	ldrb	r3, [r7, #17]
 80013da:	b29b      	uxth	r3, r3
 80013dc:	4413      	add	r3, r2
 80013de:	b29a      	uxth	r2, r3
 80013e0:	7cbb      	ldrb	r3, [r7, #18]
 80013e2:	b29b      	uxth	r3, r3
 80013e4:	4413      	add	r3, r2
 80013e6:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[7] + (uint16_t)send_buf[8] + (uint16_t)send_buf[9]
 80013e8:	7cfb      	ldrb	r3, [r7, #19]
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	4413      	add	r3, r2
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	7d3b      	ldrb	r3, [r7, #20]
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	4413      	add	r3, r2
 80013f6:	b29a      	uxth	r2, r3
 80013f8:	7d7b      	ldrb	r3, [r7, #21]
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	4413      	add	r3, r2
 80013fe:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[10] + (uint16_t)send_buf[11] + (uint16_t)send_buf[12]
 8001400:	7dbb      	ldrb	r3, [r7, #22]
 8001402:	b29b      	uxth	r3, r3
 8001404:	4413      	add	r3, r2
 8001406:	b29a      	uxth	r2, r3
 8001408:	7dfb      	ldrb	r3, [r7, #23]
 800140a:	b29b      	uxth	r3, r3
 800140c:	4413      	add	r3, r2
 800140e:	b29a      	uxth	r2, r3
 8001410:	7e3b      	ldrb	r3, [r7, #24]
 8001412:	b29b      	uxth	r3, r3
 8001414:	4413      	add	r3, r2
 8001416:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[13];
 8001418:	7e7b      	ldrb	r3, [r7, #25]
 800141a:	b29b      	uxth	r3, r3
	uint16_t sum = (uint16_t)send_buf[0] + (uint16_t)send_buf[1] + (uint16_t)send_buf[2] + (uint16_t)send_buf[3]
 800141c:	4413      	add	r3, r2
 800141e:	83fb      	strh	r3, [r7, #30]

	send_buf[14] = (uint8_t)(sum & 0x00FF);
 8001420:	8bfb      	ldrh	r3, [r7, #30]
 8001422:	b2db      	uxtb	r3, r3
 8001424:	76bb      	strb	r3, [r7, #26]

	HAL_UART_Transmit(&huart3, send_buf, 15, 50);
 8001426:	f107 010c 	add.w	r1, r7, #12
 800142a:	2332      	movs	r3, #50	; 0x32
 800142c:	220f      	movs	r2, #15
 800142e:	4809      	ldr	r0, [pc, #36]	; (8001454 <send_HubMotor+0x1ac>)
 8001430:	f009 fd12 	bl	800ae58 <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(&huart3, receive_buf, 15);
 8001434:	220f      	movs	r2, #15
 8001436:	4908      	ldr	r1, [pc, #32]	; (8001458 <send_HubMotor+0x1b0>)
 8001438:	4806      	ldr	r0, [pc, #24]	; (8001454 <send_HubMotor+0x1ac>)
 800143a:	f009 fda7 	bl	800af8c <HAL_UART_Receive_DMA>
}
 800143e:	bf00      	nop
 8001440:	3730      	adds	r7, #48	; 0x30
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	54442d18 	.word	0x54442d18
 800144c:	401921fb 	.word	0x401921fb
 8001450:	40b00000 	.word	0x40b00000
 8001454:	20000780 	.word	0x20000780
 8001458:	20000604 	.word	0x20000604

0800145c <ADC_Read>:
//		      HAL_Delay(5000);
}


void ADC_Read(int16_t *data)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
	AD7606_CS_LOW;
 8001464:	2200      	movs	r2, #0
 8001466:	2110      	movs	r1, #16
 8001468:	4808      	ldr	r0, [pc, #32]	; (800148c <ADC_Read+0x30>)
 800146a:	f004 fdb1 	bl	8005fd0 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (uint8_t *)data, CHANNEL_NUM, 2);
 800146e:	2302      	movs	r3, #2
 8001470:	2208      	movs	r2, #8
 8001472:	6879      	ldr	r1, [r7, #4]
 8001474:	4806      	ldr	r0, [pc, #24]	; (8001490 <ADC_Read+0x34>)
 8001476:	f006 fe73 	bl	8008160 <HAL_SPI_Receive>
	AD7606_CS_HIGH;
 800147a:	2201      	movs	r2, #1
 800147c:	2110      	movs	r1, #16
 800147e:	4803      	ldr	r0, [pc, #12]	; (800148c <ADC_Read+0x30>)
 8001480:	f004 fda6 	bl	8005fd0 <HAL_GPIO_WritePin>
}
 8001484:	bf00      	nop
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40020000 	.word	0x40020000
 8001490:	200002fc 	.word	0x200002fc

08001494 <bd25l_Init>:
	.DIR_pin	= ClimbM_IO_FR2_Pin,
	.pole		= 4,
	.ID		= 2,
};

void bd25l_Init(Motor_TypeDef* motor){
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	enableMotor(motor, 0);
 800149c:	2100      	movs	r1, #0
 800149e:	6878      	ldr	r0, [r7, #4]
 80014a0:	f000 f808 	bl	80014b4 <enableMotor>
	brakeMotor(motor, 0);
 80014a4:	2100      	movs	r1, #0
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f000 f828 	bl	80014fc <brakeMotor>
}
 80014ac:	bf00      	nop
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <enableMotor>:
	brakeMotor(motor, 1);
	enableMotor(motor, 0);

}

void enableMotor(Motor_TypeDef* motor, uint8_t state){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	460b      	mov	r3, r1
 80014be:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->EN_port, motor->EN_pin, state);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014c8:	78fa      	ldrb	r2, [r7, #3]
 80014ca:	4619      	mov	r1, r3
 80014cc:	f004 fd80 	bl	8005fd0 <HAL_GPIO_WritePin>
}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <emBrakeMotor>:

void emBrakeMotor(uint8_t state){
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	4603      	mov	r3, r0
 80014e0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(Brake_Wheel_GPIO_Port, Brake_Wheel_Pin, state);
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	461a      	mov	r2, r3
 80014e6:	2108      	movs	r1, #8
 80014e8:	4803      	ldr	r0, [pc, #12]	; (80014f8 <emBrakeMotor+0x20>)
 80014ea:	f004 fd71 	bl	8005fd0 <HAL_GPIO_WritePin>
}
 80014ee:	bf00      	nop
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40020c00 	.word	0x40020c00

080014fc <brakeMotor>:

void brakeMotor(Motor_TypeDef* motor, uint8_t state){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	460b      	mov	r3, r1
 8001506:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->BRK_port, motor->BRK_pin, state);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	69d8      	ldr	r0, [r3, #28]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	8c1b      	ldrh	r3, [r3, #32]
 8001510:	78fa      	ldrb	r2, [r7, #3]
 8001512:	4619      	mov	r1, r3
 8001514:	f004 fd5c 	bl	8005fd0 <HAL_GPIO_WritePin>
}
 8001518:	bf00      	nop
 800151a:	3708      	adds	r7, #8
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}

08001520 <setMotorDir>:

void setMotorDir(Motor_TypeDef* motor, uint8_t dir){
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	460b      	mov	r3, r1
 800152a:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->DIR_port, motor->DIR_pin, dir);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8001534:	78fa      	ldrb	r2, [r7, #3]
 8001536:	4619      	mov	r1, r3
 8001538:	f004 fd4a 	bl	8005fd0 <HAL_GPIO_WritePin>
}
 800153c:	bf00      	nop
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	0000      	movs	r0, r0
	...

08001548 <setMotorSpeed>:

void setMotorSpeed(Motor_TypeDef* motor, float speed){
 8001548:	b580      	push	{r7, lr}
 800154a:	b086      	sub	sp, #24
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	ed87 0a00 	vstr	s0, [r7]

	float frequency = 0;
 8001554:	f04f 0300 	mov.w	r3, #0
 8001558:	617b      	str	r3, [r7, #20]
	uint16_t period;
	uint32_t duty_cycle; //50%

	if (speed > 100) speed = 100.0;
 800155a:	edd7 7a00 	vldr	s15, [r7]
 800155e:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001690 <setMotorSpeed+0x148>
 8001562:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800156a:	dd01      	ble.n	8001570 <setMotorSpeed+0x28>
 800156c:	4b49      	ldr	r3, [pc, #292]	; (8001694 <setMotorSpeed+0x14c>)
 800156e:	603b      	str	r3, [r7, #0]
	//Frequency equation derived from data sheet
	frequency = (uint16_t)((speed - 0.2597)/0.02494);
 8001570:	6838      	ldr	r0, [r7, #0]
 8001572:	f7fe ffa1 	bl	80004b8 <__aeabi_f2d>
 8001576:	a340      	add	r3, pc, #256	; (adr r3, 8001678 <setMotorSpeed+0x130>)
 8001578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157c:	f7fe fe3c 	bl	80001f8 <__aeabi_dsub>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	4610      	mov	r0, r2
 8001586:	4619      	mov	r1, r3
 8001588:	a33d      	add	r3, pc, #244	; (adr r3, 8001680 <setMotorSpeed+0x138>)
 800158a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158e:	f7ff f915 	bl	80007bc <__aeabi_ddiv>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	4610      	mov	r0, r2
 8001598:	4619      	mov	r1, r3
 800159a:	f7ff fabd 	bl	8000b18 <__aeabi_d2uiz>
 800159e:	4603      	mov	r3, r0
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	ee07 3a90 	vmov	s15, r3
 80015a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015aa:	edc7 7a05 	vstr	s15, [r7, #20]
	period = (int)(1e6/frequency)+1;
 80015ae:	6978      	ldr	r0, [r7, #20]
 80015b0:	f7fe ff82 	bl	80004b8 <__aeabi_f2d>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	a133      	add	r1, pc, #204	; (adr r1, 8001688 <setMotorSpeed+0x140>)
 80015ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80015be:	f7ff f8fd 	bl	80007bc <__aeabi_ddiv>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4610      	mov	r0, r2
 80015c8:	4619      	mov	r1, r3
 80015ca:	f7ff fa7d 	bl	8000ac8 <__aeabi_d2iz>
 80015ce:	4603      	mov	r3, r0
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	3301      	adds	r3, #1
 80015d4:	827b      	strh	r3, [r7, #18]
	duty_cycle = period / 2;
 80015d6:	8a7b      	ldrh	r3, [r7, #18]
 80015d8:	085b      	lsrs	r3, r3, #1
 80015da:	b29b      	uxth	r3, r3
 80015dc:	60fb      	str	r3, [r7, #12]
//	      motor->outputPWM->Instance->CCR4 = duty_cycle;
//
//	    HAL_TIM_PWM_Start(motor->outputPWM, motor->PWM_channel);
//	}

	if (speed<4){
 80015de:	edd7 7a00 	vldr	s15, [r7]
 80015e2:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80015e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ee:	d503      	bpl.n	80015f8 <setMotorSpeed+0xb0>
		brakeMotor(motor, 1);
 80015f0:	2101      	movs	r1, #1
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f7ff ff82 	bl	80014fc <brakeMotor>
	}



	motor->outputPWM->Instance->ARR = period;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	695b      	ldr	r3, [r3, #20]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	8a7a      	ldrh	r2, [r7, #18]
 8001600:	62da      	str	r2, [r3, #44]	; 0x2c
	if(motor->PWM_channel == TIM_CHANNEL_1)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	8b1b      	ldrh	r3, [r3, #24]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d105      	bne.n	8001616 <setMotorSpeed+0xce>
	  motor->outputPWM->Instance->CCR1 = duty_cycle;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	695b      	ldr	r3, [r3, #20]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	68fa      	ldr	r2, [r7, #12]
 8001612:	635a      	str	r2, [r3, #52]	; 0x34
 8001614:	e01c      	b.n	8001650 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_2)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	8b1b      	ldrh	r3, [r3, #24]
 800161a:	2b04      	cmp	r3, #4
 800161c:	d105      	bne.n	800162a <setMotorSpeed+0xe2>
		  motor->outputPWM->Instance->CCR2 = duty_cycle;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	68fa      	ldr	r2, [r7, #12]
 8001626:	639a      	str	r2, [r3, #56]	; 0x38
 8001628:	e012      	b.n	8001650 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_3)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	8b1b      	ldrh	r3, [r3, #24]
 800162e:	2b08      	cmp	r3, #8
 8001630:	d105      	bne.n	800163e <setMotorSpeed+0xf6>
		  motor->outputPWM->Instance->CCR3 = duty_cycle;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	695b      	ldr	r3, [r3, #20]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	68fa      	ldr	r2, [r7, #12]
 800163a:	63da      	str	r2, [r3, #60]	; 0x3c
 800163c:	e008      	b.n	8001650 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_4)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	8b1b      	ldrh	r3, [r3, #24]
 8001642:	2b0c      	cmp	r3, #12
 8001644:	d104      	bne.n	8001650 <setMotorSpeed+0x108>
	  motor->outputPWM->Instance->CCR4 = duty_cycle;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68fa      	ldr	r2, [r7, #12]
 800164e:	641a      	str	r2, [r3, #64]	; 0x40

	HAL_TIM_PWM_Start(motor->outputPWM, motor->PWM_channel);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	695a      	ldr	r2, [r3, #20]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	8b1b      	ldrh	r3, [r3, #24]
 8001658:	4619      	mov	r1, r3
 800165a:	4610      	mov	r0, r2
 800165c:	f007 fb76 	bl	8008d4c <HAL_TIM_PWM_Start>



	motor->outputPWM->Instance->CNT = 0;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	695b      	ldr	r3, [r3, #20]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2200      	movs	r2, #0
 8001668:	625a      	str	r2, [r3, #36]	; 0x24
}
 800166a:	bf00      	nop
 800166c:	3718      	adds	r7, #24
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	f3af 8000 	nop.w
 8001678:	bfb15b57 	.word	0xbfb15b57
 800167c:	3fd09eec 	.word	0x3fd09eec
 8001680:	1172ef0b 	.word	0x1172ef0b
 8001684:	3f9989df 	.word	0x3f9989df
 8001688:	00000000 	.word	0x00000000
 800168c:	412e8480 	.word	0x412e8480
 8001690:	42c80000 	.word	0x42c80000
 8001694:	42c80000 	.word	0x42c80000

08001698 <runMotor>:
		return -1;
	}
	else return 1;
}

void runMotor(Motor_TypeDef* motor, float speed){
 8001698:	b5b0      	push	{r4, r5, r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	ed87 0a00 	vstr	s0, [r7]
  //	    - positive speed Lift DOWN
  //	    - negative speed lift UP
    if (motor->ID == 1){
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d129      	bne.n	8001702 <runMotor+0x6a>
	if (fabs(speed)/speed  >= 0)
 80016ae:	edd7 7a00 	vldr	s15, [r7]
 80016b2:	eef0 7ae7 	vabs.f32	s15, s15
 80016b6:	ee17 0a90 	vmov	r0, s15
 80016ba:	f7fe fefd 	bl	80004b8 <__aeabi_f2d>
 80016be:	4604      	mov	r4, r0
 80016c0:	460d      	mov	r5, r1
 80016c2:	6838      	ldr	r0, [r7, #0]
 80016c4:	f7fe fef8 	bl	80004b8 <__aeabi_f2d>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
 80016cc:	4620      	mov	r0, r4
 80016ce:	4629      	mov	r1, r5
 80016d0:	f7ff f874 	bl	80007bc <__aeabi_ddiv>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	4610      	mov	r0, r2
 80016da:	4619      	mov	r1, r3
 80016dc:	f04f 0200 	mov.w	r2, #0
 80016e0:	f04f 0300 	mov.w	r3, #0
 80016e4:	f7ff f9c6 	bl	8000a74 <__aeabi_dcmpge>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d004      	beq.n	80016f8 <runMotor+0x60>
	      setMotorDir(motor, 0);
 80016ee:	2100      	movs	r1, #0
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff ff15 	bl	8001520 <setMotorDir>
 80016f6:	e032      	b.n	800175e <runMotor+0xc6>
	else
	  setMotorDir(motor, 1);
 80016f8:	2101      	movs	r1, #1
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f7ff ff10 	bl	8001520 <setMotorDir>
 8001700:	e02d      	b.n	800175e <runMotor+0xc6>
    }
    else if (motor->ID == 2){
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8001708:	2b02      	cmp	r3, #2
 800170a:	d128      	bne.n	800175e <runMotor+0xc6>
	if (fabs(speed)/speed  >= 0)
 800170c:	edd7 7a00 	vldr	s15, [r7]
 8001710:	eef0 7ae7 	vabs.f32	s15, s15
 8001714:	ee17 0a90 	vmov	r0, s15
 8001718:	f7fe fece 	bl	80004b8 <__aeabi_f2d>
 800171c:	4604      	mov	r4, r0
 800171e:	460d      	mov	r5, r1
 8001720:	6838      	ldr	r0, [r7, #0]
 8001722:	f7fe fec9 	bl	80004b8 <__aeabi_f2d>
 8001726:	4602      	mov	r2, r0
 8001728:	460b      	mov	r3, r1
 800172a:	4620      	mov	r0, r4
 800172c:	4629      	mov	r1, r5
 800172e:	f7ff f845 	bl	80007bc <__aeabi_ddiv>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	4610      	mov	r0, r2
 8001738:	4619      	mov	r1, r3
 800173a:	f04f 0200 	mov.w	r2, #0
 800173e:	f04f 0300 	mov.w	r3, #0
 8001742:	f7ff f997 	bl	8000a74 <__aeabi_dcmpge>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d004      	beq.n	8001756 <runMotor+0xbe>
	  setMotorDir(motor, 1);
 800174c:	2101      	movs	r1, #1
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f7ff fee6 	bl	8001520 <setMotorDir>
 8001754:	e003      	b.n	800175e <runMotor+0xc6>
	else
	  setMotorDir(motor, 0);
 8001756:	2100      	movs	r1, #0
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff fee1 	bl	8001520 <setMotorDir>
    }

    HAL_Delay(50);
 800175e:	2032      	movs	r0, #50	; 0x32
 8001760:	f002 fa1a 	bl	8003b98 <HAL_Delay>
    brakeMotor(motor, 0);
 8001764:	2100      	movs	r1, #0
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f7ff fec8 	bl	80014fc <brakeMotor>
    setMotorSpeed(motor, fabs(speed));
 800176c:	edd7 7a00 	vldr	s15, [r7]
 8001770:	eef0 7ae7 	vabs.f32	s15, s15
 8001774:	eeb0 0a67 	vmov.f32	s0, s15
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff fee5 	bl	8001548 <setMotorSpeed>

}
 800177e:	bf00      	nop
 8001780:	3708      	adds	r7, #8
 8001782:	46bd      	mov	sp, r7
 8001784:	bdb0      	pop	{r4, r5, r7, pc}

08001786 <GPIO_Digital_Filtered_Input>:
 */

#include "button.h"

uint8_t GPIO_Digital_Filtered_Input(Button_TypeDef* hgpio, uint32_t debounce_time)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b082      	sub	sp, #8
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
 800178e:	6039      	str	r1, [r7, #0]
	// read the state of the switch into a local variable (LOW, when the button is not pressed)
	hgpio->curRead = HAL_GPIO_ReadPin(hgpio->gpioPort, hgpio->gpioPin);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	889b      	ldrh	r3, [r3, #4]
 8001798:	4619      	mov	r1, r3
 800179a:	4610      	mov	r0, r2
 800179c:	f004 fbf2 	bl	8005f84 <HAL_GPIO_ReadPin>
 80017a0:	4603      	mov	r3, r0
 80017a2:	461a      	mov	r2, r3
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	719a      	strb	r2, [r3, #6]
	//check if the button was pressed
	if (hgpio->curRead != hgpio->preRead)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	799a      	ldrb	r2, [r3, #6]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	79db      	ldrb	r3, [r3, #7]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d004      	beq.n	80017be <GPIO_Digital_Filtered_Input+0x38>
		// reset the debouncing timer
		hgpio->lastDebounceTime = HAL_GetTick();
 80017b4:	f002 f9e4 	bl	8003b80 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	60da      	str	r2, [r3, #12]
	// whatever the reading is at, it's been there for longer than the debounce delay, so the current value is safe
//	&& (hgpio->curRead != hgpio->state)
	if (((HAL_GetTick() - hgpio->lastDebounceTime) > debounce_time) )
 80017be:	f002 f9df 	bl	8003b80 <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d209      	bcs.n	80017e4 <GPIO_Digital_Filtered_Input+0x5e>
	{
		hgpio->state = hgpio->curRead;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	799a      	ldrb	r2, [r3, #6]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	721a      	strb	r2, [r3, #8]
		
		if (hgpio->state == GPIO_PIN_SET) //Effective only when Pin is RESET
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	7a1b      	ldrb	r3, [r3, #8]
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d101      	bne.n	80017e4 <GPIO_Digital_Filtered_Input+0x5e>
		{
			return GPIO_PIN_SET;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e004      	b.n	80017ee <GPIO_Digital_Filtered_Input+0x68>
		}
	}
	// Update the last button read
	hgpio->preRead = hgpio->curRead;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	799a      	ldrb	r2, [r3, #6]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	71da      	strb	r2, [r3, #7]
	return GPIO_PIN_RESET;
 80017ec:	2300      	movs	r3, #0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
	...

080017f8 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08a      	sub	sp, #40	; 0x28
 80017fc:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 80017fe:	4b30      	ldr	r3, [pc, #192]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001800:	4a30      	ldr	r2, [pc, #192]	; (80018c4 <MX_CAN1_Init+0xcc>)
 8001802:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 8001804:	4b2e      	ldr	r3, [pc, #184]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001806:	2209      	movs	r2, #9
 8001808:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800180a:	4b2d      	ldr	r3, [pc, #180]	; (80018c0 <MX_CAN1_Init+0xc8>)
 800180c:	2200      	movs	r2, #0
 800180e:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001810:	4b2b      	ldr	r3, [pc, #172]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001812:	2200      	movs	r2, #0
 8001814:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001816:	4b2a      	ldr	r3, [pc, #168]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001818:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800181c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800181e:	4b28      	ldr	r3, [pc, #160]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001820:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001824:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001826:	4b26      	ldr	r3, [pc, #152]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001828:	2200      	movs	r2, #0
 800182a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800182c:	4b24      	ldr	r3, [pc, #144]	; (80018c0 <MX_CAN1_Init+0xc8>)
 800182e:	2200      	movs	r2, #0
 8001830:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001832:	4b23      	ldr	r3, [pc, #140]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001834:	2200      	movs	r2, #0
 8001836:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001838:	4b21      	ldr	r3, [pc, #132]	; (80018c0 <MX_CAN1_Init+0xc8>)
 800183a:	2200      	movs	r2, #0
 800183c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800183e:	4b20      	ldr	r3, [pc, #128]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001840:	2200      	movs	r2, #0
 8001842:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001844:	4b1e      	ldr	r3, [pc, #120]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001846:	2200      	movs	r2, #0
 8001848:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800184a:	481d      	ldr	r0, [pc, #116]	; (80018c0 <MX_CAN1_Init+0xc8>)
 800184c:	f002 f9c8 	bl	8003be0 <HAL_CAN_Init>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8001856:	f001 f833 	bl	80028c0 <Error_Handler>
  }

  /* USER CODE BEGIN CAN1_Init 2 */
  	CAN_FilterTypeDef canfil_1;
  	canfil_1.FilterBank = 0;
 800185a:	2300      	movs	r3, #0
 800185c:	617b      	str	r3, [r7, #20]
  	canfil_1.FilterMode = CAN_FILTERMODE_IDMASK;
 800185e:	2300      	movs	r3, #0
 8001860:	61bb      	str	r3, [r7, #24]
  	canfil_1.FilterScale = CAN_FILTERSCALE_32BIT;
 8001862:	2301      	movs	r3, #1
 8001864:	61fb      	str	r3, [r7, #28]
  	canfil_1.FilterIdHigh = 0x0000;
 8001866:	2300      	movs	r3, #0
 8001868:	603b      	str	r3, [r7, #0]
  	canfil_1.FilterIdLow = 0x0000;
 800186a:	2300      	movs	r3, #0
 800186c:	607b      	str	r3, [r7, #4]
  	canfil_1.FilterMaskIdHigh = 0x0000;
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
  	canfil_1.FilterMaskIdLow = 0x0000;
 8001872:	2300      	movs	r3, #0
 8001874:	60fb      	str	r3, [r7, #12]
  	canfil_1.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]
  	canfil_1.FilterActivation = CAN_FILTER_ENABLE;
 800187a:	2301      	movs	r3, #1
 800187c:	623b      	str	r3, [r7, #32]
  	canfil_1.SlaveStartFilterBank = 0;
 800187e:	2300      	movs	r3, #0
 8001880:	627b      	str	r3, [r7, #36]	; 0x24

  	if (HAL_CAN_ConfigFilter(&hcan1, &canfil_1) != HAL_OK)
 8001882:	463b      	mov	r3, r7
 8001884:	4619      	mov	r1, r3
 8001886:	480e      	ldr	r0, [pc, #56]	; (80018c0 <MX_CAN1_Init+0xc8>)
 8001888:	f002 fbc6 	bl	8004018 <HAL_CAN_ConfigFilter>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <MX_CAN1_Init+0x9e>
  		Error_Handler();
 8001892:	f001 f815 	bl	80028c0 <Error_Handler>

  	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING))
 8001896:	2102      	movs	r1, #2
 8001898:	4809      	ldr	r0, [pc, #36]	; (80018c0 <MX_CAN1_Init+0xc8>)
 800189a:	f002 ff91 	bl	80047c0 <HAL_CAN_ActivateNotification>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d002      	beq.n	80018aa <MX_CAN1_Init+0xb2>
  		return Error_Handler();
 80018a4:	f001 f80c 	bl	80028c0 <Error_Handler>
 80018a8:	e007      	b.n	80018ba <MX_CAN1_Init+0xc2>

  	if (HAL_CAN_Start(&hcan1))
 80018aa:	4805      	ldr	r0, [pc, #20]	; (80018c0 <MX_CAN1_Init+0xc8>)
 80018ac:	f002 fd02 	bl	80042b4 <HAL_CAN_Start>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_CAN1_Init+0xc2>
  		return Error_Handler();
 80018b6:	f001 f803 	bl	80028c0 <Error_Handler>


    /* USER CODE END CAN1_Init 2 */

}
 80018ba:	3728      	adds	r7, #40	; 0x28
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20000354 	.word	0x20000354
 80018c4:	40006400 	.word	0x40006400

080018c8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b08a      	sub	sp, #40	; 0x28
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d0:	f107 0314 	add.w	r3, r7, #20
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a1d      	ldr	r2, [pc, #116]	; (800195c <HAL_CAN_MspInit+0x94>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d133      	bne.n	8001952 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	4b1c      	ldr	r3, [pc, #112]	; (8001960 <HAL_CAN_MspInit+0x98>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	4a1b      	ldr	r2, [pc, #108]	; (8001960 <HAL_CAN_MspInit+0x98>)
 80018f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018f8:	6413      	str	r3, [r2, #64]	; 0x40
 80018fa:	4b19      	ldr	r3, [pc, #100]	; (8001960 <HAL_CAN_MspInit+0x98>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001902:	613b      	str	r3, [r7, #16]
 8001904:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	4b15      	ldr	r3, [pc, #84]	; (8001960 <HAL_CAN_MspInit+0x98>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	4a14      	ldr	r2, [pc, #80]	; (8001960 <HAL_CAN_MspInit+0x98>)
 8001910:	f043 0308 	orr.w	r3, r3, #8
 8001914:	6313      	str	r3, [r2, #48]	; 0x30
 8001916:	4b12      	ldr	r3, [pc, #72]	; (8001960 <HAL_CAN_MspInit+0x98>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	f003 0308 	and.w	r3, r3, #8
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001922:	2303      	movs	r3, #3
 8001924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001926:	2302      	movs	r3, #2
 8001928:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192a:	2300      	movs	r3, #0
 800192c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192e:	2303      	movs	r3, #3
 8001930:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001932:	2309      	movs	r3, #9
 8001934:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001936:	f107 0314 	add.w	r3, r7, #20
 800193a:	4619      	mov	r1, r3
 800193c:	4809      	ldr	r0, [pc, #36]	; (8001964 <HAL_CAN_MspInit+0x9c>)
 800193e:	f003 fff5 	bl	800592c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001942:	2200      	movs	r2, #0
 8001944:	2100      	movs	r1, #0
 8001946:	2014      	movs	r0, #20
 8001948:	f003 fa8c 	bl	8004e64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800194c:	2014      	movs	r0, #20
 800194e:	f003 fab5 	bl	8004ebc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001952:	bf00      	nop
 8001954:	3728      	adds	r7, #40	; 0x28
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40006400 	.word	0x40006400
 8001960:	40023800 	.word	0x40023800
 8001964:	40020c00 	.word	0x40020c00

08001968 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	607b      	str	r3, [r7, #4]
 8001972:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <MX_DMA_Init+0x3c>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	4a0b      	ldr	r2, [pc, #44]	; (80019a4 <MX_DMA_Init+0x3c>)
 8001978:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
 800197e:	4b09      	ldr	r3, [pc, #36]	; (80019a4 <MX_DMA_Init+0x3c>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001986:	607b      	str	r3, [r7, #4]
 8001988:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800198a:	2200      	movs	r2, #0
 800198c:	2100      	movs	r1, #0
 800198e:	200c      	movs	r0, #12
 8001990:	f003 fa68 	bl	8004e64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001994:	200c      	movs	r0, #12
 8001996:	f003 fa91 	bl	8004ebc <HAL_NVIC_EnableIRQ>

}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40023800 	.word	0x40023800

080019a8 <ENCODER_Init>:
CAN_HandleTypeDef hcan2;
//uint8_t incoming[8];
//CAN_RxHeaderTypeDef RxHeader;

void ENCODER_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  //Assign each encoder to one of the two CAN buses
	encoderBack.hcan = &hcan1;
 80019ac:	4b07      	ldr	r3, [pc, #28]	; (80019cc <ENCODER_Init+0x24>)
 80019ae:	4a08      	ldr	r2, [pc, #32]	; (80019d0 <ENCODER_Init+0x28>)
 80019b0:	601a      	str	r2, [r3, #0]
	encoderFront.hcan = &hcan1;
 80019b2:	4b08      	ldr	r3, [pc, #32]	; (80019d4 <ENCODER_Init+0x2c>)
 80019b4:	4a06      	ldr	r2, [pc, #24]	; (80019d0 <ENCODER_Init+0x28>)
 80019b6:	601a      	str	r2, [r3, #0]
	
	//Set Tx header for each encoder handle
	ENCODER_Set_TxHeader(&encoderBack, ENC_ADDR_LEFT);
 80019b8:	2101      	movs	r1, #1
 80019ba:	4804      	ldr	r0, [pc, #16]	; (80019cc <ENCODER_Init+0x24>)
 80019bc:	f000 f83f 	bl	8001a3e <ENCODER_Set_TxHeader>
	ENCODER_Set_TxHeader(&encoderFront, ENC_ADDR_RIGHT);
 80019c0:	2102      	movs	r1, #2
 80019c2:	4804      	ldr	r0, [pc, #16]	; (80019d4 <ENCODER_Init+0x2c>)
 80019c4:	f000 f83b 	bl	8001a3e <ENCODER_Set_TxHeader>

}
 80019c8:	bf00      	nop
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	200003f8 	.word	0x200003f8
 80019d0:	20000354 	.word	0x20000354
 80019d4:	200003a4 	.word	0x200003a4

080019d8 <ENCODER_Sort_Incoming>:

void ENCODER_Sort_Incoming(uint8_t* incoming_array, EncoderHandle* Encoder_ptr){
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
	Encoder_ptr->rawRead[0] = incoming_array[0];
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	781a      	ldrb	r2, [r3, #0]
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	Encoder_ptr->rawRead[1] = incoming_array[1];
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	785a      	ldrb	r2, [r3, #1]
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	Encoder_ptr->rawRead[2] = incoming_array[2];
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	789a      	ldrb	r2, [r3, #2]
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
	Encoder_ptr->rawRead[3] = incoming_array[3];
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	78da      	ldrb	r2, [r3, #3]
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	Encoder_ptr->rawRead[4] = incoming_array[4];
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	791a      	ldrb	r2, [r3, #4]
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	Encoder_ptr->rawRead[5] = incoming_array[5];
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	795a      	ldrb	r2, [r3, #5]
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	Encoder_ptr->rawRead[6] = incoming_array[6];
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	799a      	ldrb	r2, [r3, #6]
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	Encoder_ptr->rawRead[7] = incoming_array[7];
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	79da      	ldrb	r2, [r3, #7]
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
}
 8001a32:	bf00      	nop
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <ENCODER_Set_TxHeader>:

void ENCODER_Set_TxHeader(EncoderHandle* Encoder_ptr, uint32_t Encoder_Address){
 8001a3e:	b480      	push	{r7}
 8001a40:	b083      	sub	sp, #12
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	6039      	str	r1, [r7, #0]
	Encoder_ptr->canTxHeader.DLC = 4;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2204      	movs	r2, #4
 8001a4c:	631a      	str	r2, [r3, #48]	; 0x30
	Encoder_ptr->canTxHeader.IDE = CAN_ID_STD;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	629a      	str	r2, [r3, #40]	; 0x28
	Encoder_ptr->canTxHeader.RTR = CAN_RTR_DATA;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	62da      	str	r2, [r3, #44]	; 0x2c
	Encoder_ptr->canTxHeader.StdId = Encoder_Address;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	683a      	ldr	r2, [r7, #0]
 8001a5e:	621a      	str	r2, [r3, #32]
	Encoder_ptr->canTxHeader.TransmitGlobalTime = DISABLE;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2200      	movs	r2, #0
 8001a64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	Encoder_ptr->canTxHeader.ExtId = 0;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a6e:	bf00      	nop
 8001a70:	370c      	adds	r7, #12
 8001a72:	46bd      	mov	sp, r7
 8001a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a78:	4770      	bx	lr

08001a7a <ENCODER_Read>:

void ENCODER_Read(EncoderHandle* Encoder_ptr){
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
	Encoder_ptr->sendData[0] = Encoder_ptr->canTxHeader.DLC;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	b2da      	uxtb	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	Encoder_ptr->sendData[1] = Encoder_ptr->canTxHeader.StdId;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6a1b      	ldr	r3, [r3, #32]
 8001a92:	b2da      	uxtb	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	Encoder_ptr->sendData[2] = 0x01;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	Encoder_ptr->sendData[3] = 0x00;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	
	HAL_CAN_AddTxMessage(Encoder_ptr->hcan, &(Encoder_ptr->canTxHeader), Encoder_ptr->sendData, &(Encoder_ptr->canMailbox));
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6818      	ldr	r0, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	f103 0120 	add.w	r1, r3, #32
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	3338      	adds	r3, #56	; 0x38
 8001abe:	f002 fc3d 	bl	800433c <HAL_CAN_AddTxMessage>
}
 8001ac2:	bf00      	nop
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <ENCODER_Get_Angle>:
	Encoder_ptr->sendData[3] = 0x01;

	HAL_CAN_AddTxMessage(Encoder_ptr->hcan, &(Encoder_ptr->canTxHeader), Encoder_ptr->sendData, &(Encoder_ptr->canMailbox));
}

void ENCODER_Get_Angle(EncoderHandle* Encoder_ptr){
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b082      	sub	sp, #8
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
	ENCODER_Read(Encoder_ptr);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff ffd1 	bl	8001a7a <ENCODER_Read>
	Encoder_ptr->angle32Bit.b8[0] = Encoder_ptr->rawRead[3];
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	Encoder_ptr->angle32Bit.b8[1] = Encoder_ptr->rawRead[4];
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	Encoder_ptr->angle32Bit.b8[2] = Encoder_ptr->rawRead[5];
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	Encoder_ptr->angle32Bit.b8[3] = Encoder_ptr->rawRead[6];
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f

	//Get the outer gear encoder position
	//Gear ration from inner to outer gear is 1:2. Therefore, (2*4096=)8192 is used
//	Encoder_ptr->encoder_pos = (Encoder_ptr->rawRead[3] + (Encoder_ptr->rawRead[4] << 8) + (Encoder_ptr->rawRead[5] << 16)) ; //Get single turn encoder reading
	Encoder_ptr->encoder_pos = (Encoder_ptr->rawRead[3] + (Encoder_ptr->rawRead[4] << 8) + (Encoder_ptr->rawRead[5] << 16)); //Get single turn encoder reading
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
 8001b0e:	461a      	mov	r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001b16:	021b      	lsls	r3, r3, #8
 8001b18:	441a      	add	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001b20:	041b      	lsls	r3, r3, #16
 8001b22:	4413      	add	r3, r2
 8001b24:	461a      	mov	r2, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	645a      	str	r2, [r3, #68]	; 0x44

	//Convert from encoder position to angle in degree
//	Encoder_ptr->angleDeg = (Encoder_ptr->encoder_pos * 360 /8192) ; //Get encoder angle

}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
	...

08001b34 <MX_GPIO_Init>:
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
     PB5   ------> CAN2_RX
*/
void MX_GPIO_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b08c      	sub	sp, #48	; 0x30
 8001b38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3a:	f107 031c 	add.w	r3, r7, #28
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	605a      	str	r2, [r3, #4]
 8001b44:	609a      	str	r2, [r3, #8]
 8001b46:	60da      	str	r2, [r3, #12]
 8001b48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	61bb      	str	r3, [r7, #24]
 8001b4e:	4b8a      	ldr	r3, [pc, #552]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	4a89      	ldr	r2, [pc, #548]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b54:	f043 0310 	orr.w	r3, r3, #16
 8001b58:	6313      	str	r3, [r2, #48]	; 0x30
 8001b5a:	4b87      	ldr	r3, [pc, #540]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5e:	f003 0310 	and.w	r3, r3, #16
 8001b62:	61bb      	str	r3, [r7, #24]
 8001b64:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	617b      	str	r3, [r7, #20]
 8001b6a:	4b83      	ldr	r3, [pc, #524]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6e:	4a82      	ldr	r2, [pc, #520]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b70:	f043 0304 	orr.w	r3, r3, #4
 8001b74:	6313      	str	r3, [r2, #48]	; 0x30
 8001b76:	4b80      	ldr	r3, [pc, #512]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7a:	f003 0304 	and.w	r3, r3, #4
 8001b7e:	617b      	str	r3, [r7, #20]
 8001b80:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	613b      	str	r3, [r7, #16]
 8001b86:	4b7c      	ldr	r3, [pc, #496]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8a:	4a7b      	ldr	r2, [pc, #492]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b90:	6313      	str	r3, [r2, #48]	; 0x30
 8001b92:	4b79      	ldr	r3, [pc, #484]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b9a:	613b      	str	r3, [r7, #16]
 8001b9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60fb      	str	r3, [r7, #12]
 8001ba2:	4b75      	ldr	r3, [pc, #468]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba6:	4a74      	ldr	r2, [pc, #464]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001ba8:	f043 0301 	orr.w	r3, r3, #1
 8001bac:	6313      	str	r3, [r2, #48]	; 0x30
 8001bae:	4b72      	ldr	r3, [pc, #456]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60bb      	str	r3, [r7, #8]
 8001bbe:	4b6e      	ldr	r3, [pc, #440]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc2:	4a6d      	ldr	r2, [pc, #436]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001bc4:	f043 0302 	orr.w	r3, r3, #2
 8001bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bca:	4b6b      	ldr	r3, [pc, #428]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bce:	f003 0302 	and.w	r3, r3, #2
 8001bd2:	60bb      	str	r3, [r7, #8]
 8001bd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	607b      	str	r3, [r7, #4]
 8001bda:	4b67      	ldr	r3, [pc, #412]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bde:	4a66      	ldr	r2, [pc, #408]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001be0:	f043 0308 	orr.w	r3, r3, #8
 8001be4:	6313      	str	r3, [r2, #48]	; 0x30
 8001be6:	4b64      	ldr	r3, [pc, #400]	; (8001d78 <MX_GPIO_Init+0x244>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bea:	f003 0308 	and.w	r3, r3, #8
 8001bee:	607b      	str	r3, [r7, #4]
 8001bf0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AD_RANGE_Pin|AD_OS2_Pin|AD_OS1_Pin|AD_OS0_Pin
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	213f      	movs	r1, #63	; 0x3f
 8001bf6:	4861      	ldr	r0, [pc, #388]	; (8001d7c <MX_GPIO_Init+0x248>)
 8001bf8:	f004 f9ea 	bl	8005fd0 <HAL_GPIO_WritePin>
                          |AD_RST_Pin|AD_CV_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AD_SPI1_CS_GPIO_Port, AD_SPI1_CS_Pin, GPIO_PIN_RESET);
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	2110      	movs	r1, #16
 8001c00:	485f      	ldr	r0, [pc, #380]	; (8001d80 <MX_GPIO_Init+0x24c>)
 8001c02:	f004 f9e5 	bl	8005fd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ClimbM_IO_FR2_Pin|ClimbM_IO_EN2_Pin|LED1_Pin|LED2_Pin
 8001c06:	2200      	movs	r2, #0
 8001c08:	219b      	movs	r1, #155	; 0x9b
 8001c0a:	485e      	ldr	r0, [pc, #376]	; (8001d84 <MX_GPIO_Init+0x250>)
 8001c0c:	f004 f9e0 	bl	8005fd0 <HAL_GPIO_WritePin>
                          |Buzzer_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ClimbM_IO_BRK2_Pin|ClimbM_IO_FR1_Pin|ClimbM_IO_EN1_Pin|ClimbM_IO_BRK1_Pin, GPIO_PIN_RESET);
 8001c10:	2200      	movs	r2, #0
 8001c12:	f44f 41e1 	mov.w	r1, #28800	; 0x7080
 8001c16:	485c      	ldr	r0, [pc, #368]	; (8001d88 <MX_GPIO_Init+0x254>)
 8001c18:	f004 f9da 	bl	8005fd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CUI_SPI2_CS1_Pin|CUI_SPI2_CS2_Pin|HubM_IO_SON_Pin|HubM_IO_NOT_Pin
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	f64e 4108 	movw	r1, #60424	; 0xec08
 8001c22:	485a      	ldr	r0, [pc, #360]	; (8001d8c <MX_GPIO_Init+0x258>)
 8001c24:	f004 f9d4 	bl	8005fd0 <HAL_GPIO_WritePin>
                          |HubM_IO_POT_Pin|Brake_Wheel_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = Button3_Pin|Button1_Pin|Button2_Pin;
 8001c28:	2307      	movs	r3, #7
 8001c2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c30:	2302      	movs	r3, #2
 8001c32:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c34:	f107 031c 	add.w	r3, r7, #28
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4853      	ldr	r0, [pc, #332]	; (8001d88 <MX_GPIO_Init+0x254>)
 8001c3c:	f003 fe76 	bl	800592c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = LimitSW1_Pin|LimitSW2_Pin|LimitSW3_Pin|LimitSW4_Pin
 8001c40:	f248 1378 	movw	r3, #33144	; 0x8178
 8001c44:	61fb      	str	r3, [r7, #28]
                          |ClimbM_IO_ALM2_Pin|ClimbM_IO_ALM1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c46:	2300      	movs	r3, #0
 8001c48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c4e:	f107 031c 	add.w	r3, r7, #28
 8001c52:	4619      	mov	r1, r3
 8001c54:	484c      	ldr	r0, [pc, #304]	; (8001d88 <MX_GPIO_Init+0x254>)
 8001c56:	f003 fe69 	bl	800592c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = AD_RANGE_Pin|AD_OS2_Pin|AD_OS1_Pin|AD_OS0_Pin
 8001c5a:	233f      	movs	r3, #63	; 0x3f
 8001c5c:	61fb      	str	r3, [r7, #28]
                          |AD_RST_Pin|AD_CV_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c62:	2301      	movs	r3, #1
 8001c64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c66:	2300      	movs	r3, #0
 8001c68:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c6a:	f107 031c 	add.w	r3, r7, #28
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4842      	ldr	r0, [pc, #264]	; (8001d7c <MX_GPIO_Init+0x248>)
 8001c72:	f003 fe5b 	bl	800592c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD_SPI1_CS_Pin;
 8001c76:	2310      	movs	r3, #16
 8001c78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c82:	2300      	movs	r3, #0
 8001c84:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AD_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001c86:	f107 031c 	add.w	r3, r7, #28
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	483c      	ldr	r0, [pc, #240]	; (8001d80 <MX_GPIO_Init+0x24c>)
 8001c8e:	f003 fe4d 	bl	800592c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD_BUSY_Pin;
 8001c92:	2380      	movs	r3, #128	; 0x80
 8001c94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001c96:	4b3e      	ldr	r3, [pc, #248]	; (8001d90 <MX_GPIO_Init+0x25c>)
 8001c98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(AD_BUSY_GPIO_Port, &GPIO_InitStruct);
 8001c9e:	f107 031c 	add.w	r3, r7, #28
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4836      	ldr	r0, [pc, #216]	; (8001d80 <MX_GPIO_Init+0x24c>)
 8001ca6:	f003 fe41 	bl	800592c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = ClimbM_IO_FR2_Pin|ClimbM_IO_EN2_Pin|LED1_Pin|LED2_Pin
 8001caa:	239b      	movs	r3, #155	; 0x9b
 8001cac:	61fb      	str	r3, [r7, #28]
                          |Buzzer_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cba:	f107 031c 	add.w	r3, r7, #28
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4830      	ldr	r0, [pc, #192]	; (8001d84 <MX_GPIO_Init+0x250>)
 8001cc2:	f003 fe33 	bl	800592c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = ClimbM_IO_BRK2_Pin|ClimbM_IO_FR1_Pin|ClimbM_IO_EN1_Pin|ClimbM_IO_BRK1_Pin;
 8001cc6:	f44f 43e1 	mov.w	r3, #28800	; 0x7080
 8001cca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cd8:	f107 031c 	add.w	r3, r7, #28
 8001cdc:	4619      	mov	r1, r3
 8001cde:	482a      	ldr	r0, [pc, #168]	; (8001d88 <MX_GPIO_Init+0x254>)
 8001ce0:	f003 fe24 	bl	800592c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CUI_SPI2_CLK_Pin|CUI_SPI2_MISO_Pin|CUI_SPI2_MOSI_Pin;
 8001ce4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001ce8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cea:	2302      	movs	r3, #2
 8001cec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001cf6:	2305      	movs	r3, #5
 8001cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cfa:	f107 031c 	add.w	r3, r7, #28
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4820      	ldr	r0, [pc, #128]	; (8001d84 <MX_GPIO_Init+0x250>)
 8001d02:	f003 fe13 	bl	800592c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = CUI_SPI2_CS1_Pin|CUI_SPI2_CS2_Pin|HubM_IO_SON_Pin|HubM_IO_NOT_Pin
 8001d06:	f64e 4308 	movw	r3, #60424	; 0xec08
 8001d0a:	61fb      	str	r3, [r7, #28]
                          |HubM_IO_POT_Pin|Brake_Wheel_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d10:	2301      	movs	r3, #1
 8001d12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d14:	2300      	movs	r3, #0
 8001d16:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d18:	f107 031c 	add.w	r3, r7, #28
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	481b      	ldr	r0, [pc, #108]	; (8001d8c <MX_GPIO_Init+0x258>)
 8001d20:	f003 fe04 	bl	800592c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HubM_IO_ALM_Pin;
 8001d24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(HubM_IO_ALM_GPIO_Port, &GPIO_InitStruct);
 8001d32:	f107 031c 	add.w	r3, r7, #28
 8001d36:	4619      	mov	r1, r3
 8001d38:	4814      	ldr	r0, [pc, #80]	; (8001d8c <MX_GPIO_Init+0x258>)
 8001d3a:	f003 fdf7 	bl	800592c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001d3e:	2320      	movs	r3, #32
 8001d40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d42:	2302      	movs	r3, #2
 8001d44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001d4e:	2309      	movs	r3, #9
 8001d50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d52:	f107 031c 	add.w	r3, r7, #28
 8001d56:	4619      	mov	r1, r3
 8001d58:	480a      	ldr	r0, [pc, #40]	; (8001d84 <MX_GPIO_Init+0x250>)
 8001d5a:	f003 fde7 	bl	800592c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2100      	movs	r1, #0
 8001d62:	2017      	movs	r0, #23
 8001d64:	f003 f87e 	bl	8004e64 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001d68:	2017      	movs	r0, #23
 8001d6a:	f003 f8a7 	bl	8004ebc <HAL_NVIC_EnableIRQ>

}
 8001d6e:	bf00      	nop
 8001d70:	3730      	adds	r7, #48	; 0x30
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	40020800 	.word	0x40020800
 8001d80:	40020000 	.word	0x40020000
 8001d84:	40020400 	.word	0x40020400
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	40020c00 	.word	0x40020c00
 8001d90:	10210000 	.word	0x10210000

08001d94 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001d98:	4b1b      	ldr	r3, [pc, #108]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001d9a:	4a1c      	ldr	r2, [pc, #112]	; (8001e0c <MX_I2C1_Init+0x78>)
 8001d9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001d9e:	4b1a      	ldr	r3, [pc, #104]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001da0:	4a1b      	ldr	r2, [pc, #108]	; (8001e10 <MX_I2C1_Init+0x7c>)
 8001da2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001da4:	4b18      	ldr	r3, [pc, #96]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001daa:	4b17      	ldr	r3, [pc, #92]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001db0:	4b15      	ldr	r3, [pc, #84]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001db2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001db6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001db8:	4b13      	ldr	r3, [pc, #76]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001dbe:	4b12      	ldr	r3, [pc, #72]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dc4:	4b10      	ldr	r3, [pc, #64]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dca:	4b0f      	ldr	r3, [pc, #60]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001dd0:	480d      	ldr	r0, [pc, #52]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001dd2:	f004 f947 	bl	8006064 <HAL_I2C_Init>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ddc:	f000 fd70 	bl	80028c0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001de0:	2100      	movs	r1, #0
 8001de2:	4809      	ldr	r0, [pc, #36]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001de4:	f005 f99e 	bl	8007124 <HAL_I2CEx_ConfigAnalogFilter>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001dee:	f000 fd67 	bl	80028c0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001df2:	2100      	movs	r1, #0
 8001df4:	4804      	ldr	r0, [pc, #16]	; (8001e08 <MX_I2C1_Init+0x74>)
 8001df6:	f005 f9f5 	bl	80071e4 <HAL_I2CEx_ConfigDigitalFilter>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001e00:	f000 fd5e 	bl	80028c0 <Error_Handler>
  }

}
 8001e04:	bf00      	nop
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	2000044c 	.word	0x2000044c
 8001e0c:	40005400 	.word	0x40005400
 8001e10:	00061a80 	.word	0x00061a80

08001e14 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b08a      	sub	sp, #40	; 0x28
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e1c:	f107 0314 	add.w	r3, r7, #20
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]
 8001e2a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a19      	ldr	r2, [pc, #100]	; (8001e98 <HAL_I2C_MspInit+0x84>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d12c      	bne.n	8001e90 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
 8001e3a:	4b18      	ldr	r3, [pc, #96]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	4a17      	ldr	r2, [pc, #92]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e40:	f043 0302 	orr.w	r3, r3, #2
 8001e44:	6313      	str	r3, [r2, #48]	; 0x30
 8001e46:	4b15      	ldr	r3, [pc, #84]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	613b      	str	r3, [r7, #16]
 8001e50:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IMU_I2C1_SCL_Pin|IMU_I2C1_SDA_Pin;
 8001e52:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e58:	2312      	movs	r3, #18
 8001e5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e60:	2303      	movs	r3, #3
 8001e62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e64:	2304      	movs	r3, #4
 8001e66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e68:	f107 0314 	add.w	r3, r7, #20
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	480c      	ldr	r0, [pc, #48]	; (8001ea0 <HAL_I2C_MspInit+0x8c>)
 8001e70:	f003 fd5c 	bl	800592c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7c:	4a07      	ldr	r2, [pc, #28]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e7e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e82:	6413      	str	r3, [r2, #64]	; 0x40
 8001e84:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <HAL_I2C_MspInit+0x88>)
 8001e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001e90:	bf00      	nop
 8001e92:	3728      	adds	r7, #40	; 0x28
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40005400 	.word	0x40005400
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40020400 	.word	0x40020400

08001ea4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */



	HAL_Init();
 8001eaa:	f001 fe03 	bl	8003ab4 <HAL_Init>


	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001eae:	f000 fab7 	bl	8002420 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / FREQUENCY);
 8001eb2:	f005 ffed 	bl	8007e90 <HAL_RCC_GetHCLKFreq>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	4abe      	ldr	r2, [pc, #760]	; (80021b4 <main+0x310>)
 8001eba:	fba2 2303 	umull	r2, r3, r2, r3
 8001ebe:	099b      	lsrs	r3, r3, #6
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f003 f813 	bl	8004eec <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001ec6:	2004      	movs	r0, #4
 8001ec8:	f003 f81c 	bl	8004f04 <HAL_SYSTICK_CLKSourceConfig>
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001ecc:	2200      	movs	r2, #0
 8001ece:	2100      	movs	r1, #0
 8001ed0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ed4:	f002 ffc6 	bl	8004e64 <HAL_NVIC_SetPriority>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001ed8:	f7ff fe2c 	bl	8001b34 <MX_GPIO_Init>
	MX_DMA_Init();
 8001edc:	f7ff fd44 	bl	8001968 <MX_DMA_Init>
	MX_I2C1_Init();
 8001ee0:	f7ff ff58 	bl	8001d94 <MX_I2C1_Init>
	MX_TIM1_Init();
 8001ee4:	f001 f9a2 	bl	800322c <MX_TIM1_Init>
	MX_TIM2_Init();
 8001ee8:	f001 fa40 	bl	800336c <MX_TIM2_Init>
	MX_USART3_UART_Init();
 8001eec:	f001 fcea 	bl	80038c4 <MX_USART3_UART_Init>
	MX_TIM3_Init();
 8001ef0:	f001 fab6 	bl	8003460 <MX_TIM3_Init>
	MX_TIM8_Init();
 8001ef4:	f001 fb36 	bl	8003564 <MX_TIM8_Init>
	MX_CAN1_Init();
 8001ef8:	f7ff fc7e 	bl	80017f8 <MX_CAN1_Init>
	MX_SPI1_Init();
 8001efc:	f001 f88e 	bl	800301c <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	//Initialize hardware communication
//	joystick_Init();
//	ADC_Init();
//	ADC_DataRequest();
	ENCODER_Init();
 8001f00:	f7ff fd52 	bl	80019a8 <ENCODER_Init>
//	  DWT_Init();

	uint32_t state_count = HAL_GetTick();
 8001f04:	f001 fe3c 	bl	8003b80 <HAL_GetTick>
 8001f08:	60f8      	str	r0, [r7, #12]
	while (MPU6050_Init(&hi2c1) == 1)
 8001f0a:	e00a      	b.n	8001f22 <main+0x7e>
	{
		if (HAL_GetTick() - state_count > 5000)
 8001f0c:	f001 fe38 	bl	8003b80 <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d901      	bls.n	8001f22 <main+0x7e>
			Error_Handler();
 8001f1e:	f000 fccf 	bl	80028c0 <Error_Handler>
	while (MPU6050_Init(&hi2c1) == 1)
 8001f22:	48a5      	ldr	r0, [pc, #660]	; (80021b8 <main+0x314>)
 8001f24:	f000 fcde 	bl	80028e4 <MPU6050_Init>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d0ee      	beq.n	8001f0c <main+0x68>
	}

	//Start base wheel PWM pin
	wheelSpeedControl_Init(&baseWheelSpeed, base_linSpeedLevel[base_speedLevel],
 8001f2e:	4ba3      	ldr	r3, [pc, #652]	; (80021bc <main+0x318>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4aa3      	ldr	r2, [pc, #652]	; (80021c0 <main+0x31c>)
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	4413      	add	r3, r2
 8001f38:	edd3 7a00 	vldr	s15, [r3]
 8001f3c:	4b9f      	ldr	r3, [pc, #636]	; (80021bc <main+0x318>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4aa0      	ldr	r2, [pc, #640]	; (80021c4 <main+0x320>)
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	4413      	add	r3, r2
 8001f46:	ed93 7a00 	vldr	s14, [r3]
 8001f4a:	eef0 0a47 	vmov.f32	s1, s14
 8001f4e:	eeb0 0a67 	vmov.f32	s0, s15
 8001f52:	489d      	ldr	r0, [pc, #628]	; (80021c8 <main+0x324>)
 8001f54:	f001 fd5a 	bl	8003a0c <wheelSpeedControl_Init>
			base_angSpeedLevel[base_speedLevel]);
	HAL_TIM_Base_Start(&MOTOR_TIM);
 8001f58:	489c      	ldr	r0, [pc, #624]	; (80021cc <main+0x328>)
 8001f5a:	f006 fd97 	bl	8008a8c <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&MOTOR_TIM, TIM_CHANNEL_1);
 8001f5e:	2100      	movs	r1, #0
 8001f60:	489a      	ldr	r0, [pc, #616]	; (80021cc <main+0x328>)
 8001f62:	f006 fef3 	bl	8008d4c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&MOTOR_TIM, TIM_CHANNEL_2);
 8001f66:	2104      	movs	r1, #4
 8001f68:	4898      	ldr	r0, [pc, #608]	; (80021cc <main+0x328>)
 8001f6a:	f006 feef 	bl	8008d4c <HAL_TIM_PWM_Start>
	MOTOR_TIM.Instance->RIGHT_MOTOR_CHANNEL = 1500;
 8001f6e:	4b97      	ldr	r3, [pc, #604]	; (80021cc <main+0x328>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001f76:	635a      	str	r2, [r3, #52]	; 0x34
	MOTOR_TIM.Instance->LEFT_MOTOR_CHANNEL = 1500;
 8001f78:	4b94      	ldr	r3, [pc, #592]	; (80021cc <main+0x328>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001f80:	639a      	str	r2, [r3, #56]	; 0x38

//	//Initialize rear and back motor
	bd25l_Init(&rearMotor);
 8001f82:	4893      	ldr	r0, [pc, #588]	; (80021d0 <main+0x32c>)
 8001f84:	f7ff fa86 	bl	8001494 <bd25l_Init>
	bd25l_Init(&backMotor);
 8001f88:	4892      	ldr	r0, [pc, #584]	; (80021d4 <main+0x330>)
 8001f8a:	f7ff fa83 	bl	8001494 <bd25l_Init>
	runMotor(&rearMotor, 0);
 8001f8e:	ed9f 0a92 	vldr	s0, [pc, #584]	; 80021d8 <main+0x334>
 8001f92:	488f      	ldr	r0, [pc, #572]	; (80021d0 <main+0x32c>)
 8001f94:	f7ff fb80 	bl	8001698 <runMotor>
	runMotor(&backMotor, 0);
 8001f98:	ed9f 0a8f 	vldr	s0, [pc, #572]	; 80021d8 <main+0x334>
 8001f9c:	488d      	ldr	r0, [pc, #564]	; (80021d4 <main+0x330>)
 8001f9e:	f7ff fb7b 	bl	8001698 <runMotor>
	emBrakeMotor(0);
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	f7ff fa98 	bl	80014d8 <emBrakeMotor>
//
	//Initialize hub motor provided joystick control
	hubMotor_Init();
 8001fa8:	f7ff f964 	bl	8001274 <hubMotor_Init>
	send_HubMotor(0, 0);
 8001fac:	eddf 0a8a 	vldr	s1, [pc, #552]	; 80021d8 <main+0x334>
 8001fb0:	ed9f 0a89 	vldr	s0, [pc, #548]	; 80021d8 <main+0x334>
 8001fb4:	f7ff f978 	bl	80012a8 <send_HubMotor>
	wheelSpeedControl_Init(&climbWheelSpeed,
 8001fb8:	4b88      	ldr	r3, [pc, #544]	; (80021dc <main+0x338>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a88      	ldr	r2, [pc, #544]	; (80021e0 <main+0x33c>)
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4413      	add	r3, r2
 8001fc2:	edd3 7a00 	vldr	s15, [r3]
 8001fc6:	4b85      	ldr	r3, [pc, #532]	; (80021dc <main+0x338>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a86      	ldr	r2, [pc, #536]	; (80021e4 <main+0x340>)
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	4413      	add	r3, r2
 8001fd0:	ed93 7a00 	vldr	s14, [r3]
 8001fd4:	eef0 0a47 	vmov.f32	s1, s14
 8001fd8:	eeb0 0a67 	vmov.f32	s0, s15
 8001fdc:	4882      	ldr	r0, [pc, #520]	; (80021e8 <main+0x344>)
 8001fde:	f001 fd15 	bl	8003a0c <wheelSpeedControl_Init>
			climb_linSpeedLevel[climb_speedLevel],
			climb_angSpeedLevel[climb_speedLevel]);

	//Initialize front and back balance controller
	frontBalance_pid = pid_create(&frontBalance_ctrl, &frontBalance_input,
 8001fe2:	4b82      	ldr	r3, [pc, #520]	; (80021ec <main+0x348>)
 8001fe4:	edd3 7a00 	vldr	s15, [r3]
 8001fe8:	4b81      	ldr	r3, [pc, #516]	; (80021f0 <main+0x34c>)
 8001fea:	ed93 7a00 	vldr	s14, [r3]
 8001fee:	4b81      	ldr	r3, [pc, #516]	; (80021f4 <main+0x350>)
 8001ff0:	edd3 6a00 	vldr	s13, [r3]
 8001ff4:	eeb0 1a66 	vmov.f32	s2, s13
 8001ff8:	eef0 0a47 	vmov.f32	s1, s14
 8001ffc:	eeb0 0a67 	vmov.f32	s0, s15
 8002000:	4b7d      	ldr	r3, [pc, #500]	; (80021f8 <main+0x354>)
 8002002:	4a7e      	ldr	r2, [pc, #504]	; (80021fc <main+0x358>)
 8002004:	497e      	ldr	r1, [pc, #504]	; (8002200 <main+0x35c>)
 8002006:	487f      	ldr	r0, [pc, #508]	; (8002204 <main+0x360>)
 8002008:	f7fe ff72 	bl	8000ef0 <pid_create>
 800200c:	4603      	mov	r3, r0
 800200e:	4a7e      	ldr	r2, [pc, #504]	; (8002208 <main+0x364>)
 8002010:	6013      	str	r3, [r2, #0]
			&frontBalance_output, &frontBalance_setpoint, frontBalance_kp,
			frontBalance_ki, frontBalance_kd);
	pid_limits(frontBalance_pid, -50, 50);
 8002012:	4b7d      	ldr	r3, [pc, #500]	; (8002208 <main+0x364>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	eddf 0a7d 	vldr	s1, [pc, #500]	; 800220c <main+0x368>
 800201a:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8002210 <main+0x36c>
 800201e:	4618      	mov	r0, r3
 8002020:	f7ff f84a 	bl	80010b8 <pid_limits>
	pid_sample(frontBalance_pid, 1);
 8002024:	4b78      	ldr	r3, [pc, #480]	; (8002208 <main+0x364>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2101      	movs	r1, #1
 800202a:	4618      	mov	r0, r3
 800202c:	f7ff f810 	bl	8001050 <pid_sample>
	pid_auto(frontBalance_pid);
 8002030:	4b75      	ldr	r3, [pc, #468]	; (8002208 <main+0x364>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4618      	mov	r0, r3
 8002036:	f7ff f8a4 	bl	8001182 <pid_auto>

	backBalance_pid = pid_create(&backBalance_ctrl, &backBalance_input,
 800203a:	4b76      	ldr	r3, [pc, #472]	; (8002214 <main+0x370>)
 800203c:	edd3 7a00 	vldr	s15, [r3]
 8002040:	4b75      	ldr	r3, [pc, #468]	; (8002218 <main+0x374>)
 8002042:	ed93 7a00 	vldr	s14, [r3]
 8002046:	4b75      	ldr	r3, [pc, #468]	; (800221c <main+0x378>)
 8002048:	edd3 6a00 	vldr	s13, [r3]
 800204c:	eeb0 1a66 	vmov.f32	s2, s13
 8002050:	eef0 0a47 	vmov.f32	s1, s14
 8002054:	eeb0 0a67 	vmov.f32	s0, s15
 8002058:	4b71      	ldr	r3, [pc, #452]	; (8002220 <main+0x37c>)
 800205a:	4a72      	ldr	r2, [pc, #456]	; (8002224 <main+0x380>)
 800205c:	4972      	ldr	r1, [pc, #456]	; (8002228 <main+0x384>)
 800205e:	4873      	ldr	r0, [pc, #460]	; (800222c <main+0x388>)
 8002060:	f7fe ff46 	bl	8000ef0 <pid_create>
 8002064:	4603      	mov	r3, r0
 8002066:	4a72      	ldr	r2, [pc, #456]	; (8002230 <main+0x38c>)
 8002068:	6013      	str	r3, [r2, #0]
			&backBalance_output, &backBalance_setpoint, backBalance_kp,
			backBalance_ki, backBalance_kd);
	pid_limits(backBalance_pid, -20, 20);
 800206a:	4b71      	ldr	r3, [pc, #452]	; (8002230 <main+0x38c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 8002072:	eebb 0a04 	vmov.f32	s0, #180	; 0xc1a00000 -20.0
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff f81e 	bl	80010b8 <pid_limits>
	pid_sample(backBalance_pid, 1);
 800207c:	4b6c      	ldr	r3, [pc, #432]	; (8002230 <main+0x38c>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	2101      	movs	r1, #1
 8002082:	4618      	mov	r0, r3
 8002084:	f7fe ffe4 	bl	8001050 <pid_sample>
	pid_auto(backBalance_pid);
 8002088:	4b69      	ldr	r3, [pc, #420]	; (8002230 <main+0x38c>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff f878 	bl	8001182 <pid_auto>

	//Initialize front and back climbing position controller
	frontClimb_pid = pid_create(&frontClimb_ctrl, &frontClimb_input,
 8002092:	4b68      	ldr	r3, [pc, #416]	; (8002234 <main+0x390>)
 8002094:	edd3 7a00 	vldr	s15, [r3]
 8002098:	4b67      	ldr	r3, [pc, #412]	; (8002238 <main+0x394>)
 800209a:	ed93 7a00 	vldr	s14, [r3]
 800209e:	4b67      	ldr	r3, [pc, #412]	; (800223c <main+0x398>)
 80020a0:	edd3 6a00 	vldr	s13, [r3]
 80020a4:	eeb0 1a66 	vmov.f32	s2, s13
 80020a8:	eef0 0a47 	vmov.f32	s1, s14
 80020ac:	eeb0 0a67 	vmov.f32	s0, s15
 80020b0:	4b63      	ldr	r3, [pc, #396]	; (8002240 <main+0x39c>)
 80020b2:	4a64      	ldr	r2, [pc, #400]	; (8002244 <main+0x3a0>)
 80020b4:	4964      	ldr	r1, [pc, #400]	; (8002248 <main+0x3a4>)
 80020b6:	4865      	ldr	r0, [pc, #404]	; (800224c <main+0x3a8>)
 80020b8:	f7fe ff1a 	bl	8000ef0 <pid_create>
 80020bc:	4603      	mov	r3, r0
 80020be:	4a64      	ldr	r2, [pc, #400]	; (8002250 <main+0x3ac>)
 80020c0:	6013      	str	r3, [r2, #0]
			&frontClimb_output, &frontClimb_setpoint, frontClimb_kp,
			frontClimb_ki, frontClimb_kd);
	pid_limits(frontClimb_pid, -50, 50);
 80020c2:	4b63      	ldr	r3, [pc, #396]	; (8002250 <main+0x3ac>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	eddf 0a51 	vldr	s1, [pc, #324]	; 800220c <main+0x368>
 80020ca:	ed9f 0a51 	vldr	s0, [pc, #324]	; 8002210 <main+0x36c>
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7fe fff2 	bl	80010b8 <pid_limits>
	pid_sample(frontClimb_pid, 1);
 80020d4:	4b5e      	ldr	r3, [pc, #376]	; (8002250 <main+0x3ac>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2101      	movs	r1, #1
 80020da:	4618      	mov	r0, r3
 80020dc:	f7fe ffb8 	bl	8001050 <pid_sample>
	pid_auto(frontClimb_pid);
 80020e0:	4b5b      	ldr	r3, [pc, #364]	; (8002250 <main+0x3ac>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff f84c 	bl	8001182 <pid_auto>

	backClimb_pid = pid_create(&backClimb_ctrl, &backClimb_input,
 80020ea:	4b5a      	ldr	r3, [pc, #360]	; (8002254 <main+0x3b0>)
 80020ec:	edd3 7a00 	vldr	s15, [r3]
 80020f0:	4b59      	ldr	r3, [pc, #356]	; (8002258 <main+0x3b4>)
 80020f2:	ed93 7a00 	vldr	s14, [r3]
 80020f6:	4b59      	ldr	r3, [pc, #356]	; (800225c <main+0x3b8>)
 80020f8:	edd3 6a00 	vldr	s13, [r3]
 80020fc:	eeb0 1a66 	vmov.f32	s2, s13
 8002100:	eef0 0a47 	vmov.f32	s1, s14
 8002104:	eeb0 0a67 	vmov.f32	s0, s15
 8002108:	4b55      	ldr	r3, [pc, #340]	; (8002260 <main+0x3bc>)
 800210a:	4a56      	ldr	r2, [pc, #344]	; (8002264 <main+0x3c0>)
 800210c:	4956      	ldr	r1, [pc, #344]	; (8002268 <main+0x3c4>)
 800210e:	4857      	ldr	r0, [pc, #348]	; (800226c <main+0x3c8>)
 8002110:	f7fe feee 	bl	8000ef0 <pid_create>
 8002114:	4603      	mov	r3, r0
 8002116:	4a56      	ldr	r2, [pc, #344]	; (8002270 <main+0x3cc>)
 8002118:	6013      	str	r3, [r2, #0]
			&backClimb_output, &backClimb_setpoint, backClimb_kp, backClimb_ki,
			backClimb_kd);
	pid_limits(backClimb_pid, -50, 50);
 800211a:	4b55      	ldr	r3, [pc, #340]	; (8002270 <main+0x3cc>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	eddf 0a3b 	vldr	s1, [pc, #236]	; 800220c <main+0x368>
 8002122:	ed9f 0a3b 	vldr	s0, [pc, #236]	; 8002210 <main+0x36c>
 8002126:	4618      	mov	r0, r3
 8002128:	f7fe ffc6 	bl	80010b8 <pid_limits>
	pid_sample(backClimb_pid, 1);
 800212c:	4b50      	ldr	r3, [pc, #320]	; (8002270 <main+0x3cc>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	2101      	movs	r1, #1
 8002132:	4618      	mov	r0, r3
 8002134:	f7fe ff8c 	bl	8001050 <pid_sample>
	pid_auto(backClimb_pid);
 8002138:	4b4d      	ldr	r3, [pc, #308]	; (8002270 <main+0x3cc>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4618      	mov	r0, r3
 800213e:	f7ff f820 	bl	8001182 <pid_auto>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	uint32_t prev_time = HAL_GetTick();
 8002142:	f001 fd1d 	bl	8003b80 <HAL_GetTick>
 8002146:	60b8      	str	r0, [r7, #8]
	ENCODER_Get_Angle(&encoderBack);
 8002148:	484a      	ldr	r0, [pc, #296]	; (8002274 <main+0x3d0>)
 800214a:	f7ff fcbe 	bl	8001aca <ENCODER_Get_Angle>
	ENCODER_Get_Angle(&encoderFront);
 800214e:	484a      	ldr	r0, [pc, #296]	; (8002278 <main+0x3d4>)
 8002150:	f7ff fcbb 	bl	8001aca <ENCODER_Get_Angle>
	while (state_count++ < 1000)
 8002154:	e003      	b.n	800215e <main+0x2ba>
		MPU6050_Read_All(&hi2c1, &MPU6050);
 8002156:	4949      	ldr	r1, [pc, #292]	; (800227c <main+0x3d8>)
 8002158:	4817      	ldr	r0, [pc, #92]	; (80021b8 <main+0x314>)
 800215a:	f000 fc1d 	bl	8002998 <MPU6050_Read_All>
	while (state_count++ < 1000)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	1c5a      	adds	r2, r3, #1
 8002162:	60fa      	str	r2, [r7, #12]
 8002164:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002168:	d3f5      	bcc.n	8002156 <main+0x2b2>
	initial_angle = MPU6050.KalmanAngleX;
 800216a:	4b44      	ldr	r3, [pc, #272]	; (800227c <main+0x3d8>)
 800216c:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002170:	4943      	ldr	r1, [pc, #268]	; (8002280 <main+0x3dc>)
 8002172:	e9c1 2300 	strd	r2, r3, [r1]
	state_count = 0;
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]
	emBrakeMotor(1);
 800217a:	2001      	movs	r0, #1
 800217c:	f7ff f9ac 	bl	80014d8 <emBrakeMotor>
	//Reset encoder position
//	ENCODER_Set_ZeroPosition(&encoderBack);
//	ENCODER_Set_ZeroPosition(&encoderFront);
	//debug variable
	uint32_t debug_prev_time = HAL_GetTick();
 8002180:	f001 fcfe 	bl	8003b80 <HAL_GetTick>
 8002184:	6078      	str	r0, [r7, #4]
	uint8_t led_status = 0;
 8002186:	2300      	movs	r3, #0
 8002188:	70fb      	strb	r3, [r7, #3]
	//  float speed = 0;
	while (1)
	{
		//Code to debug with blinking LED
		if (HAL_GetTick() - debug_prev_time >= 1000)
 800218a:	f001 fcf9 	bl	8003b80 <HAL_GetTick>
 800218e:	4602      	mov	r2, r0
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002198:	f0c0 8083 	bcc.w	80022a2 <main+0x3fe>
		{
			if (led_status == 0)
 800219c:	78fb      	ldrb	r3, [r7, #3]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d172      	bne.n	8002288 <main+0x3e4>
			{
				//	      count++;
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 80021a2:	2201      	movs	r2, #1
 80021a4:	2108      	movs	r1, #8
 80021a6:	4837      	ldr	r0, [pc, #220]	; (8002284 <main+0x3e0>)
 80021a8:	f003 ff12 	bl	8005fd0 <HAL_GPIO_WritePin>
				led_status = 1;
 80021ac:	2301      	movs	r3, #1
 80021ae:	70fb      	strb	r3, [r7, #3]
 80021b0:	e074      	b.n	800229c <main+0x3f8>
 80021b2:	bf00      	nop
 80021b4:	10624dd3 	.word	0x10624dd3
 80021b8:	2000044c 	.word	0x2000044c
 80021bc:	20000108 	.word	0x20000108
 80021c0:	0800c44c 	.word	0x0800c44c
 80021c4:	0800c458 	.word	0x0800c458
 80021c8:	200000d8 	.word	0x200000d8
 80021cc:	20000660 	.word	0x20000660
 80021d0:	20000000 	.word	0x20000000
 80021d4:	20000034 	.word	0x20000034
 80021d8:	00000000 	.word	0x00000000
 80021dc:	200002dc 	.word	0x200002dc
 80021e0:	0800c464 	.word	0x0800c464
 80021e4:	0800c470 	.word	0x0800c470
 80021e8:	2000012c 	.word	0x2000012c
 80021ec:	2000029c 	.word	0x2000029c
 80021f0:	200002a0 	.word	0x200002a0
 80021f4:	200002a4 	.word	0x200002a4
 80021f8:	20000298 	.word	0x20000298
 80021fc:	20000294 	.word	0x20000294
 8002200:	20000290 	.word	0x20000290
 8002204:	200004a4 	.word	0x200004a4
 8002208:	200005c0 	.word	0x200005c0
 800220c:	42480000 	.word	0x42480000
 8002210:	c2480000 	.word	0xc2480000
 8002214:	2000010c 	.word	0x2000010c
 8002218:	200002b4 	.word	0x200002b4
 800221c:	200002b8 	.word	0x200002b8
 8002220:	200002b0 	.word	0x200002b0
 8002224:	200002ac 	.word	0x200002ac
 8002228:	200002a8 	.word	0x200002a8
 800222c:	200004e0 	.word	0x200004e0
 8002230:	20000578 	.word	0x20000578
 8002234:	20000110 	.word	0x20000110
 8002238:	20000114 	.word	0x20000114
 800223c:	20000118 	.word	0x20000118
 8002240:	200002cc 	.word	0x200002cc
 8002244:	200002c8 	.word	0x200002c8
 8002248:	200002c4 	.word	0x200002c4
 800224c:	200005c8 	.word	0x200005c8
 8002250:	200005c4 	.word	0x200005c4
 8002254:	2000011c 	.word	0x2000011c
 8002258:	20000120 	.word	0x20000120
 800225c:	20000124 	.word	0x20000124
 8002260:	200002d8 	.word	0x200002d8
 8002264:	200002d4 	.word	0x200002d4
 8002268:	200002d0 	.word	0x200002d0
 800226c:	2000057c 	.word	0x2000057c
 8002270:	20000618 	.word	0x20000618
 8002274:	200003f8 	.word	0x200003f8
 8002278:	200003a4 	.word	0x200003a4
 800227c:	20000518 	.word	0x20000518
 8002280:	20000288 	.word	0x20000288
 8002284:	40020400 	.word	0x40020400
			}
			else if (led_status == 1)
 8002288:	78fb      	ldrb	r3, [r7, #3]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d106      	bne.n	800229c <main+0x3f8>
			{
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800228e:	2200      	movs	r2, #0
 8002290:	2108      	movs	r1, #8
 8002292:	4850      	ldr	r0, [pc, #320]	; (80023d4 <main+0x530>)
 8002294:	f003 fe9c 	bl	8005fd0 <HAL_GPIO_WritePin>
				led_status = 0;
 8002298:	2300      	movs	r3, #0
 800229a:	70fb      	strb	r3, [r7, #3]
			}
			debug_prev_time = HAL_GetTick();
 800229c:	f001 fc70 	bl	8003b80 <HAL_GetTick>
 80022a0:	6078      	str	r0, [r7, #4]

		//      runMotor(&backMotor, speed++, 1);xia
//		ENCODER_Get_Angle(&encoderBack);
//		ENCODER_Get_Angle(&encoderFront);
		//Loop should execute once every 1 tick
		if (HAL_GetTick() - prev_time >= 1)
 80022a2:	f001 fc6d 	bl	8003b80 <HAL_GetTick>
 80022a6:	4602      	mov	r2, r0
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	4293      	cmp	r3, r2
 80022ac:	f43f af6d 	beq.w	800218a <main+0x2e6>
		{
			//	ADC_DataRequest();
			ENCODER_Read(&encoderBack);
 80022b0:	4849      	ldr	r0, [pc, #292]	; (80023d8 <main+0x534>)
 80022b2:	f7ff fbe2 	bl	8001a7a <ENCODER_Read>
			ENCODER_Read(&encoderFront);
 80022b6:	4849      	ldr	r0, [pc, #292]	; (80023dc <main+0x538>)
 80022b8:	f7ff fbdf 	bl	8001a7a <ENCODER_Read>

			//Get kamlan filtered angle from MPU6050
			MPU6050_Read_All(&hi2c1, &MPU6050);
 80022bc:	4948      	ldr	r1, [pc, #288]	; (80023e0 <main+0x53c>)
 80022be:	4849      	ldr	r0, [pc, #292]	; (80023e4 <main+0x540>)
 80022c0:	f000 fb6a 	bl	8002998 <MPU6050_Read_All>
			GPIO_Digital_Filtered_Input(&button1, 30);
 80022c4:	211e      	movs	r1, #30
 80022c6:	4848      	ldr	r0, [pc, #288]	; (80023e8 <main+0x544>)
 80022c8:	f7ff fa5d 	bl	8001786 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&button2, 30);
 80022cc:	211e      	movs	r1, #30
 80022ce:	4847      	ldr	r0, [pc, #284]	; (80023ec <main+0x548>)
 80022d0:	f7ff fa59 	bl	8001786 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&button3, 30);
 80022d4:	211e      	movs	r1, #30
 80022d6:	4846      	ldr	r0, [pc, #280]	; (80023f0 <main+0x54c>)
 80022d8:	f7ff fa55 	bl	8001786 <GPIO_Digital_Filtered_Input>

			GPIO_Digital_Filtered_Input(&rearLS1, 5);
 80022dc:	2105      	movs	r1, #5
 80022de:	4845      	ldr	r0, [pc, #276]	; (80023f4 <main+0x550>)
 80022e0:	f7ff fa51 	bl	8001786 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&rearLS2, 5);
 80022e4:	2105      	movs	r1, #5
 80022e6:	4844      	ldr	r0, [pc, #272]	; (80023f8 <main+0x554>)
 80022e8:	f7ff fa4d 	bl	8001786 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&backLS1, 5);
 80022ec:	2105      	movs	r1, #5
 80022ee:	4843      	ldr	r0, [pc, #268]	; (80023fc <main+0x558>)
 80022f0:	f7ff fa49 	bl	8001786 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&backLS2, 5);
 80022f4:	2105      	movs	r1, #5
 80022f6:	4842      	ldr	r0, [pc, #264]	; (8002400 <main+0x55c>)
 80022f8:	f7ff fa45 	bl	8001786 <GPIO_Digital_Filtered_Input>

			//---------------------------------------------------------------------------------------------------
			//3-button control climbing mechanism
//			---------------------------------------------------------------------------------------------------
			if (button1.state == GPIO_PIN_SET
 80022fc:	4b3a      	ldr	r3, [pc, #232]	; (80023e8 <main+0x544>)
 80022fe:	7a1b      	ldrb	r3, [r3, #8]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d107      	bne.n	8002314 <main+0x470>
					&& button3.state == GPIO_PIN_RESET)
 8002304:	4b3a      	ldr	r3, [pc, #232]	; (80023f0 <main+0x54c>)
 8002306:	7a1b      	ldrb	r3, [r3, #8]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d103      	bne.n	8002314 <main+0x470>
				speed[FRONT_INDEX] = 5;
 800230c:	4b3d      	ldr	r3, [pc, #244]	; (8002404 <main+0x560>)
 800230e:	4a3e      	ldr	r2, [pc, #248]	; (8002408 <main+0x564>)
 8002310:	601a      	str	r2, [r3, #0]
 8002312:	e013      	b.n	800233c <main+0x498>
			else if (button1.state == GPIO_PIN_SET
 8002314:	4b34      	ldr	r3, [pc, #208]	; (80023e8 <main+0x544>)
 8002316:	7a1b      	ldrb	r3, [r3, #8]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d107      	bne.n	800232c <main+0x488>
					&& button3.state == GPIO_PIN_SET)
 800231c:	4b34      	ldr	r3, [pc, #208]	; (80023f0 <main+0x54c>)
 800231e:	7a1b      	ldrb	r3, [r3, #8]
 8002320:	2b01      	cmp	r3, #1
 8002322:	d103      	bne.n	800232c <main+0x488>
				speed[FRONT_INDEX] = -5;
 8002324:	4b37      	ldr	r3, [pc, #220]	; (8002404 <main+0x560>)
 8002326:	4a39      	ldr	r2, [pc, #228]	; (800240c <main+0x568>)
 8002328:	601a      	str	r2, [r3, #0]
 800232a:	e007      	b.n	800233c <main+0x498>
			else if (button1.state == GPIO_PIN_RESET)
 800232c:	4b2e      	ldr	r3, [pc, #184]	; (80023e8 <main+0x544>)
 800232e:	7a1b      	ldrb	r3, [r3, #8]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d103      	bne.n	800233c <main+0x498>
				speed[FRONT_INDEX] = 0;
 8002334:	4b33      	ldr	r3, [pc, #204]	; (8002404 <main+0x560>)
 8002336:	f04f 0200 	mov.w	r2, #0
 800233a:	601a      	str	r2, [r3, #0]

			if (button2.state == GPIO_PIN_SET
 800233c:	4b2b      	ldr	r3, [pc, #172]	; (80023ec <main+0x548>)
 800233e:	7a1b      	ldrb	r3, [r3, #8]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d107      	bne.n	8002354 <main+0x4b0>
					&& button3.state == GPIO_PIN_RESET)
 8002344:	4b2a      	ldr	r3, [pc, #168]	; (80023f0 <main+0x54c>)
 8002346:	7a1b      	ldrb	r3, [r3, #8]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d103      	bne.n	8002354 <main+0x4b0>
				speed[BACK_INDEX] = 50;
 800234c:	4b2d      	ldr	r3, [pc, #180]	; (8002404 <main+0x560>)
 800234e:	4a30      	ldr	r2, [pc, #192]	; (8002410 <main+0x56c>)
 8002350:	605a      	str	r2, [r3, #4]
 8002352:	e013      	b.n	800237c <main+0x4d8>
			else if (button2.state == GPIO_PIN_SET
 8002354:	4b25      	ldr	r3, [pc, #148]	; (80023ec <main+0x548>)
 8002356:	7a1b      	ldrb	r3, [r3, #8]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d107      	bne.n	800236c <main+0x4c8>
					&& button3.state == GPIO_PIN_SET)
 800235c:	4b24      	ldr	r3, [pc, #144]	; (80023f0 <main+0x54c>)
 800235e:	7a1b      	ldrb	r3, [r3, #8]
 8002360:	2b01      	cmp	r3, #1
 8002362:	d103      	bne.n	800236c <main+0x4c8>
				speed[BACK_INDEX] = 25;
 8002364:	4b27      	ldr	r3, [pc, #156]	; (8002404 <main+0x560>)
 8002366:	4a2b      	ldr	r2, [pc, #172]	; (8002414 <main+0x570>)
 8002368:	605a      	str	r2, [r3, #4]
 800236a:	e007      	b.n	800237c <main+0x4d8>
			else if (button2.state == GPIO_PIN_RESET)
 800236c:	4b1f      	ldr	r3, [pc, #124]	; (80023ec <main+0x548>)
 800236e:	7a1b      	ldrb	r3, [r3, #8]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d103      	bne.n	800237c <main+0x4d8>
				speed[BACK_INDEX] = 0;
 8002374:	4b23      	ldr	r3, [pc, #140]	; (8002404 <main+0x560>)
 8002376:	f04f 0200 	mov.w	r2, #0
 800237a:	605a      	str	r2, [r3, #4]
//			if (fabs(speed[FRONT_INDEX]) < 4)
//				speed[FRONT_INDEX] = 0;
//			if (fabs(speed[BACK_INDEX]) < 4)
//				speed[BACK_INDEX] = 0;

			runMotor(&rearMotor, speed[FRONT_INDEX]);
 800237c:	4b21      	ldr	r3, [pc, #132]	; (8002404 <main+0x560>)
 800237e:	edd3 7a00 	vldr	s15, [r3]
 8002382:	eeb0 0a67 	vmov.f32	s0, s15
 8002386:	4824      	ldr	r0, [pc, #144]	; (8002418 <main+0x574>)
 8002388:	f7ff f986 	bl	8001698 <runMotor>
			runMotor(&backMotor, speed[BACK_INDEX]);
 800238c:	4b1d      	ldr	r3, [pc, #116]	; (8002404 <main+0x560>)
 800238e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002392:	eeb0 0a67 	vmov.f32	s0, s15
 8002396:	4821      	ldr	r0, [pc, #132]	; (800241c <main+0x578>)
 8002398:	f7ff f97e 	bl	8001698 <runMotor>

			if (speed[FRONT_INDEX] == 0 && speed[BACK_INDEX] == 0)
 800239c:	4b19      	ldr	r3, [pc, #100]	; (8002404 <main+0x560>)
 800239e:	edd3 7a00 	vldr	s15, [r3]
 80023a2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023aa:	d10b      	bne.n	80023c4 <main+0x520>
 80023ac:	4b15      	ldr	r3, [pc, #84]	; (8002404 <main+0x560>)
 80023ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80023b2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80023b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ba:	d103      	bne.n	80023c4 <main+0x520>
				emBrakeMotor(0);
 80023bc:	2000      	movs	r0, #0
 80023be:	f7ff f88b 	bl	80014d8 <emBrakeMotor>
 80023c2:	e002      	b.n	80023ca <main+0x526>
			else
				emBrakeMotor(1);
 80023c4:	2001      	movs	r0, #1
 80023c6:	f7ff f887 	bl	80014d8 <emBrakeMotor>
			//	    back_touchdown = 1;
			//	}
			//
			//	//Climbing phase start

			prev_time = HAL_GetTick();
 80023ca:	f001 fbd9 	bl	8003b80 <HAL_GetTick>
 80023ce:	60b8      	str	r0, [r7, #8]
		if (HAL_GetTick() - debug_prev_time >= 1000)
 80023d0:	e6db      	b.n	800218a <main+0x2e6>
 80023d2:	bf00      	nop
 80023d4:	40020400 	.word	0x40020400
 80023d8:	200003f8 	.word	0x200003f8
 80023dc:	200003a4 	.word	0x200003a4
 80023e0:	20000518 	.word	0x20000518
 80023e4:	2000044c 	.word	0x2000044c
 80023e8:	200000a8 	.word	0x200000a8
 80023ec:	200000b8 	.word	0x200000b8
 80023f0:	200000c8 	.word	0x200000c8
 80023f4:	20000068 	.word	0x20000068
 80023f8:	20000078 	.word	0x20000078
 80023fc:	20000088 	.word	0x20000088
 8002400:	20000098 	.word	0x20000098
 8002404:	200002bc 	.word	0x200002bc
 8002408:	40a00000 	.word	0x40a00000
 800240c:	c0a00000 	.word	0xc0a00000
 8002410:	42480000 	.word	0x42480000
 8002414:	41c80000 	.word	0x41c80000
 8002418:	20000000 	.word	0x20000000
 800241c:	20000034 	.word	0x20000034

08002420 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b094      	sub	sp, #80	; 0x50
 8002424:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8002426:	f107 0320 	add.w	r3, r7, #32
 800242a:	2230      	movs	r2, #48	; 0x30
 800242c:	2100      	movs	r1, #0
 800242e:	4618      	mov	r0, r3
 8002430:	f009 fb5a 	bl	800bae8 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8002434:	f107 030c 	add.w	r3, r7, #12
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	605a      	str	r2, [r3, #4]
 800243e:	609a      	str	r2, [r3, #8]
 8002440:	60da      	str	r2, [r3, #12]
 8002442:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002444:	2300      	movs	r3, #0
 8002446:	60bb      	str	r3, [r7, #8]
 8002448:	4b2b      	ldr	r3, [pc, #172]	; (80024f8 <SystemClock_Config+0xd8>)
 800244a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244c:	4a2a      	ldr	r2, [pc, #168]	; (80024f8 <SystemClock_Config+0xd8>)
 800244e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002452:	6413      	str	r3, [r2, #64]	; 0x40
 8002454:	4b28      	ldr	r3, [pc, #160]	; (80024f8 <SystemClock_Config+0xd8>)
 8002456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002458:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800245c:	60bb      	str	r3, [r7, #8]
 800245e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002460:	2300      	movs	r3, #0
 8002462:	607b      	str	r3, [r7, #4]
 8002464:	4b25      	ldr	r3, [pc, #148]	; (80024fc <SystemClock_Config+0xdc>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a24      	ldr	r2, [pc, #144]	; (80024fc <SystemClock_Config+0xdc>)
 800246a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800246e:	6013      	str	r3, [r2, #0]
 8002470:	4b22      	ldr	r3, [pc, #136]	; (80024fc <SystemClock_Config+0xdc>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002478:	607b      	str	r3, [r7, #4]
 800247a:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800247c:	2301      	movs	r3, #1
 800247e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002480:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002484:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002486:	2302      	movs	r3, #2
 8002488:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800248a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800248e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8002490:	2308      	movs	r3, #8
 8002492:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8002494:	23b4      	movs	r3, #180	; 0xb4
 8002496:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002498:	2302      	movs	r3, #2
 800249a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 800249c:	2304      	movs	r3, #4
 800249e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024a0:	f107 0320 	add.w	r3, r7, #32
 80024a4:	4618      	mov	r0, r3
 80024a6:	f004 ff4d 	bl	8007344 <HAL_RCC_OscConfig>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <SystemClock_Config+0x94>
	{
		Error_Handler();
 80024b0:	f000 fa06 	bl	80028c0 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80024b4:	f004 fef6 	bl	80072a4 <HAL_PWREx_EnableOverDrive>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <SystemClock_Config+0xa2>
	{
		Error_Handler();
 80024be:	f000 f9ff 	bl	80028c0 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80024c2:	230f      	movs	r3, #15
 80024c4:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024c6:	2302      	movs	r3, #2
 80024c8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024ca:	2300      	movs	r3, #0
 80024cc:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80024ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80024d2:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80024d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024d8:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80024da:	f107 030c 	add.w	r3, r7, #12
 80024de:	2105      	movs	r1, #5
 80024e0:	4618      	mov	r0, r3
 80024e2:	f005 fa4f 	bl	8007984 <HAL_RCC_ClockConfig>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d001      	beq.n	80024f0 <SystemClock_Config+0xd0>
	{
		Error_Handler();
 80024ec:	f000 f9e8 	bl	80028c0 <Error_Handler>
	}
}
 80024f0:	bf00      	nop
 80024f2:	3750      	adds	r7, #80	; 0x50
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40023800 	.word	0x40023800
 80024fc:	40007000 	.word	0x40007000

08002500 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin)
 800250a:	88fb      	ldrh	r3, [r7, #6]
 800250c:	2b80      	cmp	r3, #128	; 0x80
 800250e:	d11c      	bne.n	800254a <HAL_GPIO_EXTI_Callback+0x4a>
	{
	case AD_BUSY_Pin:
	{
		if (HAL_GetTick() - prev_adc_time > 1)
 8002510:	f001 fb36 	bl	8003b80 <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	4b10      	ldr	r3, [pc, #64]	; (8002558 <HAL_GPIO_EXTI_Callback+0x58>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	2b01      	cmp	r3, #1
 800251e:	d916      	bls.n	800254e <HAL_GPIO_EXTI_Callback+0x4e>
		{
			ADC_Read(&adc_rawData[0]);
 8002520:	480e      	ldr	r0, [pc, #56]	; (800255c <HAL_GPIO_EXTI_Callback+0x5c>)
 8002522:	f7fe ff9b 	bl	800145c <ADC_Read>
			tempJoyRawDataX = adc_rawData[0];
 8002526:	4b0d      	ldr	r3, [pc, #52]	; (800255c <HAL_GPIO_EXTI_Callback+0x5c>)
 8002528:	f9b3 3000 	ldrsh.w	r3, [r3]
 800252c:	461a      	mov	r2, r3
 800252e:	4b0c      	ldr	r3, [pc, #48]	; (8002560 <HAL_GPIO_EXTI_Callback+0x60>)
 8002530:	601a      	str	r2, [r3, #0]
			tempJoyRawDataY = adc_rawData[1];
 8002532:	4b0a      	ldr	r3, [pc, #40]	; (800255c <HAL_GPIO_EXTI_Callback+0x5c>)
 8002534:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002538:	461a      	mov	r2, r3
 800253a:	4b0a      	ldr	r3, [pc, #40]	; (8002564 <HAL_GPIO_EXTI_Callback+0x64>)
 800253c:	601a      	str	r2, [r3, #0]
			prev_adc_time = HAL_GetTick();
 800253e:	f001 fb1f 	bl	8003b80 <HAL_GetTick>
 8002542:	4603      	mov	r3, r0
 8002544:	4a04      	ldr	r2, [pc, #16]	; (8002558 <HAL_GPIO_EXTI_Callback+0x58>)
 8002546:	6013      	str	r3, [r2, #0]
		}
	}
		break;
 8002548:	e001      	b.n	800254e <HAL_GPIO_EXTI_Callback+0x4e>
	default:
		break;
 800254a:	bf00      	nop
 800254c:	e000      	b.n	8002550 <HAL_GPIO_EXTI_Callback+0x50>
		break;
 800254e:	bf00      	nop
	}
}
 8002550:	bf00      	nop
 8002552:	3708      	adds	r7, #8
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	20000284 	.word	0x20000284
 800255c:	200005b0 	.word	0x200005b0
 8002560:	20000614 	.word	0x20000614
 8002564:	200004a0 	.word	0x200004a0

08002568 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
	//Hub Encoder callback
	if (huart->Instance == USART3)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a47      	ldr	r2, [pc, #284]	; (8002694 <HAL_UART_RxCpltCallback+0x12c>)
 8002576:	4293      	cmp	r3, r2
 8002578:	f040 8085 	bne.w	8002686 <HAL_UART_RxCpltCallback+0x11e>
	{
		//Checksum, make sure that response is correct
		uint16_t sum = (uint16_t) receive_buf[0] + (uint16_t) receive_buf[1]
 800257c:	4b46      	ldr	r3, [pc, #280]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	b29a      	uxth	r2, r3
 8002582:	4b45      	ldr	r3, [pc, #276]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 8002584:	785b      	ldrb	r3, [r3, #1]
 8002586:	b29b      	uxth	r3, r3
 8002588:	4413      	add	r3, r2
 800258a:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[2] + (uint16_t) receive_buf[3]
 800258c:	4b42      	ldr	r3, [pc, #264]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 800258e:	789b      	ldrb	r3, [r3, #2]
 8002590:	b29b      	uxth	r3, r3
 8002592:	4413      	add	r3, r2
 8002594:	b29a      	uxth	r2, r3
 8002596:	4b40      	ldr	r3, [pc, #256]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 8002598:	78db      	ldrb	r3, [r3, #3]
 800259a:	b29b      	uxth	r3, r3
 800259c:	4413      	add	r3, r2
 800259e:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[4] + (uint16_t) receive_buf[5]
 80025a0:	4b3d      	ldr	r3, [pc, #244]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 80025a2:	791b      	ldrb	r3, [r3, #4]
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	4413      	add	r3, r2
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	4b3b      	ldr	r3, [pc, #236]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 80025ac:	795b      	ldrb	r3, [r3, #5]
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	4413      	add	r3, r2
 80025b2:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[6] + (uint16_t) receive_buf[7]
 80025b4:	4b38      	ldr	r3, [pc, #224]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 80025b6:	799b      	ldrb	r3, [r3, #6]
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	4413      	add	r3, r2
 80025bc:	b29a      	uxth	r2, r3
 80025be:	4b36      	ldr	r3, [pc, #216]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 80025c0:	79db      	ldrb	r3, [r3, #7]
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	4413      	add	r3, r2
 80025c6:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[8] + (uint16_t) receive_buf[9]
 80025c8:	4b33      	ldr	r3, [pc, #204]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 80025ca:	7a1b      	ldrb	r3, [r3, #8]
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	4413      	add	r3, r2
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	4b31      	ldr	r3, [pc, #196]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 80025d4:	7a5b      	ldrb	r3, [r3, #9]
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	4413      	add	r3, r2
 80025da:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[10] + (uint16_t) receive_buf[11]
 80025dc:	4b2e      	ldr	r3, [pc, #184]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 80025de:	7a9b      	ldrb	r3, [r3, #10]
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	4413      	add	r3, r2
 80025e4:	b29a      	uxth	r2, r3
 80025e6:	4b2c      	ldr	r3, [pc, #176]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 80025e8:	7adb      	ldrb	r3, [r3, #11]
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	4413      	add	r3, r2
 80025ee:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[12] + (uint16_t) receive_buf[13];
 80025f0:	4b29      	ldr	r3, [pc, #164]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 80025f2:	7b1b      	ldrb	r3, [r3, #12]
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	4413      	add	r3, r2
 80025f8:	b29a      	uxth	r2, r3
 80025fa:	4b27      	ldr	r3, [pc, #156]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 80025fc:	7b5b      	ldrb	r3, [r3, #13]
 80025fe:	b29b      	uxth	r3, r3
		uint16_t sum = (uint16_t) receive_buf[0] + (uint16_t) receive_buf[1]
 8002600:	4413      	add	r3, r2
 8002602:	81fb      	strh	r3, [r7, #14]
		if ((uint8_t) sum == receive_buf[14])
 8002604:	89fb      	ldrh	r3, [r7, #14]
 8002606:	b2da      	uxtb	r2, r3
 8002608:	4b23      	ldr	r3, [pc, #140]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 800260a:	7b9b      	ldrb	r3, [r3, #14]
 800260c:	429a      	cmp	r2, r3
 800260e:	d13a      	bne.n	8002686 <HAL_UART_RxCpltCallback+0x11e>
		{
			//Encoder Feedback
			if (receive_buf[0] == 0xAA && receive_buf[1] == 0xA4
 8002610:	4b21      	ldr	r3, [pc, #132]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	2baa      	cmp	r3, #170	; 0xaa
 8002616:	d136      	bne.n	8002686 <HAL_UART_RxCpltCallback+0x11e>
 8002618:	4b1f      	ldr	r3, [pc, #124]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 800261a:	785b      	ldrb	r3, [r3, #1]
 800261c:	2ba4      	cmp	r3, #164	; 0xa4
 800261e:	d132      	bne.n	8002686 <HAL_UART_RxCpltCallback+0x11e>
					&& receive_buf[3] == 0x00)
 8002620:	4b1d      	ldr	r3, [pc, #116]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 8002622:	78db      	ldrb	r3, [r3, #3]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d12e      	bne.n	8002686 <HAL_UART_RxCpltCallback+0x11e>
			{
				hub_encoder_feedback.encoder_1 = (receive_buf[9] << 24)
 8002628:	4b1b      	ldr	r3, [pc, #108]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 800262a:	7a5b      	ldrb	r3, [r3, #9]
 800262c:	061a      	lsls	r2, r3, #24
						+ (receive_buf[8] << 16) + (receive_buf[7] << 8)
 800262e:	4b1a      	ldr	r3, [pc, #104]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 8002630:	7a1b      	ldrb	r3, [r3, #8]
 8002632:	041b      	lsls	r3, r3, #16
 8002634:	441a      	add	r2, r3
 8002636:	4b18      	ldr	r3, [pc, #96]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 8002638:	79db      	ldrb	r3, [r3, #7]
 800263a:	021b      	lsls	r3, r3, #8
 800263c:	4413      	add	r3, r2
						+ (receive_buf[6]);
 800263e:	4a16      	ldr	r2, [pc, #88]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 8002640:	7992      	ldrb	r2, [r2, #6]
 8002642:	4413      	add	r3, r2
				hub_encoder_feedback.encoder_1 = (receive_buf[9] << 24)
 8002644:	4a15      	ldr	r2, [pc, #84]	; (800269c <HAL_UART_RxCpltCallback+0x134>)
 8002646:	6013      	str	r3, [r2, #0]
				hub_encoder_feedback.encoder_2 = (receive_buf[13] << 24)
 8002648:	4b13      	ldr	r3, [pc, #76]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 800264a:	7b5b      	ldrb	r3, [r3, #13]
 800264c:	061a      	lsls	r2, r3, #24
						+ (receive_buf[12] << 16) + (receive_buf[11] << 8)
 800264e:	4b12      	ldr	r3, [pc, #72]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 8002650:	7b1b      	ldrb	r3, [r3, #12]
 8002652:	041b      	lsls	r3, r3, #16
 8002654:	441a      	add	r2, r3
 8002656:	4b10      	ldr	r3, [pc, #64]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 8002658:	7adb      	ldrb	r3, [r3, #11]
 800265a:	021b      	lsls	r3, r3, #8
 800265c:	4413      	add	r3, r2
						+ (receive_buf[10]);
 800265e:	4a0e      	ldr	r2, [pc, #56]	; (8002698 <HAL_UART_RxCpltCallback+0x130>)
 8002660:	7a92      	ldrb	r2, [r2, #10]
 8002662:	4413      	add	r3, r2
				hub_encoder_feedback.encoder_2 = (receive_buf[13] << 24)
 8002664:	4a0d      	ldr	r2, [pc, #52]	; (800269c <HAL_UART_RxCpltCallback+0x134>)
 8002666:	6053      	str	r3, [r2, #4]
				if (first_encoder_callback)
 8002668:	4b0d      	ldr	r3, [pc, #52]	; (80026a0 <HAL_UART_RxCpltCallback+0x138>)
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d00a      	beq.n	8002686 <HAL_UART_RxCpltCallback+0x11e>
				{
					prev_hub_encoder_feedback.encoder_1 =
							hub_encoder_feedback.encoder_1;
 8002670:	4b0a      	ldr	r3, [pc, #40]	; (800269c <HAL_UART_RxCpltCallback+0x134>)
 8002672:	681b      	ldr	r3, [r3, #0]
					prev_hub_encoder_feedback.encoder_1 =
 8002674:	4a0b      	ldr	r2, [pc, #44]	; (80026a4 <HAL_UART_RxCpltCallback+0x13c>)
 8002676:	6013      	str	r3, [r2, #0]
					prev_hub_encoder_feedback.encoder_2 =
							hub_encoder_feedback.encoder_2;
 8002678:	4b08      	ldr	r3, [pc, #32]	; (800269c <HAL_UART_RxCpltCallback+0x134>)
 800267a:	685b      	ldr	r3, [r3, #4]
					prev_hub_encoder_feedback.encoder_2 =
 800267c:	4a09      	ldr	r2, [pc, #36]	; (80026a4 <HAL_UART_RxCpltCallback+0x13c>)
 800267e:	6053      	str	r3, [r2, #4]
					first_encoder_callback = false;
 8002680:	4b07      	ldr	r3, [pc, #28]	; (80026a0 <HAL_UART_RxCpltCallback+0x138>)
 8002682:	2200      	movs	r2, #0
 8002684:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}

}
 8002686:	bf00      	nop
 8002688:	3714      	adds	r7, #20
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	40004800 	.word	0x40004800
 8002698:	20000604 	.word	0x20000604
 800269c:	200004d8 	.word	0x200004d8
 80026a0:	20000128 	.word	0x20000128
 80026a4:	200005fc 	.word	0x200005fc

080026a8 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
	//Left Encoder Callback
	static CAN_RxHeaderTypeDef canRxHeader;
	uint8_t incoming[8];
	if (hcan == &hcan1)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4a7b      	ldr	r2, [pc, #492]	; (80028a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	f040 80e6 	bne.w	8002886 <HAL_CAN_RxFifo0MsgPendingCallback+0x1de>
	{
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, incoming);
 80026ba:	f107 0308 	add.w	r3, r7, #8
 80026be:	4a79      	ldr	r2, [pc, #484]	; (80028a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 80026c0:	2100      	movs	r1, #0
 80026c2:	6878      	ldr	r0, [r7, #4]
 80026c4:	f001 ff5e 	bl	8004584 <HAL_CAN_GetRxMessage>
		if (incoming[1] == ENC_ADDR_LEFT)
 80026c8:	7a7b      	ldrb	r3, [r7, #9]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d144      	bne.n	8002758 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>
		{
			ENCODER_Sort_Incoming(incoming, &encoderBack);
 80026ce:	f107 0308 	add.w	r3, r7, #8
 80026d2:	4975      	ldr	r1, [pc, #468]	; (80028a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff f97f 	bl	80019d8 <ENCODER_Sort_Incoming>
			ENCODER_Get_Angle(&encoderBack);
 80026da:	4873      	ldr	r0, [pc, #460]	; (80028a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 80026dc:	f7ff f9f5 	bl	8001aca <ENCODER_Get_Angle>
			//Process the angle and GR
			//4096 is encoder single turn value
			//Need to check the encoder value in the correct direction
			encoderBack.encoder_pos = (uint32_t) (4096 * BACK_GEAR_RATIO)
					- encoderBack.encoder_pos
 80026e0:	4b71      	ldr	r3, [pc, #452]	; (80028a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 80026e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
							% (uint32_t) (4096 * BACK_GEAR_RATIO);
 80026e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
					- encoderBack.encoder_pos
 80026e8:	f5c3 5300 	rsb	r3, r3, #8192	; 0x2000
			encoderBack.encoder_pos = (uint32_t) (4096 * BACK_GEAR_RATIO)
 80026ec:	4a6e      	ldr	r2, [pc, #440]	; (80028a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 80026ee:	6453      	str	r3, [r2, #68]	; 0x44
			encoderBack.angleDeg = (float) encoderBack.encoder_pos
 80026f0:	4b6d      	ldr	r3, [pc, #436]	; (80028a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 80026f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f4:	ee07 3a90 	vmov	s15, r3
 80026f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
					/ (4096 * BACK_GEAR_RATIO) * 360 + 36.587;
 80026fc:	eddf 6a6b 	vldr	s13, [pc, #428]	; 80028ac <HAL_CAN_RxFifo0MsgPendingCallback+0x204>
 8002700:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002704:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 80028b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
 8002708:	ee67 7a87 	vmul.f32	s15, s15, s14
 800270c:	ee17 0a90 	vmov	r0, s15
 8002710:	f7fd fed2 	bl	80004b8 <__aeabi_f2d>
 8002714:	a35e      	add	r3, pc, #376	; (adr r3, 8002890 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 8002716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800271a:	f7fd fd6f 	bl	80001fc <__adddf3>
 800271e:	4602      	mov	r2, r0
 8002720:	460b      	mov	r3, r1
 8002722:	4610      	mov	r0, r2
 8002724:	4619      	mov	r1, r3
 8002726:	f7fe fa17 	bl	8000b58 <__aeabi_d2f>
 800272a:	4603      	mov	r3, r0
			encoderBack.angleDeg = (float) encoderBack.encoder_pos
 800272c:	4a5e      	ldr	r2, [pc, #376]	; (80028a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 800272e:	6413      	str	r3, [r2, #64]	; 0x40
			if (encoderBack.angleDeg > 360)
 8002730:	4b5d      	ldr	r3, [pc, #372]	; (80028a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002732:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8002736:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80028b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
 800273a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800273e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002742:	dd09      	ble.n	8002758 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>
				encoderBack.angleDeg -= 360;
 8002744:	4b58      	ldr	r3, [pc, #352]	; (80028a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002746:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800274a:	ed9f 7a59 	vldr	s14, [pc, #356]	; 80028b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
 800274e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002752:	4b55      	ldr	r3, [pc, #340]	; (80028a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8002754:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		}
		if (incoming[1] == ENC_ADDR_RIGHT)
 8002758:	7a7b      	ldrb	r3, [r7, #9]
 800275a:	2b02      	cmp	r3, #2
 800275c:	f040 8093 	bne.w	8002886 <HAL_CAN_RxFifo0MsgPendingCallback+0x1de>
		{
			ENCODER_Sort_Incoming(incoming, &encoderFront);
 8002760:	f107 0308 	add.w	r3, r7, #8
 8002764:	4953      	ldr	r1, [pc, #332]	; (80028b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002766:	4618      	mov	r0, r3
 8002768:	f7ff f936 	bl	80019d8 <ENCODER_Sort_Incoming>
			ENCODER_Get_Angle(&encoderFront);
 800276c:	4851      	ldr	r0, [pc, #324]	; (80028b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 800276e:	f7ff f9ac 	bl	8001aca <ENCODER_Get_Angle>
			if (4096 * 24 - encoderFront.encoder_pos < 30000)
 8002772:	4b50      	ldr	r3, [pc, #320]	; (80028b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002776:	f5c3 33c0 	rsb	r3, r3, #98304	; 0x18000
 800277a:	f247 522f 	movw	r2, #29999	; 0x752f
 800277e:	4293      	cmp	r3, r2
 8002780:	d839      	bhi.n	80027f6 <HAL_CAN_RxFifo0MsgPendingCallback+0x14e>
			{
				encoderFront.encoder_pos =
						(4096 * 24 - encoderFront.encoder_pos)
 8002782:	4b4c      	ldr	r3, [pc, #304]	; (80028b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002784:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002786:	f5c3 32c0 	rsb	r2, r3, #98304	; 0x18000
								% (uint32_t) (4096 * FRONT_GEAR_RATIO);
 800278a:	4b4b      	ldr	r3, [pc, #300]	; (80028b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 800278c:	fba3 1302 	umull	r1, r3, r3, r2
 8002790:	0b5b      	lsrs	r3, r3, #13
 8002792:	f242 3133 	movw	r1, #9011	; 0x2333
 8002796:	fb01 f303 	mul.w	r3, r1, r3
 800279a:	1ad3      	subs	r3, r2, r3
				encoderFront.encoder_pos =
 800279c:	4a45      	ldr	r2, [pc, #276]	; (80028b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 800279e:	6453      	str	r3, [r2, #68]	; 0x44
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 80027a0:	4b44      	ldr	r3, [pc, #272]	; (80028b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80027a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a4:	ee07 3a90 	vmov	s15, r3
 80027a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027ac:	ee17 0a90 	vmov	r0, s15
 80027b0:	f7fd fe82 	bl	80004b8 <__aeabi_f2d>
						/ (4096 * FRONT_GEAR_RATIO) * 360 + 36.587;
 80027b4:	a338      	add	r3, pc, #224	; (adr r3, 8002898 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 80027b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ba:	f7fd ffff 	bl	80007bc <__aeabi_ddiv>
 80027be:	4602      	mov	r2, r0
 80027c0:	460b      	mov	r3, r1
 80027c2:	4610      	mov	r0, r2
 80027c4:	4619      	mov	r1, r3
 80027c6:	f04f 0200 	mov.w	r2, #0
 80027ca:	4b3c      	ldr	r3, [pc, #240]	; (80028bc <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 80027cc:	f7fd fecc 	bl	8000568 <__aeabi_dmul>
 80027d0:	4602      	mov	r2, r0
 80027d2:	460b      	mov	r3, r1
 80027d4:	4610      	mov	r0, r2
 80027d6:	4619      	mov	r1, r3
 80027d8:	a32d      	add	r3, pc, #180	; (adr r3, 8002890 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 80027da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027de:	f7fd fd0d 	bl	80001fc <__adddf3>
 80027e2:	4602      	mov	r2, r0
 80027e4:	460b      	mov	r3, r1
 80027e6:	4610      	mov	r0, r2
 80027e8:	4619      	mov	r1, r3
 80027ea:	f7fe f9b5 	bl	8000b58 <__aeabi_d2f>
 80027ee:	4603      	mov	r3, r0
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 80027f0:	4a30      	ldr	r2, [pc, #192]	; (80028b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80027f2:	6413      	str	r3, [r2, #64]	; 0x40
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
						/ (4096 * FRONT_GEAR_RATIO) * 360 + 36.587 - 360;
			}
		}
	}
}
 80027f4:	e047      	b.n	8002886 <HAL_CAN_RxFifo0MsgPendingCallback+0x1de>
						- encoderFront.encoder_pos;
 80027f6:	4b2f      	ldr	r3, [pc, #188]	; (80028b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80027f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7fd fe3a 	bl	8000474 <__aeabi_ui2d>
 8002800:	4602      	mov	r2, r0
 8002802:	460b      	mov	r3, r1
 8002804:	a124      	add	r1, pc, #144	; (adr r1, 8002898 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8002806:	e9d1 0100 	ldrd	r0, r1, [r1]
 800280a:	f7fd fcf5 	bl	80001f8 <__aeabi_dsub>
 800280e:	4602      	mov	r2, r0
 8002810:	460b      	mov	r3, r1
				encoderFront.encoder_pos = (4096 * FRONT_GEAR_RATIO)
 8002812:	4610      	mov	r0, r2
 8002814:	4619      	mov	r1, r3
 8002816:	f7fe f97f 	bl	8000b18 <__aeabi_d2uiz>
 800281a:	4603      	mov	r3, r0
 800281c:	4a25      	ldr	r2, [pc, #148]	; (80028b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 800281e:	6453      	str	r3, [r2, #68]	; 0x44
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 8002820:	4b24      	ldr	r3, [pc, #144]	; (80028b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002822:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002824:	ee07 3a90 	vmov	s15, r3
 8002828:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800282c:	ee17 0a90 	vmov	r0, s15
 8002830:	f7fd fe42 	bl	80004b8 <__aeabi_f2d>
						/ (4096 * FRONT_GEAR_RATIO) * 360 + 36.587 - 360;
 8002834:	a318      	add	r3, pc, #96	; (adr r3, 8002898 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 8002836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283a:	f7fd ffbf 	bl	80007bc <__aeabi_ddiv>
 800283e:	4602      	mov	r2, r0
 8002840:	460b      	mov	r3, r1
 8002842:	4610      	mov	r0, r2
 8002844:	4619      	mov	r1, r3
 8002846:	f04f 0200 	mov.w	r2, #0
 800284a:	4b1c      	ldr	r3, [pc, #112]	; (80028bc <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 800284c:	f7fd fe8c 	bl	8000568 <__aeabi_dmul>
 8002850:	4602      	mov	r2, r0
 8002852:	460b      	mov	r3, r1
 8002854:	4610      	mov	r0, r2
 8002856:	4619      	mov	r1, r3
 8002858:	a30d      	add	r3, pc, #52	; (adr r3, 8002890 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 800285a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800285e:	f7fd fccd 	bl	80001fc <__adddf3>
 8002862:	4602      	mov	r2, r0
 8002864:	460b      	mov	r3, r1
 8002866:	4610      	mov	r0, r2
 8002868:	4619      	mov	r1, r3
 800286a:	f04f 0200 	mov.w	r2, #0
 800286e:	4b13      	ldr	r3, [pc, #76]	; (80028bc <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8002870:	f7fd fcc2 	bl	80001f8 <__aeabi_dsub>
 8002874:	4602      	mov	r2, r0
 8002876:	460b      	mov	r3, r1
 8002878:	4610      	mov	r0, r2
 800287a:	4619      	mov	r1, r3
 800287c:	f7fe f96c 	bl	8000b58 <__aeabi_d2f>
 8002880:	4603      	mov	r3, r0
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 8002882:	4a0c      	ldr	r2, [pc, #48]	; (80028b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8002884:	6413      	str	r3, [r2, #64]	; 0x40
}
 8002886:	bf00      	nop
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	d0e56042 	.word	0xd0e56042
 8002894:	40424b22 	.word	0x40424b22
 8002898:	9999999a 	.word	0x9999999a
 800289c:	40c19999 	.word	0x40c19999
 80028a0:	20000354 	.word	0x20000354
 80028a4:	200002e0 	.word	0x200002e0
 80028a8:	200003f8 	.word	0x200003f8
 80028ac:	46000000 	.word	0x46000000
 80028b0:	43b40000 	.word	0x43b40000
 80028b4:	200003a4 	.word	0x200003a4
 80028b8:	e8bb8111 	.word	0xe8bb8111
 80028bc:	40768000 	.word	0x40768000

080028c0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80028c4:	bf00      	nop
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr

080028ce <assert_failed>:
 * @param  file: pointer to the source file name
 * @param  line: assert_param error line source number
 * @retval None
 */
void assert_failed(uint8_t *file, uint32_t line)
{
 80028ce:	b480      	push	{r7}
 80028d0:	b083      	sub	sp, #12
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
 80028d6:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	/* USER CODE END 6 */
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b088      	sub	sp, #32
 80028e8:	af04      	add	r7, sp, #16
 80028ea:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 80028ec:	2364      	movs	r3, #100	; 0x64
 80028ee:	9302      	str	r3, [sp, #8]
 80028f0:	2301      	movs	r3, #1
 80028f2:	9301      	str	r3, [sp, #4]
 80028f4:	f107 030f 	add.w	r3, r7, #15
 80028f8:	9300      	str	r3, [sp, #0]
 80028fa:	2301      	movs	r3, #1
 80028fc:	2275      	movs	r2, #117	; 0x75
 80028fe:	21d0      	movs	r1, #208	; 0xd0
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f003 fe81 	bl	8006608 <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8002906:	7bfb      	ldrb	r3, [r7, #15]
 8002908:	2b68      	cmp	r3, #104	; 0x68
 800290a:	d13d      	bne.n	8002988 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 800290c:	2300      	movs	r3, #0
 800290e:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8002910:	2364      	movs	r3, #100	; 0x64
 8002912:	9302      	str	r3, [sp, #8]
 8002914:	2301      	movs	r3, #1
 8002916:	9301      	str	r3, [sp, #4]
 8002918:	f107 030e 	add.w	r3, r7, #14
 800291c:	9300      	str	r3, [sp, #0]
 800291e:	2301      	movs	r3, #1
 8002920:	226b      	movs	r2, #107	; 0x6b
 8002922:	21d0      	movs	r1, #208	; 0xd0
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f003 fd69 	bl	80063fc <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 800292a:	2307      	movs	r3, #7
 800292c:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 800292e:	2364      	movs	r3, #100	; 0x64
 8002930:	9302      	str	r3, [sp, #8]
 8002932:	2301      	movs	r3, #1
 8002934:	9301      	str	r3, [sp, #4]
 8002936:	f107 030e 	add.w	r3, r7, #14
 800293a:	9300      	str	r3, [sp, #0]
 800293c:	2301      	movs	r3, #1
 800293e:	2219      	movs	r2, #25
 8002940:	21d0      	movs	r1, #208	; 0xd0
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f003 fd5a 	bl	80063fc <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8002948:	2300      	movs	r3, #0
 800294a:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 800294c:	2364      	movs	r3, #100	; 0x64
 800294e:	9302      	str	r3, [sp, #8]
 8002950:	2301      	movs	r3, #1
 8002952:	9301      	str	r3, [sp, #4]
 8002954:	f107 030e 	add.w	r3, r7, #14
 8002958:	9300      	str	r3, [sp, #0]
 800295a:	2301      	movs	r3, #1
 800295c:	221c      	movs	r2, #28
 800295e:	21d0      	movs	r1, #208	; 0xd0
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f003 fd4b 	bl	80063fc <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8002966:	2300      	movs	r3, #0
 8002968:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 800296a:	2364      	movs	r3, #100	; 0x64
 800296c:	9302      	str	r3, [sp, #8]
 800296e:	2301      	movs	r3, #1
 8002970:	9301      	str	r3, [sp, #4]
 8002972:	f107 030e 	add.w	r3, r7, #14
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	2301      	movs	r3, #1
 800297a:	221b      	movs	r2, #27
 800297c:	21d0      	movs	r1, #208	; 0xd0
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f003 fd3c 	bl	80063fc <HAL_I2C_Mem_Write>
        return 0;
 8002984:	2300      	movs	r3, #0
 8002986:	e000      	b.n	800298a <MPU6050_Init+0xa6>
    }
    return 1;
 8002988:	2301      	movs	r3, #1
}
 800298a:	4618      	mov	r0, r3
 800298c:	3710      	adds	r7, #16
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	0000      	movs	r0, r0
 8002994:	0000      	movs	r0, r0
	...

08002998 <MPU6050_Read_All>:

    temp = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 8002998:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800299c:	b094      	sub	sp, #80	; 0x50
 800299e:	af04      	add	r7, sp, #16
 80029a0:	6078      	str	r0, [r7, #4]
 80029a2:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 80029a4:	2364      	movs	r3, #100	; 0x64
 80029a6:	9302      	str	r3, [sp, #8]
 80029a8:	230e      	movs	r3, #14
 80029aa:	9301      	str	r3, [sp, #4]
 80029ac:	f107 0308 	add.w	r3, r7, #8
 80029b0:	9300      	str	r3, [sp, #0]
 80029b2:	2301      	movs	r3, #1
 80029b4:	223b      	movs	r2, #59	; 0x3b
 80029b6:	21d0      	movs	r1, #208	; 0xd0
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f003 fe25 	bl	8006608 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 80029be:	7a3b      	ldrb	r3, [r7, #8]
 80029c0:	021b      	lsls	r3, r3, #8
 80029c2:	b21a      	sxth	r2, r3
 80029c4:	7a7b      	ldrb	r3, [r7, #9]
 80029c6:	b21b      	sxth	r3, r3
 80029c8:	4313      	orrs	r3, r2
 80029ca:	b21a      	sxth	r2, r3
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 80029d0:	7abb      	ldrb	r3, [r7, #10]
 80029d2:	021b      	lsls	r3, r3, #8
 80029d4:	b21a      	sxth	r2, r3
 80029d6:	7afb      	ldrb	r3, [r7, #11]
 80029d8:	b21b      	sxth	r3, r3
 80029da:	4313      	orrs	r3, r2
 80029dc:	b21a      	sxth	r2, r3
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 80029e2:	7b3b      	ldrb	r3, [r7, #12]
 80029e4:	021b      	lsls	r3, r3, #8
 80029e6:	b21a      	sxth	r2, r3
 80029e8:	7b7b      	ldrb	r3, [r7, #13]
 80029ea:	b21b      	sxth	r3, r3
 80029ec:	4313      	orrs	r3, r2
 80029ee:	b21a      	sxth	r2, r3
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	809a      	strh	r2, [r3, #4]
    temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 80029f4:	7bbb      	ldrb	r3, [r7, #14]
 80029f6:	021b      	lsls	r3, r3, #8
 80029f8:	b21a      	sxth	r2, r3
 80029fa:	7bfb      	ldrb	r3, [r7, #15]
 80029fc:	b21b      	sxth	r3, r3
 80029fe:	4313      	orrs	r3, r2
 8002a00:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 8002a02:	7c3b      	ldrb	r3, [r7, #16]
 8002a04:	021b      	lsls	r3, r3, #8
 8002a06:	b21a      	sxth	r2, r3
 8002a08:	7c7b      	ldrb	r3, [r7, #17]
 8002a0a:	b21b      	sxth	r3, r3
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	b21a      	sxth	r2, r3
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 8002a14:	7cbb      	ldrb	r3, [r7, #18]
 8002a16:	021b      	lsls	r3, r3, #8
 8002a18:	b21a      	sxth	r2, r3
 8002a1a:	7cfb      	ldrb	r3, [r7, #19]
 8002a1c:	b21b      	sxth	r3, r3
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	b21a      	sxth	r2, r3
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 8002a26:	7d3b      	ldrb	r3, [r7, #20]
 8002a28:	021b      	lsls	r3, r3, #8
 8002a2a:	b21a      	sxth	r2, r3
 8002a2c:	7d7b      	ldrb	r3, [r7, #21]
 8002a2e:	b21b      	sxth	r3, r3
 8002a30:	4313      	orrs	r3, r2
 8002a32:	b21a      	sxth	r2, r3
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7fd fd28 	bl	8000494 <__aeabi_i2d>
 8002a44:	f04f 0200 	mov.w	r2, #0
 8002a48:	4bbd      	ldr	r3, [pc, #756]	; (8002d40 <MPU6050_Read_All+0x3a8>)
 8002a4a:	f7fd feb7 	bl	80007bc <__aeabi_ddiv>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	460b      	mov	r3, r1
 8002a52:	6839      	ldr	r1, [r7, #0]
 8002a54:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7fd fd18 	bl	8000494 <__aeabi_i2d>
 8002a64:	f04f 0200 	mov.w	r2, #0
 8002a68:	4bb5      	ldr	r3, [pc, #724]	; (8002d40 <MPU6050_Read_All+0x3a8>)
 8002a6a:	f7fd fea7 	bl	80007bc <__aeabi_ddiv>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	460b      	mov	r3, r1
 8002a72:	6839      	ldr	r1, [r7, #0]
 8002a74:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7fd fd08 	bl	8000494 <__aeabi_i2d>
 8002a84:	a3a8      	add	r3, pc, #672	; (adr r3, 8002d28 <MPU6050_Read_All+0x390>)
 8002a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8a:	f7fd fe97 	bl	80007bc <__aeabi_ddiv>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	460b      	mov	r3, r1
 8002a92:	6839      	ldr	r1, [r7, #0]
 8002a94:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 8002a98:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8002a9c:	ee07 3a90 	vmov	s15, r3
 8002aa0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002aa4:	eddf 6aa7 	vldr	s13, [pc, #668]	; 8002d44 <MPU6050_Read_All+0x3ac>
 8002aa8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002aac:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8002d48 <MPU6050_Read_All+0x3b0>
 8002ab0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7fd fce7 	bl	8000494 <__aeabi_i2d>
 8002ac6:	a39a      	add	r3, pc, #616	; (adr r3, 8002d30 <MPU6050_Read_All+0x398>)
 8002ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002acc:	f7fd fe76 	bl	80007bc <__aeabi_ddiv>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	460b      	mov	r3, r1
 8002ad4:	6839      	ldr	r1, [r7, #0]
 8002ad6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7fd fcd7 	bl	8000494 <__aeabi_i2d>
 8002ae6:	a392      	add	r3, pc, #584	; (adr r3, 8002d30 <MPU6050_Read_All+0x398>)
 8002ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aec:	f7fd fe66 	bl	80007bc <__aeabi_ddiv>
 8002af0:	4602      	mov	r2, r0
 8002af2:	460b      	mov	r3, r1
 8002af4:	6839      	ldr	r1, [r7, #0]
 8002af6:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7fd fcc7 	bl	8000494 <__aeabi_i2d>
 8002b06:	a38a      	add	r3, pc, #552	; (adr r3, 8002d30 <MPU6050_Read_All+0x398>)
 8002b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b0c:	f7fd fe56 	bl	80007bc <__aeabi_ddiv>
 8002b10:	4602      	mov	r2, r0
 8002b12:	460b      	mov	r3, r1
 8002b14:	6839      	ldr	r1, [r7, #0]
 8002b16:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double) (HAL_GetTick() - timer) / 1000;
 8002b1a:	f001 f831 	bl	8003b80 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	4b8a      	ldr	r3, [pc, #552]	; (8002d4c <MPU6050_Read_All+0x3b4>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7fd fca4 	bl	8000474 <__aeabi_ui2d>
 8002b2c:	f04f 0200 	mov.w	r2, #0
 8002b30:	4b87      	ldr	r3, [pc, #540]	; (8002d50 <MPU6050_Read_All+0x3b8>)
 8002b32:	f7fd fe43 	bl	80007bc <__aeabi_ddiv>
 8002b36:	4602      	mov	r2, r0
 8002b38:	460b      	mov	r3, r1
 8002b3a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 8002b3e:	f001 f81f 	bl	8003b80 <HAL_GetTick>
 8002b42:	4603      	mov	r3, r0
 8002b44:	4a81      	ldr	r2, [pc, #516]	; (8002d4c <MPU6050_Read_All+0x3b4>)
 8002b46:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
            DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b4e:	461a      	mov	r2, r3
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b56:	fb03 f202 	mul.w	r2, r3, r2
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002b60:	4619      	mov	r1, r3
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002b68:	fb03 f301 	mul.w	r3, r3, r1
 8002b6c:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7fd fc90 	bl	8000494 <__aeabi_i2d>
 8002b74:	4602      	mov	r2, r0
 8002b76:	460b      	mov	r3, r1
 8002b78:	ec43 2b10 	vmov	d0, r2, r3
 8002b7c:	f009 f968 	bl	800be50 <sqrt>
 8002b80:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0) {
 8002b84:	f04f 0200 	mov.w	r2, #0
 8002b88:	f04f 0300 	mov.w	r3, #0
 8002b8c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002b90:	f7fd ff52 	bl	8000a38 <__aeabi_dcmpeq>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d11f      	bne.n	8002bda <MPU6050_Read_All+0x242>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7fd fc77 	bl	8000494 <__aeabi_i2d>
 8002ba6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002baa:	f7fd fe07 	bl	80007bc <__aeabi_ddiv>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	460b      	mov	r3, r1
 8002bb2:	ec43 2b17 	vmov	d7, r2, r3
 8002bb6:	eeb0 0a47 	vmov.f32	s0, s14
 8002bba:	eef0 0a67 	vmov.f32	s1, s15
 8002bbe:	f008 ff9b 	bl	800baf8 <atan>
 8002bc2:	ec51 0b10 	vmov	r0, r1, d0
 8002bc6:	a35c      	add	r3, pc, #368	; (adr r3, 8002d38 <MPU6050_Read_All+0x3a0>)
 8002bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bcc:	f7fd fccc 	bl	8000568 <__aeabi_dmul>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8002bd8:	e005      	b.n	8002be6 <MPU6050_Read_All+0x24e>
    } else {
        roll = 0.0;
 8002bda:	f04f 0200 	mov.w	r2, #0
 8002bde:	f04f 0300 	mov.w	r3, #0
 8002be2:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bec:	425b      	negs	r3, r3
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7fd fc50 	bl	8000494 <__aeabi_i2d>
 8002bf4:	4682      	mov	sl, r0
 8002bf6:	468b      	mov	fp, r1
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7fd fc48 	bl	8000494 <__aeabi_i2d>
 8002c04:	4602      	mov	r2, r0
 8002c06:	460b      	mov	r3, r1
 8002c08:	ec43 2b11 	vmov	d1, r2, r3
 8002c0c:	ec4b ab10 	vmov	d0, sl, fp
 8002c10:	f009 f91b 	bl	800be4a <atan2>
 8002c14:	ec51 0b10 	vmov	r0, r1, d0
 8002c18:	a347      	add	r3, pc, #284	; (adr r3, 8002d38 <MPU6050_Read_All+0x3a0>)
 8002c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c1e:	f7fd fca3 	bl	8000568 <__aeabi_dmul>
 8002c22:	4602      	mov	r2, r0
 8002c24:	460b      	mov	r3, r1
 8002c26:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 8002c2a:	f04f 0200 	mov.w	r2, #0
 8002c2e:	4b49      	ldr	r3, [pc, #292]	; (8002d54 <MPU6050_Read_All+0x3bc>)
 8002c30:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002c34:	f7fd ff0a 	bl	8000a4c <__aeabi_dcmplt>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00a      	beq.n	8002c54 <MPU6050_Read_All+0x2bc>
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002c44:	f04f 0200 	mov.w	r2, #0
 8002c48:	4b43      	ldr	r3, [pc, #268]	; (8002d58 <MPU6050_Read_All+0x3c0>)
 8002c4a:	f7fd ff1d 	bl	8000a88 <__aeabi_dcmpgt>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d114      	bne.n	8002c7e <MPU6050_Read_All+0x2e6>
 8002c54:	f04f 0200 	mov.w	r2, #0
 8002c58:	4b3f      	ldr	r3, [pc, #252]	; (8002d58 <MPU6050_Read_All+0x3c0>)
 8002c5a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002c5e:	f7fd ff13 	bl	8000a88 <__aeabi_dcmpgt>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d015      	beq.n	8002c94 <MPU6050_Read_All+0x2fc>
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002c6e:	f04f 0200 	mov.w	r2, #0
 8002c72:	4b38      	ldr	r3, [pc, #224]	; (8002d54 <MPU6050_Read_All+0x3bc>)
 8002c74:	f7fd feea 	bl	8000a4c <__aeabi_dcmplt>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00a      	beq.n	8002c94 <MPU6050_Read_All+0x2fc>
        KalmanY.angle = pitch;
 8002c7e:	4937      	ldr	r1, [pc, #220]	; (8002d5c <MPU6050_Read_All+0x3c4>)
 8002c80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c84:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8002c88:	6839      	ldr	r1, [r7, #0]
 8002c8a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c8e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002c92:	e014      	b.n	8002cbe <MPU6050_Read_All+0x326>
    } else {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8002c9a:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8002c9e:	eeb0 1a47 	vmov.f32	s2, s14
 8002ca2:	eef0 1a67 	vmov.f32	s3, s15
 8002ca6:	ed97 0b06 	vldr	d0, [r7, #24]
 8002caa:	482c      	ldr	r0, [pc, #176]	; (8002d5c <MPU6050_Read_All+0x3c4>)
 8002cac:	f000 f85a 	bl	8002d64 <Kalman_getAngle>
 8002cb0:	eeb0 7a40 	vmov.f32	s14, s0
 8002cb4:	eef0 7a60 	vmov.f32	s15, s1
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8002cc4:	4690      	mov	r8, r2
 8002cc6:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8002cca:	f04f 0200 	mov.w	r2, #0
 8002cce:	4b22      	ldr	r3, [pc, #136]	; (8002d58 <MPU6050_Read_All+0x3c0>)
 8002cd0:	4640      	mov	r0, r8
 8002cd2:	4649      	mov	r1, r9
 8002cd4:	f7fd fed8 	bl	8000a88 <__aeabi_dcmpgt>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d008      	beq.n	8002cf0 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002ce4:	4614      	mov	r4, r2
 8002ce6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gy, dt);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8002cf6:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8002cfa:	eeb0 1a47 	vmov.f32	s2, s14
 8002cfe:	eef0 1a67 	vmov.f32	s3, s15
 8002d02:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8002d06:	4816      	ldr	r0, [pc, #88]	; (8002d60 <MPU6050_Read_All+0x3c8>)
 8002d08:	f000 f82c 	bl	8002d64 <Kalman_getAngle>
 8002d0c:	eeb0 7a40 	vmov.f32	s14, s0
 8002d10:	eef0 7a60 	vmov.f32	s15, s1
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48

}
 8002d1a:	bf00      	nop
 8002d1c:	3740      	adds	r7, #64	; 0x40
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d24:	f3af 8000 	nop.w
 8002d28:	00000000 	.word	0x00000000
 8002d2c:	40cc2900 	.word	0x40cc2900
 8002d30:	00000000 	.word	0x00000000
 8002d34:	40606000 	.word	0x40606000
 8002d38:	1a63c1f8 	.word	0x1a63c1f8
 8002d3c:	404ca5dc 	.word	0x404ca5dc
 8002d40:	40d00000 	.word	0x40d00000
 8002d44:	43aa0000 	.word	0x43aa0000
 8002d48:	42121eb8 	.word	0x42121eb8
 8002d4c:	2000061c 	.word	0x2000061c
 8002d50:	408f4000 	.word	0x408f4000
 8002d54:	c0568000 	.word	0xc0568000
 8002d58:	40568000 	.word	0x40568000
 8002d5c:	200001a8 	.word	0x200001a8
 8002d60:	20000160 	.word	0x20000160

08002d64 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 8002d64:	b5b0      	push	{r4, r5, r7, lr}
 8002d66:	b096      	sub	sp, #88	; 0x58
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	61f8      	str	r0, [r7, #28]
 8002d6c:	ed87 0b04 	vstr	d0, [r7, #16]
 8002d70:	ed87 1b02 	vstr	d1, [r7, #8]
 8002d74:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002d7e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d82:	f7fd fa39 	bl	80001f8 <__aeabi_dsub>
 8002d86:	4602      	mov	r2, r0
 8002d88:	460b      	mov	r3, r1
 8002d8a:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002d94:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002d98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d9c:	f7fd fbe4 	bl	8000568 <__aeabi_dmul>
 8002da0:	4602      	mov	r2, r0
 8002da2:	460b      	mov	r3, r1
 8002da4:	4620      	mov	r0, r4
 8002da6:	4629      	mov	r1, r5
 8002da8:	f7fd fa28 	bl	80001fc <__adddf3>
 8002dac:	4602      	mov	r2, r0
 8002dae:	460b      	mov	r3, r1
 8002db0:	69f9      	ldr	r1, [r7, #28]
 8002db2:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002dc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002dc6:	f7fd fbcf 	bl	8000568 <__aeabi_dmul>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	460b      	mov	r3, r1
 8002dce:	4610      	mov	r0, r2
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002dd8:	f7fd fa0e 	bl	80001f8 <__aeabi_dsub>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	460b      	mov	r3, r1
 8002de0:	4610      	mov	r0, r2
 8002de2:	4619      	mov	r1, r3
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002dea:	f7fd fa05 	bl	80001f8 <__aeabi_dsub>
 8002dee:	4602      	mov	r2, r0
 8002df0:	460b      	mov	r3, r1
 8002df2:	4610      	mov	r0, r2
 8002df4:	4619      	mov	r1, r3
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dfc:	f7fd f9fe 	bl	80001fc <__adddf3>
 8002e00:	4602      	mov	r2, r0
 8002e02:	460b      	mov	r3, r1
 8002e04:	4610      	mov	r0, r2
 8002e06:	4619      	mov	r1, r3
 8002e08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e0c:	f7fd fbac 	bl	8000568 <__aeabi_dmul>
 8002e10:	4602      	mov	r2, r0
 8002e12:	460b      	mov	r3, r1
 8002e14:	4620      	mov	r0, r4
 8002e16:	4629      	mov	r1, r5
 8002e18:	f7fd f9f0 	bl	80001fc <__adddf3>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	460b      	mov	r3, r1
 8002e20:	69f9      	ldr	r1, [r7, #28]
 8002e22:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002e32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e36:	f7fd fb97 	bl	8000568 <__aeabi_dmul>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	4620      	mov	r0, r4
 8002e40:	4629      	mov	r1, r5
 8002e42:	f7fd f9d9 	bl	80001f8 <__aeabi_dsub>
 8002e46:	4602      	mov	r2, r0
 8002e48:	460b      	mov	r3, r1
 8002e4a:	69f9      	ldr	r1, [r7, #28]
 8002e4c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002e5c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e60:	f7fd fb82 	bl	8000568 <__aeabi_dmul>
 8002e64:	4602      	mov	r2, r0
 8002e66:	460b      	mov	r3, r1
 8002e68:	4620      	mov	r0, r4
 8002e6a:	4629      	mov	r1, r5
 8002e6c:	f7fd f9c4 	bl	80001f8 <__aeabi_dsub>
 8002e70:	4602      	mov	r2, r0
 8002e72:	460b      	mov	r3, r1
 8002e74:	69f9      	ldr	r1, [r7, #28]
 8002e76:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002e86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e8a:	f7fd fb6d 	bl	8000568 <__aeabi_dmul>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	460b      	mov	r3, r1
 8002e92:	4620      	mov	r0, r4
 8002e94:	4629      	mov	r1, r5
 8002e96:	f7fd f9b1 	bl	80001fc <__adddf3>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	69f9      	ldr	r1, [r7, #28]
 8002ea0:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002eb0:	f7fd f9a4 	bl	80001fc <__adddf3>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002ec2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002ec6:	f7fd fc79 	bl	80007bc <__aeabi_ddiv>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	460b      	mov	r3, r1
 8002ece:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002ed8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002edc:	f7fd fc6e 	bl	80007bc <__aeabi_ddiv>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002eee:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002ef2:	f7fd f981 	bl	80001f8 <__aeabi_dsub>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	460b      	mov	r3, r1
 8002efa:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002f04:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002f08:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002f0c:	f7fd fb2c 	bl	8000568 <__aeabi_dmul>
 8002f10:	4602      	mov	r2, r0
 8002f12:	460b      	mov	r3, r1
 8002f14:	4620      	mov	r0, r4
 8002f16:	4629      	mov	r1, r5
 8002f18:	f7fd f970 	bl	80001fc <__adddf3>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	460b      	mov	r3, r1
 8002f20:	69f9      	ldr	r1, [r7, #28]
 8002f22:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002f2c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002f30:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002f34:	f7fd fb18 	bl	8000568 <__aeabi_dmul>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	4620      	mov	r0, r4
 8002f3e:	4629      	mov	r1, r5
 8002f40:	f7fd f95c 	bl	80001fc <__adddf3>
 8002f44:	4602      	mov	r2, r0
 8002f46:	460b      	mov	r3, r1
 8002f48:	69f9      	ldr	r1, [r7, #28]
 8002f4a:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002f54:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002f5e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8002f68:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002f6c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002f70:	f7fd fafa 	bl	8000568 <__aeabi_dmul>
 8002f74:	4602      	mov	r2, r0
 8002f76:	460b      	mov	r3, r1
 8002f78:	4620      	mov	r0, r4
 8002f7a:	4629      	mov	r1, r5
 8002f7c:	f7fd f93c 	bl	80001f8 <__aeabi_dsub>
 8002f80:	4602      	mov	r2, r0
 8002f82:	460b      	mov	r3, r1
 8002f84:	69f9      	ldr	r1, [r7, #28]
 8002f86:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8002f90:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002f94:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002f98:	f7fd fae6 	bl	8000568 <__aeabi_dmul>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	4620      	mov	r0, r4
 8002fa2:	4629      	mov	r1, r5
 8002fa4:	f7fd f928 	bl	80001f8 <__aeabi_dsub>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	460b      	mov	r3, r1
 8002fac:	69f9      	ldr	r1, [r7, #28]
 8002fae:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8002fb8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002fbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002fc0:	f7fd fad2 	bl	8000568 <__aeabi_dmul>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	4620      	mov	r0, r4
 8002fca:	4629      	mov	r1, r5
 8002fcc:	f7fd f914 	bl	80001f8 <__aeabi_dsub>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	69f9      	ldr	r1, [r7, #28]
 8002fd6:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8002fe0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002fe4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002fe8:	f7fd fabe 	bl	8000568 <__aeabi_dmul>
 8002fec:	4602      	mov	r2, r0
 8002fee:	460b      	mov	r3, r1
 8002ff0:	4620      	mov	r0, r4
 8002ff2:	4629      	mov	r1, r5
 8002ff4:	f7fd f900 	bl	80001f8 <__aeabi_dsub>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	69f9      	ldr	r1, [r7, #28]
 8002ffe:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003008:	ec43 2b17 	vmov	d7, r2, r3
};
 800300c:	eeb0 0a47 	vmov.f32	s0, s14
 8003010:	eef0 0a67 	vmov.f32	s1, s15
 8003014:	3758      	adds	r7, #88	; 0x58
 8003016:	46bd      	mov	sp, r7
 8003018:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800301c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8003020:	4b18      	ldr	r3, [pc, #96]	; (8003084 <MX_SPI1_Init+0x68>)
 8003022:	4a19      	ldr	r2, [pc, #100]	; (8003088 <MX_SPI1_Init+0x6c>)
 8003024:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003026:	4b17      	ldr	r3, [pc, #92]	; (8003084 <MX_SPI1_Init+0x68>)
 8003028:	f44f 7282 	mov.w	r2, #260	; 0x104
 800302c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800302e:	4b15      	ldr	r3, [pc, #84]	; (8003084 <MX_SPI1_Init+0x68>)
 8003030:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003034:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8003036:	4b13      	ldr	r3, [pc, #76]	; (8003084 <MX_SPI1_Init+0x68>)
 8003038:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800303c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800303e:	4b11      	ldr	r3, [pc, #68]	; (8003084 <MX_SPI1_Init+0x68>)
 8003040:	2202      	movs	r2, #2
 8003042:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003044:	4b0f      	ldr	r3, [pc, #60]	; (8003084 <MX_SPI1_Init+0x68>)
 8003046:	2200      	movs	r2, #0
 8003048:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800304a:	4b0e      	ldr	r3, [pc, #56]	; (8003084 <MX_SPI1_Init+0x68>)
 800304c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003050:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003052:	4b0c      	ldr	r3, [pc, #48]	; (8003084 <MX_SPI1_Init+0x68>)
 8003054:	2228      	movs	r2, #40	; 0x28
 8003056:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003058:	4b0a      	ldr	r3, [pc, #40]	; (8003084 <MX_SPI1_Init+0x68>)
 800305a:	2200      	movs	r2, #0
 800305c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800305e:	4b09      	ldr	r3, [pc, #36]	; (8003084 <MX_SPI1_Init+0x68>)
 8003060:	2200      	movs	r2, #0
 8003062:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003064:	4b07      	ldr	r3, [pc, #28]	; (8003084 <MX_SPI1_Init+0x68>)
 8003066:	2200      	movs	r2, #0
 8003068:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800306a:	4b06      	ldr	r3, [pc, #24]	; (8003084 <MX_SPI1_Init+0x68>)
 800306c:	220a      	movs	r2, #10
 800306e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003070:	4804      	ldr	r0, [pc, #16]	; (8003084 <MX_SPI1_Init+0x68>)
 8003072:	f004 ff41 	bl	8007ef8 <HAL_SPI_Init>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d001      	beq.n	8003080 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 800307c:	f7ff fc20 	bl	80028c0 <Error_Handler>
  }

}
 8003080:	bf00      	nop
 8003082:	bd80      	pop	{r7, pc}
 8003084:	200002fc 	.word	0x200002fc
 8003088:	40013000 	.word	0x40013000

0800308c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b08a      	sub	sp, #40	; 0x28
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003094:	f107 0314 	add.w	r3, r7, #20
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]
 800309c:	605a      	str	r2, [r3, #4]
 800309e:	609a      	str	r2, [r3, #8]
 80030a0:	60da      	str	r2, [r3, #12]
 80030a2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a19      	ldr	r2, [pc, #100]	; (8003110 <HAL_SPI_MspInit+0x84>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d12b      	bne.n	8003106 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80030ae:	2300      	movs	r3, #0
 80030b0:	613b      	str	r3, [r7, #16]
 80030b2:	4b18      	ldr	r3, [pc, #96]	; (8003114 <HAL_SPI_MspInit+0x88>)
 80030b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b6:	4a17      	ldr	r2, [pc, #92]	; (8003114 <HAL_SPI_MspInit+0x88>)
 80030b8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80030bc:	6453      	str	r3, [r2, #68]	; 0x44
 80030be:	4b15      	ldr	r3, [pc, #84]	; (8003114 <HAL_SPI_MspInit+0x88>)
 80030c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030c6:	613b      	str	r3, [r7, #16]
 80030c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ca:	2300      	movs	r3, #0
 80030cc:	60fb      	str	r3, [r7, #12]
 80030ce:	4b11      	ldr	r3, [pc, #68]	; (8003114 <HAL_SPI_MspInit+0x88>)
 80030d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030d2:	4a10      	ldr	r2, [pc, #64]	; (8003114 <HAL_SPI_MspInit+0x88>)
 80030d4:	f043 0301 	orr.w	r3, r3, #1
 80030d8:	6313      	str	r3, [r2, #48]	; 0x30
 80030da:	4b0e      	ldr	r3, [pc, #56]	; (8003114 <HAL_SPI_MspInit+0x88>)
 80030dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030de:	f003 0301 	and.w	r3, r3, #1
 80030e2:	60fb      	str	r3, [r7, #12]
 80030e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = AD_SPI1_CLK_Pin|AD_SPI1_MISO_Pin;
 80030e6:	2360      	movs	r3, #96	; 0x60
 80030e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ea:	2302      	movs	r3, #2
 80030ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ee:	2300      	movs	r3, #0
 80030f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030f2:	2303      	movs	r3, #3
 80030f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80030f6:	2305      	movs	r3, #5
 80030f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030fa:	f107 0314 	add.w	r3, r7, #20
 80030fe:	4619      	mov	r1, r3
 8003100:	4805      	ldr	r0, [pc, #20]	; (8003118 <HAL_SPI_MspInit+0x8c>)
 8003102:	f002 fc13 	bl	800592c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003106:	bf00      	nop
 8003108:	3728      	adds	r7, #40	; 0x28
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	40013000 	.word	0x40013000
 8003114:	40023800 	.word	0x40023800
 8003118:	40020000 	.word	0x40020000

0800311c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003122:	2300      	movs	r3, #0
 8003124:	607b      	str	r3, [r7, #4]
 8003126:	4b10      	ldr	r3, [pc, #64]	; (8003168 <HAL_MspInit+0x4c>)
 8003128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800312a:	4a0f      	ldr	r2, [pc, #60]	; (8003168 <HAL_MspInit+0x4c>)
 800312c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003130:	6453      	str	r3, [r2, #68]	; 0x44
 8003132:	4b0d      	ldr	r3, [pc, #52]	; (8003168 <HAL_MspInit+0x4c>)
 8003134:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003136:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800313a:	607b      	str	r3, [r7, #4]
 800313c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800313e:	2300      	movs	r3, #0
 8003140:	603b      	str	r3, [r7, #0]
 8003142:	4b09      	ldr	r3, [pc, #36]	; (8003168 <HAL_MspInit+0x4c>)
 8003144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003146:	4a08      	ldr	r2, [pc, #32]	; (8003168 <HAL_MspInit+0x4c>)
 8003148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800314c:	6413      	str	r3, [r2, #64]	; 0x40
 800314e:	4b06      	ldr	r3, [pc, #24]	; (8003168 <HAL_MspInit+0x4c>)
 8003150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003156:	603b      	str	r3, [r7, #0]
 8003158:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800315a:	bf00      	nop
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	40023800 	.word	0x40023800

0800316c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003170:	bf00      	nop
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr

0800317a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800317a:	b480      	push	{r7}
 800317c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800317e:	e7fe      	b.n	800317e <HardFault_Handler+0x4>

08003180 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003184:	e7fe      	b.n	8003184 <MemManage_Handler+0x4>

08003186 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003186:	b480      	push	{r7}
 8003188:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800318a:	e7fe      	b.n	800318a <BusFault_Handler+0x4>

0800318c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003190:	e7fe      	b.n	8003190 <UsageFault_Handler+0x4>

08003192 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003192:	b480      	push	{r7}
 8003194:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003196:	bf00      	nop
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031a4:	bf00      	nop
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr

080031ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031ae:	b480      	push	{r7}
 80031b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031b2:	bf00      	nop
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031c0:	f000 fcca 	bl	8003b58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031c4:	bf00      	nop
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80031cc:	4802      	ldr	r0, [pc, #8]	; (80031d8 <DMA1_Stream1_IRQHandler+0x10>)
 80031ce:	f002 f943 	bl	8005458 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80031d2:	bf00      	nop
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	20000720 	.word	0x20000720

080031dc <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80031e0:	4802      	ldr	r0, [pc, #8]	; (80031ec <CAN1_RX0_IRQHandler+0x10>)
 80031e2:	f001 fb1f 	bl	8004824 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80031e6:	bf00      	nop
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	20000354 	.word	0x20000354

080031f0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80031f4:	2080      	movs	r0, #128	; 0x80
 80031f6:	f002 ff1d 	bl	8006034 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80031fa:	bf00      	nop
 80031fc:	bd80      	pop	{r7, pc}
	...

08003200 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003204:	4b08      	ldr	r3, [pc, #32]	; (8003228 <SystemInit+0x28>)
 8003206:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800320a:	4a07      	ldr	r2, [pc, #28]	; (8003228 <SystemInit+0x28>)
 800320c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003210:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003214:	4b04      	ldr	r3, [pc, #16]	; (8003228 <SystemInit+0x28>)
 8003216:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800321a:	609a      	str	r2, [r3, #8]
#endif
}
 800321c:	bf00      	nop
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	e000ed00 	.word	0xe000ed00

0800322c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b096      	sub	sp, #88	; 0x58
 8003230:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003232:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003236:	2200      	movs	r2, #0
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	605a      	str	r2, [r3, #4]
 800323c:	609a      	str	r2, [r3, #8]
 800323e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003240:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003244:	2200      	movs	r2, #0
 8003246:	601a      	str	r2, [r3, #0]
 8003248:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800324a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800324e:	2200      	movs	r2, #0
 8003250:	601a      	str	r2, [r3, #0]
 8003252:	605a      	str	r2, [r3, #4]
 8003254:	609a      	str	r2, [r3, #8]
 8003256:	60da      	str	r2, [r3, #12]
 8003258:	611a      	str	r2, [r3, #16]
 800325a:	615a      	str	r2, [r3, #20]
 800325c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800325e:	1d3b      	adds	r3, r7, #4
 8003260:	2220      	movs	r2, #32
 8003262:	2100      	movs	r1, #0
 8003264:	4618      	mov	r0, r3
 8003266:	f008 fc3f 	bl	800bae8 <memset>

  htim1.Instance = TIM1;
 800326a:	4b3e      	ldr	r3, [pc, #248]	; (8003364 <MX_TIM1_Init+0x138>)
 800326c:	4a3e      	ldr	r2, [pc, #248]	; (8003368 <MX_TIM1_Init+0x13c>)
 800326e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 180-1;
 8003270:	4b3c      	ldr	r3, [pc, #240]	; (8003364 <MX_TIM1_Init+0x138>)
 8003272:	22b3      	movs	r2, #179	; 0xb3
 8003274:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003276:	4b3b      	ldr	r3, [pc, #236]	; (8003364 <MX_TIM1_Init+0x138>)
 8003278:	2200      	movs	r2, #0
 800327a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 800327c:	4b39      	ldr	r3, [pc, #228]	; (8003364 <MX_TIM1_Init+0x138>)
 800327e:	2263      	movs	r2, #99	; 0x63
 8003280:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003282:	4b38      	ldr	r3, [pc, #224]	; (8003364 <MX_TIM1_Init+0x138>)
 8003284:	2200      	movs	r2, #0
 8003286:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003288:	4b36      	ldr	r3, [pc, #216]	; (8003364 <MX_TIM1_Init+0x138>)
 800328a:	2200      	movs	r2, #0
 800328c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800328e:	4b35      	ldr	r3, [pc, #212]	; (8003364 <MX_TIM1_Init+0x138>)
 8003290:	2200      	movs	r2, #0
 8003292:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003294:	4833      	ldr	r0, [pc, #204]	; (8003364 <MX_TIM1_Init+0x138>)
 8003296:	f005 fb2d 	bl	80088f4 <HAL_TIM_Base_Init>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d001      	beq.n	80032a4 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80032a0:	f7ff fb0e 	bl	80028c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032a8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80032aa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80032ae:	4619      	mov	r1, r3
 80032b0:	482c      	ldr	r0, [pc, #176]	; (8003364 <MX_TIM1_Init+0x138>)
 80032b2:	f006 faab 	bl	800980c <HAL_TIM_ConfigClockSource>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80032bc:	f7ff fb00 	bl	80028c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80032c0:	4828      	ldr	r0, [pc, #160]	; (8003364 <MX_TIM1_Init+0x138>)
 80032c2:	f005 fc6d 	bl	8008ba0 <HAL_TIM_PWM_Init>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d001      	beq.n	80032d0 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80032cc:	f7ff faf8 	bl	80028c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032d0:	2300      	movs	r3, #0
 80032d2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032d4:	2300      	movs	r3, #0
 80032d6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80032d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80032dc:	4619      	mov	r1, r3
 80032de:	4821      	ldr	r0, [pc, #132]	; (8003364 <MX_TIM1_Init+0x138>)
 80032e0:	f007 fb32 	bl	800a948 <HAL_TIMEx_MasterConfigSynchronization>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d001      	beq.n	80032ee <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80032ea:	f7ff fae9 	bl	80028c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80032ee:	2360      	movs	r3, #96	; 0x60
 80032f0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80032f2:	2300      	movs	r3, #0
 80032f4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032f6:	2300      	movs	r3, #0
 80032f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80032fa:	2300      	movs	r3, #0
 80032fc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032fe:	2300      	movs	r3, #0
 8003300:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003302:	2300      	movs	r3, #0
 8003304:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003306:	2300      	movs	r3, #0
 8003308:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800330a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800330e:	2204      	movs	r2, #4
 8003310:	4619      	mov	r1, r3
 8003312:	4814      	ldr	r0, [pc, #80]	; (8003364 <MX_TIM1_Init+0x138>)
 8003314:	f006 f89e 	bl	8009454 <HAL_TIM_PWM_ConfigChannel>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 800331e:	f7ff facf 	bl	80028c0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003322:	2300      	movs	r3, #0
 8003324:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003326:	2300      	movs	r3, #0
 8003328:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800332a:	2300      	movs	r3, #0
 800332c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800332e:	2300      	movs	r3, #0
 8003330:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003332:	2300      	movs	r3, #0
 8003334:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003336:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800333a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800333c:	2300      	movs	r3, #0
 800333e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003340:	1d3b      	adds	r3, r7, #4
 8003342:	4619      	mov	r1, r3
 8003344:	4807      	ldr	r0, [pc, #28]	; (8003364 <MX_TIM1_Init+0x138>)
 8003346:	f007 fbdd 	bl	800ab04 <HAL_TIMEx_ConfigBreakDeadTime>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d001      	beq.n	8003354 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8003350:	f7ff fab6 	bl	80028c0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8003354:	4803      	ldr	r0, [pc, #12]	; (8003364 <MX_TIM1_Init+0x138>)
 8003356:	f000 fa2b 	bl	80037b0 <HAL_TIM_MspPostInit>

}
 800335a:	bf00      	nop
 800335c:	3758      	adds	r7, #88	; 0x58
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	200006a0 	.word	0x200006a0
 8003368:	40010000 	.word	0x40010000

0800336c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b08a      	sub	sp, #40	; 0x28
 8003370:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003372:	f107 0318 	add.w	r3, r7, #24
 8003376:	2200      	movs	r2, #0
 8003378:	601a      	str	r2, [r3, #0]
 800337a:	605a      	str	r2, [r3, #4]
 800337c:	609a      	str	r2, [r3, #8]
 800337e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003380:	f107 0310 	add.w	r3, r7, #16
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800338a:	463b      	mov	r3, r7
 800338c:	2200      	movs	r2, #0
 800338e:	601a      	str	r2, [r3, #0]
 8003390:	605a      	str	r2, [r3, #4]
 8003392:	609a      	str	r2, [r3, #8]
 8003394:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 8003396:	4b31      	ldr	r3, [pc, #196]	; (800345c <MX_TIM2_Init+0xf0>)
 8003398:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800339c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 180-1;
 800339e:	4b2f      	ldr	r3, [pc, #188]	; (800345c <MX_TIM2_Init+0xf0>)
 80033a0:	22b3      	movs	r2, #179	; 0xb3
 80033a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033a4:	4b2d      	ldr	r3, [pc, #180]	; (800345c <MX_TIM2_Init+0xf0>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536-1;
 80033aa:	4b2c      	ldr	r3, [pc, #176]	; (800345c <MX_TIM2_Init+0xf0>)
 80033ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80033b0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033b2:	4b2a      	ldr	r3, [pc, #168]	; (800345c <MX_TIM2_Init+0xf0>)
 80033b4:	2200      	movs	r2, #0
 80033b6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033b8:	4b28      	ldr	r3, [pc, #160]	; (800345c <MX_TIM2_Init+0xf0>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80033be:	4827      	ldr	r0, [pc, #156]	; (800345c <MX_TIM2_Init+0xf0>)
 80033c0:	f005 fa98 	bl	80088f4 <HAL_TIM_Base_Init>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80033ca:	f7ff fa79 	bl	80028c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033d2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80033d4:	f107 0318 	add.w	r3, r7, #24
 80033d8:	4619      	mov	r1, r3
 80033da:	4820      	ldr	r0, [pc, #128]	; (800345c <MX_TIM2_Init+0xf0>)
 80033dc:	f006 fa16 	bl	800980c <HAL_TIM_ConfigClockSource>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80033e6:	f7ff fa6b 	bl	80028c0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80033ea:	481c      	ldr	r0, [pc, #112]	; (800345c <MX_TIM2_Init+0xf0>)
 80033ec:	f005 fda8 	bl	8008f40 <HAL_TIM_IC_Init>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d001      	beq.n	80033fa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80033f6:	f7ff fa63 	bl	80028c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033fa:	2300      	movs	r3, #0
 80033fc:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033fe:	2300      	movs	r3, #0
 8003400:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003402:	f107 0310 	add.w	r3, r7, #16
 8003406:	4619      	mov	r1, r3
 8003408:	4814      	ldr	r0, [pc, #80]	; (800345c <MX_TIM2_Init+0xf0>)
 800340a:	f007 fa9d 	bl	800a948 <HAL_TIMEx_MasterConfigSynchronization>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d001      	beq.n	8003418 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8003414:	f7ff fa54 	bl	80028c0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003418:	2300      	movs	r3, #0
 800341a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800341c:	2301      	movs	r3, #1
 800341e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003420:	2300      	movs	r3, #0
 8003422:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003424:	2300      	movs	r3, #0
 8003426:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003428:	463b      	mov	r3, r7
 800342a:	2208      	movs	r2, #8
 800342c:	4619      	mov	r1, r3
 800342e:	480b      	ldr	r0, [pc, #44]	; (800345c <MX_TIM2_Init+0xf0>)
 8003430:	f005 fe5c 	bl	80090ec <HAL_TIM_IC_ConfigChannel>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d001      	beq.n	800343e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800343a:	f7ff fa41 	bl	80028c0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800343e:	463b      	mov	r3, r7
 8003440:	220c      	movs	r2, #12
 8003442:	4619      	mov	r1, r3
 8003444:	4805      	ldr	r0, [pc, #20]	; (800345c <MX_TIM2_Init+0xf0>)
 8003446:	f005 fe51 	bl	80090ec <HAL_TIM_IC_ConfigChannel>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8003450:	f7ff fa36 	bl	80028c0 <Error_Handler>
  }

}
 8003454:	bf00      	nop
 8003456:	3728      	adds	r7, #40	; 0x28
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	200006e0 	.word	0x200006e0

08003460 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b08e      	sub	sp, #56	; 0x38
 8003464:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003466:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800346a:	2200      	movs	r2, #0
 800346c:	601a      	str	r2, [r3, #0]
 800346e:	605a      	str	r2, [r3, #4]
 8003470:	609a      	str	r2, [r3, #8]
 8003472:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003474:	f107 0320 	add.w	r3, r7, #32
 8003478:	2200      	movs	r2, #0
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800347e:	1d3b      	adds	r3, r7, #4
 8003480:	2200      	movs	r2, #0
 8003482:	601a      	str	r2, [r3, #0]
 8003484:	605a      	str	r2, [r3, #4]
 8003486:	609a      	str	r2, [r3, #8]
 8003488:	60da      	str	r2, [r3, #12]
 800348a:	611a      	str	r2, [r3, #16]
 800348c:	615a      	str	r2, [r3, #20]
 800348e:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8003490:	4b32      	ldr	r3, [pc, #200]	; (800355c <MX_TIM3_Init+0xfc>)
 8003492:	4a33      	ldr	r2, [pc, #204]	; (8003560 <MX_TIM3_Init+0x100>)
 8003494:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 8003496:	4b31      	ldr	r3, [pc, #196]	; (800355c <MX_TIM3_Init+0xfc>)
 8003498:	2259      	movs	r2, #89	; 0x59
 800349a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800349c:	4b2f      	ldr	r3, [pc, #188]	; (800355c <MX_TIM3_Init+0xfc>)
 800349e:	2200      	movs	r2, #0
 80034a0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 80034a2:	4b2e      	ldr	r3, [pc, #184]	; (800355c <MX_TIM3_Init+0xfc>)
 80034a4:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80034a8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034aa:	4b2c      	ldr	r3, [pc, #176]	; (800355c <MX_TIM3_Init+0xfc>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034b0:	4b2a      	ldr	r3, [pc, #168]	; (800355c <MX_TIM3_Init+0xfc>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80034b6:	4829      	ldr	r0, [pc, #164]	; (800355c <MX_TIM3_Init+0xfc>)
 80034b8:	f005 fa1c 	bl	80088f4 <HAL_TIM_Base_Init>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80034c2:	f7ff f9fd 	bl	80028c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034ca:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80034cc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80034d0:	4619      	mov	r1, r3
 80034d2:	4822      	ldr	r0, [pc, #136]	; (800355c <MX_TIM3_Init+0xfc>)
 80034d4:	f006 f99a 	bl	800980c <HAL_TIM_ConfigClockSource>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80034de:	f7ff f9ef 	bl	80028c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80034e2:	481e      	ldr	r0, [pc, #120]	; (800355c <MX_TIM3_Init+0xfc>)
 80034e4:	f005 fb5c 	bl	8008ba0 <HAL_TIM_PWM_Init>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80034ee:	f7ff f9e7 	bl	80028c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034f2:	2300      	movs	r3, #0
 80034f4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034f6:	2300      	movs	r3, #0
 80034f8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80034fa:	f107 0320 	add.w	r3, r7, #32
 80034fe:	4619      	mov	r1, r3
 8003500:	4816      	ldr	r0, [pc, #88]	; (800355c <MX_TIM3_Init+0xfc>)
 8003502:	f007 fa21 	bl	800a948 <HAL_TIMEx_MasterConfigSynchronization>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d001      	beq.n	8003510 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 800350c:	f7ff f9d8 	bl	80028c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003510:	2360      	movs	r3, #96	; 0x60
 8003512:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8003514:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8003518:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800351a:	2300      	movs	r3, #0
 800351c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800351e:	2300      	movs	r3, #0
 8003520:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003522:	1d3b      	adds	r3, r7, #4
 8003524:	2200      	movs	r2, #0
 8003526:	4619      	mov	r1, r3
 8003528:	480c      	ldr	r0, [pc, #48]	; (800355c <MX_TIM3_Init+0xfc>)
 800352a:	f005 ff93 	bl	8009454 <HAL_TIM_PWM_ConfigChannel>
 800352e:	4603      	mov	r3, r0
 8003530:	2b00      	cmp	r3, #0
 8003532:	d001      	beq.n	8003538 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003534:	f7ff f9c4 	bl	80028c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003538:	1d3b      	adds	r3, r7, #4
 800353a:	2204      	movs	r2, #4
 800353c:	4619      	mov	r1, r3
 800353e:	4807      	ldr	r0, [pc, #28]	; (800355c <MX_TIM3_Init+0xfc>)
 8003540:	f005 ff88 	bl	8009454 <HAL_TIM_PWM_ConfigChannel>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d001      	beq.n	800354e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800354a:	f7ff f9b9 	bl	80028c0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 800354e:	4803      	ldr	r0, [pc, #12]	; (800355c <MX_TIM3_Init+0xfc>)
 8003550:	f000 f92e 	bl	80037b0 <HAL_TIM_MspPostInit>

}
 8003554:	bf00      	nop
 8003556:	3738      	adds	r7, #56	; 0x38
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}
 800355c:	20000660 	.word	0x20000660
 8003560:	40000400 	.word	0x40000400

08003564 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b096      	sub	sp, #88	; 0x58
 8003568:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800356a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800356e:	2200      	movs	r2, #0
 8003570:	601a      	str	r2, [r3, #0]
 8003572:	605a      	str	r2, [r3, #4]
 8003574:	609a      	str	r2, [r3, #8]
 8003576:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003578:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800357c:	2200      	movs	r2, #0
 800357e:	601a      	str	r2, [r3, #0]
 8003580:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003582:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003586:	2200      	movs	r2, #0
 8003588:	601a      	str	r2, [r3, #0]
 800358a:	605a      	str	r2, [r3, #4]
 800358c:	609a      	str	r2, [r3, #8]
 800358e:	60da      	str	r2, [r3, #12]
 8003590:	611a      	str	r2, [r3, #16]
 8003592:	615a      	str	r2, [r3, #20]
 8003594:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003596:	1d3b      	adds	r3, r7, #4
 8003598:	2220      	movs	r2, #32
 800359a:	2100      	movs	r1, #0
 800359c:	4618      	mov	r0, r3
 800359e:	f008 faa3 	bl	800bae8 <memset>

  htim8.Instance = TIM8;
 80035a2:	4b3d      	ldr	r3, [pc, #244]	; (8003698 <MX_TIM8_Init+0x134>)
 80035a4:	4a3d      	ldr	r2, [pc, #244]	; (800369c <MX_TIM8_Init+0x138>)
 80035a6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 180-1;
 80035a8:	4b3b      	ldr	r3, [pc, #236]	; (8003698 <MX_TIM8_Init+0x134>)
 80035aa:	22b3      	movs	r2, #179	; 0xb3
 80035ac:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035ae:	4b3a      	ldr	r3, [pc, #232]	; (8003698 <MX_TIM8_Init+0x134>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100-1;
 80035b4:	4b38      	ldr	r3, [pc, #224]	; (8003698 <MX_TIM8_Init+0x134>)
 80035b6:	2263      	movs	r2, #99	; 0x63
 80035b8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035ba:	4b37      	ldr	r3, [pc, #220]	; (8003698 <MX_TIM8_Init+0x134>)
 80035bc:	2200      	movs	r2, #0
 80035be:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80035c0:	4b35      	ldr	r3, [pc, #212]	; (8003698 <MX_TIM8_Init+0x134>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035c6:	4b34      	ldr	r3, [pc, #208]	; (8003698 <MX_TIM8_Init+0x134>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80035cc:	4832      	ldr	r0, [pc, #200]	; (8003698 <MX_TIM8_Init+0x134>)
 80035ce:	f005 f991 	bl	80088f4 <HAL_TIM_Base_Init>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 80035d8:	f7ff f972 	bl	80028c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035e0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80035e2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80035e6:	4619      	mov	r1, r3
 80035e8:	482b      	ldr	r0, [pc, #172]	; (8003698 <MX_TIM8_Init+0x134>)
 80035ea:	f006 f90f 	bl	800980c <HAL_TIM_ConfigClockSource>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d001      	beq.n	80035f8 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 80035f4:	f7ff f964 	bl	80028c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80035f8:	4827      	ldr	r0, [pc, #156]	; (8003698 <MX_TIM8_Init+0x134>)
 80035fa:	f005 fad1 	bl	8008ba0 <HAL_TIM_PWM_Init>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d001      	beq.n	8003608 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8003604:	f7ff f95c 	bl	80028c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003608:	2300      	movs	r3, #0
 800360a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800360c:	2300      	movs	r3, #0
 800360e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003610:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003614:	4619      	mov	r1, r3
 8003616:	4820      	ldr	r0, [pc, #128]	; (8003698 <MX_TIM8_Init+0x134>)
 8003618:	f007 f996 	bl	800a948 <HAL_TIMEx_MasterConfigSynchronization>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8003622:	f7ff f94d 	bl	80028c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003626:	2360      	movs	r3, #96	; 0x60
 8003628:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800362a:	2300      	movs	r3, #0
 800362c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800362e:	2300      	movs	r3, #0
 8003630:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003632:	2300      	movs	r3, #0
 8003634:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003636:	2300      	movs	r3, #0
 8003638:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800363a:	2300      	movs	r3, #0
 800363c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800363e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003642:	220c      	movs	r2, #12
 8003644:	4619      	mov	r1, r3
 8003646:	4814      	ldr	r0, [pc, #80]	; (8003698 <MX_TIM8_Init+0x134>)
 8003648:	f005 ff04 	bl	8009454 <HAL_TIM_PWM_ConfigChannel>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 8003652:	f7ff f935 	bl	80028c0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003656:	2300      	movs	r3, #0
 8003658:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800365a:	2300      	movs	r3, #0
 800365c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800365e:	2300      	movs	r3, #0
 8003660:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003662:	2300      	movs	r3, #0
 8003664:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003666:	2300      	movs	r3, #0
 8003668:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800366a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800366e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003670:	2300      	movs	r3, #0
 8003672:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8003674:	1d3b      	adds	r3, r7, #4
 8003676:	4619      	mov	r1, r3
 8003678:	4807      	ldr	r0, [pc, #28]	; (8003698 <MX_TIM8_Init+0x134>)
 800367a:	f007 fa43 	bl	800ab04 <HAL_TIMEx_ConfigBreakDeadTime>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d001      	beq.n	8003688 <MX_TIM8_Init+0x124>
  {
    Error_Handler();
 8003684:	f7ff f91c 	bl	80028c0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8003688:	4803      	ldr	r0, [pc, #12]	; (8003698 <MX_TIM8_Init+0x134>)
 800368a:	f000 f891 	bl	80037b0 <HAL_TIM_MspPostInit>

}
 800368e:	bf00      	nop
 8003690:	3758      	adds	r7, #88	; 0x58
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	20000620 	.word	0x20000620
 800369c:	40010400 	.word	0x40010400

080036a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b08c      	sub	sp, #48	; 0x30
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036a8:	f107 031c 	add.w	r3, r7, #28
 80036ac:	2200      	movs	r2, #0
 80036ae:	601a      	str	r2, [r3, #0]
 80036b0:	605a      	str	r2, [r3, #4]
 80036b2:	609a      	str	r2, [r3, #8]
 80036b4:	60da      	str	r2, [r3, #12]
 80036b6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a37      	ldr	r2, [pc, #220]	; (800379c <HAL_TIM_Base_MspInit+0xfc>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d10e      	bne.n	80036e0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80036c2:	2300      	movs	r3, #0
 80036c4:	61bb      	str	r3, [r7, #24]
 80036c6:	4b36      	ldr	r3, [pc, #216]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 80036c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ca:	4a35      	ldr	r2, [pc, #212]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 80036cc:	f043 0301 	orr.w	r3, r3, #1
 80036d0:	6453      	str	r3, [r2, #68]	; 0x44
 80036d2:	4b33      	ldr	r3, [pc, #204]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 80036d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	61bb      	str	r3, [r7, #24]
 80036dc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80036de:	e059      	b.n	8003794 <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM2)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036e8:	d12d      	bne.n	8003746 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80036ea:	2300      	movs	r3, #0
 80036ec:	617b      	str	r3, [r7, #20]
 80036ee:	4b2c      	ldr	r3, [pc, #176]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 80036f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f2:	4a2b      	ldr	r2, [pc, #172]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 80036f4:	f043 0301 	orr.w	r3, r3, #1
 80036f8:	6413      	str	r3, [r2, #64]	; 0x40
 80036fa:	4b29      	ldr	r3, [pc, #164]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 80036fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	617b      	str	r3, [r7, #20]
 8003704:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003706:	2300      	movs	r3, #0
 8003708:	613b      	str	r3, [r7, #16]
 800370a:	4b25      	ldr	r3, [pc, #148]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 800370c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370e:	4a24      	ldr	r2, [pc, #144]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 8003710:	f043 0302 	orr.w	r3, r3, #2
 8003714:	6313      	str	r3, [r2, #48]	; 0x30
 8003716:	4b22      	ldr	r3, [pc, #136]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 8003718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	613b      	str	r3, [r7, #16]
 8003720:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ClimbSpeed_TIM2_CH3_Pin|ClimbSpeed_TIM2_CH4_Pin;
 8003722:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003726:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003728:	2302      	movs	r3, #2
 800372a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800372c:	2300      	movs	r3, #0
 800372e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003730:	2300      	movs	r3, #0
 8003732:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003734:	2301      	movs	r3, #1
 8003736:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003738:	f107 031c 	add.w	r3, r7, #28
 800373c:	4619      	mov	r1, r3
 800373e:	4819      	ldr	r0, [pc, #100]	; (80037a4 <HAL_TIM_Base_MspInit+0x104>)
 8003740:	f002 f8f4 	bl	800592c <HAL_GPIO_Init>
}
 8003744:	e026      	b.n	8003794 <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM3)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a17      	ldr	r2, [pc, #92]	; (80037a8 <HAL_TIM_Base_MspInit+0x108>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d10e      	bne.n	800376e <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003750:	2300      	movs	r3, #0
 8003752:	60fb      	str	r3, [r7, #12]
 8003754:	4b12      	ldr	r3, [pc, #72]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 8003756:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003758:	4a11      	ldr	r2, [pc, #68]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 800375a:	f043 0302 	orr.w	r3, r3, #2
 800375e:	6413      	str	r3, [r2, #64]	; 0x40
 8003760:	4b0f      	ldr	r3, [pc, #60]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 8003762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	60fb      	str	r3, [r7, #12]
 800376a:	68fb      	ldr	r3, [r7, #12]
}
 800376c:	e012      	b.n	8003794 <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM8)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4a0e      	ldr	r2, [pc, #56]	; (80037ac <HAL_TIM_Base_MspInit+0x10c>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d10d      	bne.n	8003794 <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003778:	2300      	movs	r3, #0
 800377a:	60bb      	str	r3, [r7, #8]
 800377c:	4b08      	ldr	r3, [pc, #32]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 800377e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003780:	4a07      	ldr	r2, [pc, #28]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 8003782:	f043 0302 	orr.w	r3, r3, #2
 8003786:	6453      	str	r3, [r2, #68]	; 0x44
 8003788:	4b05      	ldr	r3, [pc, #20]	; (80037a0 <HAL_TIM_Base_MspInit+0x100>)
 800378a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	60bb      	str	r3, [r7, #8]
 8003792:	68bb      	ldr	r3, [r7, #8]
}
 8003794:	bf00      	nop
 8003796:	3730      	adds	r7, #48	; 0x30
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	40010000 	.word	0x40010000
 80037a0:	40023800 	.word	0x40023800
 80037a4:	40020400 	.word	0x40020400
 80037a8:	40000400 	.word	0x40000400
 80037ac:	40010400 	.word	0x40010400

080037b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b08a      	sub	sp, #40	; 0x28
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037b8:	f107 0314 	add.w	r3, r7, #20
 80037bc:	2200      	movs	r2, #0
 80037be:	601a      	str	r2, [r3, #0]
 80037c0:	605a      	str	r2, [r3, #4]
 80037c2:	609a      	str	r2, [r3, #8]
 80037c4:	60da      	str	r2, [r3, #12]
 80037c6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a37      	ldr	r2, [pc, #220]	; (80038ac <HAL_TIM_MspPostInit+0xfc>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d11f      	bne.n	8003812 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037d2:	2300      	movs	r3, #0
 80037d4:	613b      	str	r3, [r7, #16]
 80037d6:	4b36      	ldr	r3, [pc, #216]	; (80038b0 <HAL_TIM_MspPostInit+0x100>)
 80037d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037da:	4a35      	ldr	r2, [pc, #212]	; (80038b0 <HAL_TIM_MspPostInit+0x100>)
 80037dc:	f043 0301 	orr.w	r3, r3, #1
 80037e0:	6313      	str	r3, [r2, #48]	; 0x30
 80037e2:	4b33      	ldr	r3, [pc, #204]	; (80038b0 <HAL_TIM_MspPostInit+0x100>)
 80037e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e6:	f003 0301 	and.w	r3, r3, #1
 80037ea:	613b      	str	r3, [r7, #16]
 80037ec:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Climb_TIM1_CH2_Pin;
 80037ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80037f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037f4:	2302      	movs	r3, #2
 80037f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037f8:	2300      	movs	r3, #0
 80037fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037fc:	2300      	movs	r3, #0
 80037fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003800:	2301      	movs	r3, #1
 8003802:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Climb_TIM1_CH2_GPIO_Port, &GPIO_InitStruct);
 8003804:	f107 0314 	add.w	r3, r7, #20
 8003808:	4619      	mov	r1, r3
 800380a:	482a      	ldr	r0, [pc, #168]	; (80038b4 <HAL_TIM_MspPostInit+0x104>)
 800380c:	f002 f88e 	bl	800592c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003810:	e047      	b.n	80038a2 <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM3)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a28      	ldr	r2, [pc, #160]	; (80038b8 <HAL_TIM_MspPostInit+0x108>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d11e      	bne.n	800385a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800381c:	2300      	movs	r3, #0
 800381e:	60fb      	str	r3, [r7, #12]
 8003820:	4b23      	ldr	r3, [pc, #140]	; (80038b0 <HAL_TIM_MspPostInit+0x100>)
 8003822:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003824:	4a22      	ldr	r2, [pc, #136]	; (80038b0 <HAL_TIM_MspPostInit+0x100>)
 8003826:	f043 0304 	orr.w	r3, r3, #4
 800382a:	6313      	str	r3, [r2, #48]	; 0x30
 800382c:	4b20      	ldr	r3, [pc, #128]	; (80038b0 <HAL_TIM_MspPostInit+0x100>)
 800382e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003830:	f003 0304 	and.w	r3, r3, #4
 8003834:	60fb      	str	r3, [r7, #12]
 8003836:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Wheel_TIM3_CH1_Pin|Wheel_TIM3_CH2_Pin;
 8003838:	23c0      	movs	r3, #192	; 0xc0
 800383a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800383c:	2302      	movs	r3, #2
 800383e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003840:	2300      	movs	r3, #0
 8003842:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003844:	2300      	movs	r3, #0
 8003846:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003848:	2302      	movs	r3, #2
 800384a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800384c:	f107 0314 	add.w	r3, r7, #20
 8003850:	4619      	mov	r1, r3
 8003852:	481a      	ldr	r0, [pc, #104]	; (80038bc <HAL_TIM_MspPostInit+0x10c>)
 8003854:	f002 f86a 	bl	800592c <HAL_GPIO_Init>
}
 8003858:	e023      	b.n	80038a2 <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM8)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a18      	ldr	r2, [pc, #96]	; (80038c0 <HAL_TIM_MspPostInit+0x110>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d11e      	bne.n	80038a2 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003864:	2300      	movs	r3, #0
 8003866:	60bb      	str	r3, [r7, #8]
 8003868:	4b11      	ldr	r3, [pc, #68]	; (80038b0 <HAL_TIM_MspPostInit+0x100>)
 800386a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800386c:	4a10      	ldr	r2, [pc, #64]	; (80038b0 <HAL_TIM_MspPostInit+0x100>)
 800386e:	f043 0304 	orr.w	r3, r3, #4
 8003872:	6313      	str	r3, [r2, #48]	; 0x30
 8003874:	4b0e      	ldr	r3, [pc, #56]	; (80038b0 <HAL_TIM_MspPostInit+0x100>)
 8003876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003878:	f003 0304 	and.w	r3, r3, #4
 800387c:	60bb      	str	r3, [r7, #8]
 800387e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Climb_TIM8_CH4_Pin;
 8003880:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003884:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003886:	2302      	movs	r3, #2
 8003888:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800388a:	2300      	movs	r3, #0
 800388c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800388e:	2300      	movs	r3, #0
 8003890:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003892:	2303      	movs	r3, #3
 8003894:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Climb_TIM8_CH4_GPIO_Port, &GPIO_InitStruct);
 8003896:	f107 0314 	add.w	r3, r7, #20
 800389a:	4619      	mov	r1, r3
 800389c:	4807      	ldr	r0, [pc, #28]	; (80038bc <HAL_TIM_MspPostInit+0x10c>)
 800389e:	f002 f845 	bl	800592c <HAL_GPIO_Init>
}
 80038a2:	bf00      	nop
 80038a4:	3728      	adds	r7, #40	; 0x28
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	40010000 	.word	0x40010000
 80038b0:	40023800 	.word	0x40023800
 80038b4:	40020000 	.word	0x40020000
 80038b8:	40000400 	.word	0x40000400
 80038bc:	40020800 	.word	0x40020800
 80038c0:	40010400 	.word	0x40010400

080038c4 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80038c8:	4b11      	ldr	r3, [pc, #68]	; (8003910 <MX_USART3_UART_Init+0x4c>)
 80038ca:	4a12      	ldr	r2, [pc, #72]	; (8003914 <MX_USART3_UART_Init+0x50>)
 80038cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80038ce:	4b10      	ldr	r3, [pc, #64]	; (8003910 <MX_USART3_UART_Init+0x4c>)
 80038d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80038d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80038d6:	4b0e      	ldr	r3, [pc, #56]	; (8003910 <MX_USART3_UART_Init+0x4c>)
 80038d8:	2200      	movs	r2, #0
 80038da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80038dc:	4b0c      	ldr	r3, [pc, #48]	; (8003910 <MX_USART3_UART_Init+0x4c>)
 80038de:	2200      	movs	r2, #0
 80038e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80038e2:	4b0b      	ldr	r3, [pc, #44]	; (8003910 <MX_USART3_UART_Init+0x4c>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80038e8:	4b09      	ldr	r3, [pc, #36]	; (8003910 <MX_USART3_UART_Init+0x4c>)
 80038ea:	220c      	movs	r2, #12
 80038ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038ee:	4b08      	ldr	r3, [pc, #32]	; (8003910 <MX_USART3_UART_Init+0x4c>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80038f4:	4b06      	ldr	r3, [pc, #24]	; (8003910 <MX_USART3_UART_Init+0x4c>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80038fa:	4805      	ldr	r0, [pc, #20]	; (8003910 <MX_USART3_UART_Init+0x4c>)
 80038fc:	f007 f9ce 	bl	800ac9c <HAL_UART_Init>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d001      	beq.n	800390a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003906:	f7fe ffdb 	bl	80028c0 <Error_Handler>
  }

}
 800390a:	bf00      	nop
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	20000780 	.word	0x20000780
 8003914:	40004800 	.word	0x40004800

08003918 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b08a      	sub	sp, #40	; 0x28
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003920:	f107 0314 	add.w	r3, r7, #20
 8003924:	2200      	movs	r2, #0
 8003926:	601a      	str	r2, [r3, #0]
 8003928:	605a      	str	r2, [r3, #4]
 800392a:	609a      	str	r2, [r3, #8]
 800392c:	60da      	str	r2, [r3, #12]
 800392e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a30      	ldr	r2, [pc, #192]	; (80039f8 <HAL_UART_MspInit+0xe0>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d15a      	bne.n	80039f0 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800393a:	2300      	movs	r3, #0
 800393c:	613b      	str	r3, [r7, #16]
 800393e:	4b2f      	ldr	r3, [pc, #188]	; (80039fc <HAL_UART_MspInit+0xe4>)
 8003940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003942:	4a2e      	ldr	r2, [pc, #184]	; (80039fc <HAL_UART_MspInit+0xe4>)
 8003944:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003948:	6413      	str	r3, [r2, #64]	; 0x40
 800394a:	4b2c      	ldr	r3, [pc, #176]	; (80039fc <HAL_UART_MspInit+0xe4>)
 800394c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003952:	613b      	str	r3, [r7, #16]
 8003954:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003956:	2300      	movs	r3, #0
 8003958:	60fb      	str	r3, [r7, #12]
 800395a:	4b28      	ldr	r3, [pc, #160]	; (80039fc <HAL_UART_MspInit+0xe4>)
 800395c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800395e:	4a27      	ldr	r2, [pc, #156]	; (80039fc <HAL_UART_MspInit+0xe4>)
 8003960:	f043 0308 	orr.w	r3, r3, #8
 8003964:	6313      	str	r3, [r2, #48]	; 0x30
 8003966:	4b25      	ldr	r3, [pc, #148]	; (80039fc <HAL_UART_MspInit+0xe4>)
 8003968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800396a:	f003 0308 	and.w	r3, r3, #8
 800396e:	60fb      	str	r3, [r7, #12]
 8003970:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = HubM_UART3_TX_Pin|HubM_UART3_RX_Pin;
 8003972:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003976:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003978:	2302      	movs	r3, #2
 800397a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800397c:	2300      	movs	r3, #0
 800397e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003980:	2303      	movs	r3, #3
 8003982:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003984:	2307      	movs	r3, #7
 8003986:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003988:	f107 0314 	add.w	r3, r7, #20
 800398c:	4619      	mov	r1, r3
 800398e:	481c      	ldr	r0, [pc, #112]	; (8003a00 <HAL_UART_MspInit+0xe8>)
 8003990:	f001 ffcc 	bl	800592c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003994:	4b1b      	ldr	r3, [pc, #108]	; (8003a04 <HAL_UART_MspInit+0xec>)
 8003996:	4a1c      	ldr	r2, [pc, #112]	; (8003a08 <HAL_UART_MspInit+0xf0>)
 8003998:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800399a:	4b1a      	ldr	r3, [pc, #104]	; (8003a04 <HAL_UART_MspInit+0xec>)
 800399c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80039a0:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039a2:	4b18      	ldr	r3, [pc, #96]	; (8003a04 <HAL_UART_MspInit+0xec>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039a8:	4b16      	ldr	r3, [pc, #88]	; (8003a04 <HAL_UART_MspInit+0xec>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80039ae:	4b15      	ldr	r3, [pc, #84]	; (8003a04 <HAL_UART_MspInit+0xec>)
 80039b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039b4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80039b6:	4b13      	ldr	r3, [pc, #76]	; (8003a04 <HAL_UART_MspInit+0xec>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039bc:	4b11      	ldr	r3, [pc, #68]	; (8003a04 <HAL_UART_MspInit+0xec>)
 80039be:	2200      	movs	r2, #0
 80039c0:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80039c2:	4b10      	ldr	r3, [pc, #64]	; (8003a04 <HAL_UART_MspInit+0xec>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80039c8:	4b0e      	ldr	r3, [pc, #56]	; (8003a04 <HAL_UART_MspInit+0xec>)
 80039ca:	2200      	movs	r2, #0
 80039cc:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039ce:	4b0d      	ldr	r3, [pc, #52]	; (8003a04 <HAL_UART_MspInit+0xec>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80039d4:	480b      	ldr	r0, [pc, #44]	; (8003a04 <HAL_UART_MspInit+0xec>)
 80039d6:	f001 fabd 	bl	8004f54 <HAL_DMA_Init>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d001      	beq.n	80039e4 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80039e0:	f7fe ff6e 	bl	80028c0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a07      	ldr	r2, [pc, #28]	; (8003a04 <HAL_UART_MspInit+0xec>)
 80039e8:	635a      	str	r2, [r3, #52]	; 0x34
 80039ea:	4a06      	ldr	r2, [pc, #24]	; (8003a04 <HAL_UART_MspInit+0xec>)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80039f0:	bf00      	nop
 80039f2:	3728      	adds	r7, #40	; 0x28
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	40004800 	.word	0x40004800
 80039fc:	40023800 	.word	0x40023800
 8003a00:	40020c00 	.word	0x40020c00
 8003a04:	20000720 	.word	0x20000720
 8003a08:	40026028 	.word	0x40026028

08003a0c <wheelSpeedControl_Init>:

  joy_pos_buffer_cnt++;
}

void wheelSpeedControl_Init(WheelSpeed* wheel, float max_lin_speed, float max_ang_speed)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b085      	sub	sp, #20
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	ed87 0a02 	vstr	s0, [r7, #8]
 8003a18:	edc7 0a01 	vstr	s1, [r7, #4]
  wheel->stable_cnt = 0;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	611a      	str	r2, [r3, #16]
  wheel->cur_r = 0.0f;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f04f 0200 	mov.w	r2, #0
 8003a28:	605a      	str	r2, [r3, #4]
  wheel->cur_l = 0.0f;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f04f 0200 	mov.w	r2, #0
 8003a30:	601a      	str	r2, [r3, #0]
  wheel->pre_l= 0.0f;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f04f 0200 	mov.w	r2, #0
 8003a38:	609a      	str	r2, [r3, #8]
  wheel->pre_r = 0.0f;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f04f 0200 	mov.w	r2, #0
 8003a40:	60da      	str	r2, [r3, #12]
  wheel->max_angular_speed = max_ang_speed;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	619a      	str	r2, [r3, #24]
  wheel->max_linear_speed = max_lin_speed;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	68ba      	ldr	r2, [r7, #8]
 8003a4c:	615a      	str	r2, [r3, #20]
  wheel->start_from_stationary = false;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	2200      	movs	r2, #0
 8003a52:	771a      	strb	r2, [r3, #28]
}
 8003a54:	bf00      	nop
 8003a56:	3714      	adds	r7, #20
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 


  ldr   sp, =_estack       /* set stack pointer */
 8003a60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a98 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003a64:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003a66:	e003      	b.n	8003a70 <LoopCopyDataInit>

08003a68 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003a68:	4b0c      	ldr	r3, [pc, #48]	; (8003a9c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003a6a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003a6c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003a6e:	3104      	adds	r1, #4

08003a70 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003a70:	480b      	ldr	r0, [pc, #44]	; (8003aa0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003a72:	4b0c      	ldr	r3, [pc, #48]	; (8003aa4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003a74:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003a76:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003a78:	d3f6      	bcc.n	8003a68 <CopyDataInit>
  ldr  r2, =_sbss
 8003a7a:	4a0b      	ldr	r2, [pc, #44]	; (8003aa8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003a7c:	e002      	b.n	8003a84 <LoopFillZerobss>

08003a7e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003a7e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003a80:	f842 3b04 	str.w	r3, [r2], #4

08003a84 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003a84:	4b09      	ldr	r3, [pc, #36]	; (8003aac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003a86:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003a88:	d3f9      	bcc.n	8003a7e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003a8a:	f7ff fbb9 	bl	8003200 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a8e:	f008 f807 	bl	800baa0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a92:	f7fe fa07 	bl	8001ea4 <main>
  bx  lr    
 8003a96:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003a98:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003a9c:	0800c520 	.word	0x0800c520
  ldr  r0, =_sdata
 8003aa0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003aa4:	20000264 	.word	0x20000264
  ldr  r2, =_sbss
 8003aa8:	20000268 	.word	0x20000268
  ldr  r3, = _ebss
 8003aac:	200007c4 	.word	0x200007c4

08003ab0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ab0:	e7fe      	b.n	8003ab0 <ADC_IRQHandler>
	...

08003ab4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ab8:	4b0e      	ldr	r3, [pc, #56]	; (8003af4 <HAL_Init+0x40>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a0d      	ldr	r2, [pc, #52]	; (8003af4 <HAL_Init+0x40>)
 8003abe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ac2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ac4:	4b0b      	ldr	r3, [pc, #44]	; (8003af4 <HAL_Init+0x40>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a0a      	ldr	r2, [pc, #40]	; (8003af4 <HAL_Init+0x40>)
 8003aca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ace:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ad0:	4b08      	ldr	r3, [pc, #32]	; (8003af4 <HAL_Init+0x40>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a07      	ldr	r2, [pc, #28]	; (8003af4 <HAL_Init+0x40>)
 8003ad6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ada:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003adc:	2003      	movs	r0, #3
 8003ade:	f001 f9a1 	bl	8004e24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ae2:	2000      	movs	r0, #0
 8003ae4:	f000 f808 	bl	8003af8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ae8:	f7ff fb18 	bl	800311c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003aec:	2300      	movs	r3, #0
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	40023c00 	.word	0x40023c00

08003af8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b00:	4b12      	ldr	r3, [pc, #72]	; (8003b4c <HAL_InitTick+0x54>)
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	4b12      	ldr	r3, [pc, #72]	; (8003b50 <HAL_InitTick+0x58>)
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	4619      	mov	r1, r3
 8003b0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b16:	4618      	mov	r0, r3
 8003b18:	f001 f9e8 	bl	8004eec <HAL_SYSTICK_Config>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d001      	beq.n	8003b26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e00e      	b.n	8003b44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2b0f      	cmp	r3, #15
 8003b2a:	d80a      	bhi.n	8003b42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	6879      	ldr	r1, [r7, #4]
 8003b30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b34:	f001 f996 	bl	8004e64 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b38:	4a06      	ldr	r2, [pc, #24]	; (8003b54 <HAL_InitTick+0x5c>)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	e000      	b.n	8003b44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3708      	adds	r7, #8
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	200001f0 	.word	0x200001f0
 8003b50:	200001f8 	.word	0x200001f8
 8003b54:	200001f4 	.word	0x200001f4

08003b58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b5c:	4b06      	ldr	r3, [pc, #24]	; (8003b78 <HAL_IncTick+0x20>)
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	461a      	mov	r2, r3
 8003b62:	4b06      	ldr	r3, [pc, #24]	; (8003b7c <HAL_IncTick+0x24>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4413      	add	r3, r2
 8003b68:	4a04      	ldr	r2, [pc, #16]	; (8003b7c <HAL_IncTick+0x24>)
 8003b6a:	6013      	str	r3, [r2, #0]
}
 8003b6c:	bf00      	nop
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr
 8003b76:	bf00      	nop
 8003b78:	200001f8 	.word	0x200001f8
 8003b7c:	200007c0 	.word	0x200007c0

08003b80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b80:	b480      	push	{r7}
 8003b82:	af00      	add	r7, sp, #0
  return uwTick;
 8003b84:	4b03      	ldr	r3, [pc, #12]	; (8003b94 <HAL_GetTick+0x14>)
 8003b86:	681b      	ldr	r3, [r3, #0]
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	200007c0 	.word	0x200007c0

08003b98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ba0:	f7ff ffee 	bl	8003b80 <HAL_GetTick>
 8003ba4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003bb0:	d005      	beq.n	8003bbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003bb2:	4b0a      	ldr	r3, [pc, #40]	; (8003bdc <HAL_Delay+0x44>)
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	461a      	mov	r2, r3
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	4413      	add	r3, r2
 8003bbc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003bbe:	bf00      	nop
 8003bc0:	f7ff ffde 	bl	8003b80 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	68fa      	ldr	r2, [r7, #12]
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d8f7      	bhi.n	8003bc0 <HAL_Delay+0x28>
  {
  }
}
 8003bd0:	bf00      	nop
 8003bd2:	bf00      	nop
 8003bd4:	3710      	adds	r7, #16
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	200001f8 	.word	0x200001f8

08003be0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d101      	bne.n	8003bf2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e20e      	b.n	8004010 <HAL_CAN_Init+0x430>
  }

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4aa0      	ldr	r2, [pc, #640]	; (8003e78 <HAL_CAN_Init+0x298>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d009      	beq.n	8003c10 <HAL_CAN_Init+0x30>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a9e      	ldr	r2, [pc, #632]	; (8003e7c <HAL_CAN_Init+0x29c>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d004      	beq.n	8003c10 <HAL_CAN_Init+0x30>
 8003c06:	f240 111d 	movw	r1, #285	; 0x11d
 8003c0a:	489d      	ldr	r0, [pc, #628]	; (8003e80 <HAL_CAN_Init+0x2a0>)
 8003c0c:	f7fe fe5f 	bl	80028ce <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TimeTriggeredMode));
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	7e1b      	ldrb	r3, [r3, #24]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d008      	beq.n	8003c2a <HAL_CAN_Init+0x4a>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	7e1b      	ldrb	r3, [r3, #24]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d004      	beq.n	8003c2a <HAL_CAN_Init+0x4a>
 8003c20:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8003c24:	4896      	ldr	r0, [pc, #600]	; (8003e80 <HAL_CAN_Init+0x2a0>)
 8003c26:	f7fe fe52 	bl	80028ce <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoBusOff));
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	7e5b      	ldrb	r3, [r3, #25]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d008      	beq.n	8003c44 <HAL_CAN_Init+0x64>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	7e5b      	ldrb	r3, [r3, #25]
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d004      	beq.n	8003c44 <HAL_CAN_Init+0x64>
 8003c3a:	f240 111f 	movw	r1, #287	; 0x11f
 8003c3e:	4890      	ldr	r0, [pc, #576]	; (8003e80 <HAL_CAN_Init+0x2a0>)
 8003c40:	f7fe fe45 	bl	80028ce <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoWakeUp));
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	7e9b      	ldrb	r3, [r3, #26]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d008      	beq.n	8003c5e <HAL_CAN_Init+0x7e>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	7e9b      	ldrb	r3, [r3, #26]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d004      	beq.n	8003c5e <HAL_CAN_Init+0x7e>
 8003c54:	f44f 7190 	mov.w	r1, #288	; 0x120
 8003c58:	4889      	ldr	r0, [pc, #548]	; (8003e80 <HAL_CAN_Init+0x2a0>)
 8003c5a:	f7fe fe38 	bl	80028ce <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoRetransmission));
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	7edb      	ldrb	r3, [r3, #27]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d008      	beq.n	8003c78 <HAL_CAN_Init+0x98>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	7edb      	ldrb	r3, [r3, #27]
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d004      	beq.n	8003c78 <HAL_CAN_Init+0x98>
 8003c6e:	f240 1121 	movw	r1, #289	; 0x121
 8003c72:	4883      	ldr	r0, [pc, #524]	; (8003e80 <HAL_CAN_Init+0x2a0>)
 8003c74:	f7fe fe2b 	bl	80028ce <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.ReceiveFifoLocked));
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	7f1b      	ldrb	r3, [r3, #28]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d008      	beq.n	8003c92 <HAL_CAN_Init+0xb2>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	7f1b      	ldrb	r3, [r3, #28]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d004      	beq.n	8003c92 <HAL_CAN_Init+0xb2>
 8003c88:	f44f 7191 	mov.w	r1, #290	; 0x122
 8003c8c:	487c      	ldr	r0, [pc, #496]	; (8003e80 <HAL_CAN_Init+0x2a0>)
 8003c8e:	f7fe fe1e 	bl	80028ce <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TransmitFifoPriority));
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	7f5b      	ldrb	r3, [r3, #29]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d008      	beq.n	8003cac <HAL_CAN_Init+0xcc>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	7f5b      	ldrb	r3, [r3, #29]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d004      	beq.n	8003cac <HAL_CAN_Init+0xcc>
 8003ca2:	f240 1123 	movw	r1, #291	; 0x123
 8003ca6:	4876      	ldr	r0, [pc, #472]	; (8003e80 <HAL_CAN_Init+0x2a0>)
 8003ca8:	f7fe fe11 	bl	80028ce <assert_failed>
  assert_param(IS_CAN_MODE(hcan->Init.Mode));
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d013      	beq.n	8003cdc <HAL_CAN_Init+0xfc>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cbc:	d00e      	beq.n	8003cdc <HAL_CAN_Init+0xfc>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003cc6:	d009      	beq.n	8003cdc <HAL_CAN_Init+0xfc>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8003cd0:	d004      	beq.n	8003cdc <HAL_CAN_Init+0xfc>
 8003cd2:	f44f 7192 	mov.w	r1, #292	; 0x124
 8003cd6:	486a      	ldr	r0, [pc, #424]	; (8003e80 <HAL_CAN_Init+0x2a0>)
 8003cd8:	f7fe fdf9 	bl	80028ce <assert_failed>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d013      	beq.n	8003d0c <HAL_CAN_Init+0x12c>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003cec:	d00e      	beq.n	8003d0c <HAL_CAN_Init+0x12c>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003cf6:	d009      	beq.n	8003d0c <HAL_CAN_Init+0x12c>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003d00:	d004      	beq.n	8003d0c <HAL_CAN_Init+0x12c>
 8003d02:	f240 1125 	movw	r1, #293	; 0x125
 8003d06:	485e      	ldr	r0, [pc, #376]	; (8003e80 <HAL_CAN_Init+0x2a0>)
 8003d08:	f7fe fde1 	bl	80028ce <assert_failed>
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	691b      	ldr	r3, [r3, #16]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d04f      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d1c:	d04a      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003d26:	d045      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	691b      	ldr	r3, [r3, #16]
 8003d2c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003d30:	d040      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003d3a:	d03b      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	691b      	ldr	r3, [r3, #16]
 8003d40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d44:	d036      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8003d4e:	d031      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 8003d58:	d02c      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003d62:	d027      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	691b      	ldr	r3, [r3, #16]
 8003d68:	f5b3 2f10 	cmp.w	r3, #589824	; 0x90000
 8003d6c:	d022      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 8003d76:	d01d      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	f5b3 2f30 	cmp.w	r3, #720896	; 0xb0000
 8003d80:	d018      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	691b      	ldr	r3, [r3, #16]
 8003d86:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003d8a:	d013      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	691b      	ldr	r3, [r3, #16]
 8003d90:	f5b3 2f50 	cmp.w	r3, #851968	; 0xd0000
 8003d94:	d00e      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	691b      	ldr	r3, [r3, #16]
 8003d9a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003d9e:	d009      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	691b      	ldr	r3, [r3, #16]
 8003da4:	f5b3 2f70 	cmp.w	r3, #983040	; 0xf0000
 8003da8:	d004      	beq.n	8003db4 <HAL_CAN_Init+0x1d4>
 8003daa:	f44f 7193 	mov.w	r1, #294	; 0x126
 8003dae:	4834      	ldr	r0, [pc, #208]	; (8003e80 <HAL_CAN_Init+0x2a0>)
 8003db0:	f7fe fd8d 	bl	80028ce <assert_failed>
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	695b      	ldr	r3, [r3, #20]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d027      	beq.n	8003e0c <HAL_CAN_Init+0x22c>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	695b      	ldr	r3, [r3, #20]
 8003dc0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003dc4:	d022      	beq.n	8003e0c <HAL_CAN_Init+0x22c>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003dce:	d01d      	beq.n	8003e0c <HAL_CAN_Init+0x22c>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	695b      	ldr	r3, [r3, #20]
 8003dd4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003dd8:	d018      	beq.n	8003e0c <HAL_CAN_Init+0x22c>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	695b      	ldr	r3, [r3, #20]
 8003dde:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003de2:	d013      	beq.n	8003e0c <HAL_CAN_Init+0x22c>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 8003dec:	d00e      	beq.n	8003e0c <HAL_CAN_Init+0x22c>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	695b      	ldr	r3, [r3, #20]
 8003df2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003df6:	d009      	beq.n	8003e0c <HAL_CAN_Init+0x22c>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	695b      	ldr	r3, [r3, #20]
 8003dfc:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8003e00:	d004      	beq.n	8003e0c <HAL_CAN_Init+0x22c>
 8003e02:	f240 1127 	movw	r1, #295	; 0x127
 8003e06:	481e      	ldr	r0, [pc, #120]	; (8003e80 <HAL_CAN_Init+0x2a0>)
 8003e08:	f7fe fd61 	bl	80028ce <assert_failed>
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d004      	beq.n	8003e1e <HAL_CAN_Init+0x23e>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e1c:	d904      	bls.n	8003e28 <HAL_CAN_Init+0x248>
 8003e1e:	f44f 7194 	mov.w	r1, #296	; 0x128
 8003e22:	4817      	ldr	r0, [pc, #92]	; (8003e80 <HAL_CAN_Init+0x2a0>)
 8003e24:	f7fe fd53 	bl	80028ce <assert_failed>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d102      	bne.n	8003e3a <HAL_CAN_Init+0x25a>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f7fd fd47 	bl	80018c8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f022 0202 	bic.w	r2, r2, #2
 8003e48:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e4a:	f7ff fe99 	bl	8003b80 <HAL_GetTick>
 8003e4e:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003e50:	e018      	b.n	8003e84 <HAL_CAN_Init+0x2a4>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003e52:	f7ff fe95 	bl	8003b80 <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b0a      	cmp	r3, #10
 8003e5e:	d911      	bls.n	8003e84 <HAL_CAN_Init+0x2a4>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e64:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2205      	movs	r2, #5
 8003e70:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e0cb      	b.n	8004010 <HAL_CAN_Init+0x430>
 8003e78:	40006400 	.word	0x40006400
 8003e7c:	40006800 	.word	0x40006800
 8003e80:	0800c1d0 	.word	0x0800c1d0
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f003 0302 	and.w	r3, r3, #2
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d1df      	bne.n	8003e52 <HAL_CAN_Init+0x272>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f042 0201 	orr.w	r2, r2, #1
 8003ea0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ea2:	f7ff fe6d 	bl	8003b80 <HAL_GetTick>
 8003ea6:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003ea8:	e012      	b.n	8003ed0 <HAL_CAN_Init+0x2f0>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003eaa:	f7ff fe69 	bl	8003b80 <HAL_GetTick>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	1ad3      	subs	r3, r2, r3
 8003eb4:	2b0a      	cmp	r3, #10
 8003eb6:	d90b      	bls.n	8003ed0 <HAL_CAN_Init+0x2f0>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2205      	movs	r2, #5
 8003ec8:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e09f      	b.n	8004010 <HAL_CAN_Init+0x430>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f003 0301 	and.w	r3, r3, #1
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d0e5      	beq.n	8003eaa <HAL_CAN_Init+0x2ca>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	7e1b      	ldrb	r3, [r3, #24]
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d108      	bne.n	8003ef8 <HAL_CAN_Init+0x318>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ef4:	601a      	str	r2, [r3, #0]
 8003ef6:	e007      	b.n	8003f08 <HAL_CAN_Init+0x328>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f06:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	7e5b      	ldrb	r3, [r3, #25]
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d108      	bne.n	8003f22 <HAL_CAN_Init+0x342>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f1e:	601a      	str	r2, [r3, #0]
 8003f20:	e007      	b.n	8003f32 <HAL_CAN_Init+0x352>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	7e9b      	ldrb	r3, [r3, #26]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d108      	bne.n	8003f4c <HAL_CAN_Init+0x36c>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f042 0220 	orr.w	r2, r2, #32
 8003f48:	601a      	str	r2, [r3, #0]
 8003f4a:	e007      	b.n	8003f5c <HAL_CAN_Init+0x37c>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f022 0220 	bic.w	r2, r2, #32
 8003f5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	7edb      	ldrb	r3, [r3, #27]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d108      	bne.n	8003f76 <HAL_CAN_Init+0x396>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 0210 	bic.w	r2, r2, #16
 8003f72:	601a      	str	r2, [r3, #0]
 8003f74:	e007      	b.n	8003f86 <HAL_CAN_Init+0x3a6>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f042 0210 	orr.w	r2, r2, #16
 8003f84:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	7f1b      	ldrb	r3, [r3, #28]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d108      	bne.n	8003fa0 <HAL_CAN_Init+0x3c0>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f042 0208 	orr.w	r2, r2, #8
 8003f9c:	601a      	str	r2, [r3, #0]
 8003f9e:	e007      	b.n	8003fb0 <HAL_CAN_Init+0x3d0>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f022 0208 	bic.w	r2, r2, #8
 8003fae:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	7f5b      	ldrb	r3, [r3, #29]
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d108      	bne.n	8003fca <HAL_CAN_Init+0x3ea>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f042 0204 	orr.w	r2, r2, #4
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	e007      	b.n	8003fda <HAL_CAN_Init+0x3fa>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f022 0204 	bic.w	r2, r2, #4
 8003fd8:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	689a      	ldr	r2, [r3, #8]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	431a      	orrs	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	691b      	ldr	r3, [r3, #16]
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	ea42 0103 	orr.w	r1, r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	1e5a      	subs	r2, r3, #1
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	430a      	orrs	r2, r1
 8003ffe:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2201      	movs	r2, #1
 800400a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800400e:	2300      	movs	r3, #0
}
 8004010:	4618      	mov	r0, r3
 8004012:	3710      	adds	r7, #16
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b086      	sub	sp, #24
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800402e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004030:	7cfb      	ldrb	r3, [r7, #19]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d003      	beq.n	800403e <HAL_CAN_ConfigFilter+0x26>
 8004036:	7cfb      	ldrb	r3, [r7, #19]
 8004038:	2b02      	cmp	r3, #2
 800403a:	f040 812c 	bne.w	8004296 <HAL_CAN_ConfigFilter+0x27e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterIdHigh));
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004046:	d304      	bcc.n	8004052 <HAL_CAN_ConfigFilter+0x3a>
 8004048:	f44f 7154 	mov.w	r1, #848	; 0x350
 800404c:	4897      	ldr	r0, [pc, #604]	; (80042ac <HAL_CAN_ConfigFilter+0x294>)
 800404e:	f7fe fc3e 	bl	80028ce <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterIdLow));
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800405a:	d304      	bcc.n	8004066 <HAL_CAN_ConfigFilter+0x4e>
 800405c:	f240 3151 	movw	r1, #849	; 0x351
 8004060:	4892      	ldr	r0, [pc, #584]	; (80042ac <HAL_CAN_ConfigFilter+0x294>)
 8004062:	f7fe fc34 	bl	80028ce <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterMaskIdHigh));
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800406e:	d304      	bcc.n	800407a <HAL_CAN_ConfigFilter+0x62>
 8004070:	f240 3152 	movw	r1, #850	; 0x352
 8004074:	488d      	ldr	r0, [pc, #564]	; (80042ac <HAL_CAN_ConfigFilter+0x294>)
 8004076:	f7fe fc2a 	bl	80028ce <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterMaskIdLow));
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004082:	d304      	bcc.n	800408e <HAL_CAN_ConfigFilter+0x76>
 8004084:	f240 3153 	movw	r1, #851	; 0x353
 8004088:	4888      	ldr	r0, [pc, #544]	; (80042ac <HAL_CAN_ConfigFilter+0x294>)
 800408a:	f7fe fc20 	bl	80028ce <assert_failed>
    assert_param(IS_CAN_FILTER_MODE(sFilterConfig->FilterMode));
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	699b      	ldr	r3, [r3, #24]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d008      	beq.n	80040a8 <HAL_CAN_ConfigFilter+0x90>
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	2b01      	cmp	r3, #1
 800409c:	d004      	beq.n	80040a8 <HAL_CAN_ConfigFilter+0x90>
 800409e:	f44f 7155 	mov.w	r1, #852	; 0x354
 80040a2:	4882      	ldr	r0, [pc, #520]	; (80042ac <HAL_CAN_ConfigFilter+0x294>)
 80040a4:	f7fe fc13 	bl	80028ce <assert_failed>
    assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	69db      	ldr	r3, [r3, #28]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d008      	beq.n	80040c2 <HAL_CAN_ConfigFilter+0xaa>
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	69db      	ldr	r3, [r3, #28]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d004      	beq.n	80040c2 <HAL_CAN_ConfigFilter+0xaa>
 80040b8:	f240 3155 	movw	r1, #853	; 0x355
 80040bc:	487b      	ldr	r0, [pc, #492]	; (80042ac <HAL_CAN_ConfigFilter+0x294>)
 80040be:	f7fe fc06 	bl	80028ce <assert_failed>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	691b      	ldr	r3, [r3, #16]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d008      	beq.n	80040dc <HAL_CAN_ConfigFilter+0xc4>
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	691b      	ldr	r3, [r3, #16]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d004      	beq.n	80040dc <HAL_CAN_ConfigFilter+0xc4>
 80040d2:	f240 3156 	movw	r1, #854	; 0x356
 80040d6:	4875      	ldr	r0, [pc, #468]	; (80042ac <HAL_CAN_ConfigFilter+0x294>)
 80040d8:	f7fe fbf9 	bl	80028ce <assert_failed>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d008      	beq.n	80040f6 <HAL_CAN_ConfigFilter+0xde>
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	6a1b      	ldr	r3, [r3, #32]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d004      	beq.n	80040f6 <HAL_CAN_ConfigFilter+0xde>
 80040ec:	f240 3157 	movw	r1, #855	; 0x357
 80040f0:	486e      	ldr	r0, [pc, #440]	; (80042ac <HAL_CAN_ConfigFilter+0x294>)
 80040f2:	f7fe fbec 	bl	80028ce <assert_failed>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80040f6:	4b6e      	ldr	r3, [pc, #440]	; (80042b0 <HAL_CAN_ConfigFilter+0x298>)
 80040f8:	617b      	str	r3, [r7, #20]

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->FilterBank));
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	2b1b      	cmp	r3, #27
 8004100:	d904      	bls.n	800410c <HAL_CAN_ConfigFilter+0xf4>
 8004102:	f240 3172 	movw	r1, #882	; 0x372
 8004106:	4869      	ldr	r0, [pc, #420]	; (80042ac <HAL_CAN_ConfigFilter+0x294>)
 8004108:	f7fe fbe1 	bl	80028ce <assert_failed>
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004110:	2b1b      	cmp	r3, #27
 8004112:	d904      	bls.n	800411e <HAL_CAN_ConfigFilter+0x106>
 8004114:	f240 3173 	movw	r1, #883	; 0x373
 8004118:	4864      	ldr	r0, [pc, #400]	; (80042ac <HAL_CAN_ConfigFilter+0x294>)
 800411a:	f7fe fbd8 	bl	80028ce <assert_failed>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800411e:	697b      	ldr	r3, [r7, #20]
 8004120:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004124:	f043 0201 	orr.w	r2, r3, #1
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004134:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004148:	021b      	lsls	r3, r3, #8
 800414a:	431a      	orrs	r2, r3
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	695b      	ldr	r3, [r3, #20]
 8004156:	f003 031f 	and.w	r3, r3, #31
 800415a:	2201      	movs	r2, #1
 800415c:	fa02 f303 	lsl.w	r3, r2, r3
 8004160:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	43db      	mvns	r3, r3
 800416c:	401a      	ands	r2, r3
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	69db      	ldr	r3, [r3, #28]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d123      	bne.n	80041c4 <HAL_CAN_ConfigFilter+0x1ac>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	43db      	mvns	r3, r3
 8004186:	401a      	ands	r2, r3
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800419a:	683a      	ldr	r2, [r7, #0]
 800419c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800419e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	3248      	adds	r2, #72	; 0x48
 80041a4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80041b8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80041ba:	6979      	ldr	r1, [r7, #20]
 80041bc:	3348      	adds	r3, #72	; 0x48
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	440b      	add	r3, r1
 80041c2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	69db      	ldr	r3, [r3, #28]
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d122      	bne.n	8004212 <HAL_CAN_ConfigFilter+0x1fa>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	431a      	orrs	r2, r3
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80041e8:	683a      	ldr	r2, [r7, #0]
 80041ea:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80041ec:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	3248      	adds	r2, #72	; 0x48
 80041f2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004206:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004208:	6979      	ldr	r1, [r7, #20]
 800420a:	3348      	adds	r3, #72	; 0x48
 800420c:	00db      	lsls	r3, r3, #3
 800420e:	440b      	add	r3, r1
 8004210:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d109      	bne.n	800422e <HAL_CAN_ConfigFilter+0x216>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	43db      	mvns	r3, r3
 8004224:	401a      	ands	r2, r3
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800422c:	e007      	b.n	800423e <HAL_CAN_ConfigFilter+0x226>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	431a      	orrs	r2, r3
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d109      	bne.n	800425a <HAL_CAN_ConfigFilter+0x242>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	43db      	mvns	r3, r3
 8004250:	401a      	ands	r2, r3
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8004258:	e007      	b.n	800426a <HAL_CAN_ConfigFilter+0x252>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	431a      	orrs	r2, r3
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	6a1b      	ldr	r3, [r3, #32]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d107      	bne.n	8004282 <HAL_CAN_ConfigFilter+0x26a>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	431a      	orrs	r2, r3
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004288:	f023 0201 	bic.w	r2, r3, #1
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004292:	2300      	movs	r3, #0
 8004294:	e006      	b.n	80042a4 <HAL_CAN_ConfigFilter+0x28c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
  }
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3718      	adds	r7, #24
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}
 80042ac:	0800c1d0 	.word	0x0800c1d0
 80042b0:	40006400 	.word	0x40006400

080042b4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d12e      	bne.n	8004326 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2202      	movs	r2, #2
 80042cc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f022 0201 	bic.w	r2, r2, #1
 80042de:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80042e0:	f7ff fc4e 	bl	8003b80 <HAL_GetTick>
 80042e4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80042e6:	e012      	b.n	800430e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80042e8:	f7ff fc4a 	bl	8003b80 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	2b0a      	cmp	r3, #10
 80042f4:	d90b      	bls.n	800430e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2205      	movs	r2, #5
 8004306:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e012      	b.n	8004334 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f003 0301 	and.w	r3, r3, #1
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1e5      	bne.n	80042e8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004322:	2300      	movs	r3, #0
 8004324:	e006      	b.n	8004334 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
  }
}
 8004334:	4618      	mov	r0, r3
 8004336:	3710      	adds	r7, #16
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}

0800433c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b088      	sub	sp, #32
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	607a      	str	r2, [r7, #4]
 8004348:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004350:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_CAN_IDTYPE(pHeader->IDE));
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d008      	beq.n	8004374 <HAL_CAN_AddTxMessage+0x38>
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	2b04      	cmp	r3, #4
 8004368:	d004      	beq.n	8004374 <HAL_CAN_AddTxMessage+0x38>
 800436a:	f240 41e9 	movw	r1, #1257	; 0x4e9
 800436e:	4884      	ldr	r0, [pc, #528]	; (8004580 <HAL_CAN_AddTxMessage+0x244>)
 8004370:	f7fe faad 	bl	80028ce <assert_failed>
  assert_param(IS_CAN_RTR(pHeader->RTR));
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d008      	beq.n	800438e <HAL_CAN_AddTxMessage+0x52>
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	2b02      	cmp	r3, #2
 8004382:	d004      	beq.n	800438e <HAL_CAN_AddTxMessage+0x52>
 8004384:	f240 41ea 	movw	r1, #1258	; 0x4ea
 8004388:	487d      	ldr	r0, [pc, #500]	; (8004580 <HAL_CAN_AddTxMessage+0x244>)
 800438a:	f7fe faa0 	bl	80028ce <assert_failed>
  assert_param(IS_CAN_DLC(pHeader->DLC));
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	2b08      	cmp	r3, #8
 8004394:	d904      	bls.n	80043a0 <HAL_CAN_AddTxMessage+0x64>
 8004396:	f240 41eb 	movw	r1, #1259	; 0x4eb
 800439a:	4879      	ldr	r0, [pc, #484]	; (8004580 <HAL_CAN_AddTxMessage+0x244>)
 800439c:	f7fe fa97 	bl	80028ce <assert_failed>
  if (pHeader->IDE == CAN_ID_STD)
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10a      	bne.n	80043be <HAL_CAN_AddTxMessage+0x82>
  {
    assert_param(IS_CAN_STDID(pHeader->StdId));
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043b0:	d30f      	bcc.n	80043d2 <HAL_CAN_AddTxMessage+0x96>
 80043b2:	f240 41ee 	movw	r1, #1262	; 0x4ee
 80043b6:	4872      	ldr	r0, [pc, #456]	; (8004580 <HAL_CAN_AddTxMessage+0x244>)
 80043b8:	f7fe fa89 	bl	80028ce <assert_failed>
 80043bc:	e009      	b.n	80043d2 <HAL_CAN_AddTxMessage+0x96>
  }
  else
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80043c6:	d304      	bcc.n	80043d2 <HAL_CAN_AddTxMessage+0x96>
 80043c8:	f240 41f2 	movw	r1, #1266	; 0x4f2
 80043cc:	486c      	ldr	r0, [pc, #432]	; (8004580 <HAL_CAN_AddTxMessage+0x244>)
 80043ce:	f7fe fa7e 	bl	80028ce <assert_failed>
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	7d1b      	ldrb	r3, [r3, #20]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d008      	beq.n	80043ec <HAL_CAN_AddTxMessage+0xb0>
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	7d1b      	ldrb	r3, [r3, #20]
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d004      	beq.n	80043ec <HAL_CAN_AddTxMessage+0xb0>
 80043e2:	f240 41f4 	movw	r1, #1268	; 0x4f4
 80043e6:	4866      	ldr	r0, [pc, #408]	; (8004580 <HAL_CAN_AddTxMessage+0x244>)
 80043e8:	f7fe fa71 	bl	80028ce <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 80043ec:	7ffb      	ldrb	r3, [r7, #31]
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d003      	beq.n	80043fa <HAL_CAN_AddTxMessage+0xbe>
 80043f2:	7ffb      	ldrb	r3, [r7, #31]
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	f040 80b8 	bne.w	800456a <HAL_CAN_AddTxMessage+0x22e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d10a      	bne.n	800441a <HAL_CAN_AddTxMessage+0xde>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800440a:	2b00      	cmp	r3, #0
 800440c:	d105      	bne.n	800441a <HAL_CAN_AddTxMessage+0xde>
        ((tsr & CAN_TSR_TME2) != 0U))
 800440e:	69bb      	ldr	r3, [r7, #24]
 8004410:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004414:	2b00      	cmp	r3, #0
 8004416:	f000 80a0 	beq.w	800455a <HAL_CAN_AddTxMessage+0x21e>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800441a:	69bb      	ldr	r3, [r7, #24]
 800441c:	0e1b      	lsrs	r3, r3, #24
 800441e:	f003 0303 	and.w	r3, r3, #3
 8004422:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	2b02      	cmp	r3, #2
 8004428:	d907      	bls.n	800443a <HAL_CAN_AddTxMessage+0xfe>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	e09e      	b.n	8004578 <HAL_CAN_AddTxMessage+0x23c>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800443a:	2201      	movs	r2, #1
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	409a      	lsls	r2, r3
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d10d      	bne.n	8004468 <HAL_CAN_AddTxMessage+0x12c>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004456:	68f9      	ldr	r1, [r7, #12]
 8004458:	6809      	ldr	r1, [r1, #0]
 800445a:	431a      	orrs	r2, r3
 800445c:	697b      	ldr	r3, [r7, #20]
 800445e:	3318      	adds	r3, #24
 8004460:	011b      	lsls	r3, r3, #4
 8004462:	440b      	add	r3, r1
 8004464:	601a      	str	r2, [r3, #0]
 8004466:	e00f      	b.n	8004488 <HAL_CAN_AddTxMessage+0x14c>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004472:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004478:	68f9      	ldr	r1, [r7, #12]
 800447a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800447c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	3318      	adds	r3, #24
 8004482:	011b      	lsls	r3, r3, #4
 8004484:	440b      	add	r3, r1
 8004486:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6819      	ldr	r1, [r3, #0]
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	691a      	ldr	r2, [r3, #16]
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	3318      	adds	r3, #24
 8004494:	011b      	lsls	r3, r3, #4
 8004496:	440b      	add	r3, r1
 8004498:	3304      	adds	r3, #4
 800449a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	7d1b      	ldrb	r3, [r3, #20]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d111      	bne.n	80044c8 <HAL_CAN_AddTxMessage+0x18c>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	3318      	adds	r3, #24
 80044ac:	011b      	lsls	r3, r3, #4
 80044ae:	4413      	add	r3, r2
 80044b0:	3304      	adds	r3, #4
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	68fa      	ldr	r2, [r7, #12]
 80044b6:	6811      	ldr	r1, [r2, #0]
 80044b8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	3318      	adds	r3, #24
 80044c0:	011b      	lsls	r3, r3, #4
 80044c2:	440b      	add	r3, r1
 80044c4:	3304      	adds	r3, #4
 80044c6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	3307      	adds	r3, #7
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	061a      	lsls	r2, r3, #24
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	3306      	adds	r3, #6
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	041b      	lsls	r3, r3, #16
 80044d8:	431a      	orrs	r2, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	3305      	adds	r3, #5
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	021b      	lsls	r3, r3, #8
 80044e2:	4313      	orrs	r3, r2
 80044e4:	687a      	ldr	r2, [r7, #4]
 80044e6:	3204      	adds	r2, #4
 80044e8:	7812      	ldrb	r2, [r2, #0]
 80044ea:	4610      	mov	r0, r2
 80044ec:	68fa      	ldr	r2, [r7, #12]
 80044ee:	6811      	ldr	r1, [r2, #0]
 80044f0:	ea43 0200 	orr.w	r2, r3, r0
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	011b      	lsls	r3, r3, #4
 80044f8:	440b      	add	r3, r1
 80044fa:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80044fe:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	3303      	adds	r3, #3
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	061a      	lsls	r2, r3, #24
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	3302      	adds	r3, #2
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	041b      	lsls	r3, r3, #16
 8004510:	431a      	orrs	r2, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	3301      	adds	r3, #1
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	021b      	lsls	r3, r3, #8
 800451a:	4313      	orrs	r3, r2
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	7812      	ldrb	r2, [r2, #0]
 8004520:	4610      	mov	r0, r2
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	6811      	ldr	r1, [r2, #0]
 8004526:	ea43 0200 	orr.w	r2, r3, r0
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	011b      	lsls	r3, r3, #4
 800452e:	440b      	add	r3, r1
 8004530:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004534:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	3318      	adds	r3, #24
 800453e:	011b      	lsls	r3, r3, #4
 8004540:	4413      	add	r3, r2
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68fa      	ldr	r2, [r7, #12]
 8004546:	6811      	ldr	r1, [r2, #0]
 8004548:	f043 0201 	orr.w	r2, r3, #1
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	3318      	adds	r3, #24
 8004550:	011b      	lsls	r3, r3, #4
 8004552:	440b      	add	r3, r1
 8004554:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004556:	2300      	movs	r3, #0
 8004558:	e00e      	b.n	8004578 <HAL_CAN_AddTxMessage+0x23c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e006      	b.n	8004578 <HAL_CAN_AddTxMessage+0x23c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
  }
}
 8004578:	4618      	mov	r0, r3
 800457a:	3720      	adds	r7, #32
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	0800c1d0 	.word	0x0800c1d0

08004584 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b086      	sub	sp, #24
 8004588:	af00      	add	r7, sp, #0
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	60b9      	str	r1, [r7, #8]
 800458e:	607a      	str	r2, [r7, #4]
 8004590:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004598:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d007      	beq.n	80045b0 <HAL_CAN_GetRxMessage+0x2c>
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d004      	beq.n	80045b0 <HAL_CAN_GetRxMessage+0x2c>
 80045a6:	f44f 61be 	mov.w	r1, #1520	; 0x5f0
 80045aa:	4884      	ldr	r0, [pc, #528]	; (80047bc <HAL_CAN_GetRxMessage+0x238>)
 80045ac:	f7fe f98f 	bl	80028ce <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 80045b0:	7dfb      	ldrb	r3, [r7, #23]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d003      	beq.n	80045be <HAL_CAN_GetRxMessage+0x3a>
 80045b6:	7dfb      	ldrb	r3, [r7, #23]
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	f040 80f3 	bne.w	80047a4 <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d10e      	bne.n	80045e2 <HAL_CAN_GetRxMessage+0x5e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	f003 0303 	and.w	r3, r3, #3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d116      	bne.n	8004600 <HAL_CAN_GetRxMessage+0x7c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e0e7      	b.n	80047b2 <HAL_CAN_GetRxMessage+0x22e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	f003 0303 	and.w	r3, r3, #3
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d107      	bne.n	8004600 <HAL_CAN_GetRxMessage+0x7c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e0d8      	b.n	80047b2 <HAL_CAN_GetRxMessage+0x22e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	331b      	adds	r3, #27
 8004608:	011b      	lsls	r3, r3, #4
 800460a:	4413      	add	r3, r2
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f003 0204 	and.w	r2, r3, #4
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d10c      	bne.n	8004638 <HAL_CAN_GetRxMessage+0xb4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	331b      	adds	r3, #27
 8004626:	011b      	lsls	r3, r3, #4
 8004628:	4413      	add	r3, r2
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	0d5b      	lsrs	r3, r3, #21
 800462e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	601a      	str	r2, [r3, #0]
 8004636:	e00b      	b.n	8004650 <HAL_CAN_GetRxMessage+0xcc>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	331b      	adds	r3, #27
 8004640:	011b      	lsls	r3, r3, #4
 8004642:	4413      	add	r3, r2
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	08db      	lsrs	r3, r3, #3
 8004648:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	331b      	adds	r3, #27
 8004658:	011b      	lsls	r3, r3, #4
 800465a:	4413      	add	r3, r2
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0202 	and.w	r2, r3, #2
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	331b      	adds	r3, #27
 800466e:	011b      	lsls	r3, r3, #4
 8004670:	4413      	add	r3, r2
 8004672:	3304      	adds	r3, #4
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 020f 	and.w	r2, r3, #15
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	331b      	adds	r3, #27
 8004686:	011b      	lsls	r3, r3, #4
 8004688:	4413      	add	r3, r2
 800468a:	3304      	adds	r3, #4
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	0a1b      	lsrs	r3, r3, #8
 8004690:	b2da      	uxtb	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	331b      	adds	r3, #27
 800469e:	011b      	lsls	r3, r3, #4
 80046a0:	4413      	add	r3, r2
 80046a2:	3304      	adds	r3, #4
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	0c1b      	lsrs	r3, r3, #16
 80046a8:	b29a      	uxth	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	011b      	lsls	r3, r3, #4
 80046b6:	4413      	add	r3, r2
 80046b8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	b2da      	uxtb	r2, r3
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	011b      	lsls	r3, r3, #4
 80046cc:	4413      	add	r3, r2
 80046ce:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	0a1a      	lsrs	r2, r3, #8
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	3301      	adds	r3, #1
 80046da:	b2d2      	uxtb	r2, r2
 80046dc:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	011b      	lsls	r3, r3, #4
 80046e6:	4413      	add	r3, r2
 80046e8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	0c1a      	lsrs	r2, r3, #16
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	3302      	adds	r3, #2
 80046f4:	b2d2      	uxtb	r2, r2
 80046f6:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	011b      	lsls	r3, r3, #4
 8004700:	4413      	add	r3, r2
 8004702:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	0e1a      	lsrs	r2, r3, #24
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	3303      	adds	r3, #3
 800470e:	b2d2      	uxtb	r2, r2
 8004710:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	011b      	lsls	r3, r3, #4
 800471a:	4413      	add	r3, r2
 800471c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	3304      	adds	r3, #4
 8004726:	b2d2      	uxtb	r2, r2
 8004728:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	011b      	lsls	r3, r3, #4
 8004732:	4413      	add	r3, r2
 8004734:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	0a1a      	lsrs	r2, r3, #8
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	3305      	adds	r3, #5
 8004740:	b2d2      	uxtb	r2, r2
 8004742:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	011b      	lsls	r3, r3, #4
 800474c:	4413      	add	r3, r2
 800474e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	0c1a      	lsrs	r2, r3, #16
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	3306      	adds	r3, #6
 800475a:	b2d2      	uxtb	r2, r2
 800475c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	011b      	lsls	r3, r3, #4
 8004766:	4413      	add	r3, r2
 8004768:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	0e1a      	lsrs	r2, r3, #24
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	3307      	adds	r3, #7
 8004774:	b2d2      	uxtb	r2, r2
 8004776:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d108      	bne.n	8004790 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68da      	ldr	r2, [r3, #12]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f042 0220 	orr.w	r2, r2, #32
 800478c:	60da      	str	r2, [r3, #12]
 800478e:	e007      	b.n	80047a0 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	691a      	ldr	r2, [r3, #16]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f042 0220 	orr.w	r2, r2, #32
 800479e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80047a0:	2300      	movs	r3, #0
 80047a2:	e006      	b.n	80047b2 <HAL_CAN_GetRxMessage+0x22e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
  }
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3718      	adds	r7, #24
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	0800c1d0 	.word	0x0800c1d0

080047c0 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047d0:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	4a11      	ldr	r2, [pc, #68]	; (800481c <HAL_CAN_ActivateNotification+0x5c>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d904      	bls.n	80047e4 <HAL_CAN_ActivateNotification+0x24>
 80047da:	f44f 61d0 	mov.w	r1, #1664	; 0x680
 80047de:	4810      	ldr	r0, [pc, #64]	; (8004820 <HAL_CAN_ActivateNotification+0x60>)
 80047e0:	f7fe f875 	bl	80028ce <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 80047e4:	7bfb      	ldrb	r3, [r7, #15]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d002      	beq.n	80047f0 <HAL_CAN_ActivateNotification+0x30>
 80047ea:	7bfb      	ldrb	r3, [r7, #15]
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d109      	bne.n	8004804 <HAL_CAN_ActivateNotification+0x44>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	6959      	ldr	r1, [r3, #20]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	683a      	ldr	r2, [r7, #0]
 80047fc:	430a      	orrs	r2, r1
 80047fe:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004800:	2300      	movs	r3, #0
 8004802:	e006      	b.n	8004812 <HAL_CAN_ActivateNotification+0x52>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004808:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
  }
}
 8004812:	4618      	mov	r0, r3
 8004814:	3710      	adds	r7, #16
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	00038f7f 	.word	0x00038f7f
 8004820:	0800c1d0 	.word	0x0800c1d0

08004824 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b08a      	sub	sp, #40	; 0x28
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800482c:	2300      	movs	r3, #0
 800482e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	699b      	ldr	r3, [r3, #24]
 800485e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004860:	6a3b      	ldr	r3, [r7, #32]
 8004862:	f003 0301 	and.w	r3, r3, #1
 8004866:	2b00      	cmp	r3, #0
 8004868:	d07c      	beq.n	8004964 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	f003 0301 	and.w	r3, r3, #1
 8004870:	2b00      	cmp	r3, #0
 8004872:	d023      	beq.n	80048bc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2201      	movs	r2, #1
 800487a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	f003 0302 	and.w	r3, r3, #2
 8004882:	2b00      	cmp	r3, #0
 8004884:	d003      	beq.n	800488e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 f983 	bl	8004b92 <HAL_CAN_TxMailbox0CompleteCallback>
 800488c:	e016      	b.n	80048bc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800488e:	69bb      	ldr	r3, [r7, #24]
 8004890:	f003 0304 	and.w	r3, r3, #4
 8004894:	2b00      	cmp	r3, #0
 8004896:	d004      	beq.n	80048a2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800489e:	627b      	str	r3, [r7, #36]	; 0x24
 80048a0:	e00c      	b.n	80048bc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	f003 0308 	and.w	r3, r3, #8
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d004      	beq.n	80048b6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80048ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80048b2:	627b      	str	r3, [r7, #36]	; 0x24
 80048b4:	e002      	b.n	80048bc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f989 	bl	8004bce <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d024      	beq.n	8004910 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80048ce:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d003      	beq.n	80048e2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 f963 	bl	8004ba6 <HAL_CAN_TxMailbox1CompleteCallback>
 80048e0:	e016      	b.n	8004910 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d004      	beq.n	80048f6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80048ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80048f2:	627b      	str	r3, [r7, #36]	; 0x24
 80048f4:	e00c      	b.n	8004910 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d004      	beq.n	800490a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004902:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004906:	627b      	str	r3, [r7, #36]	; 0x24
 8004908:	e002      	b.n	8004910 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f000 f969 	bl	8004be2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d024      	beq.n	8004964 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004922:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d003      	beq.n	8004936 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f000 f943 	bl	8004bba <HAL_CAN_TxMailbox2CompleteCallback>
 8004934:	e016      	b.n	8004964 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d004      	beq.n	800494a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004942:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004946:	627b      	str	r3, [r7, #36]	; 0x24
 8004948:	e00c      	b.n	8004964 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004950:	2b00      	cmp	r3, #0
 8004952:	d004      	beq.n	800495e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004956:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800495a:	627b      	str	r3, [r7, #36]	; 0x24
 800495c:	e002      	b.n	8004964 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 f949 	bl	8004bf6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004964:	6a3b      	ldr	r3, [r7, #32]
 8004966:	f003 0308 	and.w	r3, r3, #8
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00c      	beq.n	8004988 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	f003 0310 	and.w	r3, r3, #16
 8004974:	2b00      	cmp	r3, #0
 8004976:	d007      	beq.n	8004988 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800497e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2210      	movs	r2, #16
 8004986:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004988:	6a3b      	ldr	r3, [r7, #32]
 800498a:	f003 0304 	and.w	r3, r3, #4
 800498e:	2b00      	cmp	r3, #0
 8004990:	d00b      	beq.n	80049aa <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	f003 0308 	and.w	r3, r3, #8
 8004998:	2b00      	cmp	r3, #0
 800499a:	d006      	beq.n	80049aa <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	2208      	movs	r2, #8
 80049a2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 f930 	bl	8004c0a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80049aa:	6a3b      	ldr	r3, [r7, #32]
 80049ac:	f003 0302 	and.w	r3, r3, #2
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d009      	beq.n	80049c8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	68db      	ldr	r3, [r3, #12]
 80049ba:	f003 0303 	and.w	r3, r3, #3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d002      	beq.n	80049c8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f7fd fe70 	bl	80026a8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80049c8:	6a3b      	ldr	r3, [r7, #32]
 80049ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d00c      	beq.n	80049ec <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	f003 0310 	and.w	r3, r3, #16
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d007      	beq.n	80049ec <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80049dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049e2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2210      	movs	r2, #16
 80049ea:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80049ec:	6a3b      	ldr	r3, [r7, #32]
 80049ee:	f003 0320 	and.w	r3, r3, #32
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d00b      	beq.n	8004a0e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	f003 0308 	and.w	r3, r3, #8
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d006      	beq.n	8004a0e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2208      	movs	r2, #8
 8004a06:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f000 f912 	bl	8004c32 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004a0e:	6a3b      	ldr	r3, [r7, #32]
 8004a10:	f003 0310 	and.w	r3, r3, #16
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d009      	beq.n	8004a2c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	691b      	ldr	r3, [r3, #16]
 8004a1e:	f003 0303 	and.w	r3, r3, #3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d002      	beq.n	8004a2c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 f8f9 	bl	8004c1e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004a2c:	6a3b      	ldr	r3, [r7, #32]
 8004a2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d00b      	beq.n	8004a4e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004a36:	69fb      	ldr	r3, [r7, #28]
 8004a38:	f003 0310 	and.w	r3, r3, #16
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d006      	beq.n	8004a4e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2210      	movs	r2, #16
 8004a46:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004a48:	6878      	ldr	r0, [r7, #4]
 8004a4a:	f000 f8fc 	bl	8004c46 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004a4e:	6a3b      	ldr	r3, [r7, #32]
 8004a50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00b      	beq.n	8004a70 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004a58:	69fb      	ldr	r3, [r7, #28]
 8004a5a:	f003 0308 	and.w	r3, r3, #8
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d006      	beq.n	8004a70 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	2208      	movs	r2, #8
 8004a68:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 f8f5 	bl	8004c5a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004a70:	6a3b      	ldr	r3, [r7, #32]
 8004a72:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d07b      	beq.n	8004b72 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004a7a:	69fb      	ldr	r3, [r7, #28]
 8004a7c:	f003 0304 	and.w	r3, r3, #4
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d072      	beq.n	8004b6a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004a84:	6a3b      	ldr	r3, [r7, #32]
 8004a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d008      	beq.n	8004aa0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d003      	beq.n	8004aa0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a9a:	f043 0301 	orr.w	r3, r3, #1
 8004a9e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004aa0:	6a3b      	ldr	r3, [r7, #32]
 8004aa2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d008      	beq.n	8004abc <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d003      	beq.n	8004abc <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab6:	f043 0302 	orr.w	r3, r3, #2
 8004aba:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004abc:	6a3b      	ldr	r3, [r7, #32]
 8004abe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d008      	beq.n	8004ad8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d003      	beq.n	8004ad8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad2:	f043 0304 	orr.w	r3, r3, #4
 8004ad6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004ad8:	6a3b      	ldr	r3, [r7, #32]
 8004ada:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d043      	beq.n	8004b6a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d03e      	beq.n	8004b6a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004af2:	2b60      	cmp	r3, #96	; 0x60
 8004af4:	d02b      	beq.n	8004b4e <HAL_CAN_IRQHandler+0x32a>
 8004af6:	2b60      	cmp	r3, #96	; 0x60
 8004af8:	d82e      	bhi.n	8004b58 <HAL_CAN_IRQHandler+0x334>
 8004afa:	2b50      	cmp	r3, #80	; 0x50
 8004afc:	d022      	beq.n	8004b44 <HAL_CAN_IRQHandler+0x320>
 8004afe:	2b50      	cmp	r3, #80	; 0x50
 8004b00:	d82a      	bhi.n	8004b58 <HAL_CAN_IRQHandler+0x334>
 8004b02:	2b40      	cmp	r3, #64	; 0x40
 8004b04:	d019      	beq.n	8004b3a <HAL_CAN_IRQHandler+0x316>
 8004b06:	2b40      	cmp	r3, #64	; 0x40
 8004b08:	d826      	bhi.n	8004b58 <HAL_CAN_IRQHandler+0x334>
 8004b0a:	2b30      	cmp	r3, #48	; 0x30
 8004b0c:	d010      	beq.n	8004b30 <HAL_CAN_IRQHandler+0x30c>
 8004b0e:	2b30      	cmp	r3, #48	; 0x30
 8004b10:	d822      	bhi.n	8004b58 <HAL_CAN_IRQHandler+0x334>
 8004b12:	2b10      	cmp	r3, #16
 8004b14:	d002      	beq.n	8004b1c <HAL_CAN_IRQHandler+0x2f8>
 8004b16:	2b20      	cmp	r3, #32
 8004b18:	d005      	beq.n	8004b26 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004b1a:	e01d      	b.n	8004b58 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b1e:	f043 0308 	orr.w	r3, r3, #8
 8004b22:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b24:	e019      	b.n	8004b5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b28:	f043 0310 	orr.w	r3, r3, #16
 8004b2c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b2e:	e014      	b.n	8004b5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b32:	f043 0320 	orr.w	r3, r3, #32
 8004b36:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b38:	e00f      	b.n	8004b5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b40:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b42:	e00a      	b.n	8004b5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b4a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b4c:	e005      	b.n	8004b5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b54:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004b56:	e000      	b.n	8004b5a <HAL_CAN_IRQHandler+0x336>
            break;
 8004b58:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	699a      	ldr	r2, [r3, #24]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004b68:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	2204      	movs	r2, #4
 8004b70:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d008      	beq.n	8004b8a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b7e:	431a      	orrs	r2, r3
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f000 f872 	bl	8004c6e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004b8a:	bf00      	nop
 8004b8c:	3728      	adds	r7, #40	; 0x28
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}

08004b92 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004b92:	b480      	push	{r7}
 8004b94:	b083      	sub	sp, #12
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004b9a:	bf00      	nop
 8004b9c:	370c      	adds	r7, #12
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr

08004ba6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004ba6:	b480      	push	{r7}
 8004ba8:	b083      	sub	sp, #12
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004bae:	bf00      	nop
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr

08004bba <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004bba:	b480      	push	{r7}
 8004bbc:	b083      	sub	sp, #12
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004bc2:	bf00      	nop
 8004bc4:	370c      	adds	r7, #12
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr

08004bce <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004bce:	b480      	push	{r7}
 8004bd0:	b083      	sub	sp, #12
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004bd6:	bf00      	nop
 8004bd8:	370c      	adds	r7, #12
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr

08004be2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004be2:	b480      	push	{r7}
 8004be4:	b083      	sub	sp, #12
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004bea:	bf00      	nop
 8004bec:	370c      	adds	r7, #12
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr

08004bf6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004bf6:	b480      	push	{r7}
 8004bf8:	b083      	sub	sp, #12
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004bfe:	bf00      	nop
 8004c00:	370c      	adds	r7, #12
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr

08004c0a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004c0a:	b480      	push	{r7}
 8004c0c:	b083      	sub	sp, #12
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004c12:	bf00      	nop
 8004c14:	370c      	adds	r7, #12
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr

08004c1e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004c1e:	b480      	push	{r7}
 8004c20:	b083      	sub	sp, #12
 8004c22:	af00      	add	r7, sp, #0
 8004c24:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004c26:	bf00      	nop
 8004c28:	370c      	adds	r7, #12
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr

08004c32 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004c32:	b480      	push	{r7}
 8004c34:	b083      	sub	sp, #12
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004c3a:	bf00      	nop
 8004c3c:	370c      	adds	r7, #12
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr

08004c46 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004c46:	b480      	push	{r7}
 8004c48:	b083      	sub	sp, #12
 8004c4a:	af00      	add	r7, sp, #0
 8004c4c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004c4e:	bf00      	nop
 8004c50:	370c      	adds	r7, #12
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr

08004c5a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	b083      	sub	sp, #12
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004c62:	bf00      	nop
 8004c64:	370c      	adds	r7, #12
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr

08004c6e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004c6e:	b480      	push	{r7}
 8004c70:	b083      	sub	sp, #12
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004c76:	bf00      	nop
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
	...

08004c84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b085      	sub	sp, #20
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	f003 0307 	and.w	r3, r3, #7
 8004c92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c94:	4b0c      	ldr	r3, [pc, #48]	; (8004cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c9a:	68ba      	ldr	r2, [r7, #8]
 8004c9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004cac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004cb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004cb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004cb6:	4a04      	ldr	r2, [pc, #16]	; (8004cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	60d3      	str	r3, [r2, #12]
}
 8004cbc:	bf00      	nop
 8004cbe:	3714      	adds	r7, #20
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr
 8004cc8:	e000ed00 	.word	0xe000ed00

08004ccc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004cd0:	4b04      	ldr	r3, [pc, #16]	; (8004ce4 <__NVIC_GetPriorityGrouping+0x18>)
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	0a1b      	lsrs	r3, r3, #8
 8004cd6:	f003 0307 	and.w	r3, r3, #7
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr
 8004ce4:	e000ed00 	.word	0xe000ed00

08004ce8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	4603      	mov	r3, r0
 8004cf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	db0b      	blt.n	8004d12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cfa:	79fb      	ldrb	r3, [r7, #7]
 8004cfc:	f003 021f 	and.w	r2, r3, #31
 8004d00:	4907      	ldr	r1, [pc, #28]	; (8004d20 <__NVIC_EnableIRQ+0x38>)
 8004d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d06:	095b      	lsrs	r3, r3, #5
 8004d08:	2001      	movs	r0, #1
 8004d0a:	fa00 f202 	lsl.w	r2, r0, r2
 8004d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004d12:	bf00      	nop
 8004d14:	370c      	adds	r7, #12
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr
 8004d1e:	bf00      	nop
 8004d20:	e000e100 	.word	0xe000e100

08004d24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	6039      	str	r1, [r7, #0]
 8004d2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	db0a      	blt.n	8004d4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	b2da      	uxtb	r2, r3
 8004d3c:	490c      	ldr	r1, [pc, #48]	; (8004d70 <__NVIC_SetPriority+0x4c>)
 8004d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d42:	0112      	lsls	r2, r2, #4
 8004d44:	b2d2      	uxtb	r2, r2
 8004d46:	440b      	add	r3, r1
 8004d48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d4c:	e00a      	b.n	8004d64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	b2da      	uxtb	r2, r3
 8004d52:	4908      	ldr	r1, [pc, #32]	; (8004d74 <__NVIC_SetPriority+0x50>)
 8004d54:	79fb      	ldrb	r3, [r7, #7]
 8004d56:	f003 030f 	and.w	r3, r3, #15
 8004d5a:	3b04      	subs	r3, #4
 8004d5c:	0112      	lsls	r2, r2, #4
 8004d5e:	b2d2      	uxtb	r2, r2
 8004d60:	440b      	add	r3, r1
 8004d62:	761a      	strb	r2, [r3, #24]
}
 8004d64:	bf00      	nop
 8004d66:	370c      	adds	r7, #12
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr
 8004d70:	e000e100 	.word	0xe000e100
 8004d74:	e000ed00 	.word	0xe000ed00

08004d78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b089      	sub	sp, #36	; 0x24
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	60b9      	str	r1, [r7, #8]
 8004d82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f003 0307 	and.w	r3, r3, #7
 8004d8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	f1c3 0307 	rsb	r3, r3, #7
 8004d92:	2b04      	cmp	r3, #4
 8004d94:	bf28      	it	cs
 8004d96:	2304      	movcs	r3, #4
 8004d98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	3304      	adds	r3, #4
 8004d9e:	2b06      	cmp	r3, #6
 8004da0:	d902      	bls.n	8004da8 <NVIC_EncodePriority+0x30>
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	3b03      	subs	r3, #3
 8004da6:	e000      	b.n	8004daa <NVIC_EncodePriority+0x32>
 8004da8:	2300      	movs	r3, #0
 8004daa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004dac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004db0:	69bb      	ldr	r3, [r7, #24]
 8004db2:	fa02 f303 	lsl.w	r3, r2, r3
 8004db6:	43da      	mvns	r2, r3
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	401a      	ands	r2, r3
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004dc0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dca:	43d9      	mvns	r1, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004dd0:	4313      	orrs	r3, r2
         );
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3724      	adds	r7, #36	; 0x24
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
	...

08004de0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	3b01      	subs	r3, #1
 8004dec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004df0:	d301      	bcc.n	8004df6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004df2:	2301      	movs	r3, #1
 8004df4:	e00f      	b.n	8004e16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004df6:	4a0a      	ldr	r2, [pc, #40]	; (8004e20 <SysTick_Config+0x40>)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004dfe:	210f      	movs	r1, #15
 8004e00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e04:	f7ff ff8e 	bl	8004d24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e08:	4b05      	ldr	r3, [pc, #20]	; (8004e20 <SysTick_Config+0x40>)
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e0e:	4b04      	ldr	r3, [pc, #16]	; (8004e20 <SysTick_Config+0x40>)
 8004e10:	2207      	movs	r2, #7
 8004e12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	e000e010 	.word	0xe000e010

08004e24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2b07      	cmp	r3, #7
 8004e30:	d00f      	beq.n	8004e52 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2b06      	cmp	r3, #6
 8004e36:	d00c      	beq.n	8004e52 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2b05      	cmp	r3, #5
 8004e3c:	d009      	beq.n	8004e52 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2b04      	cmp	r3, #4
 8004e42:	d006      	beq.n	8004e52 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2b03      	cmp	r3, #3
 8004e48:	d003      	beq.n	8004e52 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8004e4a:	2192      	movs	r1, #146	; 0x92
 8004e4c:	4804      	ldr	r0, [pc, #16]	; (8004e60 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8004e4e:	f7fd fd3e 	bl	80028ce <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f7ff ff16 	bl	8004c84 <__NVIC_SetPriorityGrouping>
}
 8004e58:	bf00      	nop
 8004e5a:	3708      	adds	r7, #8
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	0800c208 	.word	0x0800c208

08004e64 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b086      	sub	sp, #24
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	607a      	str	r2, [r7, #4]
 8004e70:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004e72:	2300      	movs	r3, #0
 8004e74:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2b0f      	cmp	r3, #15
 8004e7a:	d903      	bls.n	8004e84 <HAL_NVIC_SetPriority+0x20>
 8004e7c:	21aa      	movs	r1, #170	; 0xaa
 8004e7e:	480e      	ldr	r0, [pc, #56]	; (8004eb8 <HAL_NVIC_SetPriority+0x54>)
 8004e80:	f7fd fd25 	bl	80028ce <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	2b0f      	cmp	r3, #15
 8004e88:	d903      	bls.n	8004e92 <HAL_NVIC_SetPriority+0x2e>
 8004e8a:	21ab      	movs	r1, #171	; 0xab
 8004e8c:	480a      	ldr	r0, [pc, #40]	; (8004eb8 <HAL_NVIC_SetPriority+0x54>)
 8004e8e:	f7fd fd1e 	bl	80028ce <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e92:	f7ff ff1b 	bl	8004ccc <__NVIC_GetPriorityGrouping>
 8004e96:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e98:	687a      	ldr	r2, [r7, #4]
 8004e9a:	68b9      	ldr	r1, [r7, #8]
 8004e9c:	6978      	ldr	r0, [r7, #20]
 8004e9e:	f7ff ff6b 	bl	8004d78 <NVIC_EncodePriority>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ea8:	4611      	mov	r1, r2
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f7ff ff3a 	bl	8004d24 <__NVIC_SetPriority>
}
 8004eb0:	bf00      	nop
 8004eb2:	3718      	adds	r7, #24
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	0800c208 	.word	0x0800c208

08004ebc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b082      	sub	sp, #8
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8004ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	da03      	bge.n	8004ed6 <HAL_NVIC_EnableIRQ+0x1a>
 8004ece:	21be      	movs	r1, #190	; 0xbe
 8004ed0:	4805      	ldr	r0, [pc, #20]	; (8004ee8 <HAL_NVIC_EnableIRQ+0x2c>)
 8004ed2:	f7fd fcfc 	bl	80028ce <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004eda:	4618      	mov	r0, r3
 8004edc:	f7ff ff04 	bl	8004ce8 <__NVIC_EnableIRQ>
}
 8004ee0:	bf00      	nop
 8004ee2:	3708      	adds	r7, #8
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}
 8004ee8:	0800c208 	.word	0x0800c208

08004eec <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f7ff ff73 	bl	8004de0 <SysTick_Config>
 8004efa:	4603      	mov	r3, r0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3708      	adds	r7, #8
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2b04      	cmp	r3, #4
 8004f10:	d007      	beq.n	8004f22 <HAL_SYSTICK_CLKSourceConfig+0x1e>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d004      	beq.n	8004f22 <HAL_SYSTICK_CLKSourceConfig+0x1e>
 8004f18:	f240 11c9 	movw	r1, #457	; 0x1c9
 8004f1c:	480b      	ldr	r0, [pc, #44]	; (8004f4c <HAL_SYSTICK_CLKSourceConfig+0x48>)
 8004f1e:	f7fd fcd6 	bl	80028ce <assert_failed>
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2b04      	cmp	r3, #4
 8004f26:	d106      	bne.n	8004f36 <HAL_SYSTICK_CLKSourceConfig+0x32>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8004f28:	4b09      	ldr	r3, [pc, #36]	; (8004f50 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a08      	ldr	r2, [pc, #32]	; (8004f50 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8004f2e:	f043 0304 	orr.w	r3, r3, #4
 8004f32:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8004f34:	e005      	b.n	8004f42 <HAL_SYSTICK_CLKSourceConfig+0x3e>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8004f36:	4b06      	ldr	r3, [pc, #24]	; (8004f50 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a05      	ldr	r2, [pc, #20]	; (8004f50 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8004f3c:	f023 0304 	bic.w	r3, r3, #4
 8004f40:	6013      	str	r3, [r2, #0]
}
 8004f42:	bf00      	nop
 8004f44:	3708      	adds	r7, #8
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	0800c208 	.word	0x0800c208
 8004f50:	e000e010 	.word	0xe000e010

08004f54 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b086      	sub	sp, #24
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004f60:	f7fe fe0e 	bl	8003b80 <HAL_GetTick>
 8004f64:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d101      	bne.n	8004f70 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e204      	b.n	800537a <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a97      	ldr	r2, [pc, #604]	; (80051d4 <HAL_DMA_Init+0x280>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d04e      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a96      	ldr	r2, [pc, #600]	; (80051d8 <HAL_DMA_Init+0x284>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d049      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a94      	ldr	r2, [pc, #592]	; (80051dc <HAL_DMA_Init+0x288>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d044      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a93      	ldr	r2, [pc, #588]	; (80051e0 <HAL_DMA_Init+0x28c>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d03f      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a91      	ldr	r2, [pc, #580]	; (80051e4 <HAL_DMA_Init+0x290>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d03a      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a90      	ldr	r2, [pc, #576]	; (80051e8 <HAL_DMA_Init+0x294>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d035      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a8e      	ldr	r2, [pc, #568]	; (80051ec <HAL_DMA_Init+0x298>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d030      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a8d      	ldr	r2, [pc, #564]	; (80051f0 <HAL_DMA_Init+0x29c>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d02b      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a8b      	ldr	r2, [pc, #556]	; (80051f4 <HAL_DMA_Init+0x2a0>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d026      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a8a      	ldr	r2, [pc, #552]	; (80051f8 <HAL_DMA_Init+0x2a4>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d021      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a88      	ldr	r2, [pc, #544]	; (80051fc <HAL_DMA_Init+0x2a8>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d01c      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a87      	ldr	r2, [pc, #540]	; (8005200 <HAL_DMA_Init+0x2ac>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d017      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a85      	ldr	r2, [pc, #532]	; (8005204 <HAL_DMA_Init+0x2b0>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d012      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a84      	ldr	r2, [pc, #528]	; (8005208 <HAL_DMA_Init+0x2b4>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d00d      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a82      	ldr	r2, [pc, #520]	; (800520c <HAL_DMA_Init+0x2b8>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d008      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a81      	ldr	r2, [pc, #516]	; (8005210 <HAL_DMA_Init+0x2bc>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d003      	beq.n	8005018 <HAL_DMA_Init+0xc4>
 8005010:	21b8      	movs	r1, #184	; 0xb8
 8005012:	4880      	ldr	r0, [pc, #512]	; (8005214 <HAL_DMA_Init+0x2c0>)
 8005014:	f7fd fc5b 	bl	80028ce <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d026      	beq.n	800506e <HAL_DMA_Init+0x11a>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005028:	d021      	beq.n	800506e <HAL_DMA_Init+0x11a>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005032:	d01c      	beq.n	800506e <HAL_DMA_Init+0x11a>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 800503c:	d017      	beq.n	800506e <HAL_DMA_Init+0x11a>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005046:	d012      	beq.n	800506e <HAL_DMA_Init+0x11a>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8005050:	d00d      	beq.n	800506e <HAL_DMA_Init+0x11a>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800505a:	d008      	beq.n	800506e <HAL_DMA_Init+0x11a>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8005064:	d003      	beq.n	800506e <HAL_DMA_Init+0x11a>
 8005066:	21b9      	movs	r1, #185	; 0xb9
 8005068:	486a      	ldr	r0, [pc, #424]	; (8005214 <HAL_DMA_Init+0x2c0>)
 800506a:	f7fd fc30 	bl	80028ce <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d00b      	beq.n	800508e <HAL_DMA_Init+0x13a>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	2b40      	cmp	r3, #64	; 0x40
 800507c:	d007      	beq.n	800508e <HAL_DMA_Init+0x13a>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	2b80      	cmp	r3, #128	; 0x80
 8005084:	d003      	beq.n	800508e <HAL_DMA_Init+0x13a>
 8005086:	21ba      	movs	r1, #186	; 0xba
 8005088:	4862      	ldr	r0, [pc, #392]	; (8005214 <HAL_DMA_Init+0x2c0>)
 800508a:	f7fd fc20 	bl	80028ce <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	68db      	ldr	r3, [r3, #12]
 8005092:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005096:	d007      	beq.n	80050a8 <HAL_DMA_Init+0x154>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d003      	beq.n	80050a8 <HAL_DMA_Init+0x154>
 80050a0:	21bb      	movs	r1, #187	; 0xbb
 80050a2:	485c      	ldr	r0, [pc, #368]	; (8005214 <HAL_DMA_Init+0x2c0>)
 80050a4:	f7fd fc13 	bl	80028ce <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	691b      	ldr	r3, [r3, #16]
 80050ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050b0:	d007      	beq.n	80050c2 <HAL_DMA_Init+0x16e>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	691b      	ldr	r3, [r3, #16]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d003      	beq.n	80050c2 <HAL_DMA_Init+0x16e>
 80050ba:	21bc      	movs	r1, #188	; 0xbc
 80050bc:	4855      	ldr	r0, [pc, #340]	; (8005214 <HAL_DMA_Init+0x2c0>)
 80050be:	f7fd fc06 	bl	80028ce <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d00d      	beq.n	80050e6 <HAL_DMA_Init+0x192>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050d2:	d008      	beq.n	80050e6 <HAL_DMA_Init+0x192>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	695b      	ldr	r3, [r3, #20]
 80050d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050dc:	d003      	beq.n	80050e6 <HAL_DMA_Init+0x192>
 80050de:	21bd      	movs	r1, #189	; 0xbd
 80050e0:	484c      	ldr	r0, [pc, #304]	; (8005214 <HAL_DMA_Init+0x2c0>)
 80050e2:	f7fd fbf4 	bl	80028ce <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d00d      	beq.n	800510a <HAL_DMA_Init+0x1b6>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050f6:	d008      	beq.n	800510a <HAL_DMA_Init+0x1b6>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005100:	d003      	beq.n	800510a <HAL_DMA_Init+0x1b6>
 8005102:	21be      	movs	r1, #190	; 0xbe
 8005104:	4843      	ldr	r0, [pc, #268]	; (8005214 <HAL_DMA_Init+0x2c0>)
 8005106:	f7fd fbe2 	bl	80028ce <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	69db      	ldr	r3, [r3, #28]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00c      	beq.n	800512c <HAL_DMA_Init+0x1d8>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800511a:	d007      	beq.n	800512c <HAL_DMA_Init+0x1d8>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	69db      	ldr	r3, [r3, #28]
 8005120:	2b20      	cmp	r3, #32
 8005122:	d003      	beq.n	800512c <HAL_DMA_Init+0x1d8>
 8005124:	21bf      	movs	r1, #191	; 0xbf
 8005126:	483b      	ldr	r0, [pc, #236]	; (8005214 <HAL_DMA_Init+0x2c0>)
 8005128:	f7fd fbd1 	bl	80028ce <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6a1b      	ldr	r3, [r3, #32]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d012      	beq.n	800515a <HAL_DMA_Init+0x206>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a1b      	ldr	r3, [r3, #32]
 8005138:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800513c:	d00d      	beq.n	800515a <HAL_DMA_Init+0x206>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a1b      	ldr	r3, [r3, #32]
 8005142:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005146:	d008      	beq.n	800515a <HAL_DMA_Init+0x206>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a1b      	ldr	r3, [r3, #32]
 800514c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005150:	d003      	beq.n	800515a <HAL_DMA_Init+0x206>
 8005152:	21c0      	movs	r1, #192	; 0xc0
 8005154:	482f      	ldr	r0, [pc, #188]	; (8005214 <HAL_DMA_Init+0x2c0>)
 8005156:	f7fd fbba 	bl	80028ce <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800515e:	2b00      	cmp	r3, #0
 8005160:	d007      	beq.n	8005172 <HAL_DMA_Init+0x21e>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005166:	2b04      	cmp	r3, #4
 8005168:	d003      	beq.n	8005172 <HAL_DMA_Init+0x21e>
 800516a:	21c1      	movs	r1, #193	; 0xc1
 800516c:	4829      	ldr	r0, [pc, #164]	; (8005214 <HAL_DMA_Init+0x2c0>)
 800516e:	f7fd fbae 	bl	80028ce <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005176:	2b00      	cmp	r3, #0
 8005178:	d065      	beq.n	8005246 <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00f      	beq.n	80051a2 <HAL_DMA_Init+0x24e>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005186:	2b01      	cmp	r3, #1
 8005188:	d00b      	beq.n	80051a2 <HAL_DMA_Init+0x24e>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800518e:	2b02      	cmp	r3, #2
 8005190:	d007      	beq.n	80051a2 <HAL_DMA_Init+0x24e>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005196:	2b03      	cmp	r3, #3
 8005198:	d003      	beq.n	80051a2 <HAL_DMA_Init+0x24e>
 800519a:	21c6      	movs	r1, #198	; 0xc6
 800519c:	481d      	ldr	r0, [pc, #116]	; (8005214 <HAL_DMA_Init+0x2c0>)
 800519e:	f7fd fb96 	bl	80028ce <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d036      	beq.n	8005218 <HAL_DMA_Init+0x2c4>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80051b2:	d031      	beq.n	8005218 <HAL_DMA_Init+0x2c4>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051bc:	d02c      	beq.n	8005218 <HAL_DMA_Init+0x2c4>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80051c6:	d027      	beq.n	8005218 <HAL_DMA_Init+0x2c4>
 80051c8:	21c7      	movs	r1, #199	; 0xc7
 80051ca:	4812      	ldr	r0, [pc, #72]	; (8005214 <HAL_DMA_Init+0x2c0>)
 80051cc:	f7fd fb7f 	bl	80028ce <assert_failed>
 80051d0:	e022      	b.n	8005218 <HAL_DMA_Init+0x2c4>
 80051d2:	bf00      	nop
 80051d4:	40026010 	.word	0x40026010
 80051d8:	40026028 	.word	0x40026028
 80051dc:	40026040 	.word	0x40026040
 80051e0:	40026058 	.word	0x40026058
 80051e4:	40026070 	.word	0x40026070
 80051e8:	40026088 	.word	0x40026088
 80051ec:	400260a0 	.word	0x400260a0
 80051f0:	400260b8 	.word	0x400260b8
 80051f4:	40026410 	.word	0x40026410
 80051f8:	40026428 	.word	0x40026428
 80051fc:	40026440 	.word	0x40026440
 8005200:	40026458 	.word	0x40026458
 8005204:	40026470 	.word	0x40026470
 8005208:	40026488 	.word	0x40026488
 800520c:	400264a0 	.word	0x400264a0
 8005210:	400264b8 	.word	0x400264b8
 8005214:	0800c244 	.word	0x0800c244
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521c:	2b00      	cmp	r3, #0
 800521e:	d012      	beq.n	8005246 <HAL_DMA_Init+0x2f2>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005224:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005228:	d00d      	beq.n	8005246 <HAL_DMA_Init+0x2f2>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800522e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005232:	d008      	beq.n	8005246 <HAL_DMA_Init+0x2f2>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005238:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800523c:	d003      	beq.n	8005246 <HAL_DMA_Init+0x2f2>
 800523e:	21c8      	movs	r1, #200	; 0xc8
 8005240:	4850      	ldr	r0, [pc, #320]	; (8005384 <HAL_DMA_Init+0x430>)
 8005242:	f7fd fb44 	bl	80028ce <assert_failed>
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2202      	movs	r2, #2
 8005252:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f022 0201 	bic.w	r2, r2, #1
 8005264:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005266:	e00f      	b.n	8005288 <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005268:	f7fe fc8a 	bl	8003b80 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	2b05      	cmp	r3, #5
 8005274:	d908      	bls.n	8005288 <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2220      	movs	r2, #32
 800527a:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2203      	movs	r2, #3
 8005280:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005284:	2303      	movs	r3, #3
 8005286:	e078      	b.n	800537a <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0301 	and.w	r3, r3, #1
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1e8      	bne.n	8005268 <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800529e:	697a      	ldr	r2, [r7, #20]
 80052a0:	4b39      	ldr	r3, [pc, #228]	; (8005388 <HAL_DMA_Init+0x434>)
 80052a2:	4013      	ands	r3, r2
 80052a4:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685a      	ldr	r2, [r3, #4]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	691b      	ldr	r3, [r3, #16]
 80052ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	699b      	ldr	r3, [r3, #24]
 80052c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a1b      	ldr	r3, [r3, #32]
 80052d2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052d4:	697a      	ldr	r2, [r7, #20]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052de:	2b04      	cmp	r3, #4
 80052e0:	d107      	bne.n	80052f2 <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ea:	4313      	orrs	r3, r2
 80052ec:	697a      	ldr	r2, [r7, #20]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	697a      	ldr	r2, [r7, #20]
 80052f8:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	695b      	ldr	r3, [r3, #20]
 8005300:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	f023 0307 	bic.w	r3, r3, #7
 8005308:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530e:	697a      	ldr	r2, [r7, #20]
 8005310:	4313      	orrs	r3, r2
 8005312:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005318:	2b04      	cmp	r3, #4
 800531a:	d117      	bne.n	800534c <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005320:	697a      	ldr	r2, [r7, #20]
 8005322:	4313      	orrs	r3, r2
 8005324:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00e      	beq.n	800534c <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f000 fa80 	bl	8005834 <DMA_CheckFifoParam>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	d008      	beq.n	800534c <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2240      	movs	r2, #64	; 0x40
 800533e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005348:	2301      	movs	r3, #1
 800534a:	e016      	b.n	800537a <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	697a      	ldr	r2, [r7, #20]
 8005352:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 fa37 	bl	80057c8 <DMA_CalcBaseAndBitshift>
 800535a:	4603      	mov	r3, r0
 800535c:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005362:	223f      	movs	r2, #63	; 0x3f
 8005364:	409a      	lsls	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3718      	adds	r7, #24
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	0800c244 	.word	0x0800c244
 8005388:	f010803f 	.word	0xf010803f

0800538c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b086      	sub	sp, #24
 8005390:	af00      	add	r7, sp, #0
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	60b9      	str	r1, [r7, #8]
 8005396:	607a      	str	r2, [r7, #4]
 8005398:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800539a:	2300      	movs	r3, #0
 800539c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d003      	beq.n	80053b2 <HAL_DMA_Start_IT+0x26>
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053b0:	d304      	bcc.n	80053bc <HAL_DMA_Start_IT+0x30>
 80053b2:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 80053b6:	4827      	ldr	r0, [pc, #156]	; (8005454 <HAL_DMA_Start_IT+0xc8>)
 80053b8:	f7fd fa89 	bl	80028ce <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d101      	bne.n	80053ca <HAL_DMA_Start_IT+0x3e>
 80053c6:	2302      	movs	r3, #2
 80053c8:	e040      	b.n	800544c <HAL_DMA_Start_IT+0xc0>
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2201      	movs	r2, #1
 80053ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d12f      	bne.n	800543e <HAL_DMA_Start_IT+0xb2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2202      	movs	r2, #2
 80053e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	68b9      	ldr	r1, [r7, #8]
 80053f2:	68f8      	ldr	r0, [r7, #12]
 80053f4:	f000 f9ba 	bl	800576c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053fc:	223f      	movs	r2, #63	; 0x3f
 80053fe:	409a      	lsls	r2, r3
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f042 0216 	orr.w	r2, r2, #22
 8005412:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005418:	2b00      	cmp	r3, #0
 800541a:	d007      	beq.n	800542c <HAL_DMA_Start_IT+0xa0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f042 0208 	orr.w	r2, r2, #8
 800542a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f042 0201 	orr.w	r2, r2, #1
 800543a:	601a      	str	r2, [r3, #0]
 800543c:	e005      	b.n	800544a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2200      	movs	r2, #0
 8005442:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005446:	2302      	movs	r3, #2
 8005448:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800544a:	7dfb      	ldrb	r3, [r7, #23]
}
 800544c:	4618      	mov	r0, r3
 800544e:	3718      	adds	r7, #24
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}
 8005454:	0800c244 	.word	0x0800c244

08005458 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b086      	sub	sp, #24
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005460:	2300      	movs	r3, #0
 8005462:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005464:	4b92      	ldr	r3, [pc, #584]	; (80056b0 <HAL_DMA_IRQHandler+0x258>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a92      	ldr	r2, [pc, #584]	; (80056b4 <HAL_DMA_IRQHandler+0x25c>)
 800546a:	fba2 2303 	umull	r2, r3, r2, r3
 800546e:	0a9b      	lsrs	r3, r3, #10
 8005470:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005476:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005482:	2208      	movs	r2, #8
 8005484:	409a      	lsls	r2, r3
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	4013      	ands	r3, r2
 800548a:	2b00      	cmp	r3, #0
 800548c:	d01a      	beq.n	80054c4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 0304 	and.w	r3, r3, #4
 8005498:	2b00      	cmp	r3, #0
 800549a:	d013      	beq.n	80054c4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f022 0204 	bic.w	r2, r2, #4
 80054aa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054b0:	2208      	movs	r2, #8
 80054b2:	409a      	lsls	r2, r3
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054bc:	f043 0201 	orr.w	r2, r3, #1
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054c8:	2201      	movs	r2, #1
 80054ca:	409a      	lsls	r2, r3
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	4013      	ands	r3, r2
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d012      	beq.n	80054fa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	695b      	ldr	r3, [r3, #20]
 80054da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d00b      	beq.n	80054fa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054e6:	2201      	movs	r2, #1
 80054e8:	409a      	lsls	r2, r3
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f2:	f043 0202 	orr.w	r2, r3, #2
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054fe:	2204      	movs	r2, #4
 8005500:	409a      	lsls	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	4013      	ands	r3, r2
 8005506:	2b00      	cmp	r3, #0
 8005508:	d012      	beq.n	8005530 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d00b      	beq.n	8005530 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800551c:	2204      	movs	r2, #4
 800551e:	409a      	lsls	r2, r3
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005528:	f043 0204 	orr.w	r2, r3, #4
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005534:	2210      	movs	r2, #16
 8005536:	409a      	lsls	r2, r3
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	4013      	ands	r3, r2
 800553c:	2b00      	cmp	r3, #0
 800553e:	d043      	beq.n	80055c8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0308 	and.w	r3, r3, #8
 800554a:	2b00      	cmp	r3, #0
 800554c:	d03c      	beq.n	80055c8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005552:	2210      	movs	r2, #16
 8005554:	409a      	lsls	r2, r3
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005564:	2b00      	cmp	r3, #0
 8005566:	d018      	beq.n	800559a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005572:	2b00      	cmp	r3, #0
 8005574:	d108      	bne.n	8005588 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557a:	2b00      	cmp	r3, #0
 800557c:	d024      	beq.n	80055c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	4798      	blx	r3
 8005586:	e01f      	b.n	80055c8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800558c:	2b00      	cmp	r3, #0
 800558e:	d01b      	beq.n	80055c8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	4798      	blx	r3
 8005598:	e016      	b.n	80055c8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d107      	bne.n	80055b8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f022 0208 	bic.w	r2, r2, #8
 80055b6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d003      	beq.n	80055c8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055cc:	2220      	movs	r2, #32
 80055ce:	409a      	lsls	r2, r3
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	4013      	ands	r3, r2
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f000 808e 	beq.w	80056f6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0310 	and.w	r3, r3, #16
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	f000 8086 	beq.w	80056f6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055ee:	2220      	movs	r2, #32
 80055f0:	409a      	lsls	r2, r3
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	2b05      	cmp	r3, #5
 8005600:	d136      	bne.n	8005670 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f022 0216 	bic.w	r2, r2, #22
 8005610:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	695a      	ldr	r2, [r3, #20]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005620:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005626:	2b00      	cmp	r3, #0
 8005628:	d103      	bne.n	8005632 <HAL_DMA_IRQHandler+0x1da>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800562e:	2b00      	cmp	r3, #0
 8005630:	d007      	beq.n	8005642 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f022 0208 	bic.w	r2, r2, #8
 8005640:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005646:	223f      	movs	r2, #63	; 0x3f
 8005648:	409a      	lsls	r2, r3
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2201      	movs	r2, #1
 800565a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005662:	2b00      	cmp	r3, #0
 8005664:	d07d      	beq.n	8005762 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	4798      	blx	r3
        }
        return;
 800566e:	e078      	b.n	8005762 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d01c      	beq.n	80056b8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005688:	2b00      	cmp	r3, #0
 800568a:	d108      	bne.n	800569e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005690:	2b00      	cmp	r3, #0
 8005692:	d030      	beq.n	80056f6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	4798      	blx	r3
 800569c:	e02b      	b.n	80056f6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d027      	beq.n	80056f6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	4798      	blx	r3
 80056ae:	e022      	b.n	80056f6 <HAL_DMA_IRQHandler+0x29e>
 80056b0:	200001f0 	.word	0x200001f0
 80056b4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d10f      	bne.n	80056e6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f022 0210 	bic.w	r2, r2, #16
 80056d4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d003      	beq.n	80056f6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d032      	beq.n	8005764 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005702:	f003 0301 	and.w	r3, r3, #1
 8005706:	2b00      	cmp	r3, #0
 8005708:	d022      	beq.n	8005750 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2205      	movs	r2, #5
 800570e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f022 0201 	bic.w	r2, r2, #1
 8005720:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	3301      	adds	r3, #1
 8005726:	60bb      	str	r3, [r7, #8]
 8005728:	697a      	ldr	r2, [r7, #20]
 800572a:	429a      	cmp	r2, r3
 800572c:	d307      	bcc.n	800573e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	2b00      	cmp	r3, #0
 800573a:	d1f2      	bne.n	8005722 <HAL_DMA_IRQHandler+0x2ca>
 800573c:	e000      	b.n	8005740 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800573e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005754:	2b00      	cmp	r3, #0
 8005756:	d005      	beq.n	8005764 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	4798      	blx	r3
 8005760:	e000      	b.n	8005764 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005762:	bf00      	nop
    }
  }
}
 8005764:	3718      	adds	r7, #24
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop

0800576c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800576c:	b480      	push	{r7}
 800576e:	b085      	sub	sp, #20
 8005770:	af00      	add	r7, sp, #0
 8005772:	60f8      	str	r0, [r7, #12]
 8005774:	60b9      	str	r1, [r7, #8]
 8005776:	607a      	str	r2, [r7, #4]
 8005778:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005788:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	683a      	ldr	r2, [r7, #0]
 8005790:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	2b40      	cmp	r3, #64	; 0x40
 8005798:	d108      	bne.n	80057ac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	68ba      	ldr	r2, [r7, #8]
 80057a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80057aa:	e007      	b.n	80057bc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	687a      	ldr	r2, [r7, #4]
 80057ba:	60da      	str	r2, [r3, #12]
}
 80057bc:	bf00      	nop
 80057be:	3714      	adds	r7, #20
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	3b10      	subs	r3, #16
 80057d8:	4a14      	ldr	r2, [pc, #80]	; (800582c <DMA_CalcBaseAndBitshift+0x64>)
 80057da:	fba2 2303 	umull	r2, r3, r2, r3
 80057de:	091b      	lsrs	r3, r3, #4
 80057e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80057e2:	4a13      	ldr	r2, [pc, #76]	; (8005830 <DMA_CalcBaseAndBitshift+0x68>)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	4413      	add	r3, r2
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	461a      	mov	r2, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2b03      	cmp	r3, #3
 80057f4:	d909      	bls.n	800580a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80057fe:	f023 0303 	bic.w	r3, r3, #3
 8005802:	1d1a      	adds	r2, r3, #4
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	659a      	str	r2, [r3, #88]	; 0x58
 8005808:	e007      	b.n	800581a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005812:	f023 0303 	bic.w	r3, r3, #3
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800581e:	4618      	mov	r0, r3
 8005820:	3714      	adds	r7, #20
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop
 800582c:	aaaaaaab 	.word	0xaaaaaaab
 8005830:	0800c494 	.word	0x0800c494

08005834 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005834:	b480      	push	{r7}
 8005836:	b085      	sub	sp, #20
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800583c:	2300      	movs	r3, #0
 800583e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005844:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	699b      	ldr	r3, [r3, #24]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d11f      	bne.n	800588e <DMA_CheckFifoParam+0x5a>
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	2b03      	cmp	r3, #3
 8005852:	d856      	bhi.n	8005902 <DMA_CheckFifoParam+0xce>
 8005854:	a201      	add	r2, pc, #4	; (adr r2, 800585c <DMA_CheckFifoParam+0x28>)
 8005856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800585a:	bf00      	nop
 800585c:	0800586d 	.word	0x0800586d
 8005860:	0800587f 	.word	0x0800587f
 8005864:	0800586d 	.word	0x0800586d
 8005868:	08005903 	.word	0x08005903
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005870:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005874:	2b00      	cmp	r3, #0
 8005876:	d046      	beq.n	8005906 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800587c:	e043      	b.n	8005906 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005882:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005886:	d140      	bne.n	800590a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800588c:	e03d      	b.n	800590a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	699b      	ldr	r3, [r3, #24]
 8005892:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005896:	d121      	bne.n	80058dc <DMA_CheckFifoParam+0xa8>
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	2b03      	cmp	r3, #3
 800589c:	d837      	bhi.n	800590e <DMA_CheckFifoParam+0xda>
 800589e:	a201      	add	r2, pc, #4	; (adr r2, 80058a4 <DMA_CheckFifoParam+0x70>)
 80058a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a4:	080058b5 	.word	0x080058b5
 80058a8:	080058bb 	.word	0x080058bb
 80058ac:	080058b5 	.word	0x080058b5
 80058b0:	080058cd 	.word	0x080058cd
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	73fb      	strb	r3, [r7, #15]
      break;
 80058b8:	e030      	b.n	800591c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d025      	beq.n	8005912 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80058ca:	e022      	b.n	8005912 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80058d4:	d11f      	bne.n	8005916 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80058da:	e01c      	b.n	8005916 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d903      	bls.n	80058ea <DMA_CheckFifoParam+0xb6>
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	2b03      	cmp	r3, #3
 80058e6:	d003      	beq.n	80058f0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80058e8:	e018      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	73fb      	strb	r3, [r7, #15]
      break;
 80058ee:	e015      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d00e      	beq.n	800591a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005900:	e00b      	b.n	800591a <DMA_CheckFifoParam+0xe6>
      break;
 8005902:	bf00      	nop
 8005904:	e00a      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      break;
 8005906:	bf00      	nop
 8005908:	e008      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      break;
 800590a:	bf00      	nop
 800590c:	e006      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      break;
 800590e:	bf00      	nop
 8005910:	e004      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      break;
 8005912:	bf00      	nop
 8005914:	e002      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      break;   
 8005916:	bf00      	nop
 8005918:	e000      	b.n	800591c <DMA_CheckFifoParam+0xe8>
      break;
 800591a:	bf00      	nop
    }
  } 
  
  return status; 
 800591c:	7bfb      	ldrb	r3, [r7, #15]
}
 800591e:	4618      	mov	r0, r3
 8005920:	3714      	adds	r7, #20
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop

0800592c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b088      	sub	sp, #32
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005936:	2300      	movs	r3, #0
 8005938:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800593a:	2300      	movs	r3, #0
 800593c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800593e:	2300      	movs	r3, #0
 8005940:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4a45      	ldr	r2, [pc, #276]	; (8005a5c <HAL_GPIO_Init+0x130>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d02b      	beq.n	80059a2 <HAL_GPIO_Init+0x76>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	4a44      	ldr	r2, [pc, #272]	; (8005a60 <HAL_GPIO_Init+0x134>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d027      	beq.n	80059a2 <HAL_GPIO_Init+0x76>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	4a43      	ldr	r2, [pc, #268]	; (8005a64 <HAL_GPIO_Init+0x138>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d023      	beq.n	80059a2 <HAL_GPIO_Init+0x76>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	4a42      	ldr	r2, [pc, #264]	; (8005a68 <HAL_GPIO_Init+0x13c>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d01f      	beq.n	80059a2 <HAL_GPIO_Init+0x76>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	4a41      	ldr	r2, [pc, #260]	; (8005a6c <HAL_GPIO_Init+0x140>)
 8005966:	4293      	cmp	r3, r2
 8005968:	d01b      	beq.n	80059a2 <HAL_GPIO_Init+0x76>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	4a40      	ldr	r2, [pc, #256]	; (8005a70 <HAL_GPIO_Init+0x144>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d017      	beq.n	80059a2 <HAL_GPIO_Init+0x76>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a3f      	ldr	r2, [pc, #252]	; (8005a74 <HAL_GPIO_Init+0x148>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d013      	beq.n	80059a2 <HAL_GPIO_Init+0x76>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a3e      	ldr	r2, [pc, #248]	; (8005a78 <HAL_GPIO_Init+0x14c>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d00f      	beq.n	80059a2 <HAL_GPIO_Init+0x76>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	4a3d      	ldr	r2, [pc, #244]	; (8005a7c <HAL_GPIO_Init+0x150>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d00b      	beq.n	80059a2 <HAL_GPIO_Init+0x76>
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	4a3c      	ldr	r2, [pc, #240]	; (8005a80 <HAL_GPIO_Init+0x154>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d007      	beq.n	80059a2 <HAL_GPIO_Init+0x76>
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	4a3b      	ldr	r2, [pc, #236]	; (8005a84 <HAL_GPIO_Init+0x158>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d003      	beq.n	80059a2 <HAL_GPIO_Init+0x76>
 800599a:	21b3      	movs	r1, #179	; 0xb3
 800599c:	483a      	ldr	r0, [pc, #232]	; (8005a88 <HAL_GPIO_Init+0x15c>)
 800599e:	f7fc ff96 	bl	80028ce <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	b29b      	uxth	r3, r3
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d005      	beq.n	80059b8 <HAL_GPIO_Init+0x8c>
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	0c1b      	lsrs	r3, r3, #16
 80059b2:	041b      	lsls	r3, r3, #16
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d003      	beq.n	80059c0 <HAL_GPIO_Init+0x94>
 80059b8:	21b4      	movs	r1, #180	; 0xb4
 80059ba:	4833      	ldr	r0, [pc, #204]	; (8005a88 <HAL_GPIO_Init+0x15c>)
 80059bc:	f7fc ff87 	bl	80028ce <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d035      	beq.n	8005a34 <HAL_GPIO_Init+0x108>
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d031      	beq.n	8005a34 <HAL_GPIO_Init+0x108>
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	2b11      	cmp	r3, #17
 80059d6:	d02d      	beq.n	8005a34 <HAL_GPIO_Init+0x108>
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	2b02      	cmp	r3, #2
 80059de:	d029      	beq.n	8005a34 <HAL_GPIO_Init+0x108>
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	685b      	ldr	r3, [r3, #4]
 80059e4:	2b12      	cmp	r3, #18
 80059e6:	d025      	beq.n	8005a34 <HAL_GPIO_Init+0x108>
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	4a27      	ldr	r2, [pc, #156]	; (8005a8c <HAL_GPIO_Init+0x160>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d020      	beq.n	8005a34 <HAL_GPIO_Init+0x108>
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	4a26      	ldr	r2, [pc, #152]	; (8005a90 <HAL_GPIO_Init+0x164>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d01b      	beq.n	8005a34 <HAL_GPIO_Init+0x108>
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	4a24      	ldr	r2, [pc, #144]	; (8005a94 <HAL_GPIO_Init+0x168>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d016      	beq.n	8005a34 <HAL_GPIO_Init+0x108>
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	4a23      	ldr	r2, [pc, #140]	; (8005a98 <HAL_GPIO_Init+0x16c>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d011      	beq.n	8005a34 <HAL_GPIO_Init+0x108>
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	4a21      	ldr	r2, [pc, #132]	; (8005a9c <HAL_GPIO_Init+0x170>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d00c      	beq.n	8005a34 <HAL_GPIO_Init+0x108>
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	4a20      	ldr	r2, [pc, #128]	; (8005aa0 <HAL_GPIO_Init+0x174>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d007      	beq.n	8005a34 <HAL_GPIO_Init+0x108>
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	2b03      	cmp	r3, #3
 8005a2a:	d003      	beq.n	8005a34 <HAL_GPIO_Init+0x108>
 8005a2c:	21b5      	movs	r1, #181	; 0xb5
 8005a2e:	4816      	ldr	r0, [pc, #88]	; (8005a88 <HAL_GPIO_Init+0x15c>)
 8005a30:	f7fc ff4d 	bl	80028ce <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d00b      	beq.n	8005a54 <HAL_GPIO_Init+0x128>
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d007      	beq.n	8005a54 <HAL_GPIO_Init+0x128>
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	d003      	beq.n	8005a54 <HAL_GPIO_Init+0x128>
 8005a4c:	21b6      	movs	r1, #182	; 0xb6
 8005a4e:	480e      	ldr	r0, [pc, #56]	; (8005a88 <HAL_GPIO_Init+0x15c>)
 8005a50:	f7fc ff3d 	bl	80028ce <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a54:	2300      	movs	r3, #0
 8005a56:	61fb      	str	r3, [r7, #28]
 8005a58:	e270      	b.n	8005f3c <HAL_GPIO_Init+0x610>
 8005a5a:	bf00      	nop
 8005a5c:	40020000 	.word	0x40020000
 8005a60:	40020400 	.word	0x40020400
 8005a64:	40020800 	.word	0x40020800
 8005a68:	40020c00 	.word	0x40020c00
 8005a6c:	40021000 	.word	0x40021000
 8005a70:	40021400 	.word	0x40021400
 8005a74:	40021800 	.word	0x40021800
 8005a78:	40021c00 	.word	0x40021c00
 8005a7c:	40022000 	.word	0x40022000
 8005a80:	40022400 	.word	0x40022400
 8005a84:	40022800 	.word	0x40022800
 8005a88:	0800c27c 	.word	0x0800c27c
 8005a8c:	10110000 	.word	0x10110000
 8005a90:	10210000 	.word	0x10210000
 8005a94:	10310000 	.word	0x10310000
 8005a98:	10120000 	.word	0x10120000
 8005a9c:	10220000 	.word	0x10220000
 8005aa0:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8005aac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	697a      	ldr	r2, [r7, #20]
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005ab8:	693a      	ldr	r2, [r7, #16]
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	f040 823a 	bne.w	8005f36 <HAL_GPIO_Init+0x60a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d00b      	beq.n	8005ae2 <HAL_GPIO_Init+0x1b6>
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	d007      	beq.n	8005ae2 <HAL_GPIO_Init+0x1b6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005ad6:	2b11      	cmp	r3, #17
 8005ad8:	d003      	beq.n	8005ae2 <HAL_GPIO_Init+0x1b6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	2b12      	cmp	r3, #18
 8005ae0:	d144      	bne.n	8005b6c <HAL_GPIO_Init+0x240>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d00f      	beq.n	8005b0a <HAL_GPIO_Init+0x1de>
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d00b      	beq.n	8005b0a <HAL_GPIO_Init+0x1de>
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	2b02      	cmp	r3, #2
 8005af8:	d007      	beq.n	8005b0a <HAL_GPIO_Init+0x1de>
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	2b03      	cmp	r3, #3
 8005b00:	d003      	beq.n	8005b0a <HAL_GPIO_Init+0x1de>
 8005b02:	21c8      	movs	r1, #200	; 0xc8
 8005b04:	489a      	ldr	r0, [pc, #616]	; (8005d70 <HAL_GPIO_Init+0x444>)
 8005b06:	f7fc fee2 	bl	80028ce <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005b10:	69fb      	ldr	r3, [r7, #28]
 8005b12:	005b      	lsls	r3, r3, #1
 8005b14:	2203      	movs	r2, #3
 8005b16:	fa02 f303 	lsl.w	r3, r2, r3
 8005b1a:	43db      	mvns	r3, r3
 8005b1c:	69ba      	ldr	r2, [r7, #24]
 8005b1e:	4013      	ands	r3, r2
 8005b20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	68da      	ldr	r2, [r3, #12]
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	005b      	lsls	r3, r3, #1
 8005b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b2e:	69ba      	ldr	r2, [r7, #24]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	69ba      	ldr	r2, [r7, #24]
 8005b38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005b40:	2201      	movs	r2, #1
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	fa02 f303 	lsl.w	r3, r2, r3
 8005b48:	43db      	mvns	r3, r3
 8005b4a:	69ba      	ldr	r2, [r7, #24]
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	091b      	lsrs	r3, r3, #4
 8005b56:	f003 0201 	and.w	r2, r3, #1
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b60:	69ba      	ldr	r2, [r7, #24]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	69ba      	ldr	r2, [r7, #24]
 8005b6a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	68db      	ldr	r3, [r3, #12]
 8005b70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	005b      	lsls	r3, r3, #1
 8005b76:	2203      	movs	r2, #3
 8005b78:	fa02 f303 	lsl.w	r3, r2, r3
 8005b7c:	43db      	mvns	r3, r3
 8005b7e:	69ba      	ldr	r2, [r7, #24]
 8005b80:	4013      	ands	r3, r2
 8005b82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	005b      	lsls	r3, r3, #1
 8005b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b90:	69ba      	ldr	r2, [r7, #24]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	69ba      	ldr	r2, [r7, #24]
 8005b9a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	2b02      	cmp	r3, #2
 8005ba2:	d004      	beq.n	8005bae <HAL_GPIO_Init+0x282>
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	2b12      	cmp	r3, #18
 8005baa:	f040 80e3 	bne.w	8005d74 <HAL_GPIO_Init+0x448>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	691b      	ldr	r3, [r3, #16]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	f000 80b6 	beq.w	8005d24 <HAL_GPIO_Init+0x3f8>
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	2b09      	cmp	r3, #9
 8005bbe:	f000 80b1 	beq.w	8005d24 <HAL_GPIO_Init+0x3f8>
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	f000 80ac 	beq.w	8005d24 <HAL_GPIO_Init+0x3f8>
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	691b      	ldr	r3, [r3, #16]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f000 80a7 	beq.w	8005d24 <HAL_GPIO_Init+0x3f8>
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	f000 80a2 	beq.w	8005d24 <HAL_GPIO_Init+0x3f8>
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	691b      	ldr	r3, [r3, #16]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f000 809d 	beq.w	8005d24 <HAL_GPIO_Init+0x3f8>
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	691b      	ldr	r3, [r3, #16]
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	f000 8098 	beq.w	8005d24 <HAL_GPIO_Init+0x3f8>
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	691b      	ldr	r3, [r3, #16]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	f000 8093 	beq.w	8005d24 <HAL_GPIO_Init+0x3f8>
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	2b02      	cmp	r3, #2
 8005c04:	f000 808e 	beq.w	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	691b      	ldr	r3, [r3, #16]
 8005c0c:	2b02      	cmp	r3, #2
 8005c0e:	f000 8089 	beq.w	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	691b      	ldr	r3, [r3, #16]
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	f000 8084 	beq.w	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	691b      	ldr	r3, [r3, #16]
 8005c20:	2b03      	cmp	r3, #3
 8005c22:	d07f      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	691b      	ldr	r3, [r3, #16]
 8005c28:	2b04      	cmp	r3, #4
 8005c2a:	d07b      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	691b      	ldr	r3, [r3, #16]
 8005c30:	2b04      	cmp	r3, #4
 8005c32:	d077      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	2b04      	cmp	r3, #4
 8005c3a:	d073      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	2b05      	cmp	r3, #5
 8005c42:	d06f      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	2b05      	cmp	r3, #5
 8005c4a:	d06b      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	691b      	ldr	r3, [r3, #16]
 8005c50:	2b09      	cmp	r3, #9
 8005c52:	d067      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	691b      	ldr	r3, [r3, #16]
 8005c58:	2b06      	cmp	r3, #6
 8005c5a:	d063      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	2b09      	cmp	r3, #9
 8005c62:	d05f      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	691b      	ldr	r3, [r3, #16]
 8005c68:	2b07      	cmp	r3, #7
 8005c6a:	d05b      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	691b      	ldr	r3, [r3, #16]
 8005c70:	2b07      	cmp	r3, #7
 8005c72:	d057      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	691b      	ldr	r3, [r3, #16]
 8005c78:	2b07      	cmp	r3, #7
 8005c7a:	d053      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	2b08      	cmp	r3, #8
 8005c82:	d04f      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	691b      	ldr	r3, [r3, #16]
 8005c88:	2b08      	cmp	r3, #8
 8005c8a:	d04b      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	691b      	ldr	r3, [r3, #16]
 8005c90:	2b08      	cmp	r3, #8
 8005c92:	d047      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	2b09      	cmp	r3, #9
 8005c9a:	d043      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	691b      	ldr	r3, [r3, #16]
 8005ca0:	2b09      	cmp	r3, #9
 8005ca2:	d03f      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	2b0a      	cmp	r3, #10
 8005caa:	d03b      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	2b0a      	cmp	r3, #10
 8005cb2:	d037      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	691b      	ldr	r3, [r3, #16]
 8005cb8:	2b0b      	cmp	r3, #11
 8005cba:	d033      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	691b      	ldr	r3, [r3, #16]
 8005cc0:	2b0c      	cmp	r3, #12
 8005cc2:	d02f      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	691b      	ldr	r3, [r3, #16]
 8005cc8:	2b0c      	cmp	r3, #12
 8005cca:	d02b      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	691b      	ldr	r3, [r3, #16]
 8005cd0:	2b0d      	cmp	r3, #13
 8005cd2:	d027      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	691b      	ldr	r3, [r3, #16]
 8005cd8:	2b0f      	cmp	r3, #15
 8005cda:	d023      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	691b      	ldr	r3, [r3, #16]
 8005ce0:	2b05      	cmp	r3, #5
 8005ce2:	d01f      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	691b      	ldr	r3, [r3, #16]
 8005ce8:	2b05      	cmp	r3, #5
 8005cea:	d01b      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	691b      	ldr	r3, [r3, #16]
 8005cf0:	2b05      	cmp	r3, #5
 8005cf2:	d017      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	2b08      	cmp	r3, #8
 8005cfa:	d013      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	691b      	ldr	r3, [r3, #16]
 8005d00:	2b08      	cmp	r3, #8
 8005d02:	d00f      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	691b      	ldr	r3, [r3, #16]
 8005d08:	2b0c      	cmp	r3, #12
 8005d0a:	d00b      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	2b06      	cmp	r3, #6
 8005d12:	d007      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	691b      	ldr	r3, [r3, #16]
 8005d18:	2b0e      	cmp	r3, #14
 8005d1a:	d003      	beq.n	8005d24 <HAL_GPIO_Init+0x3f8>
 8005d1c:	21e0      	movs	r1, #224	; 0xe0
 8005d1e:	4814      	ldr	r0, [pc, #80]	; (8005d70 <HAL_GPIO_Init+0x444>)
 8005d20:	f7fc fdd5 	bl	80028ce <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005d24:	69fb      	ldr	r3, [r7, #28]
 8005d26:	08da      	lsrs	r2, r3, #3
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	3208      	adds	r2, #8
 8005d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	f003 0307 	and.w	r3, r3, #7
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	220f      	movs	r2, #15
 8005d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d40:	43db      	mvns	r3, r3
 8005d42:	69ba      	ldr	r2, [r7, #24]
 8005d44:	4013      	ands	r3, r2
 8005d46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	691a      	ldr	r2, [r3, #16]
 8005d4c:	69fb      	ldr	r3, [r7, #28]
 8005d4e:	f003 0307 	and.w	r3, r3, #7
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	fa02 f303 	lsl.w	r3, r2, r3
 8005d58:	69ba      	ldr	r2, [r7, #24]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005d5e:	69fb      	ldr	r3, [r7, #28]
 8005d60:	08da      	lsrs	r2, r3, #3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	3208      	adds	r2, #8
 8005d66:	69b9      	ldr	r1, [r7, #24]
 8005d68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005d6c:	e002      	b.n	8005d74 <HAL_GPIO_Init+0x448>
 8005d6e:	bf00      	nop
 8005d70:	0800c27c 	.word	0x0800c27c
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005d7a:	69fb      	ldr	r3, [r7, #28]
 8005d7c:	005b      	lsls	r3, r3, #1
 8005d7e:	2203      	movs	r2, #3
 8005d80:	fa02 f303 	lsl.w	r3, r2, r3
 8005d84:	43db      	mvns	r3, r3
 8005d86:	69ba      	ldr	r2, [r7, #24]
 8005d88:	4013      	ands	r3, r2
 8005d8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f003 0203 	and.w	r2, r3, #3
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	005b      	lsls	r3, r3, #1
 8005d98:	fa02 f303 	lsl.w	r3, r2, r3
 8005d9c:	69ba      	ldr	r2, [r7, #24]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	69ba      	ldr	r2, [r7, #24]
 8005da6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	f000 80c0 	beq.w	8005f36 <HAL_GPIO_Init+0x60a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005db6:	2300      	movs	r3, #0
 8005db8:	60fb      	str	r3, [r7, #12]
 8005dba:	4b65      	ldr	r3, [pc, #404]	; (8005f50 <HAL_GPIO_Init+0x624>)
 8005dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dbe:	4a64      	ldr	r2, [pc, #400]	; (8005f50 <HAL_GPIO_Init+0x624>)
 8005dc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005dc4:	6453      	str	r3, [r2, #68]	; 0x44
 8005dc6:	4b62      	ldr	r3, [pc, #392]	; (8005f50 <HAL_GPIO_Init+0x624>)
 8005dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005dce:	60fb      	str	r3, [r7, #12]
 8005dd0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005dd2:	4a60      	ldr	r2, [pc, #384]	; (8005f54 <HAL_GPIO_Init+0x628>)
 8005dd4:	69fb      	ldr	r3, [r7, #28]
 8005dd6:	089b      	lsrs	r3, r3, #2
 8005dd8:	3302      	adds	r3, #2
 8005dda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	f003 0303 	and.w	r3, r3, #3
 8005de6:	009b      	lsls	r3, r3, #2
 8005de8:	220f      	movs	r2, #15
 8005dea:	fa02 f303 	lsl.w	r3, r2, r3
 8005dee:	43db      	mvns	r3, r3
 8005df0:	69ba      	ldr	r2, [r7, #24]
 8005df2:	4013      	ands	r3, r2
 8005df4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	4a57      	ldr	r2, [pc, #348]	; (8005f58 <HAL_GPIO_Init+0x62c>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d037      	beq.n	8005e6e <HAL_GPIO_Init+0x542>
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	4a56      	ldr	r2, [pc, #344]	; (8005f5c <HAL_GPIO_Init+0x630>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d031      	beq.n	8005e6a <HAL_GPIO_Init+0x53e>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a55      	ldr	r2, [pc, #340]	; (8005f60 <HAL_GPIO_Init+0x634>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d02b      	beq.n	8005e66 <HAL_GPIO_Init+0x53a>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	4a54      	ldr	r2, [pc, #336]	; (8005f64 <HAL_GPIO_Init+0x638>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d025      	beq.n	8005e62 <HAL_GPIO_Init+0x536>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a53      	ldr	r2, [pc, #332]	; (8005f68 <HAL_GPIO_Init+0x63c>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d01f      	beq.n	8005e5e <HAL_GPIO_Init+0x532>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a52      	ldr	r2, [pc, #328]	; (8005f6c <HAL_GPIO_Init+0x640>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d019      	beq.n	8005e5a <HAL_GPIO_Init+0x52e>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a51      	ldr	r2, [pc, #324]	; (8005f70 <HAL_GPIO_Init+0x644>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d013      	beq.n	8005e56 <HAL_GPIO_Init+0x52a>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a50      	ldr	r2, [pc, #320]	; (8005f74 <HAL_GPIO_Init+0x648>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d00d      	beq.n	8005e52 <HAL_GPIO_Init+0x526>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4a4f      	ldr	r2, [pc, #316]	; (8005f78 <HAL_GPIO_Init+0x64c>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d007      	beq.n	8005e4e <HAL_GPIO_Init+0x522>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a4e      	ldr	r2, [pc, #312]	; (8005f7c <HAL_GPIO_Init+0x650>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d101      	bne.n	8005e4a <HAL_GPIO_Init+0x51e>
 8005e46:	2309      	movs	r3, #9
 8005e48:	e012      	b.n	8005e70 <HAL_GPIO_Init+0x544>
 8005e4a:	230a      	movs	r3, #10
 8005e4c:	e010      	b.n	8005e70 <HAL_GPIO_Init+0x544>
 8005e4e:	2308      	movs	r3, #8
 8005e50:	e00e      	b.n	8005e70 <HAL_GPIO_Init+0x544>
 8005e52:	2307      	movs	r3, #7
 8005e54:	e00c      	b.n	8005e70 <HAL_GPIO_Init+0x544>
 8005e56:	2306      	movs	r3, #6
 8005e58:	e00a      	b.n	8005e70 <HAL_GPIO_Init+0x544>
 8005e5a:	2305      	movs	r3, #5
 8005e5c:	e008      	b.n	8005e70 <HAL_GPIO_Init+0x544>
 8005e5e:	2304      	movs	r3, #4
 8005e60:	e006      	b.n	8005e70 <HAL_GPIO_Init+0x544>
 8005e62:	2303      	movs	r3, #3
 8005e64:	e004      	b.n	8005e70 <HAL_GPIO_Init+0x544>
 8005e66:	2302      	movs	r3, #2
 8005e68:	e002      	b.n	8005e70 <HAL_GPIO_Init+0x544>
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e000      	b.n	8005e70 <HAL_GPIO_Init+0x544>
 8005e6e:	2300      	movs	r3, #0
 8005e70:	69fa      	ldr	r2, [r7, #28]
 8005e72:	f002 0203 	and.w	r2, r2, #3
 8005e76:	0092      	lsls	r2, r2, #2
 8005e78:	4093      	lsls	r3, r2
 8005e7a:	69ba      	ldr	r2, [r7, #24]
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005e80:	4934      	ldr	r1, [pc, #208]	; (8005f54 <HAL_GPIO_Init+0x628>)
 8005e82:	69fb      	ldr	r3, [r7, #28]
 8005e84:	089b      	lsrs	r3, r3, #2
 8005e86:	3302      	adds	r3, #2
 8005e88:	69ba      	ldr	r2, [r7, #24]
 8005e8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005e8e:	4b3c      	ldr	r3, [pc, #240]	; (8005f80 <HAL_GPIO_Init+0x654>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	43db      	mvns	r3, r3
 8005e98:	69ba      	ldr	r2, [r7, #24]
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <HAL_GPIO_Init+0x586>
        {
          temp |= iocurrent;
 8005eaa:	69ba      	ldr	r2, [r7, #24]
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005eb2:	4a33      	ldr	r2, [pc, #204]	; (8005f80 <HAL_GPIO_Init+0x654>)
 8005eb4:	69bb      	ldr	r3, [r7, #24]
 8005eb6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005eb8:	4b31      	ldr	r3, [pc, #196]	; (8005f80 <HAL_GPIO_Init+0x654>)
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	43db      	mvns	r3, r3
 8005ec2:	69ba      	ldr	r2, [r7, #24]
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d003      	beq.n	8005edc <HAL_GPIO_Init+0x5b0>
        {
          temp |= iocurrent;
 8005ed4:	69ba      	ldr	r2, [r7, #24]
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005edc:	4a28      	ldr	r2, [pc, #160]	; (8005f80 <HAL_GPIO_Init+0x654>)
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ee2:	4b27      	ldr	r3, [pc, #156]	; (8005f80 <HAL_GPIO_Init+0x654>)
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	43db      	mvns	r3, r3
 8005eec:	69ba      	ldr	r2, [r7, #24]
 8005eee:	4013      	ands	r3, r2
 8005ef0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d003      	beq.n	8005f06 <HAL_GPIO_Init+0x5da>
        {
          temp |= iocurrent;
 8005efe:	69ba      	ldr	r2, [r7, #24]
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005f06:	4a1e      	ldr	r2, [pc, #120]	; (8005f80 <HAL_GPIO_Init+0x654>)
 8005f08:	69bb      	ldr	r3, [r7, #24]
 8005f0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005f0c:	4b1c      	ldr	r3, [pc, #112]	; (8005f80 <HAL_GPIO_Init+0x654>)
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	43db      	mvns	r3, r3
 8005f16:	69ba      	ldr	r2, [r7, #24]
 8005f18:	4013      	ands	r3, r2
 8005f1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d003      	beq.n	8005f30 <HAL_GPIO_Init+0x604>
        {
          temp |= iocurrent;
 8005f28:	69ba      	ldr	r2, [r7, #24]
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005f30:	4a13      	ldr	r2, [pc, #76]	; (8005f80 <HAL_GPIO_Init+0x654>)
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f36:	69fb      	ldr	r3, [r7, #28]
 8005f38:	3301      	adds	r3, #1
 8005f3a:	61fb      	str	r3, [r7, #28]
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	2b0f      	cmp	r3, #15
 8005f40:	f67f adb0 	bls.w	8005aa4 <HAL_GPIO_Init+0x178>
      }
    }
  }
}
 8005f44:	bf00      	nop
 8005f46:	bf00      	nop
 8005f48:	3720      	adds	r7, #32
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	40023800 	.word	0x40023800
 8005f54:	40013800 	.word	0x40013800
 8005f58:	40020000 	.word	0x40020000
 8005f5c:	40020400 	.word	0x40020400
 8005f60:	40020800 	.word	0x40020800
 8005f64:	40020c00 	.word	0x40020c00
 8005f68:	40021000 	.word	0x40021000
 8005f6c:	40021400 	.word	0x40021400
 8005f70:	40021800 	.word	0x40021800
 8005f74:	40021c00 	.word	0x40021c00
 8005f78:	40022000 	.word	0x40022000
 8005f7c:	40022400 	.word	0x40022400
 8005f80:	40013c00 	.word	0x40013c00

08005f84 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b084      	sub	sp, #16
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	460b      	mov	r3, r1
 8005f8e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8005f90:	887b      	ldrh	r3, [r7, #2]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d004      	beq.n	8005fa0 <HAL_GPIO_ReadPin+0x1c>
 8005f96:	887b      	ldrh	r3, [r7, #2]
 8005f98:	0c1b      	lsrs	r3, r3, #16
 8005f9a:	041b      	lsls	r3, r3, #16
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d004      	beq.n	8005faa <HAL_GPIO_ReadPin+0x26>
 8005fa0:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 8005fa4:	4809      	ldr	r0, [pc, #36]	; (8005fcc <HAL_GPIO_ReadPin+0x48>)
 8005fa6:	f7fc fc92 	bl	80028ce <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	691a      	ldr	r2, [r3, #16]
 8005fae:	887b      	ldrh	r3, [r7, #2]
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d002      	beq.n	8005fbc <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	73fb      	strb	r3, [r7, #15]
 8005fba:	e001      	b.n	8005fc0 <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3710      	adds	r7, #16
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
 8005fca:	bf00      	nop
 8005fcc:	0800c27c 	.word	0x0800c27c

08005fd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b082      	sub	sp, #8
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
 8005fd8:	460b      	mov	r3, r1
 8005fda:	807b      	strh	r3, [r7, #2]
 8005fdc:	4613      	mov	r3, r2
 8005fde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8005fe0:	887b      	ldrh	r3, [r7, #2]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d004      	beq.n	8005ff0 <HAL_GPIO_WritePin+0x20>
 8005fe6:	887b      	ldrh	r3, [r7, #2]
 8005fe8:	0c1b      	lsrs	r3, r3, #16
 8005fea:	041b      	lsls	r3, r3, #16
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d004      	beq.n	8005ffa <HAL_GPIO_WritePin+0x2a>
 8005ff0:	f240 119f 	movw	r1, #415	; 0x19f
 8005ff4:	480e      	ldr	r0, [pc, #56]	; (8006030 <HAL_GPIO_WritePin+0x60>)
 8005ff6:	f7fc fc6a 	bl	80028ce <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8005ffa:	787b      	ldrb	r3, [r7, #1]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d007      	beq.n	8006010 <HAL_GPIO_WritePin+0x40>
 8006000:	787b      	ldrb	r3, [r7, #1]
 8006002:	2b01      	cmp	r3, #1
 8006004:	d004      	beq.n	8006010 <HAL_GPIO_WritePin+0x40>
 8006006:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 800600a:	4809      	ldr	r0, [pc, #36]	; (8006030 <HAL_GPIO_WritePin+0x60>)
 800600c:	f7fc fc5f 	bl	80028ce <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8006010:	787b      	ldrb	r3, [r7, #1]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d003      	beq.n	800601e <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006016:	887a      	ldrh	r2, [r7, #2]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800601c:	e003      	b.n	8006026 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800601e:	887b      	ldrh	r3, [r7, #2]
 8006020:	041a      	lsls	r2, r3, #16
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	619a      	str	r2, [r3, #24]
}
 8006026:	bf00      	nop
 8006028:	3708      	adds	r7, #8
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	0800c27c 	.word	0x0800c27c

08006034 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b082      	sub	sp, #8
 8006038:	af00      	add	r7, sp, #0
 800603a:	4603      	mov	r3, r0
 800603c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800603e:	4b08      	ldr	r3, [pc, #32]	; (8006060 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006040:	695a      	ldr	r2, [r3, #20]
 8006042:	88fb      	ldrh	r3, [r7, #6]
 8006044:	4013      	ands	r3, r2
 8006046:	2b00      	cmp	r3, #0
 8006048:	d006      	beq.n	8006058 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800604a:	4a05      	ldr	r2, [pc, #20]	; (8006060 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800604c:	88fb      	ldrh	r3, [r7, #6]
 800604e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006050:	88fb      	ldrh	r3, [r7, #6]
 8006052:	4618      	mov	r0, r3
 8006054:	f7fc fa54 	bl	8002500 <HAL_GPIO_EXTI_Callback>
  }
}
 8006058:	bf00      	nop
 800605a:	3708      	adds	r7, #8
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}
 8006060:	40013c00 	.word	0x40013c00

08006064 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e1be      	b.n	80063f4 <HAL_I2C_Init+0x390>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a9f      	ldr	r2, [pc, #636]	; (80062f8 <HAL_I2C_Init+0x294>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d00e      	beq.n	800609e <HAL_I2C_Init+0x3a>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a9d      	ldr	r2, [pc, #628]	; (80062fc <HAL_I2C_Init+0x298>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d009      	beq.n	800609e <HAL_I2C_Init+0x3a>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a9c      	ldr	r2, [pc, #624]	; (8006300 <HAL_I2C_Init+0x29c>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d004      	beq.n	800609e <HAL_I2C_Init+0x3a>
 8006094:	f240 11bf 	movw	r1, #447	; 0x1bf
 8006098:	489a      	ldr	r0, [pc, #616]	; (8006304 <HAL_I2C_Init+0x2a0>)
 800609a:	f7fc fc18 	bl	80028ce <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d004      	beq.n	80060b0 <HAL_I2C_Init+0x4c>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	4a97      	ldr	r2, [pc, #604]	; (8006308 <HAL_I2C_Init+0x2a4>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d904      	bls.n	80060ba <HAL_I2C_Init+0x56>
 80060b0:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80060b4:	4893      	ldr	r0, [pc, #588]	; (8006304 <HAL_I2C_Init+0x2a0>)
 80060b6:	f7fc fc0a 	bl	80028ce <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d009      	beq.n	80060d6 <HAL_I2C_Init+0x72>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80060ca:	d004      	beq.n	80060d6 <HAL_I2C_Init+0x72>
 80060cc:	f240 11c1 	movw	r1, #449	; 0x1c1
 80060d0:	488c      	ldr	r0, [pc, #560]	; (8006304 <HAL_I2C_Init+0x2a0>)
 80060d2:	f7fc fbfc 	bl	80028ce <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80060de:	f023 0303 	bic.w	r3, r3, #3
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d004      	beq.n	80060f0 <HAL_I2C_Init+0x8c>
 80060e6:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 80060ea:	4886      	ldr	r0, [pc, #536]	; (8006304 <HAL_I2C_Init+0x2a0>)
 80060ec:	f7fc fbef 	bl	80028ce <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	691b      	ldr	r3, [r3, #16]
 80060f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80060f8:	d009      	beq.n	800610e <HAL_I2C_Init+0xaa>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	691b      	ldr	r3, [r3, #16]
 80060fe:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006102:	d004      	beq.n	800610e <HAL_I2C_Init+0xaa>
 8006104:	f240 11c3 	movw	r1, #451	; 0x1c3
 8006108:	487e      	ldr	r0, [pc, #504]	; (8006304 <HAL_I2C_Init+0x2a0>)
 800610a:	f7fc fbe0 	bl	80028ce <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d008      	beq.n	8006128 <HAL_I2C_Init+0xc4>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	695b      	ldr	r3, [r3, #20]
 800611a:	2b01      	cmp	r3, #1
 800611c:	d004      	beq.n	8006128 <HAL_I2C_Init+0xc4>
 800611e:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8006122:	4878      	ldr	r0, [pc, #480]	; (8006304 <HAL_I2C_Init+0x2a0>)
 8006124:	f7fc fbd3 	bl	80028ce <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	699b      	ldr	r3, [r3, #24]
 800612c:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8006130:	2b00      	cmp	r3, #0
 8006132:	d004      	beq.n	800613e <HAL_I2C_Init+0xda>
 8006134:	f240 11c5 	movw	r1, #453	; 0x1c5
 8006138:	4872      	ldr	r0, [pc, #456]	; (8006304 <HAL_I2C_Init+0x2a0>)
 800613a:	f7fc fbc8 	bl	80028ce <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	69db      	ldr	r3, [r3, #28]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d008      	beq.n	8006158 <HAL_I2C_Init+0xf4>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	69db      	ldr	r3, [r3, #28]
 800614a:	2b40      	cmp	r3, #64	; 0x40
 800614c:	d004      	beq.n	8006158 <HAL_I2C_Init+0xf4>
 800614e:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8006152:	486c      	ldr	r0, [pc, #432]	; (8006304 <HAL_I2C_Init+0x2a0>)
 8006154:	f7fc fbbb 	bl	80028ce <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6a1b      	ldr	r3, [r3, #32]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d008      	beq.n	8006172 <HAL_I2C_Init+0x10e>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6a1b      	ldr	r3, [r3, #32]
 8006164:	2b80      	cmp	r3, #128	; 0x80
 8006166:	d004      	beq.n	8006172 <HAL_I2C_Init+0x10e>
 8006168:	f240 11c7 	movw	r1, #455	; 0x1c7
 800616c:	4865      	ldr	r0, [pc, #404]	; (8006304 <HAL_I2C_Init+0x2a0>)
 800616e:	f7fc fbae 	bl	80028ce <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006178:	b2db      	uxtb	r3, r3
 800617a:	2b00      	cmp	r3, #0
 800617c:	d106      	bne.n	800618c <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f7fb fe44 	bl	8001e14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2224      	movs	r2, #36	; 0x24
 8006190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f022 0201 	bic.w	r2, r2, #1
 80061a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80061c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80061c4:	f001 fe70 	bl	8007ea8 <HAL_RCC_GetPCLK1Freq>
 80061c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	4a4f      	ldr	r2, [pc, #316]	; (800630c <HAL_I2C_Init+0x2a8>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d807      	bhi.n	80061e4 <HAL_I2C_Init+0x180>
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	4a4e      	ldr	r2, [pc, #312]	; (8006310 <HAL_I2C_Init+0x2ac>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	bf94      	ite	ls
 80061dc:	2301      	movls	r3, #1
 80061de:	2300      	movhi	r3, #0
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	e006      	b.n	80061f2 <HAL_I2C_Init+0x18e>
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	4a4b      	ldr	r2, [pc, #300]	; (8006314 <HAL_I2C_Init+0x2b0>)
 80061e8:	4293      	cmp	r3, r2
 80061ea:	bf94      	ite	ls
 80061ec:	2301      	movls	r3, #1
 80061ee:	2300      	movhi	r3, #0
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d001      	beq.n	80061fa <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e0fc      	b.n	80063f4 <HAL_I2C_Init+0x390>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	4a46      	ldr	r2, [pc, #280]	; (8006318 <HAL_I2C_Init+0x2b4>)
 80061fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006202:	0c9b      	lsrs	r3, r3, #18
 8006204:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68ba      	ldr	r2, [r7, #8]
 8006216:	430a      	orrs	r2, r1
 8006218:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	6a1b      	ldr	r3, [r3, #32]
 8006220:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	4a38      	ldr	r2, [pc, #224]	; (800630c <HAL_I2C_Init+0x2a8>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d802      	bhi.n	8006234 <HAL_I2C_Init+0x1d0>
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	3301      	adds	r3, #1
 8006232:	e009      	b.n	8006248 <HAL_I2C_Init+0x1e4>
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800623a:	fb02 f303 	mul.w	r3, r2, r3
 800623e:	4a37      	ldr	r2, [pc, #220]	; (800631c <HAL_I2C_Init+0x2b8>)
 8006240:	fba2 2303 	umull	r2, r3, r2, r3
 8006244:	099b      	lsrs	r3, r3, #6
 8006246:	3301      	adds	r3, #1
 8006248:	687a      	ldr	r2, [r7, #4]
 800624a:	6812      	ldr	r2, [r2, #0]
 800624c:	430b      	orrs	r3, r1
 800624e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	69db      	ldr	r3, [r3, #28]
 8006256:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800625a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	492a      	ldr	r1, [pc, #168]	; (800630c <HAL_I2C_Init+0x2a8>)
 8006264:	428b      	cmp	r3, r1
 8006266:	d819      	bhi.n	800629c <HAL_I2C_Init+0x238>
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	1e59      	subs	r1, r3, #1
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	005b      	lsls	r3, r3, #1
 8006272:	fbb1 f3f3 	udiv	r3, r1, r3
 8006276:	1c59      	adds	r1, r3, #1
 8006278:	f640 73fc 	movw	r3, #4092	; 0xffc
 800627c:	400b      	ands	r3, r1
 800627e:	2b00      	cmp	r3, #0
 8006280:	d00a      	beq.n	8006298 <HAL_I2C_Init+0x234>
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	1e59      	subs	r1, r3, #1
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	005b      	lsls	r3, r3, #1
 800628c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006290:	3301      	adds	r3, #1
 8006292:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006296:	e066      	b.n	8006366 <HAL_I2C_Init+0x302>
 8006298:	2304      	movs	r3, #4
 800629a:	e064      	b.n	8006366 <HAL_I2C_Init+0x302>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d111      	bne.n	80062c8 <HAL_I2C_Init+0x264>
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	1e58      	subs	r0, r3, #1
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6859      	ldr	r1, [r3, #4]
 80062ac:	460b      	mov	r3, r1
 80062ae:	005b      	lsls	r3, r3, #1
 80062b0:	440b      	add	r3, r1
 80062b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80062b6:	3301      	adds	r3, #1
 80062b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062bc:	2b00      	cmp	r3, #0
 80062be:	bf0c      	ite	eq
 80062c0:	2301      	moveq	r3, #1
 80062c2:	2300      	movne	r3, #0
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	e012      	b.n	80062ee <HAL_I2C_Init+0x28a>
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	1e58      	subs	r0, r3, #1
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6859      	ldr	r1, [r3, #4]
 80062d0:	460b      	mov	r3, r1
 80062d2:	009b      	lsls	r3, r3, #2
 80062d4:	440b      	add	r3, r1
 80062d6:	0099      	lsls	r1, r3, #2
 80062d8:	440b      	add	r3, r1
 80062da:	fbb0 f3f3 	udiv	r3, r0, r3
 80062de:	3301      	adds	r3, #1
 80062e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	bf0c      	ite	eq
 80062e8:	2301      	moveq	r3, #1
 80062ea:	2300      	movne	r3, #0
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d016      	beq.n	8006320 <HAL_I2C_Init+0x2bc>
 80062f2:	2301      	movs	r3, #1
 80062f4:	e037      	b.n	8006366 <HAL_I2C_Init+0x302>
 80062f6:	bf00      	nop
 80062f8:	40005400 	.word	0x40005400
 80062fc:	40005800 	.word	0x40005800
 8006300:	40005c00 	.word	0x40005c00
 8006304:	0800c2b8 	.word	0x0800c2b8
 8006308:	00061a80 	.word	0x00061a80
 800630c:	000186a0 	.word	0x000186a0
 8006310:	001e847f 	.word	0x001e847f
 8006314:	003d08ff 	.word	0x003d08ff
 8006318:	431bde83 	.word	0x431bde83
 800631c:	10624dd3 	.word	0x10624dd3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d10e      	bne.n	8006346 <HAL_I2C_Init+0x2e2>
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	1e58      	subs	r0, r3, #1
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6859      	ldr	r1, [r3, #4]
 8006330:	460b      	mov	r3, r1
 8006332:	005b      	lsls	r3, r3, #1
 8006334:	440b      	add	r3, r1
 8006336:	fbb0 f3f3 	udiv	r3, r0, r3
 800633a:	3301      	adds	r3, #1
 800633c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006340:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006344:	e00f      	b.n	8006366 <HAL_I2C_Init+0x302>
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	1e58      	subs	r0, r3, #1
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6859      	ldr	r1, [r3, #4]
 800634e:	460b      	mov	r3, r1
 8006350:	009b      	lsls	r3, r3, #2
 8006352:	440b      	add	r3, r1
 8006354:	0099      	lsls	r1, r3, #2
 8006356:	440b      	add	r3, r1
 8006358:	fbb0 f3f3 	udiv	r3, r0, r3
 800635c:	3301      	adds	r3, #1
 800635e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006362:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006366:	6879      	ldr	r1, [r7, #4]
 8006368:	6809      	ldr	r1, [r1, #0]
 800636a:	4313      	orrs	r3, r2
 800636c:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	69da      	ldr	r2, [r3, #28]
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6a1b      	ldr	r3, [r3, #32]
 8006380:	431a      	orrs	r2, r3
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	430a      	orrs	r2, r1
 8006388:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006394:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006398:	687a      	ldr	r2, [r7, #4]
 800639a:	6911      	ldr	r1, [r2, #16]
 800639c:	687a      	ldr	r2, [r7, #4]
 800639e:	68d2      	ldr	r2, [r2, #12]
 80063a0:	4311      	orrs	r1, r2
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	6812      	ldr	r2, [r2, #0]
 80063a6:	430b      	orrs	r3, r1
 80063a8:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	695a      	ldr	r2, [r3, #20]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	699b      	ldr	r3, [r3, #24]
 80063bc:	431a      	orrs	r2, r3
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	430a      	orrs	r2, r1
 80063c4:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f042 0201 	orr.w	r2, r2, #1
 80063d4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2220      	movs	r2, #32
 80063e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2200      	movs	r2, #0
 80063e8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80063f2:	2300      	movs	r3, #0
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3710      	adds	r7, #16
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b088      	sub	sp, #32
 8006400:	af02      	add	r7, sp, #8
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	4608      	mov	r0, r1
 8006406:	4611      	mov	r1, r2
 8006408:	461a      	mov	r2, r3
 800640a:	4603      	mov	r3, r0
 800640c:	817b      	strh	r3, [r7, #10]
 800640e:	460b      	mov	r3, r1
 8006410:	813b      	strh	r3, [r7, #8]
 8006412:	4613      	mov	r3, r2
 8006414:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006416:	f7fd fbb3 	bl	8003b80 <HAL_GetTick>
 800641a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800641c:	88fb      	ldrh	r3, [r7, #6]
 800641e:	2b01      	cmp	r3, #1
 8006420:	d007      	beq.n	8006432 <HAL_I2C_Mem_Write+0x36>
 8006422:	88fb      	ldrh	r3, [r7, #6]
 8006424:	2b10      	cmp	r3, #16
 8006426:	d004      	beq.n	8006432 <HAL_I2C_Mem_Write+0x36>
 8006428:	f640 1175 	movw	r1, #2421	; 0x975
 800642c:	4873      	ldr	r0, [pc, #460]	; (80065fc <HAL_I2C_Mem_Write+0x200>)
 800642e:	f7fc fa4e 	bl	80028ce <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006438:	b2db      	uxtb	r3, r3
 800643a:	2b20      	cmp	r3, #32
 800643c:	f040 80d9 	bne.w	80065f2 <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	9300      	str	r3, [sp, #0]
 8006444:	2319      	movs	r3, #25
 8006446:	2201      	movs	r2, #1
 8006448:	496d      	ldr	r1, [pc, #436]	; (8006600 <HAL_I2C_Mem_Write+0x204>)
 800644a:	68f8      	ldr	r0, [r7, #12]
 800644c:	f000 fc8c 	bl	8006d68 <I2C_WaitOnFlagUntilTimeout>
 8006450:	4603      	mov	r3, r0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d001      	beq.n	800645a <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 8006456:	2302      	movs	r3, #2
 8006458:	e0cc      	b.n	80065f4 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006460:	2b01      	cmp	r3, #1
 8006462:	d101      	bne.n	8006468 <HAL_I2C_Mem_Write+0x6c>
 8006464:	2302      	movs	r3, #2
 8006466:	e0c5      	b.n	80065f4 <HAL_I2C_Mem_Write+0x1f8>
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f003 0301 	and.w	r3, r3, #1
 800647a:	2b01      	cmp	r3, #1
 800647c:	d007      	beq.n	800648e <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f042 0201 	orr.w	r2, r2, #1
 800648c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800649c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2221      	movs	r2, #33	; 0x21
 80064a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2240      	movs	r2, #64	; 0x40
 80064aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2200      	movs	r2, #0
 80064b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6a3a      	ldr	r2, [r7, #32]
 80064b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80064be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064c4:	b29a      	uxth	r2, r3
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	4a4d      	ldr	r2, [pc, #308]	; (8006604 <HAL_I2C_Mem_Write+0x208>)
 80064ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80064d0:	88f8      	ldrh	r0, [r7, #6]
 80064d2:	893a      	ldrh	r2, [r7, #8]
 80064d4:	8979      	ldrh	r1, [r7, #10]
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	9301      	str	r3, [sp, #4]
 80064da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064dc:	9300      	str	r3, [sp, #0]
 80064de:	4603      	mov	r3, r0
 80064e0:	68f8      	ldr	r0, [r7, #12]
 80064e2:	f000 fac3 	bl	8006a6c <I2C_RequestMemoryWrite>
 80064e6:	4603      	mov	r3, r0
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d052      	beq.n	8006592 <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	e081      	b.n	80065f4 <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064f0:	697a      	ldr	r2, [r7, #20]
 80064f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80064f4:	68f8      	ldr	r0, [r7, #12]
 80064f6:	f000 fd0d 	bl	8006f14 <I2C_WaitOnTXEFlagUntilTimeout>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d00d      	beq.n	800651c <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006504:	2b04      	cmp	r3, #4
 8006506:	d107      	bne.n	8006518 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006516:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	e06b      	b.n	80065f4 <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006520:	781a      	ldrb	r2, [r3, #0]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800652c:	1c5a      	adds	r2, r3, #1
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006536:	3b01      	subs	r3, #1
 8006538:	b29a      	uxth	r2, r3
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006542:	b29b      	uxth	r3, r3
 8006544:	3b01      	subs	r3, #1
 8006546:	b29a      	uxth	r2, r3
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	f003 0304 	and.w	r3, r3, #4
 8006556:	2b04      	cmp	r3, #4
 8006558:	d11b      	bne.n	8006592 <HAL_I2C_Mem_Write+0x196>
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800655e:	2b00      	cmp	r3, #0
 8006560:	d017      	beq.n	8006592 <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006566:	781a      	ldrb	r2, [r3, #0]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006572:	1c5a      	adds	r2, r3, #1
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800657c:	3b01      	subs	r3, #1
 800657e:	b29a      	uxth	r2, r3
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006588:	b29b      	uxth	r3, r3
 800658a:	3b01      	subs	r3, #1
 800658c:	b29a      	uxth	r2, r3
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006596:	2b00      	cmp	r3, #0
 8006598:	d1aa      	bne.n	80064f0 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800659a:	697a      	ldr	r2, [r7, #20]
 800659c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800659e:	68f8      	ldr	r0, [r7, #12]
 80065a0:	f000 fcf9 	bl	8006f96 <I2C_WaitOnBTFFlagUntilTimeout>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00d      	beq.n	80065c6 <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ae:	2b04      	cmp	r3, #4
 80065b0:	d107      	bne.n	80065c2 <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065c0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	e016      	b.n	80065f4 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2220      	movs	r2, #32
 80065da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2200      	movs	r2, #0
 80065ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80065ee:	2300      	movs	r3, #0
 80065f0:	e000      	b.n	80065f4 <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 80065f2:	2302      	movs	r3, #2
  }
}
 80065f4:	4618      	mov	r0, r3
 80065f6:	3718      	adds	r7, #24
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bd80      	pop	{r7, pc}
 80065fc:	0800c2b8 	.word	0x0800c2b8
 8006600:	00100002 	.word	0x00100002
 8006604:	ffff0000 	.word	0xffff0000

08006608 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b08c      	sub	sp, #48	; 0x30
 800660c:	af02      	add	r7, sp, #8
 800660e:	60f8      	str	r0, [r7, #12]
 8006610:	4608      	mov	r0, r1
 8006612:	4611      	mov	r1, r2
 8006614:	461a      	mov	r2, r3
 8006616:	4603      	mov	r3, r0
 8006618:	817b      	strh	r3, [r7, #10]
 800661a:	460b      	mov	r3, r1
 800661c:	813b      	strh	r3, [r7, #8]
 800661e:	4613      	mov	r3, r2
 8006620:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006622:	f7fd faad 	bl	8003b80 <HAL_GetTick>
 8006626:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8006628:	88fb      	ldrh	r3, [r7, #6]
 800662a:	2b01      	cmp	r3, #1
 800662c:	d007      	beq.n	800663e <HAL_I2C_Mem_Read+0x36>
 800662e:	88fb      	ldrh	r3, [r7, #6]
 8006630:	2b10      	cmp	r3, #16
 8006632:	d004      	beq.n	800663e <HAL_I2C_Mem_Read+0x36>
 8006634:	f44f 611f 	mov.w	r1, #2544	; 0x9f0
 8006638:	4881      	ldr	r0, [pc, #516]	; (8006840 <HAL_I2C_Mem_Read+0x238>)
 800663a:	f7fc f948 	bl	80028ce <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006644:	b2db      	uxtb	r3, r3
 8006646:	2b20      	cmp	r3, #32
 8006648:	f040 8209 	bne.w	8006a5e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800664c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800664e:	9300      	str	r3, [sp, #0]
 8006650:	2319      	movs	r3, #25
 8006652:	2201      	movs	r2, #1
 8006654:	497b      	ldr	r1, [pc, #492]	; (8006844 <HAL_I2C_Mem_Read+0x23c>)
 8006656:	68f8      	ldr	r0, [r7, #12]
 8006658:	f000 fb86 	bl	8006d68 <I2C_WaitOnFlagUntilTimeout>
 800665c:	4603      	mov	r3, r0
 800665e:	2b00      	cmp	r3, #0
 8006660:	d001      	beq.n	8006666 <HAL_I2C_Mem_Read+0x5e>
    {
      return HAL_BUSY;
 8006662:	2302      	movs	r3, #2
 8006664:	e1fc      	b.n	8006a60 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800666c:	2b01      	cmp	r3, #1
 800666e:	d101      	bne.n	8006674 <HAL_I2C_Mem_Read+0x6c>
 8006670:	2302      	movs	r3, #2
 8006672:	e1f5      	b.n	8006a60 <HAL_I2C_Mem_Read+0x458>
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f003 0301 	and.w	r3, r3, #1
 8006686:	2b01      	cmp	r3, #1
 8006688:	d007      	beq.n	800669a <HAL_I2C_Mem_Read+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f042 0201 	orr.w	r2, r2, #1
 8006698:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80066a8:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2222      	movs	r2, #34	; 0x22
 80066ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2240      	movs	r2, #64	; 0x40
 80066b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2200      	movs	r2, #0
 80066be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80066ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066d0:	b29a      	uxth	r2, r3
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	4a5b      	ldr	r2, [pc, #364]	; (8006848 <HAL_I2C_Mem_Read+0x240>)
 80066da:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80066dc:	88f8      	ldrh	r0, [r7, #6]
 80066de:	893a      	ldrh	r2, [r7, #8]
 80066e0:	8979      	ldrh	r1, [r7, #10]
 80066e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e4:	9301      	str	r3, [sp, #4]
 80066e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066e8:	9300      	str	r3, [sp, #0]
 80066ea:	4603      	mov	r3, r0
 80066ec:	68f8      	ldr	r0, [r7, #12]
 80066ee:	f000 fa53 	bl	8006b98 <I2C_RequestMemoryRead>
 80066f2:	4603      	mov	r3, r0
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d001      	beq.n	80066fc <HAL_I2C_Mem_Read+0xf4>
    {
      return HAL_ERROR;
 80066f8:	2301      	movs	r3, #1
 80066fa:	e1b1      	b.n	8006a60 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006700:	2b00      	cmp	r3, #0
 8006702:	d113      	bne.n	800672c <HAL_I2C_Mem_Read+0x124>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006704:	2300      	movs	r3, #0
 8006706:	623b      	str	r3, [r7, #32]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	695b      	ldr	r3, [r3, #20]
 800670e:	623b      	str	r3, [r7, #32]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	699b      	ldr	r3, [r3, #24]
 8006716:	623b      	str	r3, [r7, #32]
 8006718:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006728:	601a      	str	r2, [r3, #0]
 800672a:	e185      	b.n	8006a38 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006730:	2b01      	cmp	r3, #1
 8006732:	d11b      	bne.n	800676c <HAL_I2C_Mem_Read+0x164>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681a      	ldr	r2, [r3, #0]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006742:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006744:	2300      	movs	r3, #0
 8006746:	61fb      	str	r3, [r7, #28]
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	695b      	ldr	r3, [r3, #20]
 800674e:	61fb      	str	r3, [r7, #28]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	699b      	ldr	r3, [r3, #24]
 8006756:	61fb      	str	r3, [r7, #28]
 8006758:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006768:	601a      	str	r2, [r3, #0]
 800676a:	e165      	b.n	8006a38 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006770:	2b02      	cmp	r3, #2
 8006772:	d11b      	bne.n	80067ac <HAL_I2C_Mem_Read+0x1a4>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006782:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006792:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006794:	2300      	movs	r3, #0
 8006796:	61bb      	str	r3, [r7, #24]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	695b      	ldr	r3, [r3, #20]
 800679e:	61bb      	str	r3, [r7, #24]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	699b      	ldr	r3, [r3, #24]
 80067a6:	61bb      	str	r3, [r7, #24]
 80067a8:	69bb      	ldr	r3, [r7, #24]
 80067aa:	e145      	b.n	8006a38 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067ac:	2300      	movs	r3, #0
 80067ae:	617b      	str	r3, [r7, #20]
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	695b      	ldr	r3, [r3, #20]
 80067b6:	617b      	str	r3, [r7, #20]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	699b      	ldr	r3, [r3, #24]
 80067be:	617b      	str	r3, [r7, #20]
 80067c0:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80067c2:	e139      	b.n	8006a38 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067c8:	2b03      	cmp	r3, #3
 80067ca:	f200 80f2 	bhi.w	80069b2 <HAL_I2C_Mem_Read+0x3aa>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	d123      	bne.n	800681e <HAL_I2C_Mem_Read+0x216>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067d8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80067da:	68f8      	ldr	r0, [r7, #12]
 80067dc:	f000 fc1c 	bl	8007018 <I2C_WaitOnRXNEFlagUntilTimeout>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d001      	beq.n	80067ea <HAL_I2C_Mem_Read+0x1e2>
          {
            return HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	e13a      	b.n	8006a60 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	691a      	ldr	r2, [r3, #16]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f4:	b2d2      	uxtb	r2, r2
 80067f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fc:	1c5a      	adds	r2, r3, #1
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006806:	3b01      	subs	r3, #1
 8006808:	b29a      	uxth	r2, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006812:	b29b      	uxth	r3, r3
 8006814:	3b01      	subs	r3, #1
 8006816:	b29a      	uxth	r2, r3
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800681c:	e10c      	b.n	8006a38 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006822:	2b02      	cmp	r3, #2
 8006824:	d14f      	bne.n	80068c6 <HAL_I2C_Mem_Read+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006828:	9300      	str	r3, [sp, #0]
 800682a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800682c:	2200      	movs	r2, #0
 800682e:	4907      	ldr	r1, [pc, #28]	; (800684c <HAL_I2C_Mem_Read+0x244>)
 8006830:	68f8      	ldr	r0, [r7, #12]
 8006832:	f000 fa99 	bl	8006d68 <I2C_WaitOnFlagUntilTimeout>
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d009      	beq.n	8006850 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e10f      	b.n	8006a60 <HAL_I2C_Mem_Read+0x458>
 8006840:	0800c2b8 	.word	0x0800c2b8
 8006844:	00100002 	.word	0x00100002
 8006848:	ffff0000 	.word	0xffff0000
 800684c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800685e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	691a      	ldr	r2, [r3, #16]
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800686a:	b2d2      	uxtb	r2, r2
 800686c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006872:	1c5a      	adds	r2, r3, #1
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800687c:	3b01      	subs	r3, #1
 800687e:	b29a      	uxth	r2, r3
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006888:	b29b      	uxth	r3, r3
 800688a:	3b01      	subs	r3, #1
 800688c:	b29a      	uxth	r2, r3
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	691a      	ldr	r2, [r3, #16]
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689c:	b2d2      	uxtb	r2, r2
 800689e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a4:	1c5a      	adds	r2, r3, #1
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068ae:	3b01      	subs	r3, #1
 80068b0:	b29a      	uxth	r2, r3
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	3b01      	subs	r3, #1
 80068be:	b29a      	uxth	r2, r3
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80068c4:	e0b8      	b.n	8006a38 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80068c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c8:	9300      	str	r3, [sp, #0]
 80068ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068cc:	2200      	movs	r2, #0
 80068ce:	4966      	ldr	r1, [pc, #408]	; (8006a68 <HAL_I2C_Mem_Read+0x460>)
 80068d0:	68f8      	ldr	r0, [r7, #12]
 80068d2:	f000 fa49 	bl	8006d68 <I2C_WaitOnFlagUntilTimeout>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d001      	beq.n	80068e0 <HAL_I2C_Mem_Read+0x2d8>
          {
            return HAL_ERROR;
 80068dc:	2301      	movs	r3, #1
 80068de:	e0bf      	b.n	8006a60 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	691a      	ldr	r2, [r3, #16]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068fa:	b2d2      	uxtb	r2, r2
 80068fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006902:	1c5a      	adds	r2, r3, #1
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800690c:	3b01      	subs	r3, #1
 800690e:	b29a      	uxth	r2, r3
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006918:	b29b      	uxth	r3, r3
 800691a:	3b01      	subs	r3, #1
 800691c:	b29a      	uxth	r2, r3
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006924:	9300      	str	r3, [sp, #0]
 8006926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006928:	2200      	movs	r2, #0
 800692a:	494f      	ldr	r1, [pc, #316]	; (8006a68 <HAL_I2C_Mem_Read+0x460>)
 800692c:	68f8      	ldr	r0, [r7, #12]
 800692e:	f000 fa1b 	bl	8006d68 <I2C_WaitOnFlagUntilTimeout>
 8006932:	4603      	mov	r3, r0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d001      	beq.n	800693c <HAL_I2C_Mem_Read+0x334>
          {
            return HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	e091      	b.n	8006a60 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800694a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	691a      	ldr	r2, [r3, #16]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006956:	b2d2      	uxtb	r2, r2
 8006958:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800695e:	1c5a      	adds	r2, r3, #1
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006968:	3b01      	subs	r3, #1
 800696a:	b29a      	uxth	r2, r3
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006974:	b29b      	uxth	r3, r3
 8006976:	3b01      	subs	r3, #1
 8006978:	b29a      	uxth	r2, r3
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	691a      	ldr	r2, [r3, #16]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006988:	b2d2      	uxtb	r2, r2
 800698a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006990:	1c5a      	adds	r2, r3, #1
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800699a:	3b01      	subs	r3, #1
 800699c:	b29a      	uxth	r2, r3
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	3b01      	subs	r3, #1
 80069aa:	b29a      	uxth	r2, r3
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80069b0:	e042      	b.n	8006a38 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80069b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80069b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80069b6:	68f8      	ldr	r0, [r7, #12]
 80069b8:	f000 fb2e 	bl	8007018 <I2C_WaitOnRXNEFlagUntilTimeout>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d001      	beq.n	80069c6 <HAL_I2C_Mem_Read+0x3be>
        {
          return HAL_ERROR;
 80069c2:	2301      	movs	r3, #1
 80069c4:	e04c      	b.n	8006a60 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	691a      	ldr	r2, [r3, #16]
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d0:	b2d2      	uxtb	r2, r2
 80069d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d8:	1c5a      	adds	r2, r3, #1
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069e2:	3b01      	subs	r3, #1
 80069e4:	b29a      	uxth	r2, r3
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	3b01      	subs	r3, #1
 80069f2:	b29a      	uxth	r2, r3
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	695b      	ldr	r3, [r3, #20]
 80069fe:	f003 0304 	and.w	r3, r3, #4
 8006a02:	2b04      	cmp	r3, #4
 8006a04:	d118      	bne.n	8006a38 <HAL_I2C_Mem_Read+0x430>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	691a      	ldr	r2, [r3, #16]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a10:	b2d2      	uxtb	r2, r2
 8006a12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a18:	1c5a      	adds	r2, r3, #1
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a22:	3b01      	subs	r3, #1
 8006a24:	b29a      	uxth	r2, r3
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	3b01      	subs	r3, #1
 8006a32:	b29a      	uxth	r2, r3
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	f47f aec1 	bne.w	80067c4 <HAL_I2C_Mem_Read+0x1bc>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2220      	movs	r2, #32
 8006a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2200      	movs	r2, #0
 8006a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	e000      	b.n	8006a60 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006a5e:	2302      	movs	r3, #2
  }
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3728      	adds	r7, #40	; 0x28
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}
 8006a68:	00010004 	.word	0x00010004

08006a6c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b088      	sub	sp, #32
 8006a70:	af02      	add	r7, sp, #8
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	4608      	mov	r0, r1
 8006a76:	4611      	mov	r1, r2
 8006a78:	461a      	mov	r2, r3
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	817b      	strh	r3, [r7, #10]
 8006a7e:	460b      	mov	r3, r1
 8006a80:	813b      	strh	r3, [r7, #8]
 8006a82:	4613      	mov	r3, r2
 8006a84:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a94:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a98:	9300      	str	r3, [sp, #0]
 8006a9a:	6a3b      	ldr	r3, [r7, #32]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006aa2:	68f8      	ldr	r0, [r7, #12]
 8006aa4:	f000 f960 	bl	8006d68 <I2C_WaitOnFlagUntilTimeout>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d00d      	beq.n	8006aca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ab8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006abc:	d103      	bne.n	8006ac6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ac4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006ac6:	2303      	movs	r3, #3
 8006ac8:	e05f      	b.n	8006b8a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006aca:	897b      	ldrh	r3, [r7, #10]
 8006acc:	b2db      	uxtb	r3, r3
 8006ace:	461a      	mov	r2, r3
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006ad8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006adc:	6a3a      	ldr	r2, [r7, #32]
 8006ade:	492d      	ldr	r1, [pc, #180]	; (8006b94 <I2C_RequestMemoryWrite+0x128>)
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f000 f998 	bl	8006e16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d001      	beq.n	8006af0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e04c      	b.n	8006b8a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006af0:	2300      	movs	r3, #0
 8006af2:	617b      	str	r3, [r7, #20]
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	695b      	ldr	r3, [r3, #20]
 8006afa:	617b      	str	r3, [r7, #20]
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	699b      	ldr	r3, [r3, #24]
 8006b02:	617b      	str	r3, [r7, #20]
 8006b04:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b08:	6a39      	ldr	r1, [r7, #32]
 8006b0a:	68f8      	ldr	r0, [r7, #12]
 8006b0c:	f000 fa02 	bl	8006f14 <I2C_WaitOnTXEFlagUntilTimeout>
 8006b10:	4603      	mov	r3, r0
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d00d      	beq.n	8006b32 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1a:	2b04      	cmp	r3, #4
 8006b1c:	d107      	bne.n	8006b2e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b2c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e02b      	b.n	8006b8a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006b32:	88fb      	ldrh	r3, [r7, #6]
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d105      	bne.n	8006b44 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006b38:	893b      	ldrh	r3, [r7, #8]
 8006b3a:	b2da      	uxtb	r2, r3
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	611a      	str	r2, [r3, #16]
 8006b42:	e021      	b.n	8006b88 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006b44:	893b      	ldrh	r3, [r7, #8]
 8006b46:	0a1b      	lsrs	r3, r3, #8
 8006b48:	b29b      	uxth	r3, r3
 8006b4a:	b2da      	uxtb	r2, r3
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b54:	6a39      	ldr	r1, [r7, #32]
 8006b56:	68f8      	ldr	r0, [r7, #12]
 8006b58:	f000 f9dc 	bl	8006f14 <I2C_WaitOnTXEFlagUntilTimeout>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d00d      	beq.n	8006b7e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b66:	2b04      	cmp	r3, #4
 8006b68:	d107      	bne.n	8006b7a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b78:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e005      	b.n	8006b8a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006b7e:	893b      	ldrh	r3, [r7, #8]
 8006b80:	b2da      	uxtb	r2, r3
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3718      	adds	r7, #24
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	00010002 	.word	0x00010002

08006b98 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b088      	sub	sp, #32
 8006b9c:	af02      	add	r7, sp, #8
 8006b9e:	60f8      	str	r0, [r7, #12]
 8006ba0:	4608      	mov	r0, r1
 8006ba2:	4611      	mov	r1, r2
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	817b      	strh	r3, [r7, #10]
 8006baa:	460b      	mov	r3, r1
 8006bac:	813b      	strh	r3, [r7, #8]
 8006bae:	4613      	mov	r3, r2
 8006bb0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006bc0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006bd0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd4:	9300      	str	r3, [sp, #0]
 8006bd6:	6a3b      	ldr	r3, [r7, #32]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006bde:	68f8      	ldr	r0, [r7, #12]
 8006be0:	f000 f8c2 	bl	8006d68 <I2C_WaitOnFlagUntilTimeout>
 8006be4:	4603      	mov	r3, r0
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d00d      	beq.n	8006c06 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bf8:	d103      	bne.n	8006c02 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c00:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006c02:	2303      	movs	r3, #3
 8006c04:	e0aa      	b.n	8006d5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006c06:	897b      	ldrh	r3, [r7, #10]
 8006c08:	b2db      	uxtb	r3, r3
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006c14:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c18:	6a3a      	ldr	r2, [r7, #32]
 8006c1a:	4952      	ldr	r1, [pc, #328]	; (8006d64 <I2C_RequestMemoryRead+0x1cc>)
 8006c1c:	68f8      	ldr	r0, [r7, #12]
 8006c1e:	f000 f8fa 	bl	8006e16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d001      	beq.n	8006c2c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e097      	b.n	8006d5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	617b      	str	r3, [r7, #20]
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	695b      	ldr	r3, [r3, #20]
 8006c36:	617b      	str	r3, [r7, #20]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	699b      	ldr	r3, [r3, #24]
 8006c3e:	617b      	str	r3, [r7, #20]
 8006c40:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c44:	6a39      	ldr	r1, [r7, #32]
 8006c46:	68f8      	ldr	r0, [r7, #12]
 8006c48:	f000 f964 	bl	8006f14 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00d      	beq.n	8006c6e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c56:	2b04      	cmp	r3, #4
 8006c58:	d107      	bne.n	8006c6a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c68:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e076      	b.n	8006d5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c6e:	88fb      	ldrh	r3, [r7, #6]
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d105      	bne.n	8006c80 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c74:	893b      	ldrh	r3, [r7, #8]
 8006c76:	b2da      	uxtb	r2, r3
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	611a      	str	r2, [r3, #16]
 8006c7e:	e021      	b.n	8006cc4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006c80:	893b      	ldrh	r3, [r7, #8]
 8006c82:	0a1b      	lsrs	r3, r3, #8
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	b2da      	uxtb	r2, r3
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c90:	6a39      	ldr	r1, [r7, #32]
 8006c92:	68f8      	ldr	r0, [r7, #12]
 8006c94:	f000 f93e 	bl	8006f14 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d00d      	beq.n	8006cba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca2:	2b04      	cmp	r3, #4
 8006ca4:	d107      	bne.n	8006cb6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cb4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e050      	b.n	8006d5c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006cba:	893b      	ldrh	r3, [r7, #8]
 8006cbc:	b2da      	uxtb	r2, r3
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006cc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cc6:	6a39      	ldr	r1, [r7, #32]
 8006cc8:	68f8      	ldr	r0, [r7, #12]
 8006cca:	f000 f923 	bl	8006f14 <I2C_WaitOnTXEFlagUntilTimeout>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d00d      	beq.n	8006cf0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd8:	2b04      	cmp	r3, #4
 8006cda:	d107      	bne.n	8006cec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006cec:	2301      	movs	r3, #1
 8006cee:	e035      	b.n	8006d5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681a      	ldr	r2, [r3, #0]
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cfe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d02:	9300      	str	r3, [sp, #0]
 8006d04:	6a3b      	ldr	r3, [r7, #32]
 8006d06:	2200      	movs	r2, #0
 8006d08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006d0c:	68f8      	ldr	r0, [r7, #12]
 8006d0e:	f000 f82b 	bl	8006d68 <I2C_WaitOnFlagUntilTimeout>
 8006d12:	4603      	mov	r3, r0
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d00d      	beq.n	8006d34 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d26:	d103      	bne.n	8006d30 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d2e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006d30:	2303      	movs	r3, #3
 8006d32:	e013      	b.n	8006d5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006d34:	897b      	ldrh	r3, [r7, #10]
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	f043 0301 	orr.w	r3, r3, #1
 8006d3c:	b2da      	uxtb	r2, r3
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d46:	6a3a      	ldr	r2, [r7, #32]
 8006d48:	4906      	ldr	r1, [pc, #24]	; (8006d64 <I2C_RequestMemoryRead+0x1cc>)
 8006d4a:	68f8      	ldr	r0, [r7, #12]
 8006d4c:	f000 f863 	bl	8006e16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d50:	4603      	mov	r3, r0
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d001      	beq.n	8006d5a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006d56:	2301      	movs	r3, #1
 8006d58:	e000      	b.n	8006d5c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3718      	adds	r7, #24
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	00010002 	.word	0x00010002

08006d68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	603b      	str	r3, [r7, #0]
 8006d74:	4613      	mov	r3, r2
 8006d76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d78:	e025      	b.n	8006dc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d80:	d021      	beq.n	8006dc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d82:	f7fc fefd 	bl	8003b80 <HAL_GetTick>
 8006d86:	4602      	mov	r2, r0
 8006d88:	69bb      	ldr	r3, [r7, #24]
 8006d8a:	1ad3      	subs	r3, r2, r3
 8006d8c:	683a      	ldr	r2, [r7, #0]
 8006d8e:	429a      	cmp	r2, r3
 8006d90:	d302      	bcc.n	8006d98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d116      	bne.n	8006dc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2220      	movs	r2, #32
 8006da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006db2:	f043 0220 	orr.w	r2, r3, #32
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	e023      	b.n	8006e0e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	0c1b      	lsrs	r3, r3, #16
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d10d      	bne.n	8006dec <I2C_WaitOnFlagUntilTimeout+0x84>
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	695b      	ldr	r3, [r3, #20]
 8006dd6:	43da      	mvns	r2, r3
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	4013      	ands	r3, r2
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	bf0c      	ite	eq
 8006de2:	2301      	moveq	r3, #1
 8006de4:	2300      	movne	r3, #0
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	461a      	mov	r2, r3
 8006dea:	e00c      	b.n	8006e06 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	43da      	mvns	r2, r3
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	4013      	ands	r3, r2
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	bf0c      	ite	eq
 8006dfe:	2301      	moveq	r3, #1
 8006e00:	2300      	movne	r3, #0
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	461a      	mov	r2, r3
 8006e06:	79fb      	ldrb	r3, [r7, #7]
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d0b6      	beq.n	8006d7a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3710      	adds	r7, #16
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}

08006e16 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006e16:	b580      	push	{r7, lr}
 8006e18:	b084      	sub	sp, #16
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	60f8      	str	r0, [r7, #12]
 8006e1e:	60b9      	str	r1, [r7, #8]
 8006e20:	607a      	str	r2, [r7, #4]
 8006e22:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006e24:	e051      	b.n	8006eca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	695b      	ldr	r3, [r3, #20]
 8006e2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e34:	d123      	bne.n	8006e7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e44:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006e4e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2200      	movs	r2, #0
 8006e54:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2220      	movs	r2, #32
 8006e5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	2200      	movs	r2, #0
 8006e62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e6a:	f043 0204 	orr.w	r2, r3, #4
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2200      	movs	r2, #0
 8006e76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e046      	b.n	8006f0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e84:	d021      	beq.n	8006eca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e86:	f7fc fe7b 	bl	8003b80 <HAL_GetTick>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	1ad3      	subs	r3, r2, r3
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d302      	bcc.n	8006e9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d116      	bne.n	8006eca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2220      	movs	r2, #32
 8006ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb6:	f043 0220 	orr.w	r2, r3, #32
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e020      	b.n	8006f0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	0c1b      	lsrs	r3, r3, #16
 8006ece:	b2db      	uxtb	r3, r3
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d10c      	bne.n	8006eee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	695b      	ldr	r3, [r3, #20]
 8006eda:	43da      	mvns	r2, r3
 8006edc:	68bb      	ldr	r3, [r7, #8]
 8006ede:	4013      	ands	r3, r2
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	bf14      	ite	ne
 8006ee6:	2301      	movne	r3, #1
 8006ee8:	2300      	moveq	r3, #0
 8006eea:	b2db      	uxtb	r3, r3
 8006eec:	e00b      	b.n	8006f06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	699b      	ldr	r3, [r3, #24]
 8006ef4:	43da      	mvns	r2, r3
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	4013      	ands	r3, r2
 8006efa:	b29b      	uxth	r3, r3
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	bf14      	ite	ne
 8006f00:	2301      	movne	r3, #1
 8006f02:	2300      	moveq	r3, #0
 8006f04:	b2db      	uxtb	r3, r3
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d18d      	bne.n	8006e26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006f0a:	2300      	movs	r3, #0
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3710      	adds	r7, #16
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}

08006f14 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b084      	sub	sp, #16
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	60f8      	str	r0, [r7, #12]
 8006f1c:	60b9      	str	r1, [r7, #8]
 8006f1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f20:	e02d      	b.n	8006f7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006f22:	68f8      	ldr	r0, [r7, #12]
 8006f24:	f000 f8ce 	bl	80070c4 <I2C_IsAcknowledgeFailed>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d001      	beq.n	8006f32 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e02d      	b.n	8006f8e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006f38:	d021      	beq.n	8006f7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f3a:	f7fc fe21 	bl	8003b80 <HAL_GetTick>
 8006f3e:	4602      	mov	r2, r0
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	1ad3      	subs	r3, r2, r3
 8006f44:	68ba      	ldr	r2, [r7, #8]
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d302      	bcc.n	8006f50 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d116      	bne.n	8006f7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	2200      	movs	r2, #0
 8006f54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2220      	movs	r2, #32
 8006f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2200      	movs	r2, #0
 8006f62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f6a:	f043 0220 	orr.w	r2, r3, #32
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2200      	movs	r2, #0
 8006f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e007      	b.n	8006f8e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	695b      	ldr	r3, [r3, #20]
 8006f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f88:	2b80      	cmp	r3, #128	; 0x80
 8006f8a:	d1ca      	bne.n	8006f22 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3710      	adds	r7, #16
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}

08006f96 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006f96:	b580      	push	{r7, lr}
 8006f98:	b084      	sub	sp, #16
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	60f8      	str	r0, [r7, #12]
 8006f9e:	60b9      	str	r1, [r7, #8]
 8006fa0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006fa2:	e02d      	b.n	8007000 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006fa4:	68f8      	ldr	r0, [r7, #12]
 8006fa6:	f000 f88d 	bl	80070c4 <I2C_IsAcknowledgeFailed>
 8006faa:	4603      	mov	r3, r0
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d001      	beq.n	8006fb4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	e02d      	b.n	8007010 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fba:	d021      	beq.n	8007000 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fbc:	f7fc fde0 	bl	8003b80 <HAL_GetTick>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	1ad3      	subs	r3, r2, r3
 8006fc6:	68ba      	ldr	r2, [r7, #8]
 8006fc8:	429a      	cmp	r2, r3
 8006fca:	d302      	bcc.n	8006fd2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d116      	bne.n	8007000 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2220      	movs	r2, #32
 8006fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fec:	f043 0220 	orr.w	r2, r3, #32
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e007      	b.n	8007010 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	695b      	ldr	r3, [r3, #20]
 8007006:	f003 0304 	and.w	r3, r3, #4
 800700a:	2b04      	cmp	r3, #4
 800700c:	d1ca      	bne.n	8006fa4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800700e:	2300      	movs	r3, #0
}
 8007010:	4618      	mov	r0, r3
 8007012:	3710      	adds	r7, #16
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007024:	e042      	b.n	80070ac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	695b      	ldr	r3, [r3, #20]
 800702c:	f003 0310 	and.w	r3, r3, #16
 8007030:	2b10      	cmp	r3, #16
 8007032:	d119      	bne.n	8007068 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f06f 0210 	mvn.w	r2, #16
 800703c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2200      	movs	r2, #0
 8007042:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2220      	movs	r2, #32
 8007048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2200      	movs	r2, #0
 8007050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2200      	movs	r2, #0
 8007060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007064:	2301      	movs	r3, #1
 8007066:	e029      	b.n	80070bc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007068:	f7fc fd8a 	bl	8003b80 <HAL_GetTick>
 800706c:	4602      	mov	r2, r0
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	1ad3      	subs	r3, r2, r3
 8007072:	68ba      	ldr	r2, [r7, #8]
 8007074:	429a      	cmp	r2, r3
 8007076:	d302      	bcc.n	800707e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d116      	bne.n	80070ac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2200      	movs	r2, #0
 8007082:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2220      	movs	r2, #32
 8007088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	2200      	movs	r2, #0
 8007090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007098:	f043 0220 	orr.w	r2, r3, #32
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	e007      	b.n	80070bc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	695b      	ldr	r3, [r3, #20]
 80070b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070b6:	2b40      	cmp	r3, #64	; 0x40
 80070b8:	d1b5      	bne.n	8007026 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80070ba:	2300      	movs	r3, #0
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3710      	adds	r7, #16
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}

080070c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	695b      	ldr	r3, [r3, #20]
 80070d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070da:	d11b      	bne.n	8007114 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80070e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2220      	movs	r2, #32
 80070f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2200      	movs	r2, #0
 80070f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007100:	f043 0204 	orr.w	r2, r3, #4
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007110:	2301      	movs	r3, #1
 8007112:	e000      	b.n	8007116 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	370c      	adds	r7, #12
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
	...

08007124 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b082      	sub	sp, #8
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
 800712c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a28      	ldr	r2, [pc, #160]	; (80071d4 <HAL_I2CEx_ConfigAnalogFilter+0xb0>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d00d      	beq.n	8007154 <HAL_I2CEx_ConfigAnalogFilter+0x30>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a26      	ldr	r2, [pc, #152]	; (80071d8 <HAL_I2CEx_ConfigAnalogFilter+0xb4>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d008      	beq.n	8007154 <HAL_I2CEx_ConfigAnalogFilter+0x30>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a25      	ldr	r2, [pc, #148]	; (80071dc <HAL_I2CEx_ConfigAnalogFilter+0xb8>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d003      	beq.n	8007154 <HAL_I2CEx_ConfigAnalogFilter+0x30>
 800714c:	215c      	movs	r1, #92	; 0x5c
 800714e:	4824      	ldr	r0, [pc, #144]	; (80071e0 <HAL_I2CEx_ConfigAnalogFilter+0xbc>)
 8007150:	f7fb fbbd 	bl	80028ce <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d006      	beq.n	8007168 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	2b10      	cmp	r3, #16
 800715e:	d003      	beq.n	8007168 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 8007160:	215d      	movs	r1, #93	; 0x5d
 8007162:	481f      	ldr	r0, [pc, #124]	; (80071e0 <HAL_I2CEx_ConfigAnalogFilter+0xbc>)
 8007164:	f7fb fbb3 	bl	80028ce <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800716e:	b2db      	uxtb	r3, r3
 8007170:	2b20      	cmp	r3, #32
 8007172:	d129      	bne.n	80071c8 <HAL_I2CEx_ConfigAnalogFilter+0xa4>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2224      	movs	r2, #36	; 0x24
 8007178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f022 0201 	bic.w	r2, r2, #1
 800718a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f022 0210 	bic.w	r2, r2, #16
 800719a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	683a      	ldr	r2, [r7, #0]
 80071a8:	430a      	orrs	r2, r1
 80071aa:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f042 0201 	orr.w	r2, r2, #1
 80071ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2220      	movs	r2, #32
 80071c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80071c4:	2300      	movs	r3, #0
 80071c6:	e000      	b.n	80071ca <HAL_I2CEx_ConfigAnalogFilter+0xa6>
  }
  else
  {
    return HAL_BUSY;
 80071c8:	2302      	movs	r3, #2
  }
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3708      	adds	r7, #8
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	40005400 	.word	0x40005400
 80071d8:	40005800 	.word	0x40005800
 80071dc:	40005c00 	.word	0x40005c00
 80071e0:	0800c2f0 	.word	0x0800c2f0

080071e4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b084      	sub	sp, #16
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80071ee:	2300      	movs	r3, #0
 80071f0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a27      	ldr	r2, [pc, #156]	; (8007294 <HAL_I2CEx_ConfigDigitalFilter+0xb0>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d00d      	beq.n	8007218 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	4a25      	ldr	r2, [pc, #148]	; (8007298 <HAL_I2CEx_ConfigDigitalFilter+0xb4>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d008      	beq.n	8007218 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a24      	ldr	r2, [pc, #144]	; (800729c <HAL_I2CEx_ConfigDigitalFilter+0xb8>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d003      	beq.n	8007218 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 8007210:	2184      	movs	r1, #132	; 0x84
 8007212:	4823      	ldr	r0, [pc, #140]	; (80072a0 <HAL_I2CEx_ConfigDigitalFilter+0xbc>)
 8007214:	f7fb fb5b 	bl	80028ce <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	2b0f      	cmp	r3, #15
 800721c:	d903      	bls.n	8007226 <HAL_I2CEx_ConfigDigitalFilter+0x42>
 800721e:	2185      	movs	r1, #133	; 0x85
 8007220:	481f      	ldr	r0, [pc, #124]	; (80072a0 <HAL_I2CEx_ConfigDigitalFilter+0xbc>)
 8007222:	f7fb fb54 	bl	80028ce <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800722c:	b2db      	uxtb	r3, r3
 800722e:	2b20      	cmp	r3, #32
 8007230:	d12a      	bne.n	8007288 <HAL_I2CEx_ConfigDigitalFilter+0xa4>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2224      	movs	r2, #36	; 0x24
 8007236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	681a      	ldr	r2, [r3, #0]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f022 0201 	bic.w	r2, r2, #1
 8007248:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007250:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8007252:	89fb      	ldrh	r3, [r7, #14]
 8007254:	f023 030f 	bic.w	r3, r3, #15
 8007258:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	b29a      	uxth	r2, r3
 800725e:	89fb      	ldrh	r3, [r7, #14]
 8007260:	4313      	orrs	r3, r2
 8007262:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	89fa      	ldrh	r2, [r7, #14]
 800726a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	681a      	ldr	r2, [r3, #0]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f042 0201 	orr.w	r2, r2, #1
 800727a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2220      	movs	r2, #32
 8007280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007284:	2300      	movs	r3, #0
 8007286:	e000      	b.n	800728a <HAL_I2CEx_ConfigDigitalFilter+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8007288:	2302      	movs	r3, #2
  }
}
 800728a:	4618      	mov	r0, r3
 800728c:	3710      	adds	r7, #16
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}
 8007292:	bf00      	nop
 8007294:	40005400 	.word	0x40005400
 8007298:	40005800 	.word	0x40005800
 800729c:	40005c00 	.word	0x40005c00
 80072a0:	0800c2f0 	.word	0x0800c2f0

080072a4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b082      	sub	sp, #8
 80072a8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80072aa:	2300      	movs	r3, #0
 80072ac:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80072ae:	2300      	movs	r3, #0
 80072b0:	603b      	str	r3, [r7, #0]
 80072b2:	4b20      	ldr	r3, [pc, #128]	; (8007334 <HAL_PWREx_EnableOverDrive+0x90>)
 80072b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b6:	4a1f      	ldr	r2, [pc, #124]	; (8007334 <HAL_PWREx_EnableOverDrive+0x90>)
 80072b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072bc:	6413      	str	r3, [r2, #64]	; 0x40
 80072be:	4b1d      	ldr	r3, [pc, #116]	; (8007334 <HAL_PWREx_EnableOverDrive+0x90>)
 80072c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072c6:	603b      	str	r3, [r7, #0]
 80072c8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80072ca:	4b1b      	ldr	r3, [pc, #108]	; (8007338 <HAL_PWREx_EnableOverDrive+0x94>)
 80072cc:	2201      	movs	r2, #1
 80072ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80072d0:	f7fc fc56 	bl	8003b80 <HAL_GetTick>
 80072d4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80072d6:	e009      	b.n	80072ec <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80072d8:	f7fc fc52 	bl	8003b80 <HAL_GetTick>
 80072dc:	4602      	mov	r2, r0
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	1ad3      	subs	r3, r2, r3
 80072e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80072e6:	d901      	bls.n	80072ec <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80072e8:	2303      	movs	r3, #3
 80072ea:	e01f      	b.n	800732c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80072ec:	4b13      	ldr	r3, [pc, #76]	; (800733c <HAL_PWREx_EnableOverDrive+0x98>)
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072f8:	d1ee      	bne.n	80072d8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80072fa:	4b11      	ldr	r3, [pc, #68]	; (8007340 <HAL_PWREx_EnableOverDrive+0x9c>)
 80072fc:	2201      	movs	r2, #1
 80072fe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007300:	f7fc fc3e 	bl	8003b80 <HAL_GetTick>
 8007304:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007306:	e009      	b.n	800731c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007308:	f7fc fc3a 	bl	8003b80 <HAL_GetTick>
 800730c:	4602      	mov	r2, r0
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	1ad3      	subs	r3, r2, r3
 8007312:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007316:	d901      	bls.n	800731c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8007318:	2303      	movs	r3, #3
 800731a:	e007      	b.n	800732c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800731c:	4b07      	ldr	r3, [pc, #28]	; (800733c <HAL_PWREx_EnableOverDrive+0x98>)
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007324:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007328:	d1ee      	bne.n	8007308 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800732a:	2300      	movs	r3, #0
}
 800732c:	4618      	mov	r0, r3
 800732e:	3708      	adds	r7, #8
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}
 8007334:	40023800 	.word	0x40023800
 8007338:	420e0040 	.word	0x420e0040
 800733c:	40007000 	.word	0x40007000
 8007340:	420e0044 	.word	0x420e0044

08007344 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b086      	sub	sp, #24
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d101      	bne.n	8007356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e30d      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2b0f      	cmp	r3, #15
 800735c:	d903      	bls.n	8007366 <HAL_RCC_OscConfig+0x22>
 800735e:	21e8      	movs	r1, #232	; 0xe8
 8007360:	48a3      	ldr	r0, [pc, #652]	; (80075f0 <HAL_RCC_OscConfig+0x2ac>)
 8007362:	f7fb fab4 	bl	80028ce <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f003 0301 	and.w	r3, r3, #1
 800736e:	2b00      	cmp	r3, #0
 8007370:	f000 8088 	beq.w	8007484 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d00d      	beq.n	8007398 <HAL_RCC_OscConfig+0x54>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007384:	d008      	beq.n	8007398 <HAL_RCC_OscConfig+0x54>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800738e:	d003      	beq.n	8007398 <HAL_RCC_OscConfig+0x54>
 8007390:	21ed      	movs	r1, #237	; 0xed
 8007392:	4897      	ldr	r0, [pc, #604]	; (80075f0 <HAL_RCC_OscConfig+0x2ac>)
 8007394:	f7fb fa9b 	bl	80028ce <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007398:	4b96      	ldr	r3, [pc, #600]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	f003 030c 	and.w	r3, r3, #12
 80073a0:	2b04      	cmp	r3, #4
 80073a2:	d00c      	beq.n	80073be <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80073a4:	4b93      	ldr	r3, [pc, #588]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80073ac:	2b08      	cmp	r3, #8
 80073ae:	d112      	bne.n	80073d6 <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80073b0:	4b90      	ldr	r3, [pc, #576]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073bc:	d10b      	bne.n	80073d6 <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073be:	4b8d      	ldr	r3, [pc, #564]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d05b      	beq.n	8007482 <HAL_RCC_OscConfig+0x13e>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d157      	bne.n	8007482 <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	e2cd      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073de:	d106      	bne.n	80073ee <HAL_RCC_OscConfig+0xaa>
 80073e0:	4b84      	ldr	r3, [pc, #528]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a83      	ldr	r2, [pc, #524]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 80073e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073ea:	6013      	str	r3, [r2, #0]
 80073ec:	e01d      	b.n	800742a <HAL_RCC_OscConfig+0xe6>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80073f6:	d10c      	bne.n	8007412 <HAL_RCC_OscConfig+0xce>
 80073f8:	4b7e      	ldr	r3, [pc, #504]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a7d      	ldr	r2, [pc, #500]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 80073fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007402:	6013      	str	r3, [r2, #0]
 8007404:	4b7b      	ldr	r3, [pc, #492]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a7a      	ldr	r2, [pc, #488]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 800740a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800740e:	6013      	str	r3, [r2, #0]
 8007410:	e00b      	b.n	800742a <HAL_RCC_OscConfig+0xe6>
 8007412:	4b78      	ldr	r3, [pc, #480]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a77      	ldr	r2, [pc, #476]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 8007418:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800741c:	6013      	str	r3, [r2, #0]
 800741e:	4b75      	ldr	r3, [pc, #468]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a74      	ldr	r2, [pc, #464]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 8007424:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007428:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d013      	beq.n	800745a <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007432:	f7fc fba5 	bl	8003b80 <HAL_GetTick>
 8007436:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007438:	e008      	b.n	800744c <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800743a:	f7fc fba1 	bl	8003b80 <HAL_GetTick>
 800743e:	4602      	mov	r2, r0
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	1ad3      	subs	r3, r2, r3
 8007444:	2b64      	cmp	r3, #100	; 0x64
 8007446:	d901      	bls.n	800744c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8007448:	2303      	movs	r3, #3
 800744a:	e292      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800744c:	4b69      	ldr	r3, [pc, #420]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007454:	2b00      	cmp	r3, #0
 8007456:	d0f0      	beq.n	800743a <HAL_RCC_OscConfig+0xf6>
 8007458:	e014      	b.n	8007484 <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800745a:	f7fc fb91 	bl	8003b80 <HAL_GetTick>
 800745e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007460:	e008      	b.n	8007474 <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007462:	f7fc fb8d 	bl	8003b80 <HAL_GetTick>
 8007466:	4602      	mov	r2, r0
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	1ad3      	subs	r3, r2, r3
 800746c:	2b64      	cmp	r3, #100	; 0x64
 800746e:	d901      	bls.n	8007474 <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8007470:	2303      	movs	r3, #3
 8007472:	e27e      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007474:	4b5f      	ldr	r3, [pc, #380]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800747c:	2b00      	cmp	r3, #0
 800747e:	d1f0      	bne.n	8007462 <HAL_RCC_OscConfig+0x11e>
 8007480:	e000      	b.n	8007484 <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007482:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f003 0302 	and.w	r3, r3, #2
 800748c:	2b00      	cmp	r3, #0
 800748e:	d079      	beq.n	8007584 <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	68db      	ldr	r3, [r3, #12]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d008      	beq.n	80074aa <HAL_RCC_OscConfig+0x166>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	68db      	ldr	r3, [r3, #12]
 800749c:	2b01      	cmp	r3, #1
 800749e:	d004      	beq.n	80074aa <HAL_RCC_OscConfig+0x166>
 80074a0:	f240 111f 	movw	r1, #287	; 0x11f
 80074a4:	4852      	ldr	r0, [pc, #328]	; (80075f0 <HAL_RCC_OscConfig+0x2ac>)
 80074a6:	f7fb fa12 	bl	80028ce <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	691b      	ldr	r3, [r3, #16]
 80074ae:	2b1f      	cmp	r3, #31
 80074b0:	d904      	bls.n	80074bc <HAL_RCC_OscConfig+0x178>
 80074b2:	f44f 7190 	mov.w	r1, #288	; 0x120
 80074b6:	484e      	ldr	r0, [pc, #312]	; (80075f0 <HAL_RCC_OscConfig+0x2ac>)
 80074b8:	f7fb fa09 	bl	80028ce <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80074bc:	4b4d      	ldr	r3, [pc, #308]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	f003 030c 	and.w	r3, r3, #12
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d00b      	beq.n	80074e0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80074c8:	4b4a      	ldr	r3, [pc, #296]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80074d0:	2b08      	cmp	r3, #8
 80074d2:	d11c      	bne.n	800750e <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80074d4:	4b47      	ldr	r3, [pc, #284]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d116      	bne.n	800750e <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074e0:	4b44      	ldr	r3, [pc, #272]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f003 0302 	and.w	r3, r3, #2
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d005      	beq.n	80074f8 <HAL_RCC_OscConfig+0x1b4>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	68db      	ldr	r3, [r3, #12]
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d001      	beq.n	80074f8 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	e23c      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074f8:	4b3e      	ldr	r3, [pc, #248]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	691b      	ldr	r3, [r3, #16]
 8007504:	00db      	lsls	r3, r3, #3
 8007506:	493b      	ldr	r1, [pc, #236]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 8007508:	4313      	orrs	r3, r2
 800750a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800750c:	e03a      	b.n	8007584 <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	68db      	ldr	r3, [r3, #12]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d020      	beq.n	8007558 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007516:	4b38      	ldr	r3, [pc, #224]	; (80075f8 <HAL_RCC_OscConfig+0x2b4>)
 8007518:	2201      	movs	r2, #1
 800751a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800751c:	f7fc fb30 	bl	8003b80 <HAL_GetTick>
 8007520:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007522:	e008      	b.n	8007536 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007524:	f7fc fb2c 	bl	8003b80 <HAL_GetTick>
 8007528:	4602      	mov	r2, r0
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	1ad3      	subs	r3, r2, r3
 800752e:	2b02      	cmp	r3, #2
 8007530:	d901      	bls.n	8007536 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007532:	2303      	movs	r3, #3
 8007534:	e21d      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007536:	4b2f      	ldr	r3, [pc, #188]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f003 0302 	and.w	r3, r3, #2
 800753e:	2b00      	cmp	r3, #0
 8007540:	d0f0      	beq.n	8007524 <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007542:	4b2c      	ldr	r3, [pc, #176]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	00db      	lsls	r3, r3, #3
 8007550:	4928      	ldr	r1, [pc, #160]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 8007552:	4313      	orrs	r3, r2
 8007554:	600b      	str	r3, [r1, #0]
 8007556:	e015      	b.n	8007584 <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007558:	4b27      	ldr	r3, [pc, #156]	; (80075f8 <HAL_RCC_OscConfig+0x2b4>)
 800755a:	2200      	movs	r2, #0
 800755c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800755e:	f7fc fb0f 	bl	8003b80 <HAL_GetTick>
 8007562:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007564:	e008      	b.n	8007578 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007566:	f7fc fb0b 	bl	8003b80 <HAL_GetTick>
 800756a:	4602      	mov	r2, r0
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	1ad3      	subs	r3, r2, r3
 8007570:	2b02      	cmp	r3, #2
 8007572:	d901      	bls.n	8007578 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 8007574:	2303      	movs	r3, #3
 8007576:	e1fc      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007578:	4b1e      	ldr	r3, [pc, #120]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f003 0302 	and.w	r3, r3, #2
 8007580:	2b00      	cmp	r3, #0
 8007582:	d1f0      	bne.n	8007566 <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f003 0308 	and.w	r3, r3, #8
 800758c:	2b00      	cmp	r3, #0
 800758e:	d046      	beq.n	800761e <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	695b      	ldr	r3, [r3, #20]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d008      	beq.n	80075aa <HAL_RCC_OscConfig+0x266>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	695b      	ldr	r3, [r3, #20]
 800759c:	2b01      	cmp	r3, #1
 800759e:	d004      	beq.n	80075aa <HAL_RCC_OscConfig+0x266>
 80075a0:	f44f 71b0 	mov.w	r1, #352	; 0x160
 80075a4:	4812      	ldr	r0, [pc, #72]	; (80075f0 <HAL_RCC_OscConfig+0x2ac>)
 80075a6:	f7fb f992 	bl	80028ce <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	695b      	ldr	r3, [r3, #20]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d016      	beq.n	80075e0 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80075b2:	4b12      	ldr	r3, [pc, #72]	; (80075fc <HAL_RCC_OscConfig+0x2b8>)
 80075b4:	2201      	movs	r2, #1
 80075b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075b8:	f7fc fae2 	bl	8003b80 <HAL_GetTick>
 80075bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80075be:	e008      	b.n	80075d2 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80075c0:	f7fc fade 	bl	8003b80 <HAL_GetTick>
 80075c4:	4602      	mov	r2, r0
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	1ad3      	subs	r3, r2, r3
 80075ca:	2b02      	cmp	r3, #2
 80075cc:	d901      	bls.n	80075d2 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 80075ce:	2303      	movs	r3, #3
 80075d0:	e1cf      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80075d2:	4b08      	ldr	r3, [pc, #32]	; (80075f4 <HAL_RCC_OscConfig+0x2b0>)
 80075d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075d6:	f003 0302 	and.w	r3, r3, #2
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d0f0      	beq.n	80075c0 <HAL_RCC_OscConfig+0x27c>
 80075de:	e01e      	b.n	800761e <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80075e0:	4b06      	ldr	r3, [pc, #24]	; (80075fc <HAL_RCC_OscConfig+0x2b8>)
 80075e2:	2200      	movs	r2, #0
 80075e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075e6:	f7fc facb 	bl	8003b80 <HAL_GetTick>
 80075ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80075ec:	e011      	b.n	8007612 <HAL_RCC_OscConfig+0x2ce>
 80075ee:	bf00      	nop
 80075f0:	0800c32c 	.word	0x0800c32c
 80075f4:	40023800 	.word	0x40023800
 80075f8:	42470000 	.word	0x42470000
 80075fc:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007600:	f7fc fabe 	bl	8003b80 <HAL_GetTick>
 8007604:	4602      	mov	r2, r0
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	1ad3      	subs	r3, r2, r3
 800760a:	2b02      	cmp	r3, #2
 800760c:	d901      	bls.n	8007612 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800760e:	2303      	movs	r3, #3
 8007610:	e1af      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007612:	4b97      	ldr	r3, [pc, #604]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 8007614:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007616:	f003 0302 	and.w	r3, r3, #2
 800761a:	2b00      	cmp	r3, #0
 800761c:	d1f0      	bne.n	8007600 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f003 0304 	and.w	r3, r3, #4
 8007626:	2b00      	cmp	r3, #0
 8007628:	f000 80a8 	beq.w	800777c <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 800762c:	2300      	movs	r3, #0
 800762e:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d00c      	beq.n	8007652 <HAL_RCC_OscConfig+0x30e>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	689b      	ldr	r3, [r3, #8]
 800763c:	2b01      	cmp	r3, #1
 800763e:	d008      	beq.n	8007652 <HAL_RCC_OscConfig+0x30e>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	2b05      	cmp	r3, #5
 8007646:	d004      	beq.n	8007652 <HAL_RCC_OscConfig+0x30e>
 8007648:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 800764c:	4889      	ldr	r0, [pc, #548]	; (8007874 <HAL_RCC_OscConfig+0x530>)
 800764e:	f7fb f93e 	bl	80028ce <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007652:	4b87      	ldr	r3, [pc, #540]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 8007654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800765a:	2b00      	cmp	r3, #0
 800765c:	d10f      	bne.n	800767e <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800765e:	2300      	movs	r3, #0
 8007660:	60bb      	str	r3, [r7, #8]
 8007662:	4b83      	ldr	r3, [pc, #524]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 8007664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007666:	4a82      	ldr	r2, [pc, #520]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 8007668:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800766c:	6413      	str	r3, [r2, #64]	; 0x40
 800766e:	4b80      	ldr	r3, [pc, #512]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 8007670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007676:	60bb      	str	r3, [r7, #8]
 8007678:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800767a:	2301      	movs	r3, #1
 800767c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800767e:	4b7e      	ldr	r3, [pc, #504]	; (8007878 <HAL_RCC_OscConfig+0x534>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007686:	2b00      	cmp	r3, #0
 8007688:	d118      	bne.n	80076bc <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800768a:	4b7b      	ldr	r3, [pc, #492]	; (8007878 <HAL_RCC_OscConfig+0x534>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a7a      	ldr	r2, [pc, #488]	; (8007878 <HAL_RCC_OscConfig+0x534>)
 8007690:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007694:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007696:	f7fc fa73 	bl	8003b80 <HAL_GetTick>
 800769a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800769c:	e008      	b.n	80076b0 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800769e:	f7fc fa6f 	bl	8003b80 <HAL_GetTick>
 80076a2:	4602      	mov	r2, r0
 80076a4:	693b      	ldr	r3, [r7, #16]
 80076a6:	1ad3      	subs	r3, r2, r3
 80076a8:	2b02      	cmp	r3, #2
 80076aa:	d901      	bls.n	80076b0 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 80076ac:	2303      	movs	r3, #3
 80076ae:	e160      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076b0:	4b71      	ldr	r3, [pc, #452]	; (8007878 <HAL_RCC_OscConfig+0x534>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d0f0      	beq.n	800769e <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d106      	bne.n	80076d2 <HAL_RCC_OscConfig+0x38e>
 80076c4:	4b6a      	ldr	r3, [pc, #424]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 80076c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076c8:	4a69      	ldr	r2, [pc, #420]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 80076ca:	f043 0301 	orr.w	r3, r3, #1
 80076ce:	6713      	str	r3, [r2, #112]	; 0x70
 80076d0:	e01c      	b.n	800770c <HAL_RCC_OscConfig+0x3c8>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	689b      	ldr	r3, [r3, #8]
 80076d6:	2b05      	cmp	r3, #5
 80076d8:	d10c      	bne.n	80076f4 <HAL_RCC_OscConfig+0x3b0>
 80076da:	4b65      	ldr	r3, [pc, #404]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 80076dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076de:	4a64      	ldr	r2, [pc, #400]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 80076e0:	f043 0304 	orr.w	r3, r3, #4
 80076e4:	6713      	str	r3, [r2, #112]	; 0x70
 80076e6:	4b62      	ldr	r3, [pc, #392]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 80076e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076ea:	4a61      	ldr	r2, [pc, #388]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 80076ec:	f043 0301 	orr.w	r3, r3, #1
 80076f0:	6713      	str	r3, [r2, #112]	; 0x70
 80076f2:	e00b      	b.n	800770c <HAL_RCC_OscConfig+0x3c8>
 80076f4:	4b5e      	ldr	r3, [pc, #376]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 80076f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076f8:	4a5d      	ldr	r2, [pc, #372]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 80076fa:	f023 0301 	bic.w	r3, r3, #1
 80076fe:	6713      	str	r3, [r2, #112]	; 0x70
 8007700:	4b5b      	ldr	r3, [pc, #364]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 8007702:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007704:	4a5a      	ldr	r2, [pc, #360]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 8007706:	f023 0304 	bic.w	r3, r3, #4
 800770a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d015      	beq.n	8007740 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007714:	f7fc fa34 	bl	8003b80 <HAL_GetTick>
 8007718:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800771a:	e00a      	b.n	8007732 <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800771c:	f7fc fa30 	bl	8003b80 <HAL_GetTick>
 8007720:	4602      	mov	r2, r0
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	1ad3      	subs	r3, r2, r3
 8007726:	f241 3288 	movw	r2, #5000	; 0x1388
 800772a:	4293      	cmp	r3, r2
 800772c:	d901      	bls.n	8007732 <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 800772e:	2303      	movs	r3, #3
 8007730:	e11f      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007732:	4b4f      	ldr	r3, [pc, #316]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 8007734:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007736:	f003 0302 	and.w	r3, r3, #2
 800773a:	2b00      	cmp	r3, #0
 800773c:	d0ee      	beq.n	800771c <HAL_RCC_OscConfig+0x3d8>
 800773e:	e014      	b.n	800776a <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007740:	f7fc fa1e 	bl	8003b80 <HAL_GetTick>
 8007744:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007746:	e00a      	b.n	800775e <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007748:	f7fc fa1a 	bl	8003b80 <HAL_GetTick>
 800774c:	4602      	mov	r2, r0
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	1ad3      	subs	r3, r2, r3
 8007752:	f241 3288 	movw	r2, #5000	; 0x1388
 8007756:	4293      	cmp	r3, r2
 8007758:	d901      	bls.n	800775e <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 800775a:	2303      	movs	r3, #3
 800775c:	e109      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800775e:	4b44      	ldr	r3, [pc, #272]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 8007760:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007762:	f003 0302 	and.w	r3, r3, #2
 8007766:	2b00      	cmp	r3, #0
 8007768:	d1ee      	bne.n	8007748 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800776a:	7dfb      	ldrb	r3, [r7, #23]
 800776c:	2b01      	cmp	r3, #1
 800776e:	d105      	bne.n	800777c <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007770:	4b3f      	ldr	r3, [pc, #252]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 8007772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007774:	4a3e      	ldr	r2, [pc, #248]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 8007776:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800777a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	699b      	ldr	r3, [r3, #24]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d00c      	beq.n	800779e <HAL_RCC_OscConfig+0x45a>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	699b      	ldr	r3, [r3, #24]
 8007788:	2b01      	cmp	r3, #1
 800778a:	d008      	beq.n	800779e <HAL_RCC_OscConfig+0x45a>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	699b      	ldr	r3, [r3, #24]
 8007790:	2b02      	cmp	r3, #2
 8007792:	d004      	beq.n	800779e <HAL_RCC_OscConfig+0x45a>
 8007794:	f240 11cf 	movw	r1, #463	; 0x1cf
 8007798:	4836      	ldr	r0, [pc, #216]	; (8007874 <HAL_RCC_OscConfig+0x530>)
 800779a:	f7fb f898 	bl	80028ce <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	699b      	ldr	r3, [r3, #24]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	f000 80e4 	beq.w	8007970 <HAL_RCC_OscConfig+0x62c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80077a8:	4b31      	ldr	r3, [pc, #196]	; (8007870 <HAL_RCC_OscConfig+0x52c>)
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	f003 030c 	and.w	r3, r3, #12
 80077b0:	2b08      	cmp	r3, #8
 80077b2:	f000 80ae 	beq.w	8007912 <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	699b      	ldr	r3, [r3, #24]
 80077ba:	2b02      	cmp	r3, #2
 80077bc:	f040 8092 	bne.w	80078e4 <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	69db      	ldr	r3, [r3, #28]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d009      	beq.n	80077dc <HAL_RCC_OscConfig+0x498>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	69db      	ldr	r3, [r3, #28]
 80077cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80077d0:	d004      	beq.n	80077dc <HAL_RCC_OscConfig+0x498>
 80077d2:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 80077d6:	4827      	ldr	r0, [pc, #156]	; (8007874 <HAL_RCC_OscConfig+0x530>)
 80077d8:	f7fb f879 	bl	80028ce <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6a1b      	ldr	r3, [r3, #32]
 80077e0:	2b3f      	cmp	r3, #63	; 0x3f
 80077e2:	d904      	bls.n	80077ee <HAL_RCC_OscConfig+0x4aa>
 80077e4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80077e8:	4822      	ldr	r0, [pc, #136]	; (8007874 <HAL_RCC_OscConfig+0x530>)
 80077ea:	f7fb f870 	bl	80028ce <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f2:	2b31      	cmp	r3, #49	; 0x31
 80077f4:	d904      	bls.n	8007800 <HAL_RCC_OscConfig+0x4bc>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077fa:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80077fe:	d904      	bls.n	800780a <HAL_RCC_OscConfig+0x4c6>
 8007800:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8007804:	481b      	ldr	r0, [pc, #108]	; (8007874 <HAL_RCC_OscConfig+0x530>)
 8007806:	f7fb f862 	bl	80028ce <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800780e:	2b02      	cmp	r3, #2
 8007810:	d010      	beq.n	8007834 <HAL_RCC_OscConfig+0x4f0>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007816:	2b04      	cmp	r3, #4
 8007818:	d00c      	beq.n	8007834 <HAL_RCC_OscConfig+0x4f0>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800781e:	2b06      	cmp	r3, #6
 8007820:	d008      	beq.n	8007834 <HAL_RCC_OscConfig+0x4f0>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007826:	2b08      	cmp	r3, #8
 8007828:	d004      	beq.n	8007834 <HAL_RCC_OscConfig+0x4f0>
 800782a:	f240 11db 	movw	r1, #475	; 0x1db
 800782e:	4811      	ldr	r0, [pc, #68]	; (8007874 <HAL_RCC_OscConfig+0x530>)
 8007830:	f7fb f84d 	bl	80028ce <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007838:	2b01      	cmp	r3, #1
 800783a:	d903      	bls.n	8007844 <HAL_RCC_OscConfig+0x500>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007840:	2b0f      	cmp	r3, #15
 8007842:	d904      	bls.n	800784e <HAL_RCC_OscConfig+0x50a>
 8007844:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8007848:	480a      	ldr	r0, [pc, #40]	; (8007874 <HAL_RCC_OscConfig+0x530>)
 800784a:	f7fb f840 	bl	80028ce <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800784e:	4b0b      	ldr	r3, [pc, #44]	; (800787c <HAL_RCC_OscConfig+0x538>)
 8007850:	2200      	movs	r2, #0
 8007852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007854:	f7fc f994 	bl	8003b80 <HAL_GetTick>
 8007858:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800785a:	e011      	b.n	8007880 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800785c:	f7fc f990 	bl	8003b80 <HAL_GetTick>
 8007860:	4602      	mov	r2, r0
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	1ad3      	subs	r3, r2, r3
 8007866:	2b02      	cmp	r3, #2
 8007868:	d90a      	bls.n	8007880 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 800786a:	2303      	movs	r3, #3
 800786c:	e081      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
 800786e:	bf00      	nop
 8007870:	40023800 	.word	0x40023800
 8007874:	0800c32c 	.word	0x0800c32c
 8007878:	40007000 	.word	0x40007000
 800787c:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007880:	4b3e      	ldr	r3, [pc, #248]	; (800797c <HAL_RCC_OscConfig+0x638>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007888:	2b00      	cmp	r3, #0
 800788a:	d1e7      	bne.n	800785c <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	69da      	ldr	r2, [r3, #28]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a1b      	ldr	r3, [r3, #32]
 8007894:	431a      	orrs	r2, r3
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800789a:	019b      	lsls	r3, r3, #6
 800789c:	431a      	orrs	r2, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078a2:	085b      	lsrs	r3, r3, #1
 80078a4:	3b01      	subs	r3, #1
 80078a6:	041b      	lsls	r3, r3, #16
 80078a8:	431a      	orrs	r2, r3
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ae:	061b      	lsls	r3, r3, #24
 80078b0:	4932      	ldr	r1, [pc, #200]	; (800797c <HAL_RCC_OscConfig+0x638>)
 80078b2:	4313      	orrs	r3, r2
 80078b4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80078b6:	4b32      	ldr	r3, [pc, #200]	; (8007980 <HAL_RCC_OscConfig+0x63c>)
 80078b8:	2201      	movs	r2, #1
 80078ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078bc:	f7fc f960 	bl	8003b80 <HAL_GetTick>
 80078c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078c2:	e008      	b.n	80078d6 <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078c4:	f7fc f95c 	bl	8003b80 <HAL_GetTick>
 80078c8:	4602      	mov	r2, r0
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	1ad3      	subs	r3, r2, r3
 80078ce:	2b02      	cmp	r3, #2
 80078d0:	d901      	bls.n	80078d6 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80078d2:	2303      	movs	r3, #3
 80078d4:	e04d      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078d6:	4b29      	ldr	r3, [pc, #164]	; (800797c <HAL_RCC_OscConfig+0x638>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d0f0      	beq.n	80078c4 <HAL_RCC_OscConfig+0x580>
 80078e2:	e045      	b.n	8007970 <HAL_RCC_OscConfig+0x62c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078e4:	4b26      	ldr	r3, [pc, #152]	; (8007980 <HAL_RCC_OscConfig+0x63c>)
 80078e6:	2200      	movs	r2, #0
 80078e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078ea:	f7fc f949 	bl	8003b80 <HAL_GetTick>
 80078ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078f0:	e008      	b.n	8007904 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078f2:	f7fc f945 	bl	8003b80 <HAL_GetTick>
 80078f6:	4602      	mov	r2, r0
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	1ad3      	subs	r3, r2, r3
 80078fc:	2b02      	cmp	r3, #2
 80078fe:	d901      	bls.n	8007904 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8007900:	2303      	movs	r3, #3
 8007902:	e036      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007904:	4b1d      	ldr	r3, [pc, #116]	; (800797c <HAL_RCC_OscConfig+0x638>)
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800790c:	2b00      	cmp	r3, #0
 800790e:	d1f0      	bne.n	80078f2 <HAL_RCC_OscConfig+0x5ae>
 8007910:	e02e      	b.n	8007970 <HAL_RCC_OscConfig+0x62c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	699b      	ldr	r3, [r3, #24]
 8007916:	2b01      	cmp	r3, #1
 8007918:	d101      	bne.n	800791e <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	e029      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800791e:	4b17      	ldr	r3, [pc, #92]	; (800797c <HAL_RCC_OscConfig+0x638>)
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	69db      	ldr	r3, [r3, #28]
 800792e:	429a      	cmp	r2, r3
 8007930:	d11c      	bne.n	800796c <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800793c:	429a      	cmp	r2, r3
 800793e:	d115      	bne.n	800796c <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007940:	68fa      	ldr	r2, [r7, #12]
 8007942:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007946:	4013      	ands	r3, r2
 8007948:	687a      	ldr	r2, [r7, #4]
 800794a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800794c:	4293      	cmp	r3, r2
 800794e:	d10d      	bne.n	800796c <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800795a:	429a      	cmp	r2, r3
 800795c:	d106      	bne.n	800796c <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007968:	429a      	cmp	r2, r3
 800796a:	d001      	beq.n	8007970 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_ERROR;
 800796c:	2301      	movs	r3, #1
 800796e:	e000      	b.n	8007972 <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }
  return HAL_OK;
 8007970:	2300      	movs	r3, #0
}
 8007972:	4618      	mov	r0, r3
 8007974:	3718      	adds	r7, #24
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	40023800 	.word	0x40023800
 8007980:	42470060 	.word	0x42470060

08007984 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007984:	b580      	push	{r7, lr}
 8007986:	b084      	sub	sp, #16
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
 800798c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d101      	bne.n	8007998 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007994:	2301      	movs	r3, #1
 8007996:	e18c      	b.n	8007cb2 <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d003      	beq.n	80079a8 <HAL_RCC_ClockConfig+0x24>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	2b0f      	cmp	r3, #15
 80079a6:	d904      	bls.n	80079b2 <HAL_RCC_ClockConfig+0x2e>
 80079a8:	f240 2151 	movw	r1, #593	; 0x251
 80079ac:	4887      	ldr	r0, [pc, #540]	; (8007bcc <HAL_RCC_ClockConfig+0x248>)
 80079ae:	f7fa ff8e 	bl	80028ce <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d031      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	d02e      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	2b02      	cmp	r3, #2
 80079c2:	d02b      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	2b03      	cmp	r3, #3
 80079c8:	d028      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	2b04      	cmp	r3, #4
 80079ce:	d025      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	2b05      	cmp	r3, #5
 80079d4:	d022      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	2b06      	cmp	r3, #6
 80079da:	d01f      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	2b07      	cmp	r3, #7
 80079e0:	d01c      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	2b08      	cmp	r3, #8
 80079e6:	d019      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	2b09      	cmp	r3, #9
 80079ec:	d016      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	2b0a      	cmp	r3, #10
 80079f2:	d013      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	2b0b      	cmp	r3, #11
 80079f8:	d010      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	2b0c      	cmp	r3, #12
 80079fe:	d00d      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	2b0d      	cmp	r3, #13
 8007a04:	d00a      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	2b0e      	cmp	r3, #14
 8007a0a:	d007      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	2b0f      	cmp	r3, #15
 8007a10:	d004      	beq.n	8007a1c <HAL_RCC_ClockConfig+0x98>
 8007a12:	f240 2152 	movw	r1, #594	; 0x252
 8007a16:	486d      	ldr	r0, [pc, #436]	; (8007bcc <HAL_RCC_ClockConfig+0x248>)
 8007a18:	f7fa ff59 	bl	80028ce <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007a1c:	4b6c      	ldr	r3, [pc, #432]	; (8007bd0 <HAL_RCC_ClockConfig+0x24c>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f003 030f 	and.w	r3, r3, #15
 8007a24:	683a      	ldr	r2, [r7, #0]
 8007a26:	429a      	cmp	r2, r3
 8007a28:	d90c      	bls.n	8007a44 <HAL_RCC_ClockConfig+0xc0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a2a:	4b69      	ldr	r3, [pc, #420]	; (8007bd0 <HAL_RCC_ClockConfig+0x24c>)
 8007a2c:	683a      	ldr	r2, [r7, #0]
 8007a2e:	b2d2      	uxtb	r2, r2
 8007a30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a32:	4b67      	ldr	r3, [pc, #412]	; (8007bd0 <HAL_RCC_ClockConfig+0x24c>)
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f003 030f 	and.w	r3, r3, #15
 8007a3a:	683a      	ldr	r2, [r7, #0]
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d001      	beq.n	8007a44 <HAL_RCC_ClockConfig+0xc0>
    {
      return HAL_ERROR;
 8007a40:	2301      	movs	r3, #1
 8007a42:	e136      	b.n	8007cb2 <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f003 0302 	and.w	r3, r3, #2
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d049      	beq.n	8007ae4 <HAL_RCC_ClockConfig+0x160>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f003 0304 	and.w	r3, r3, #4
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d005      	beq.n	8007a68 <HAL_RCC_ClockConfig+0xe4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a5c:	4b5d      	ldr	r3, [pc, #372]	; (8007bd4 <HAL_RCC_ClockConfig+0x250>)
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	4a5c      	ldr	r2, [pc, #368]	; (8007bd4 <HAL_RCC_ClockConfig+0x250>)
 8007a62:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007a66:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f003 0308 	and.w	r3, r3, #8
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d005      	beq.n	8007a80 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a74:	4b57      	ldr	r3, [pc, #348]	; (8007bd4 <HAL_RCC_ClockConfig+0x250>)
 8007a76:	689b      	ldr	r3, [r3, #8]
 8007a78:	4a56      	ldr	r2, [pc, #344]	; (8007bd4 <HAL_RCC_ClockConfig+0x250>)
 8007a7a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007a7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	689b      	ldr	r3, [r3, #8]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d024      	beq.n	8007ad2 <HAL_RCC_ClockConfig+0x14e>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	2b80      	cmp	r3, #128	; 0x80
 8007a8e:	d020      	beq.n	8007ad2 <HAL_RCC_ClockConfig+0x14e>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	2b90      	cmp	r3, #144	; 0x90
 8007a96:	d01c      	beq.n	8007ad2 <HAL_RCC_ClockConfig+0x14e>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	2ba0      	cmp	r3, #160	; 0xa0
 8007a9e:	d018      	beq.n	8007ad2 <HAL_RCC_ClockConfig+0x14e>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	689b      	ldr	r3, [r3, #8]
 8007aa4:	2bb0      	cmp	r3, #176	; 0xb0
 8007aa6:	d014      	beq.n	8007ad2 <HAL_RCC_ClockConfig+0x14e>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	2bc0      	cmp	r3, #192	; 0xc0
 8007aae:	d010      	beq.n	8007ad2 <HAL_RCC_ClockConfig+0x14e>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	689b      	ldr	r3, [r3, #8]
 8007ab4:	2bd0      	cmp	r3, #208	; 0xd0
 8007ab6:	d00c      	beq.n	8007ad2 <HAL_RCC_ClockConfig+0x14e>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	2be0      	cmp	r3, #224	; 0xe0
 8007abe:	d008      	beq.n	8007ad2 <HAL_RCC_ClockConfig+0x14e>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	2bf0      	cmp	r3, #240	; 0xf0
 8007ac6:	d004      	beq.n	8007ad2 <HAL_RCC_ClockConfig+0x14e>
 8007ac8:	f240 2175 	movw	r1, #629	; 0x275
 8007acc:	483f      	ldr	r0, [pc, #252]	; (8007bcc <HAL_RCC_ClockConfig+0x248>)
 8007ace:	f7fa fefe 	bl	80028ce <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ad2:	4b40      	ldr	r3, [pc, #256]	; (8007bd4 <HAL_RCC_ClockConfig+0x250>)
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	689b      	ldr	r3, [r3, #8]
 8007ade:	493d      	ldr	r1, [pc, #244]	; (8007bd4 <HAL_RCC_ClockConfig+0x250>)
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f003 0301 	and.w	r3, r3, #1
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d059      	beq.n	8007ba4 <HAL_RCC_ClockConfig+0x220>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d010      	beq.n	8007b1a <HAL_RCC_ClockConfig+0x196>
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d00c      	beq.n	8007b1a <HAL_RCC_ClockConfig+0x196>
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	2b02      	cmp	r3, #2
 8007b06:	d008      	beq.n	8007b1a <HAL_RCC_ClockConfig+0x196>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	685b      	ldr	r3, [r3, #4]
 8007b0c:	2b03      	cmp	r3, #3
 8007b0e:	d004      	beq.n	8007b1a <HAL_RCC_ClockConfig+0x196>
 8007b10:	f44f 711f 	mov.w	r1, #636	; 0x27c
 8007b14:	482d      	ldr	r0, [pc, #180]	; (8007bcc <HAL_RCC_ClockConfig+0x248>)
 8007b16:	f7fa feda 	bl	80028ce <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d107      	bne.n	8007b32 <HAL_RCC_ClockConfig+0x1ae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b22:	4b2c      	ldr	r3, [pc, #176]	; (8007bd4 <HAL_RCC_ClockConfig+0x250>)
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d119      	bne.n	8007b62 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	e0bf      	b.n	8007cb2 <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	2b02      	cmp	r3, #2
 8007b38:	d003      	beq.n	8007b42 <HAL_RCC_ClockConfig+0x1be>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b3e:	2b03      	cmp	r3, #3
 8007b40:	d107      	bne.n	8007b52 <HAL_RCC_ClockConfig+0x1ce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b42:	4b24      	ldr	r3, [pc, #144]	; (8007bd4 <HAL_RCC_ClockConfig+0x250>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d109      	bne.n	8007b62 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e0af      	b.n	8007cb2 <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b52:	4b20      	ldr	r3, [pc, #128]	; (8007bd4 <HAL_RCC_ClockConfig+0x250>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f003 0302 	and.w	r3, r3, #2
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d101      	bne.n	8007b62 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8007b5e:	2301      	movs	r3, #1
 8007b60:	e0a7      	b.n	8007cb2 <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007b62:	4b1c      	ldr	r3, [pc, #112]	; (8007bd4 <HAL_RCC_ClockConfig+0x250>)
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	f023 0203 	bic.w	r2, r3, #3
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	4919      	ldr	r1, [pc, #100]	; (8007bd4 <HAL_RCC_ClockConfig+0x250>)
 8007b70:	4313      	orrs	r3, r2
 8007b72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007b74:	f7fc f804 	bl	8003b80 <HAL_GetTick>
 8007b78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b7a:	e00a      	b.n	8007b92 <HAL_RCC_ClockConfig+0x20e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b7c:	f7fc f800 	bl	8003b80 <HAL_GetTick>
 8007b80:	4602      	mov	r2, r0
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	1ad3      	subs	r3, r2, r3
 8007b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d901      	bls.n	8007b92 <HAL_RCC_ClockConfig+0x20e>
      {
        return HAL_TIMEOUT;
 8007b8e:	2303      	movs	r3, #3
 8007b90:	e08f      	b.n	8007cb2 <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b92:	4b10      	ldr	r3, [pc, #64]	; (8007bd4 <HAL_RCC_ClockConfig+0x250>)
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	f003 020c 	and.w	r2, r3, #12
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	685b      	ldr	r3, [r3, #4]
 8007b9e:	009b      	lsls	r3, r3, #2
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	d1eb      	bne.n	8007b7c <HAL_RCC_ClockConfig+0x1f8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007ba4:	4b0a      	ldr	r3, [pc, #40]	; (8007bd0 <HAL_RCC_ClockConfig+0x24c>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f003 030f 	and.w	r3, r3, #15
 8007bac:	683a      	ldr	r2, [r7, #0]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d212      	bcs.n	8007bd8 <HAL_RCC_ClockConfig+0x254>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bb2:	4b07      	ldr	r3, [pc, #28]	; (8007bd0 <HAL_RCC_ClockConfig+0x24c>)
 8007bb4:	683a      	ldr	r2, [r7, #0]
 8007bb6:	b2d2      	uxtb	r2, r2
 8007bb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bba:	4b05      	ldr	r3, [pc, #20]	; (8007bd0 <HAL_RCC_ClockConfig+0x24c>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f003 030f 	and.w	r3, r3, #15
 8007bc2:	683a      	ldr	r2, [r7, #0]
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d007      	beq.n	8007bd8 <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	e072      	b.n	8007cb2 <HAL_RCC_ClockConfig+0x32e>
 8007bcc:	0800c32c 	.word	0x0800c32c
 8007bd0:	40023c00 	.word	0x40023c00
 8007bd4:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f003 0304 	and.w	r3, r3, #4
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d025      	beq.n	8007c30 <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	68db      	ldr	r3, [r3, #12]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d018      	beq.n	8007c1e <HAL_RCC_ClockConfig+0x29a>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bf4:	d013      	beq.n	8007c1e <HAL_RCC_ClockConfig+0x29a>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	68db      	ldr	r3, [r3, #12]
 8007bfa:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007bfe:	d00e      	beq.n	8007c1e <HAL_RCC_ClockConfig+0x29a>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	68db      	ldr	r3, [r3, #12]
 8007c04:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8007c08:	d009      	beq.n	8007c1e <HAL_RCC_ClockConfig+0x29a>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8007c12:	d004      	beq.n	8007c1e <HAL_RCC_ClockConfig+0x29a>
 8007c14:	f240 21ba 	movw	r1, #698	; 0x2ba
 8007c18:	4828      	ldr	r0, [pc, #160]	; (8007cbc <HAL_RCC_ClockConfig+0x338>)
 8007c1a:	f7fa fe58 	bl	80028ce <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007c1e:	4b28      	ldr	r3, [pc, #160]	; (8007cc0 <HAL_RCC_ClockConfig+0x33c>)
 8007c20:	689b      	ldr	r3, [r3, #8]
 8007c22:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	68db      	ldr	r3, [r3, #12]
 8007c2a:	4925      	ldr	r1, [pc, #148]	; (8007cc0 <HAL_RCC_ClockConfig+0x33c>)
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f003 0308 	and.w	r3, r3, #8
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d026      	beq.n	8007c8a <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	691b      	ldr	r3, [r3, #16]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d018      	beq.n	8007c76 <HAL_RCC_ClockConfig+0x2f2>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	691b      	ldr	r3, [r3, #16]
 8007c48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c4c:	d013      	beq.n	8007c76 <HAL_RCC_ClockConfig+0x2f2>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	691b      	ldr	r3, [r3, #16]
 8007c52:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007c56:	d00e      	beq.n	8007c76 <HAL_RCC_ClockConfig+0x2f2>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	691b      	ldr	r3, [r3, #16]
 8007c5c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8007c60:	d009      	beq.n	8007c76 <HAL_RCC_ClockConfig+0x2f2>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	691b      	ldr	r3, [r3, #16]
 8007c66:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8007c6a:	d004      	beq.n	8007c76 <HAL_RCC_ClockConfig+0x2f2>
 8007c6c:	f240 21c1 	movw	r1, #705	; 0x2c1
 8007c70:	4812      	ldr	r0, [pc, #72]	; (8007cbc <HAL_RCC_ClockConfig+0x338>)
 8007c72:	f7fa fe2c 	bl	80028ce <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007c76:	4b12      	ldr	r3, [pc, #72]	; (8007cc0 <HAL_RCC_ClockConfig+0x33c>)
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	691b      	ldr	r3, [r3, #16]
 8007c82:	00db      	lsls	r3, r3, #3
 8007c84:	490e      	ldr	r1, [pc, #56]	; (8007cc0 <HAL_RCC_ClockConfig+0x33c>)
 8007c86:	4313      	orrs	r3, r2
 8007c88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007c8a:	f000 f821 	bl	8007cd0 <HAL_RCC_GetSysClockFreq>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	4b0b      	ldr	r3, [pc, #44]	; (8007cc0 <HAL_RCC_ClockConfig+0x33c>)
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	091b      	lsrs	r3, r3, #4
 8007c96:	f003 030f 	and.w	r3, r3, #15
 8007c9a:	490a      	ldr	r1, [pc, #40]	; (8007cc4 <HAL_RCC_ClockConfig+0x340>)
 8007c9c:	5ccb      	ldrb	r3, [r1, r3]
 8007c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8007ca2:	4a09      	ldr	r2, [pc, #36]	; (8007cc8 <HAL_RCC_ClockConfig+0x344>)
 8007ca4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007ca6:	4b09      	ldr	r3, [pc, #36]	; (8007ccc <HAL_RCC_ClockConfig+0x348>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	4618      	mov	r0, r3
 8007cac:	f7fb ff24 	bl	8003af8 <HAL_InitTick>

  return HAL_OK;
 8007cb0:	2300      	movs	r3, #0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3710      	adds	r7, #16
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
 8007cba:	bf00      	nop
 8007cbc:	0800c32c 	.word	0x0800c32c
 8007cc0:	40023800 	.word	0x40023800
 8007cc4:	0800c47c 	.word	0x0800c47c
 8007cc8:	200001f0 	.word	0x200001f0
 8007ccc:	200001f4 	.word	0x200001f4

08007cd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007cd0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007cd4:	b084      	sub	sp, #16
 8007cd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	607b      	str	r3, [r7, #4]
 8007cdc:	2300      	movs	r3, #0
 8007cde:	60fb      	str	r3, [r7, #12]
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007ce8:	4b67      	ldr	r3, [pc, #412]	; (8007e88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	f003 030c 	and.w	r3, r3, #12
 8007cf0:	2b08      	cmp	r3, #8
 8007cf2:	d00d      	beq.n	8007d10 <HAL_RCC_GetSysClockFreq+0x40>
 8007cf4:	2b08      	cmp	r3, #8
 8007cf6:	f200 80bd 	bhi.w	8007e74 <HAL_RCC_GetSysClockFreq+0x1a4>
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d002      	beq.n	8007d04 <HAL_RCC_GetSysClockFreq+0x34>
 8007cfe:	2b04      	cmp	r3, #4
 8007d00:	d003      	beq.n	8007d0a <HAL_RCC_GetSysClockFreq+0x3a>
 8007d02:	e0b7      	b.n	8007e74 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007d04:	4b61      	ldr	r3, [pc, #388]	; (8007e8c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007d06:	60bb      	str	r3, [r7, #8]
       break;
 8007d08:	e0b7      	b.n	8007e7a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007d0a:	4b60      	ldr	r3, [pc, #384]	; (8007e8c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007d0c:	60bb      	str	r3, [r7, #8]
      break;
 8007d0e:	e0b4      	b.n	8007e7a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007d10:	4b5d      	ldr	r3, [pc, #372]	; (8007e88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007d18:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007d1a:	4b5b      	ldr	r3, [pc, #364]	; (8007e88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007d1c:	685b      	ldr	r3, [r3, #4]
 8007d1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d04d      	beq.n	8007dc2 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d26:	4b58      	ldr	r3, [pc, #352]	; (8007e88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	099b      	lsrs	r3, r3, #6
 8007d2c:	461a      	mov	r2, r3
 8007d2e:	f04f 0300 	mov.w	r3, #0
 8007d32:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007d36:	f04f 0100 	mov.w	r1, #0
 8007d3a:	ea02 0800 	and.w	r8, r2, r0
 8007d3e:	ea03 0901 	and.w	r9, r3, r1
 8007d42:	4640      	mov	r0, r8
 8007d44:	4649      	mov	r1, r9
 8007d46:	f04f 0200 	mov.w	r2, #0
 8007d4a:	f04f 0300 	mov.w	r3, #0
 8007d4e:	014b      	lsls	r3, r1, #5
 8007d50:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007d54:	0142      	lsls	r2, r0, #5
 8007d56:	4610      	mov	r0, r2
 8007d58:	4619      	mov	r1, r3
 8007d5a:	ebb0 0008 	subs.w	r0, r0, r8
 8007d5e:	eb61 0109 	sbc.w	r1, r1, r9
 8007d62:	f04f 0200 	mov.w	r2, #0
 8007d66:	f04f 0300 	mov.w	r3, #0
 8007d6a:	018b      	lsls	r3, r1, #6
 8007d6c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007d70:	0182      	lsls	r2, r0, #6
 8007d72:	1a12      	subs	r2, r2, r0
 8007d74:	eb63 0301 	sbc.w	r3, r3, r1
 8007d78:	f04f 0000 	mov.w	r0, #0
 8007d7c:	f04f 0100 	mov.w	r1, #0
 8007d80:	00d9      	lsls	r1, r3, #3
 8007d82:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007d86:	00d0      	lsls	r0, r2, #3
 8007d88:	4602      	mov	r2, r0
 8007d8a:	460b      	mov	r3, r1
 8007d8c:	eb12 0208 	adds.w	r2, r2, r8
 8007d90:	eb43 0309 	adc.w	r3, r3, r9
 8007d94:	f04f 0000 	mov.w	r0, #0
 8007d98:	f04f 0100 	mov.w	r1, #0
 8007d9c:	0299      	lsls	r1, r3, #10
 8007d9e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007da2:	0290      	lsls	r0, r2, #10
 8007da4:	4602      	mov	r2, r0
 8007da6:	460b      	mov	r3, r1
 8007da8:	4610      	mov	r0, r2
 8007daa:	4619      	mov	r1, r3
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	461a      	mov	r2, r3
 8007db0:	f04f 0300 	mov.w	r3, #0
 8007db4:	f7f8 ff20 	bl	8000bf8 <__aeabi_uldivmod>
 8007db8:	4602      	mov	r2, r0
 8007dba:	460b      	mov	r3, r1
 8007dbc:	4613      	mov	r3, r2
 8007dbe:	60fb      	str	r3, [r7, #12]
 8007dc0:	e04a      	b.n	8007e58 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007dc2:	4b31      	ldr	r3, [pc, #196]	; (8007e88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	099b      	lsrs	r3, r3, #6
 8007dc8:	461a      	mov	r2, r3
 8007dca:	f04f 0300 	mov.w	r3, #0
 8007dce:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007dd2:	f04f 0100 	mov.w	r1, #0
 8007dd6:	ea02 0400 	and.w	r4, r2, r0
 8007dda:	ea03 0501 	and.w	r5, r3, r1
 8007dde:	4620      	mov	r0, r4
 8007de0:	4629      	mov	r1, r5
 8007de2:	f04f 0200 	mov.w	r2, #0
 8007de6:	f04f 0300 	mov.w	r3, #0
 8007dea:	014b      	lsls	r3, r1, #5
 8007dec:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007df0:	0142      	lsls	r2, r0, #5
 8007df2:	4610      	mov	r0, r2
 8007df4:	4619      	mov	r1, r3
 8007df6:	1b00      	subs	r0, r0, r4
 8007df8:	eb61 0105 	sbc.w	r1, r1, r5
 8007dfc:	f04f 0200 	mov.w	r2, #0
 8007e00:	f04f 0300 	mov.w	r3, #0
 8007e04:	018b      	lsls	r3, r1, #6
 8007e06:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007e0a:	0182      	lsls	r2, r0, #6
 8007e0c:	1a12      	subs	r2, r2, r0
 8007e0e:	eb63 0301 	sbc.w	r3, r3, r1
 8007e12:	f04f 0000 	mov.w	r0, #0
 8007e16:	f04f 0100 	mov.w	r1, #0
 8007e1a:	00d9      	lsls	r1, r3, #3
 8007e1c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007e20:	00d0      	lsls	r0, r2, #3
 8007e22:	4602      	mov	r2, r0
 8007e24:	460b      	mov	r3, r1
 8007e26:	1912      	adds	r2, r2, r4
 8007e28:	eb45 0303 	adc.w	r3, r5, r3
 8007e2c:	f04f 0000 	mov.w	r0, #0
 8007e30:	f04f 0100 	mov.w	r1, #0
 8007e34:	0299      	lsls	r1, r3, #10
 8007e36:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007e3a:	0290      	lsls	r0, r2, #10
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	460b      	mov	r3, r1
 8007e40:	4610      	mov	r0, r2
 8007e42:	4619      	mov	r1, r3
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	461a      	mov	r2, r3
 8007e48:	f04f 0300 	mov.w	r3, #0
 8007e4c:	f7f8 fed4 	bl	8000bf8 <__aeabi_uldivmod>
 8007e50:	4602      	mov	r2, r0
 8007e52:	460b      	mov	r3, r1
 8007e54:	4613      	mov	r3, r2
 8007e56:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007e58:	4b0b      	ldr	r3, [pc, #44]	; (8007e88 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	0c1b      	lsrs	r3, r3, #16
 8007e5e:	f003 0303 	and.w	r3, r3, #3
 8007e62:	3301      	adds	r3, #1
 8007e64:	005b      	lsls	r3, r3, #1
 8007e66:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007e68:	68fa      	ldr	r2, [r7, #12]
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e70:	60bb      	str	r3, [r7, #8]
      break;
 8007e72:	e002      	b.n	8007e7a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007e74:	4b05      	ldr	r3, [pc, #20]	; (8007e8c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007e76:	60bb      	str	r3, [r7, #8]
      break;
 8007e78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007e7a:	68bb      	ldr	r3, [r7, #8]
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	3710      	adds	r7, #16
 8007e80:	46bd      	mov	sp, r7
 8007e82:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007e86:	bf00      	nop
 8007e88:	40023800 	.word	0x40023800
 8007e8c:	00f42400 	.word	0x00f42400

08007e90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e90:	b480      	push	{r7}
 8007e92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007e94:	4b03      	ldr	r3, [pc, #12]	; (8007ea4 <HAL_RCC_GetHCLKFreq+0x14>)
 8007e96:	681b      	ldr	r3, [r3, #0]
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea0:	4770      	bx	lr
 8007ea2:	bf00      	nop
 8007ea4:	200001f0 	.word	0x200001f0

08007ea8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007eac:	f7ff fff0 	bl	8007e90 <HAL_RCC_GetHCLKFreq>
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	4b05      	ldr	r3, [pc, #20]	; (8007ec8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007eb4:	689b      	ldr	r3, [r3, #8]
 8007eb6:	0a9b      	lsrs	r3, r3, #10
 8007eb8:	f003 0307 	and.w	r3, r3, #7
 8007ebc:	4903      	ldr	r1, [pc, #12]	; (8007ecc <HAL_RCC_GetPCLK1Freq+0x24>)
 8007ebe:	5ccb      	ldrb	r3, [r1, r3]
 8007ec0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	bd80      	pop	{r7, pc}
 8007ec8:	40023800 	.word	0x40023800
 8007ecc:	0800c48c 	.word	0x0800c48c

08007ed0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007ed4:	f7ff ffdc 	bl	8007e90 <HAL_RCC_GetHCLKFreq>
 8007ed8:	4602      	mov	r2, r0
 8007eda:	4b05      	ldr	r3, [pc, #20]	; (8007ef0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007edc:	689b      	ldr	r3, [r3, #8]
 8007ede:	0b5b      	lsrs	r3, r3, #13
 8007ee0:	f003 0307 	and.w	r3, r3, #7
 8007ee4:	4903      	ldr	r1, [pc, #12]	; (8007ef4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007ee6:	5ccb      	ldrb	r3, [r1, r3]
 8007ee8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	bd80      	pop	{r7, pc}
 8007ef0:	40023800 	.word	0x40023800
 8007ef4:	0800c48c 	.word	0x0800c48c

08007ef8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b082      	sub	sp, #8
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d101      	bne.n	8007f0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007f06:	2301      	movs	r3, #1
 8007f08:	e118      	b.n	800813c <HAL_SPI_Init+0x244>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a8d      	ldr	r2, [pc, #564]	; (8008144 <HAL_SPI_Init+0x24c>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d01d      	beq.n	8007f50 <HAL_SPI_Init+0x58>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a8b      	ldr	r2, [pc, #556]	; (8008148 <HAL_SPI_Init+0x250>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d018      	beq.n	8007f50 <HAL_SPI_Init+0x58>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a8a      	ldr	r2, [pc, #552]	; (800814c <HAL_SPI_Init+0x254>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d013      	beq.n	8007f50 <HAL_SPI_Init+0x58>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a88      	ldr	r2, [pc, #544]	; (8008150 <HAL_SPI_Init+0x258>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d00e      	beq.n	8007f50 <HAL_SPI_Init+0x58>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a87      	ldr	r2, [pc, #540]	; (8008154 <HAL_SPI_Init+0x25c>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d009      	beq.n	8007f50 <HAL_SPI_Init+0x58>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a85      	ldr	r2, [pc, #532]	; (8008158 <HAL_SPI_Init+0x260>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d004      	beq.n	8007f50 <HAL_SPI_Init+0x58>
 8007f46:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8007f4a:	4884      	ldr	r0, [pc, #528]	; (800815c <HAL_SPI_Init+0x264>)
 8007f4c:	f7fa fcbf 	bl	80028ce <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d009      	beq.n	8007f6c <HAL_SPI_Init+0x74>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f60:	d004      	beq.n	8007f6c <HAL_SPI_Init+0x74>
 8007f62:	f240 1143 	movw	r1, #323	; 0x143
 8007f66:	487d      	ldr	r0, [pc, #500]	; (800815c <HAL_SPI_Init+0x264>)
 8007f68:	f7fa fcb1 	bl	80028ce <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	689b      	ldr	r3, [r3, #8]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d00e      	beq.n	8007f92 <HAL_SPI_Init+0x9a>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	689b      	ldr	r3, [r3, #8]
 8007f78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f7c:	d009      	beq.n	8007f92 <HAL_SPI_Init+0x9a>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f86:	d004      	beq.n	8007f92 <HAL_SPI_Init+0x9a>
 8007f88:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8007f8c:	4873      	ldr	r0, [pc, #460]	; (800815c <HAL_SPI_Init+0x264>)
 8007f8e:	f7fa fc9e 	bl	80028ce <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	68db      	ldr	r3, [r3, #12]
 8007f96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f9a:	d008      	beq.n	8007fae <HAL_SPI_Init+0xb6>
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	68db      	ldr	r3, [r3, #12]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d004      	beq.n	8007fae <HAL_SPI_Init+0xb6>
 8007fa4:	f240 1145 	movw	r1, #325	; 0x145
 8007fa8:	486c      	ldr	r0, [pc, #432]	; (800815c <HAL_SPI_Init+0x264>)
 8007faa:	f7fa fc90 	bl	80028ce <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	699b      	ldr	r3, [r3, #24]
 8007fb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fb6:	d00d      	beq.n	8007fd4 <HAL_SPI_Init+0xdc>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	699b      	ldr	r3, [r3, #24]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d009      	beq.n	8007fd4 <HAL_SPI_Init+0xdc>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	699b      	ldr	r3, [r3, #24]
 8007fc4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007fc8:	d004      	beq.n	8007fd4 <HAL_SPI_Init+0xdc>
 8007fca:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8007fce:	4863      	ldr	r0, [pc, #396]	; (800815c <HAL_SPI_Init+0x264>)
 8007fd0:	f7fa fc7d 	bl	80028ce <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	69db      	ldr	r3, [r3, #28]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d020      	beq.n	800801e <HAL_SPI_Init+0x126>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	69db      	ldr	r3, [r3, #28]
 8007fe0:	2b08      	cmp	r3, #8
 8007fe2:	d01c      	beq.n	800801e <HAL_SPI_Init+0x126>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	69db      	ldr	r3, [r3, #28]
 8007fe8:	2b10      	cmp	r3, #16
 8007fea:	d018      	beq.n	800801e <HAL_SPI_Init+0x126>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	69db      	ldr	r3, [r3, #28]
 8007ff0:	2b18      	cmp	r3, #24
 8007ff2:	d014      	beq.n	800801e <HAL_SPI_Init+0x126>
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	69db      	ldr	r3, [r3, #28]
 8007ff8:	2b20      	cmp	r3, #32
 8007ffa:	d010      	beq.n	800801e <HAL_SPI_Init+0x126>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	69db      	ldr	r3, [r3, #28]
 8008000:	2b28      	cmp	r3, #40	; 0x28
 8008002:	d00c      	beq.n	800801e <HAL_SPI_Init+0x126>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	69db      	ldr	r3, [r3, #28]
 8008008:	2b30      	cmp	r3, #48	; 0x30
 800800a:	d008      	beq.n	800801e <HAL_SPI_Init+0x126>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	69db      	ldr	r3, [r3, #28]
 8008010:	2b38      	cmp	r3, #56	; 0x38
 8008012:	d004      	beq.n	800801e <HAL_SPI_Init+0x126>
 8008014:	f240 1147 	movw	r1, #327	; 0x147
 8008018:	4850      	ldr	r0, [pc, #320]	; (800815c <HAL_SPI_Init+0x264>)
 800801a:	f7fa fc58 	bl	80028ce <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6a1b      	ldr	r3, [r3, #32]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d008      	beq.n	8008038 <HAL_SPI_Init+0x140>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6a1b      	ldr	r3, [r3, #32]
 800802a:	2b80      	cmp	r3, #128	; 0x80
 800802c:	d004      	beq.n	8008038 <HAL_SPI_Init+0x140>
 800802e:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8008032:	484a      	ldr	r0, [pc, #296]	; (800815c <HAL_SPI_Init+0x264>)
 8008034:	f7fa fc4b 	bl	80028ce <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800803c:	2b00      	cmp	r3, #0
 800803e:	d008      	beq.n	8008052 <HAL_SPI_Init+0x15a>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008044:	2b10      	cmp	r3, #16
 8008046:	d004      	beq.n	8008052 <HAL_SPI_Init+0x15a>
 8008048:	f240 1149 	movw	r1, #329	; 0x149
 800804c:	4843      	ldr	r0, [pc, #268]	; (800815c <HAL_SPI_Init+0x264>)
 800804e:	f7fa fc3e 	bl	80028ce <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008056:	2b00      	cmp	r3, #0
 8008058:	d119      	bne.n	800808e <HAL_SPI_Init+0x196>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	691b      	ldr	r3, [r3, #16]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d008      	beq.n	8008074 <HAL_SPI_Init+0x17c>
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	691b      	ldr	r3, [r3, #16]
 8008066:	2b02      	cmp	r3, #2
 8008068:	d004      	beq.n	8008074 <HAL_SPI_Init+0x17c>
 800806a:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800806e:	483b      	ldr	r0, [pc, #236]	; (800815c <HAL_SPI_Init+0x264>)
 8008070:	f7fa fc2d 	bl	80028ce <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	695b      	ldr	r3, [r3, #20]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d008      	beq.n	800808e <HAL_SPI_Init+0x196>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	695b      	ldr	r3, [r3, #20]
 8008080:	2b01      	cmp	r3, #1
 8008082:	d004      	beq.n	800808e <HAL_SPI_Init+0x196>
 8008084:	f240 114d 	movw	r1, #333	; 0x14d
 8008088:	4834      	ldr	r0, [pc, #208]	; (800815c <HAL_SPI_Init+0x264>)
 800808a:	f7fa fc20 	bl	80028ce <assert_failed>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2200      	movs	r2, #0
 8008092:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800809a:	b2db      	uxtb	r3, r3
 800809c:	2b00      	cmp	r3, #0
 800809e:	d106      	bne.n	80080ae <HAL_SPI_Init+0x1b6>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2200      	movs	r2, #0
 80080a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f7fa ffef 	bl	800308c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2202      	movs	r2, #2
 80080b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080c4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	685a      	ldr	r2, [r3, #4]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	431a      	orrs	r2, r3
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	68db      	ldr	r3, [r3, #12]
 80080d4:	431a      	orrs	r2, r3
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	691b      	ldr	r3, [r3, #16]
 80080da:	431a      	orrs	r2, r3
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	695b      	ldr	r3, [r3, #20]
 80080e0:	431a      	orrs	r2, r3
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	699b      	ldr	r3, [r3, #24]
 80080e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80080ea:	431a      	orrs	r2, r3
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	69db      	ldr	r3, [r3, #28]
 80080f0:	431a      	orrs	r2, r3
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6a1b      	ldr	r3, [r3, #32]
 80080f6:	ea42 0103 	orr.w	r1, r2, r3
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	430a      	orrs	r2, r1
 8008104:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	699b      	ldr	r3, [r3, #24]
 800810a:	0c1b      	lsrs	r3, r3, #16
 800810c:	f003 0104 	and.w	r1, r3, #4
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	430a      	orrs	r2, r1
 800811a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	69da      	ldr	r2, [r3, #28]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800812a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2201      	movs	r2, #1
 8008136:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800813a:	2300      	movs	r3, #0
}
 800813c:	4618      	mov	r0, r3
 800813e:	3708      	adds	r7, #8
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}
 8008144:	40013000 	.word	0x40013000
 8008148:	40003800 	.word	0x40003800
 800814c:	40003c00 	.word	0x40003c00
 8008150:	40013400 	.word	0x40013400
 8008154:	40015000 	.word	0x40015000
 8008158:	40015400 	.word	0x40015400
 800815c:	0800c364 	.word	0x0800c364

08008160 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b088      	sub	sp, #32
 8008164:	af02      	add	r7, sp, #8
 8008166:	60f8      	str	r0, [r7, #12]
 8008168:	60b9      	str	r1, [r7, #8]
 800816a:	603b      	str	r3, [r7, #0]
 800816c:	4613      	mov	r3, r2
 800816e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008170:	2300      	movs	r3, #0
 8008172:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	685b      	ldr	r3, [r3, #4]
 8008178:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800817c:	d112      	bne.n	80081a4 <HAL_SPI_Receive+0x44>
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	689b      	ldr	r3, [r3, #8]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d10e      	bne.n	80081a4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2204      	movs	r2, #4
 800818a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800818e:	88fa      	ldrh	r2, [r7, #6]
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	9300      	str	r3, [sp, #0]
 8008194:	4613      	mov	r3, r2
 8008196:	68ba      	ldr	r2, [r7, #8]
 8008198:	68b9      	ldr	r1, [r7, #8]
 800819a:	68f8      	ldr	r0, [r7, #12]
 800819c:	f000 f8ea 	bl	8008374 <HAL_SPI_TransmitReceive>
 80081a0:	4603      	mov	r3, r0
 80081a2:	e0e2      	b.n	800836a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	d101      	bne.n	80081b2 <HAL_SPI_Receive+0x52>
 80081ae:	2302      	movs	r3, #2
 80081b0:	e0db      	b.n	800836a <HAL_SPI_Receive+0x20a>
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2201      	movs	r2, #1
 80081b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80081ba:	f7fb fce1 	bl	8003b80 <HAL_GetTick>
 80081be:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d002      	beq.n	80081d2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80081cc:	2302      	movs	r3, #2
 80081ce:	75fb      	strb	r3, [r7, #23]
    goto error;
 80081d0:	e0c2      	b.n	8008358 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d002      	beq.n	80081de <HAL_SPI_Receive+0x7e>
 80081d8:	88fb      	ldrh	r3, [r7, #6]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d102      	bne.n	80081e4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80081de:	2301      	movs	r3, #1
 80081e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80081e2:	e0b9      	b.n	8008358 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	2204      	movs	r2, #4
 80081e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	2200      	movs	r2, #0
 80081f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	68ba      	ldr	r2, [r7, #8]
 80081f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	88fa      	ldrh	r2, [r7, #6]
 80081fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	88fa      	ldrh	r2, [r7, #6]
 8008202:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	2200      	movs	r2, #0
 8008208:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2200      	movs	r2, #0
 800820e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	2200      	movs	r2, #0
 8008214:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2200      	movs	r2, #0
 800821a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2200      	movs	r2, #0
 8008220:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	689b      	ldr	r3, [r3, #8]
 8008226:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800822a:	d107      	bne.n	800823c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	681a      	ldr	r2, [r3, #0]
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800823a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008246:	2b40      	cmp	r3, #64	; 0x40
 8008248:	d007      	beq.n	800825a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	681a      	ldr	r2, [r3, #0]
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008258:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	68db      	ldr	r3, [r3, #12]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d162      	bne.n	8008328 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008262:	e02e      	b.n	80082c2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	689b      	ldr	r3, [r3, #8]
 800826a:	f003 0301 	and.w	r3, r3, #1
 800826e:	2b01      	cmp	r3, #1
 8008270:	d115      	bne.n	800829e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f103 020c 	add.w	r2, r3, #12
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800827e:	7812      	ldrb	r2, [r2, #0]
 8008280:	b2d2      	uxtb	r2, r2
 8008282:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008288:	1c5a      	adds	r2, r3, #1
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008292:	b29b      	uxth	r3, r3
 8008294:	3b01      	subs	r3, #1
 8008296:	b29a      	uxth	r2, r3
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800829c:	e011      	b.n	80082c2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800829e:	f7fb fc6f 	bl	8003b80 <HAL_GetTick>
 80082a2:	4602      	mov	r2, r0
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	1ad3      	subs	r3, r2, r3
 80082a8:	683a      	ldr	r2, [r7, #0]
 80082aa:	429a      	cmp	r2, r3
 80082ac:	d803      	bhi.n	80082b6 <HAL_SPI_Receive+0x156>
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80082b4:	d102      	bne.n	80082bc <HAL_SPI_Receive+0x15c>
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d102      	bne.n	80082c2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80082bc:	2303      	movs	r3, #3
 80082be:	75fb      	strb	r3, [r7, #23]
          goto error;
 80082c0:	e04a      	b.n	8008358 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082c6:	b29b      	uxth	r3, r3
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d1cb      	bne.n	8008264 <HAL_SPI_Receive+0x104>
 80082cc:	e031      	b.n	8008332 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	689b      	ldr	r3, [r3, #8]
 80082d4:	f003 0301 	and.w	r3, r3, #1
 80082d8:	2b01      	cmp	r3, #1
 80082da:	d113      	bne.n	8008304 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	68da      	ldr	r2, [r3, #12]
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082e6:	b292      	uxth	r2, r2
 80082e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082ee:	1c9a      	adds	r2, r3, #2
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082f8:	b29b      	uxth	r3, r3
 80082fa:	3b01      	subs	r3, #1
 80082fc:	b29a      	uxth	r2, r3
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008302:	e011      	b.n	8008328 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008304:	f7fb fc3c 	bl	8003b80 <HAL_GetTick>
 8008308:	4602      	mov	r2, r0
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	1ad3      	subs	r3, r2, r3
 800830e:	683a      	ldr	r2, [r7, #0]
 8008310:	429a      	cmp	r2, r3
 8008312:	d803      	bhi.n	800831c <HAL_SPI_Receive+0x1bc>
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800831a:	d102      	bne.n	8008322 <HAL_SPI_Receive+0x1c2>
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d102      	bne.n	8008328 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8008322:	2303      	movs	r3, #3
 8008324:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008326:	e017      	b.n	8008358 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800832c:	b29b      	uxth	r3, r3
 800832e:	2b00      	cmp	r3, #0
 8008330:	d1cd      	bne.n	80082ce <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008332:	693a      	ldr	r2, [r7, #16]
 8008334:	6839      	ldr	r1, [r7, #0]
 8008336:	68f8      	ldr	r0, [r7, #12]
 8008338:	f000 fa34 	bl	80087a4 <SPI_EndRxTransaction>
 800833c:	4603      	mov	r3, r0
 800833e:	2b00      	cmp	r3, #0
 8008340:	d002      	beq.n	8008348 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2220      	movs	r2, #32
 8008346:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800834c:	2b00      	cmp	r3, #0
 800834e:	d002      	beq.n	8008356 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8008350:	2301      	movs	r3, #1
 8008352:	75fb      	strb	r3, [r7, #23]
 8008354:	e000      	b.n	8008358 <HAL_SPI_Receive+0x1f8>
  }

error :
 8008356:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2201      	movs	r2, #1
 800835c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2200      	movs	r2, #0
 8008364:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008368:	7dfb      	ldrb	r3, [r7, #23]
}
 800836a:	4618      	mov	r0, r3
 800836c:	3718      	adds	r7, #24
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}
	...

08008374 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b08c      	sub	sp, #48	; 0x30
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	607a      	str	r2, [r7, #4]
 8008380:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008382:	2301      	movs	r3, #1
 8008384:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008386:	2300      	movs	r3, #0
 8008388:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d004      	beq.n	800839e <HAL_SPI_TransmitReceive+0x2a>
 8008394:	f240 415a 	movw	r1, #1114	; 0x45a
 8008398:	4884      	ldr	r0, [pc, #528]	; (80085ac <HAL_SPI_TransmitReceive+0x238>)
 800839a:	f7fa fa98 	bl	80028ce <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d101      	bne.n	80083ac <HAL_SPI_TransmitReceive+0x38>
 80083a8:	2302      	movs	r3, #2
 80083aa:	e18d      	b.n	80086c8 <HAL_SPI_TransmitReceive+0x354>
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2201      	movs	r2, #1
 80083b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80083b4:	f7fb fbe4 	bl	8003b80 <HAL_GetTick>
 80083b8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80083c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	685b      	ldr	r3, [r3, #4]
 80083c8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80083ca:	887b      	ldrh	r3, [r7, #2]
 80083cc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80083ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	d00f      	beq.n	80083f6 <HAL_SPI_TransmitReceive+0x82>
 80083d6:	69fb      	ldr	r3, [r7, #28]
 80083d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80083dc:	d107      	bne.n	80083ee <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	689b      	ldr	r3, [r3, #8]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d103      	bne.n	80083ee <HAL_SPI_TransmitReceive+0x7a>
 80083e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80083ea:	2b04      	cmp	r3, #4
 80083ec:	d003      	beq.n	80083f6 <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 80083ee:	2302      	movs	r3, #2
 80083f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80083f4:	e15e      	b.n	80086b4 <HAL_SPI_TransmitReceive+0x340>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d005      	beq.n	8008408 <HAL_SPI_TransmitReceive+0x94>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d002      	beq.n	8008408 <HAL_SPI_TransmitReceive+0x94>
 8008402:	887b      	ldrh	r3, [r7, #2]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d103      	bne.n	8008410 <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 8008408:	2301      	movs	r3, #1
 800840a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800840e:	e151      	b.n	80086b4 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008416:	b2db      	uxtb	r3, r3
 8008418:	2b04      	cmp	r3, #4
 800841a:	d003      	beq.n	8008424 <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2205      	movs	r2, #5
 8008420:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	2200      	movs	r2, #0
 8008428:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	687a      	ldr	r2, [r7, #4]
 800842e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	887a      	ldrh	r2, [r7, #2]
 8008434:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	887a      	ldrh	r2, [r7, #2]
 800843a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	68ba      	ldr	r2, [r7, #8]
 8008440:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	887a      	ldrh	r2, [r7, #2]
 8008446:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	887a      	ldrh	r2, [r7, #2]
 800844c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2200      	movs	r2, #0
 8008452:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	2200      	movs	r2, #0
 8008458:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008464:	2b40      	cmp	r3, #64	; 0x40
 8008466:	d007      	beq.n	8008478 <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	681a      	ldr	r2, [r3, #0]
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008476:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	68db      	ldr	r3, [r3, #12]
 800847c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008480:	d178      	bne.n	8008574 <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d002      	beq.n	8008490 <HAL_SPI_TransmitReceive+0x11c>
 800848a:	8b7b      	ldrh	r3, [r7, #26]
 800848c:	2b01      	cmp	r3, #1
 800848e:	d166      	bne.n	800855e <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008494:	881a      	ldrh	r2, [r3, #0]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084a0:	1c9a      	adds	r2, r3, #2
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	3b01      	subs	r3, #1
 80084ae:	b29a      	uxth	r2, r3
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084b4:	e053      	b.n	800855e <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	689b      	ldr	r3, [r3, #8]
 80084bc:	f003 0302 	and.w	r3, r3, #2
 80084c0:	2b02      	cmp	r3, #2
 80084c2:	d11b      	bne.n	80084fc <HAL_SPI_TransmitReceive+0x188>
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084c8:	b29b      	uxth	r3, r3
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d016      	beq.n	80084fc <HAL_SPI_TransmitReceive+0x188>
 80084ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	d113      	bne.n	80084fc <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084d8:	881a      	ldrh	r2, [r3, #0]
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084e4:	1c9a      	adds	r2, r3, #2
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	3b01      	subs	r3, #1
 80084f2:	b29a      	uxth	r2, r3
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80084f8:	2300      	movs	r3, #0
 80084fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	689b      	ldr	r3, [r3, #8]
 8008502:	f003 0301 	and.w	r3, r3, #1
 8008506:	2b01      	cmp	r3, #1
 8008508:	d119      	bne.n	800853e <HAL_SPI_TransmitReceive+0x1ca>
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800850e:	b29b      	uxth	r3, r3
 8008510:	2b00      	cmp	r3, #0
 8008512:	d014      	beq.n	800853e <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	68da      	ldr	r2, [r3, #12]
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800851e:	b292      	uxth	r2, r2
 8008520:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008526:	1c9a      	adds	r2, r3, #2
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008530:	b29b      	uxth	r3, r3
 8008532:	3b01      	subs	r3, #1
 8008534:	b29a      	uxth	r2, r3
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800853a:	2301      	movs	r3, #1
 800853c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800853e:	f7fb fb1f 	bl	8003b80 <HAL_GetTick>
 8008542:	4602      	mov	r2, r0
 8008544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008546:	1ad3      	subs	r3, r2, r3
 8008548:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800854a:	429a      	cmp	r2, r3
 800854c:	d807      	bhi.n	800855e <HAL_SPI_TransmitReceive+0x1ea>
 800854e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008550:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008554:	d003      	beq.n	800855e <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 8008556:	2303      	movs	r3, #3
 8008558:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800855c:	e0aa      	b.n	80086b4 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008562:	b29b      	uxth	r3, r3
 8008564:	2b00      	cmp	r3, #0
 8008566:	d1a6      	bne.n	80084b6 <HAL_SPI_TransmitReceive+0x142>
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800856c:	b29b      	uxth	r3, r3
 800856e:	2b00      	cmp	r3, #0
 8008570:	d1a1      	bne.n	80084b6 <HAL_SPI_TransmitReceive+0x142>
 8008572:	e07f      	b.n	8008674 <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d002      	beq.n	8008582 <HAL_SPI_TransmitReceive+0x20e>
 800857c:	8b7b      	ldrh	r3, [r7, #26]
 800857e:	2b01      	cmp	r3, #1
 8008580:	d16e      	bne.n	8008660 <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	330c      	adds	r3, #12
 800858c:	7812      	ldrb	r2, [r2, #0]
 800858e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008594:	1c5a      	adds	r2, r3, #1
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800859e:	b29b      	uxth	r3, r3
 80085a0:	3b01      	subs	r3, #1
 80085a2:	b29a      	uxth	r2, r3
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80085a8:	e05a      	b.n	8008660 <HAL_SPI_TransmitReceive+0x2ec>
 80085aa:	bf00      	nop
 80085ac:	0800c364 	.word	0x0800c364
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	689b      	ldr	r3, [r3, #8]
 80085b6:	f003 0302 	and.w	r3, r3, #2
 80085ba:	2b02      	cmp	r3, #2
 80085bc:	d11c      	bne.n	80085f8 <HAL_SPI_TransmitReceive+0x284>
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d017      	beq.n	80085f8 <HAL_SPI_TransmitReceive+0x284>
 80085c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085ca:	2b01      	cmp	r3, #1
 80085cc:	d114      	bne.n	80085f8 <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	330c      	adds	r3, #12
 80085d8:	7812      	ldrb	r2, [r2, #0]
 80085da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085e0:	1c5a      	adds	r2, r3, #1
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80085ea:	b29b      	uxth	r3, r3
 80085ec:	3b01      	subs	r3, #1
 80085ee:	b29a      	uxth	r2, r3
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80085f4:	2300      	movs	r3, #0
 80085f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	f003 0301 	and.w	r3, r3, #1
 8008602:	2b01      	cmp	r3, #1
 8008604:	d119      	bne.n	800863a <HAL_SPI_TransmitReceive+0x2c6>
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800860a:	b29b      	uxth	r3, r3
 800860c:	2b00      	cmp	r3, #0
 800860e:	d014      	beq.n	800863a <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	68da      	ldr	r2, [r3, #12]
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800861a:	b2d2      	uxtb	r2, r2
 800861c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008622:	1c5a      	adds	r2, r3, #1
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800862c:	b29b      	uxth	r3, r3
 800862e:	3b01      	subs	r3, #1
 8008630:	b29a      	uxth	r2, r3
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008636:	2301      	movs	r3, #1
 8008638:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800863a:	f7fb faa1 	bl	8003b80 <HAL_GetTick>
 800863e:	4602      	mov	r2, r0
 8008640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008642:	1ad3      	subs	r3, r2, r3
 8008644:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008646:	429a      	cmp	r2, r3
 8008648:	d803      	bhi.n	8008652 <HAL_SPI_TransmitReceive+0x2de>
 800864a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800864c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008650:	d102      	bne.n	8008658 <HAL_SPI_TransmitReceive+0x2e4>
 8008652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008654:	2b00      	cmp	r3, #0
 8008656:	d103      	bne.n	8008660 <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 8008658:	2303      	movs	r3, #3
 800865a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800865e:	e029      	b.n	80086b4 <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008664:	b29b      	uxth	r3, r3
 8008666:	2b00      	cmp	r3, #0
 8008668:	d1a2      	bne.n	80085b0 <HAL_SPI_TransmitReceive+0x23c>
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800866e:	b29b      	uxth	r3, r3
 8008670:	2b00      	cmp	r3, #0
 8008672:	d19d      	bne.n	80085b0 <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008676:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008678:	68f8      	ldr	r0, [r7, #12]
 800867a:	f000 f8f9 	bl	8008870 <SPI_EndRxTxTransaction>
 800867e:	4603      	mov	r3, r0
 8008680:	2b00      	cmp	r3, #0
 8008682:	d006      	beq.n	8008692 <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 8008684:	2301      	movs	r3, #1
 8008686:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	2220      	movs	r2, #32
 800868e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008690:	e010      	b.n	80086b4 <HAL_SPI_TransmitReceive+0x340>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	689b      	ldr	r3, [r3, #8]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d10b      	bne.n	80086b2 <HAL_SPI_TransmitReceive+0x33e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800869a:	2300      	movs	r3, #0
 800869c:	617b      	str	r3, [r7, #20]
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	68db      	ldr	r3, [r3, #12]
 80086a4:	617b      	str	r3, [r7, #20]
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	689b      	ldr	r3, [r3, #8]
 80086ac:	617b      	str	r3, [r7, #20]
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	e000      	b.n	80086b4 <HAL_SPI_TransmitReceive+0x340>
  }

error :
 80086b2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2201      	movs	r2, #1
 80086b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	2200      	movs	r2, #0
 80086c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80086c4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3730      	adds	r7, #48	; 0x30
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}

080086d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b084      	sub	sp, #16
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	60f8      	str	r0, [r7, #12]
 80086d8:	60b9      	str	r1, [r7, #8]
 80086da:	603b      	str	r3, [r7, #0]
 80086dc:	4613      	mov	r3, r2
 80086de:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80086e0:	e04c      	b.n	800877c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80086e8:	d048      	beq.n	800877c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80086ea:	f7fb fa49 	bl	8003b80 <HAL_GetTick>
 80086ee:	4602      	mov	r2, r0
 80086f0:	69bb      	ldr	r3, [r7, #24]
 80086f2:	1ad3      	subs	r3, r2, r3
 80086f4:	683a      	ldr	r2, [r7, #0]
 80086f6:	429a      	cmp	r2, r3
 80086f8:	d902      	bls.n	8008700 <SPI_WaitFlagStateUntilTimeout+0x30>
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d13d      	bne.n	800877c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	685a      	ldr	r2, [r3, #4]
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800870e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	685b      	ldr	r3, [r3, #4]
 8008714:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008718:	d111      	bne.n	800873e <SPI_WaitFlagStateUntilTimeout+0x6e>
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	689b      	ldr	r3, [r3, #8]
 800871e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008722:	d004      	beq.n	800872e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	689b      	ldr	r3, [r3, #8]
 8008728:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800872c:	d107      	bne.n	800873e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800873c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008742:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008746:	d10f      	bne.n	8008768 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	681a      	ldr	r2, [r3, #0]
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008756:	601a      	str	r2, [r3, #0]
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	681a      	ldr	r2, [r3, #0]
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008766:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	2201      	movs	r2, #1
 800876c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2200      	movs	r2, #0
 8008774:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008778:	2303      	movs	r3, #3
 800877a:	e00f      	b.n	800879c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	689a      	ldr	r2, [r3, #8]
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	4013      	ands	r3, r2
 8008786:	68ba      	ldr	r2, [r7, #8]
 8008788:	429a      	cmp	r2, r3
 800878a:	bf0c      	ite	eq
 800878c:	2301      	moveq	r3, #1
 800878e:	2300      	movne	r3, #0
 8008790:	b2db      	uxtb	r3, r3
 8008792:	461a      	mov	r2, r3
 8008794:	79fb      	ldrb	r3, [r7, #7]
 8008796:	429a      	cmp	r2, r3
 8008798:	d1a3      	bne.n	80086e2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800879a:	2300      	movs	r3, #0
}
 800879c:	4618      	mov	r0, r3
 800879e:	3710      	adds	r7, #16
 80087a0:	46bd      	mov	sp, r7
 80087a2:	bd80      	pop	{r7, pc}

080087a4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b086      	sub	sp, #24
 80087a8:	af02      	add	r7, sp, #8
 80087aa:	60f8      	str	r0, [r7, #12]
 80087ac:	60b9      	str	r1, [r7, #8]
 80087ae:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80087b8:	d111      	bne.n	80087de <SPI_EndRxTransaction+0x3a>
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	689b      	ldr	r3, [r3, #8]
 80087be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087c2:	d004      	beq.n	80087ce <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	689b      	ldr	r3, [r3, #8]
 80087c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087cc:	d107      	bne.n	80087de <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	681a      	ldr	r2, [r3, #0]
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087dc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80087e6:	d12a      	bne.n	800883e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	689b      	ldr	r3, [r3, #8]
 80087ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087f0:	d012      	beq.n	8008818 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	9300      	str	r3, [sp, #0]
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	2200      	movs	r2, #0
 80087fa:	2180      	movs	r1, #128	; 0x80
 80087fc:	68f8      	ldr	r0, [r7, #12]
 80087fe:	f7ff ff67 	bl	80086d0 <SPI_WaitFlagStateUntilTimeout>
 8008802:	4603      	mov	r3, r0
 8008804:	2b00      	cmp	r3, #0
 8008806:	d02d      	beq.n	8008864 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800880c:	f043 0220 	orr.w	r2, r3, #32
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008814:	2303      	movs	r3, #3
 8008816:	e026      	b.n	8008866 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	9300      	str	r3, [sp, #0]
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	2200      	movs	r2, #0
 8008820:	2101      	movs	r1, #1
 8008822:	68f8      	ldr	r0, [r7, #12]
 8008824:	f7ff ff54 	bl	80086d0 <SPI_WaitFlagStateUntilTimeout>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d01a      	beq.n	8008864 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008832:	f043 0220 	orr.w	r2, r3, #32
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800883a:	2303      	movs	r3, #3
 800883c:	e013      	b.n	8008866 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	9300      	str	r3, [sp, #0]
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	2200      	movs	r2, #0
 8008846:	2101      	movs	r1, #1
 8008848:	68f8      	ldr	r0, [r7, #12]
 800884a:	f7ff ff41 	bl	80086d0 <SPI_WaitFlagStateUntilTimeout>
 800884e:	4603      	mov	r3, r0
 8008850:	2b00      	cmp	r3, #0
 8008852:	d007      	beq.n	8008864 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008858:	f043 0220 	orr.w	r2, r3, #32
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008860:	2303      	movs	r3, #3
 8008862:	e000      	b.n	8008866 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	3710      	adds	r7, #16
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
	...

08008870 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b088      	sub	sp, #32
 8008874:	af02      	add	r7, sp, #8
 8008876:	60f8      	str	r0, [r7, #12]
 8008878:	60b9      	str	r1, [r7, #8]
 800887a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800887c:	4b1b      	ldr	r3, [pc, #108]	; (80088ec <SPI_EndRxTxTransaction+0x7c>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4a1b      	ldr	r2, [pc, #108]	; (80088f0 <SPI_EndRxTxTransaction+0x80>)
 8008882:	fba2 2303 	umull	r2, r3, r2, r3
 8008886:	0d5b      	lsrs	r3, r3, #21
 8008888:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800888c:	fb02 f303 	mul.w	r3, r2, r3
 8008890:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800889a:	d112      	bne.n	80088c2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	9300      	str	r3, [sp, #0]
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	2200      	movs	r2, #0
 80088a4:	2180      	movs	r1, #128	; 0x80
 80088a6:	68f8      	ldr	r0, [r7, #12]
 80088a8:	f7ff ff12 	bl	80086d0 <SPI_WaitFlagStateUntilTimeout>
 80088ac:	4603      	mov	r3, r0
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d016      	beq.n	80088e0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088b6:	f043 0220 	orr.w	r2, r3, #32
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80088be:	2303      	movs	r3, #3
 80088c0:	e00f      	b.n	80088e2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d00a      	beq.n	80088de <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	3b01      	subs	r3, #1
 80088cc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	689b      	ldr	r3, [r3, #8]
 80088d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088d8:	2b80      	cmp	r3, #128	; 0x80
 80088da:	d0f2      	beq.n	80088c2 <SPI_EndRxTxTransaction+0x52>
 80088dc:	e000      	b.n	80088e0 <SPI_EndRxTxTransaction+0x70>
        break;
 80088de:	bf00      	nop
  }

  return HAL_OK;
 80088e0:	2300      	movs	r3, #0
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3718      	adds	r7, #24
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop
 80088ec:	200001f0 	.word	0x200001f0
 80088f0:	165e9f81 	.word	0x165e9f81

080088f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b082      	sub	sp, #8
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d101      	bne.n	8008906 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008902:	2301      	movs	r3, #1
 8008904:	e0a1      	b.n	8008a4a <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a52      	ldr	r2, [pc, #328]	; (8008a54 <HAL_TIM_Base_Init+0x160>)
 800890c:	4293      	cmp	r3, r2
 800890e:	d045      	beq.n	800899c <HAL_TIM_Base_Init+0xa8>
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008918:	d040      	beq.n	800899c <HAL_TIM_Base_Init+0xa8>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a4e      	ldr	r2, [pc, #312]	; (8008a58 <HAL_TIM_Base_Init+0x164>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d03b      	beq.n	800899c <HAL_TIM_Base_Init+0xa8>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a4c      	ldr	r2, [pc, #304]	; (8008a5c <HAL_TIM_Base_Init+0x168>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d036      	beq.n	800899c <HAL_TIM_Base_Init+0xa8>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a4b      	ldr	r2, [pc, #300]	; (8008a60 <HAL_TIM_Base_Init+0x16c>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d031      	beq.n	800899c <HAL_TIM_Base_Init+0xa8>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a49      	ldr	r2, [pc, #292]	; (8008a64 <HAL_TIM_Base_Init+0x170>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d02c      	beq.n	800899c <HAL_TIM_Base_Init+0xa8>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a48      	ldr	r2, [pc, #288]	; (8008a68 <HAL_TIM_Base_Init+0x174>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d027      	beq.n	800899c <HAL_TIM_Base_Init+0xa8>
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a46      	ldr	r2, [pc, #280]	; (8008a6c <HAL_TIM_Base_Init+0x178>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d022      	beq.n	800899c <HAL_TIM_Base_Init+0xa8>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a45      	ldr	r2, [pc, #276]	; (8008a70 <HAL_TIM_Base_Init+0x17c>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d01d      	beq.n	800899c <HAL_TIM_Base_Init+0xa8>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a43      	ldr	r2, [pc, #268]	; (8008a74 <HAL_TIM_Base_Init+0x180>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d018      	beq.n	800899c <HAL_TIM_Base_Init+0xa8>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a42      	ldr	r2, [pc, #264]	; (8008a78 <HAL_TIM_Base_Init+0x184>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d013      	beq.n	800899c <HAL_TIM_Base_Init+0xa8>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a40      	ldr	r2, [pc, #256]	; (8008a7c <HAL_TIM_Base_Init+0x188>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d00e      	beq.n	800899c <HAL_TIM_Base_Init+0xa8>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a3f      	ldr	r2, [pc, #252]	; (8008a80 <HAL_TIM_Base_Init+0x18c>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d009      	beq.n	800899c <HAL_TIM_Base_Init+0xa8>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4a3d      	ldr	r2, [pc, #244]	; (8008a84 <HAL_TIM_Base_Init+0x190>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d004      	beq.n	800899c <HAL_TIM_Base_Init+0xa8>
 8008992:	f44f 7189 	mov.w	r1, #274	; 0x112
 8008996:	483c      	ldr	r0, [pc, #240]	; (8008a88 <HAL_TIM_Base_Init+0x194>)
 8008998:	f7f9 ff99 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	689b      	ldr	r3, [r3, #8]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d014      	beq.n	80089ce <HAL_TIM_Base_Init+0xda>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	689b      	ldr	r3, [r3, #8]
 80089a8:	2b10      	cmp	r3, #16
 80089aa:	d010      	beq.n	80089ce <HAL_TIM_Base_Init+0xda>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	689b      	ldr	r3, [r3, #8]
 80089b0:	2b20      	cmp	r3, #32
 80089b2:	d00c      	beq.n	80089ce <HAL_TIM_Base_Init+0xda>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	689b      	ldr	r3, [r3, #8]
 80089b8:	2b40      	cmp	r3, #64	; 0x40
 80089ba:	d008      	beq.n	80089ce <HAL_TIM_Base_Init+0xda>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	689b      	ldr	r3, [r3, #8]
 80089c0:	2b60      	cmp	r3, #96	; 0x60
 80089c2:	d004      	beq.n	80089ce <HAL_TIM_Base_Init+0xda>
 80089c4:	f240 1113 	movw	r1, #275	; 0x113
 80089c8:	482f      	ldr	r0, [pc, #188]	; (8008a88 <HAL_TIM_Base_Init+0x194>)
 80089ca:	f7f9 ff80 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	691b      	ldr	r3, [r3, #16]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d00e      	beq.n	80089f4 <HAL_TIM_Base_Init+0x100>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	691b      	ldr	r3, [r3, #16]
 80089da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089de:	d009      	beq.n	80089f4 <HAL_TIM_Base_Init+0x100>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	691b      	ldr	r3, [r3, #16]
 80089e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089e8:	d004      	beq.n	80089f4 <HAL_TIM_Base_Init+0x100>
 80089ea:	f44f 718a 	mov.w	r1, #276	; 0x114
 80089ee:	4826      	ldr	r0, [pc, #152]	; (8008a88 <HAL_TIM_Base_Init+0x194>)
 80089f0:	f7f9 ff6d 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	699b      	ldr	r3, [r3, #24]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d008      	beq.n	8008a0e <HAL_TIM_Base_Init+0x11a>
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	699b      	ldr	r3, [r3, #24]
 8008a00:	2b80      	cmp	r3, #128	; 0x80
 8008a02:	d004      	beq.n	8008a0e <HAL_TIM_Base_Init+0x11a>
 8008a04:	f240 1115 	movw	r1, #277	; 0x115
 8008a08:	481f      	ldr	r0, [pc, #124]	; (8008a88 <HAL_TIM_Base_Init+0x194>)
 8008a0a:	f7f9 ff60 	bl	80028ce <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d106      	bne.n	8008a28 <HAL_TIM_Base_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008a22:	6878      	ldr	r0, [r7, #4]
 8008a24:	f7fa fe3c 	bl	80036a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2202      	movs	r2, #2
 8008a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	3304      	adds	r3, #4
 8008a38:	4619      	mov	r1, r3
 8008a3a:	4610      	mov	r0, r2
 8008a3c:	f001 fa62 	bl	8009f04 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2201      	movs	r2, #1
 8008a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008a48:	2300      	movs	r3, #0
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3708      	adds	r7, #8
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}
 8008a52:	bf00      	nop
 8008a54:	40010000 	.word	0x40010000
 8008a58:	40000400 	.word	0x40000400
 8008a5c:	40000800 	.word	0x40000800
 8008a60:	40000c00 	.word	0x40000c00
 8008a64:	40001000 	.word	0x40001000
 8008a68:	40001400 	.word	0x40001400
 8008a6c:	40010400 	.word	0x40010400
 8008a70:	40014000 	.word	0x40014000
 8008a74:	40014400 	.word	0x40014400
 8008a78:	40014800 	.word	0x40014800
 8008a7c:	40001800 	.word	0x40001800
 8008a80:	40001c00 	.word	0x40001c00
 8008a84:	40002000 	.word	0x40002000
 8008a88:	0800c39c 	.word	0x0800c39c

08008a8c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b084      	sub	sp, #16
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a33      	ldr	r2, [pc, #204]	; (8008b68 <HAL_TIM_Base_Start+0xdc>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d045      	beq.n	8008b2a <HAL_TIM_Base_Start+0x9e>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008aa6:	d040      	beq.n	8008b2a <HAL_TIM_Base_Start+0x9e>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4a2f      	ldr	r2, [pc, #188]	; (8008b6c <HAL_TIM_Base_Start+0xe0>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d03b      	beq.n	8008b2a <HAL_TIM_Base_Start+0x9e>
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4a2e      	ldr	r2, [pc, #184]	; (8008b70 <HAL_TIM_Base_Start+0xe4>)
 8008ab8:	4293      	cmp	r3, r2
 8008aba:	d036      	beq.n	8008b2a <HAL_TIM_Base_Start+0x9e>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4a2c      	ldr	r2, [pc, #176]	; (8008b74 <HAL_TIM_Base_Start+0xe8>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d031      	beq.n	8008b2a <HAL_TIM_Base_Start+0x9e>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4a2b      	ldr	r2, [pc, #172]	; (8008b78 <HAL_TIM_Base_Start+0xec>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d02c      	beq.n	8008b2a <HAL_TIM_Base_Start+0x9e>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4a29      	ldr	r2, [pc, #164]	; (8008b7c <HAL_TIM_Base_Start+0xf0>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d027      	beq.n	8008b2a <HAL_TIM_Base_Start+0x9e>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	4a28      	ldr	r2, [pc, #160]	; (8008b80 <HAL_TIM_Base_Start+0xf4>)
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	d022      	beq.n	8008b2a <HAL_TIM_Base_Start+0x9e>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4a26      	ldr	r2, [pc, #152]	; (8008b84 <HAL_TIM_Base_Start+0xf8>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d01d      	beq.n	8008b2a <HAL_TIM_Base_Start+0x9e>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	4a25      	ldr	r2, [pc, #148]	; (8008b88 <HAL_TIM_Base_Start+0xfc>)
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d018      	beq.n	8008b2a <HAL_TIM_Base_Start+0x9e>
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	4a23      	ldr	r2, [pc, #140]	; (8008b8c <HAL_TIM_Base_Start+0x100>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d013      	beq.n	8008b2a <HAL_TIM_Base_Start+0x9e>
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	4a22      	ldr	r2, [pc, #136]	; (8008b90 <HAL_TIM_Base_Start+0x104>)
 8008b08:	4293      	cmp	r3, r2
 8008b0a:	d00e      	beq.n	8008b2a <HAL_TIM_Base_Start+0x9e>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a20      	ldr	r2, [pc, #128]	; (8008b94 <HAL_TIM_Base_Start+0x108>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d009      	beq.n	8008b2a <HAL_TIM_Base_Start+0x9e>
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	4a1f      	ldr	r2, [pc, #124]	; (8008b98 <HAL_TIM_Base_Start+0x10c>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d004      	beq.n	8008b2a <HAL_TIM_Base_Start+0x9e>
 8008b20:	f240 1185 	movw	r1, #389	; 0x185
 8008b24:	481d      	ldr	r0, [pc, #116]	; (8008b9c <HAL_TIM_Base_Start+0x110>)
 8008b26:	f7f9 fed2 	bl	80028ce <assert_failed>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2202      	movs	r2, #2
 8008b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	689b      	ldr	r3, [r3, #8]
 8008b38:	f003 0307 	and.w	r3, r3, #7
 8008b3c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	2b06      	cmp	r3, #6
 8008b42:	d007      	beq.n	8008b54 <HAL_TIM_Base_Start+0xc8>
  {
    __HAL_TIM_ENABLE(htim);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	681a      	ldr	r2, [r3, #0]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f042 0201 	orr.w	r2, r2, #1
 8008b52:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2201      	movs	r2, #1
 8008b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008b5c:	2300      	movs	r3, #0
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3710      	adds	r7, #16
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
 8008b66:	bf00      	nop
 8008b68:	40010000 	.word	0x40010000
 8008b6c:	40000400 	.word	0x40000400
 8008b70:	40000800 	.word	0x40000800
 8008b74:	40000c00 	.word	0x40000c00
 8008b78:	40001000 	.word	0x40001000
 8008b7c:	40001400 	.word	0x40001400
 8008b80:	40010400 	.word	0x40010400
 8008b84:	40014000 	.word	0x40014000
 8008b88:	40014400 	.word	0x40014400
 8008b8c:	40014800 	.word	0x40014800
 8008b90:	40001800 	.word	0x40001800
 8008b94:	40001c00 	.word	0x40001c00
 8008b98:	40002000 	.word	0x40002000
 8008b9c:	0800c39c 	.word	0x0800c39c

08008ba0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b082      	sub	sp, #8
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d101      	bne.n	8008bb2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008bae:	2301      	movs	r3, #1
 8008bb0:	e0a1      	b.n	8008cf6 <HAL_TIM_PWM_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	4a52      	ldr	r2, [pc, #328]	; (8008d00 <HAL_TIM_PWM_Init+0x160>)
 8008bb8:	4293      	cmp	r3, r2
 8008bba:	d045      	beq.n	8008c48 <HAL_TIM_PWM_Init+0xa8>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008bc4:	d040      	beq.n	8008c48 <HAL_TIM_PWM_Init+0xa8>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a4e      	ldr	r2, [pc, #312]	; (8008d04 <HAL_TIM_PWM_Init+0x164>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d03b      	beq.n	8008c48 <HAL_TIM_PWM_Init+0xa8>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	4a4c      	ldr	r2, [pc, #304]	; (8008d08 <HAL_TIM_PWM_Init+0x168>)
 8008bd6:	4293      	cmp	r3, r2
 8008bd8:	d036      	beq.n	8008c48 <HAL_TIM_PWM_Init+0xa8>
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4a4b      	ldr	r2, [pc, #300]	; (8008d0c <HAL_TIM_PWM_Init+0x16c>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d031      	beq.n	8008c48 <HAL_TIM_PWM_Init+0xa8>
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4a49      	ldr	r2, [pc, #292]	; (8008d10 <HAL_TIM_PWM_Init+0x170>)
 8008bea:	4293      	cmp	r3, r2
 8008bec:	d02c      	beq.n	8008c48 <HAL_TIM_PWM_Init+0xa8>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	4a48      	ldr	r2, [pc, #288]	; (8008d14 <HAL_TIM_PWM_Init+0x174>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d027      	beq.n	8008c48 <HAL_TIM_PWM_Init+0xa8>
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	4a46      	ldr	r2, [pc, #280]	; (8008d18 <HAL_TIM_PWM_Init+0x178>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d022      	beq.n	8008c48 <HAL_TIM_PWM_Init+0xa8>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4a45      	ldr	r2, [pc, #276]	; (8008d1c <HAL_TIM_PWM_Init+0x17c>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d01d      	beq.n	8008c48 <HAL_TIM_PWM_Init+0xa8>
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	4a43      	ldr	r2, [pc, #268]	; (8008d20 <HAL_TIM_PWM_Init+0x180>)
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d018      	beq.n	8008c48 <HAL_TIM_PWM_Init+0xa8>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4a42      	ldr	r2, [pc, #264]	; (8008d24 <HAL_TIM_PWM_Init+0x184>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d013      	beq.n	8008c48 <HAL_TIM_PWM_Init+0xa8>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	4a40      	ldr	r2, [pc, #256]	; (8008d28 <HAL_TIM_PWM_Init+0x188>)
 8008c26:	4293      	cmp	r3, r2
 8008c28:	d00e      	beq.n	8008c48 <HAL_TIM_PWM_Init+0xa8>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	4a3f      	ldr	r2, [pc, #252]	; (8008d2c <HAL_TIM_PWM_Init+0x18c>)
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d009      	beq.n	8008c48 <HAL_TIM_PWM_Init+0xa8>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	4a3d      	ldr	r2, [pc, #244]	; (8008d30 <HAL_TIM_PWM_Init+0x190>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d004      	beq.n	8008c48 <HAL_TIM_PWM_Init+0xa8>
 8008c3e:	f240 419b 	movw	r1, #1179	; 0x49b
 8008c42:	483c      	ldr	r0, [pc, #240]	; (8008d34 <HAL_TIM_PWM_Init+0x194>)
 8008c44:	f7f9 fe43 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	689b      	ldr	r3, [r3, #8]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d014      	beq.n	8008c7a <HAL_TIM_PWM_Init+0xda>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	689b      	ldr	r3, [r3, #8]
 8008c54:	2b10      	cmp	r3, #16
 8008c56:	d010      	beq.n	8008c7a <HAL_TIM_PWM_Init+0xda>
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	689b      	ldr	r3, [r3, #8]
 8008c5c:	2b20      	cmp	r3, #32
 8008c5e:	d00c      	beq.n	8008c7a <HAL_TIM_PWM_Init+0xda>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	2b40      	cmp	r3, #64	; 0x40
 8008c66:	d008      	beq.n	8008c7a <HAL_TIM_PWM_Init+0xda>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	689b      	ldr	r3, [r3, #8]
 8008c6c:	2b60      	cmp	r3, #96	; 0x60
 8008c6e:	d004      	beq.n	8008c7a <HAL_TIM_PWM_Init+0xda>
 8008c70:	f240 419c 	movw	r1, #1180	; 0x49c
 8008c74:	482f      	ldr	r0, [pc, #188]	; (8008d34 <HAL_TIM_PWM_Init+0x194>)
 8008c76:	f7f9 fe2a 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	691b      	ldr	r3, [r3, #16]
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d00e      	beq.n	8008ca0 <HAL_TIM_PWM_Init+0x100>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	691b      	ldr	r3, [r3, #16]
 8008c86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c8a:	d009      	beq.n	8008ca0 <HAL_TIM_PWM_Init+0x100>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	691b      	ldr	r3, [r3, #16]
 8008c90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c94:	d004      	beq.n	8008ca0 <HAL_TIM_PWM_Init+0x100>
 8008c96:	f240 419d 	movw	r1, #1181	; 0x49d
 8008c9a:	4826      	ldr	r0, [pc, #152]	; (8008d34 <HAL_TIM_PWM_Init+0x194>)
 8008c9c:	f7f9 fe17 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	699b      	ldr	r3, [r3, #24]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d008      	beq.n	8008cba <HAL_TIM_PWM_Init+0x11a>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	699b      	ldr	r3, [r3, #24]
 8008cac:	2b80      	cmp	r3, #128	; 0x80
 8008cae:	d004      	beq.n	8008cba <HAL_TIM_PWM_Init+0x11a>
 8008cb0:	f240 419e 	movw	r1, #1182	; 0x49e
 8008cb4:	481f      	ldr	r0, [pc, #124]	; (8008d34 <HAL_TIM_PWM_Init+0x194>)
 8008cb6:	f7f9 fe0a 	bl	80028ce <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cc0:	b2db      	uxtb	r3, r3
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d106      	bne.n	8008cd4 <HAL_TIM_PWM_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f000 f832 	bl	8008d38 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2202      	movs	r2, #2
 8008cd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681a      	ldr	r2, [r3, #0]
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	3304      	adds	r3, #4
 8008ce4:	4619      	mov	r1, r3
 8008ce6:	4610      	mov	r0, r2
 8008ce8:	f001 f90c 	bl	8009f04 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008cf4:	2300      	movs	r3, #0
}
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	3708      	adds	r7, #8
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	bd80      	pop	{r7, pc}
 8008cfe:	bf00      	nop
 8008d00:	40010000 	.word	0x40010000
 8008d04:	40000400 	.word	0x40000400
 8008d08:	40000800 	.word	0x40000800
 8008d0c:	40000c00 	.word	0x40000c00
 8008d10:	40001000 	.word	0x40001000
 8008d14:	40001400 	.word	0x40001400
 8008d18:	40010400 	.word	0x40010400
 8008d1c:	40014000 	.word	0x40014000
 8008d20:	40014400 	.word	0x40014400
 8008d24:	40014800 	.word	0x40014800
 8008d28:	40001800 	.word	0x40001800
 8008d2c:	40001c00 	.word	0x40001c00
 8008d30:	40002000 	.word	0x40002000
 8008d34:	0800c39c 	.word	0x0800c39c

08008d38 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b083      	sub	sp, #12
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008d40:	bf00      	nop
 8008d42:	370c      	adds	r7, #12
 8008d44:	46bd      	mov	sp, r7
 8008d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4a:	4770      	bx	lr

08008d4c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b084      	sub	sp, #16
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
 8008d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4a6d      	ldr	r2, [pc, #436]	; (8008f10 <HAL_TIM_PWM_Start+0x1c4>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d10f      	bne.n	8008d80 <HAL_TIM_PWM_Start+0x34>
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	f000 809f 	beq.w	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	2b04      	cmp	r3, #4
 8008d6c:	f000 809b 	beq.w	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	2b08      	cmp	r3, #8
 8008d74:	f000 8097 	beq.w	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	2b0c      	cmp	r3, #12
 8008d7c:	f000 8093 	beq.w	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d88:	d10e      	bne.n	8008da8 <HAL_TIM_PWM_Start+0x5c>
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	f000 808a 	beq.w	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	2b04      	cmp	r3, #4
 8008d96:	f000 8086 	beq.w	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	2b08      	cmp	r3, #8
 8008d9e:	f000 8082 	beq.w	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	2b0c      	cmp	r3, #12
 8008da6:	d07e      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	4a59      	ldr	r2, [pc, #356]	; (8008f14 <HAL_TIM_PWM_Start+0x1c8>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d10b      	bne.n	8008dca <HAL_TIM_PWM_Start+0x7e>
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d076      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008db8:	683b      	ldr	r3, [r7, #0]
 8008dba:	2b04      	cmp	r3, #4
 8008dbc:	d073      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	2b08      	cmp	r3, #8
 8008dc2:	d070      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	2b0c      	cmp	r3, #12
 8008dc8:	d06d      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4a52      	ldr	r2, [pc, #328]	; (8008f18 <HAL_TIM_PWM_Start+0x1cc>)
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	d10b      	bne.n	8008dec <HAL_TIM_PWM_Start+0xa0>
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d065      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008dda:	683b      	ldr	r3, [r7, #0]
 8008ddc:	2b04      	cmp	r3, #4
 8008dde:	d062      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	2b08      	cmp	r3, #8
 8008de4:	d05f      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	2b0c      	cmp	r3, #12
 8008dea:	d05c      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a4a      	ldr	r2, [pc, #296]	; (8008f1c <HAL_TIM_PWM_Start+0x1d0>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d10b      	bne.n	8008e0e <HAL_TIM_PWM_Start+0xc2>
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d054      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	2b04      	cmp	r3, #4
 8008e00:	d051      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	2b08      	cmp	r3, #8
 8008e06:	d04e      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	2b0c      	cmp	r3, #12
 8008e0c:	d04b      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4a43      	ldr	r2, [pc, #268]	; (8008f20 <HAL_TIM_PWM_Start+0x1d4>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d10b      	bne.n	8008e30 <HAL_TIM_PWM_Start+0xe4>
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d043      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	2b04      	cmp	r3, #4
 8008e22:	d040      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	2b08      	cmp	r3, #8
 8008e28:	d03d      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	2b0c      	cmp	r3, #12
 8008e2e:	d03a      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	4a3b      	ldr	r2, [pc, #236]	; (8008f24 <HAL_TIM_PWM_Start+0x1d8>)
 8008e36:	4293      	cmp	r3, r2
 8008e38:	d105      	bne.n	8008e46 <HAL_TIM_PWM_Start+0xfa>
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d032      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	2b04      	cmp	r3, #4
 8008e44:	d02f      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a37      	ldr	r2, [pc, #220]	; (8008f28 <HAL_TIM_PWM_Start+0x1dc>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d102      	bne.n	8008e56 <HAL_TIM_PWM_Start+0x10a>
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d027      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a34      	ldr	r2, [pc, #208]	; (8008f2c <HAL_TIM_PWM_Start+0x1e0>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d102      	bne.n	8008e66 <HAL_TIM_PWM_Start+0x11a>
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d01f      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	4a31      	ldr	r2, [pc, #196]	; (8008f30 <HAL_TIM_PWM_Start+0x1e4>)
 8008e6c:	4293      	cmp	r3, r2
 8008e6e:	d105      	bne.n	8008e7c <HAL_TIM_PWM_Start+0x130>
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d017      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e76:	683b      	ldr	r3, [r7, #0]
 8008e78:	2b04      	cmp	r3, #4
 8008e7a:	d014      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a2c      	ldr	r2, [pc, #176]	; (8008f34 <HAL_TIM_PWM_Start+0x1e8>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d102      	bne.n	8008e8c <HAL_TIM_PWM_Start+0x140>
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d00c      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4a29      	ldr	r2, [pc, #164]	; (8008f38 <HAL_TIM_PWM_Start+0x1ec>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d102      	bne.n	8008e9c <HAL_TIM_PWM_Start+0x150>
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d004      	beq.n	8008ea6 <HAL_TIM_PWM_Start+0x15a>
 8008e9c:	f240 5113 	movw	r1, #1299	; 0x513
 8008ea0:	4826      	ldr	r0, [pc, #152]	; (8008f3c <HAL_TIM_PWM_Start+0x1f0>)
 8008ea2:	f7f9 fd14 	bl	80028ce <assert_failed>

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	2201      	movs	r2, #1
 8008eac:	6839      	ldr	r1, [r7, #0]
 8008eae:	4618      	mov	r0, r3
 8008eb0:	f001 fcc6 	bl	800a840 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4a15      	ldr	r2, [pc, #84]	; (8008f10 <HAL_TIM_PWM_Start+0x1c4>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d004      	beq.n	8008ec8 <HAL_TIM_PWM_Start+0x17c>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4a17      	ldr	r2, [pc, #92]	; (8008f20 <HAL_TIM_PWM_Start+0x1d4>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d101      	bne.n	8008ecc <HAL_TIM_PWM_Start+0x180>
 8008ec8:	2301      	movs	r3, #1
 8008eca:	e000      	b.n	8008ece <HAL_TIM_PWM_Start+0x182>
 8008ecc:	2300      	movs	r3, #0
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d007      	beq.n	8008ee2 <HAL_TIM_PWM_Start+0x196>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008ee0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	689b      	ldr	r3, [r3, #8]
 8008ee8:	f003 0307 	and.w	r3, r3, #7
 8008eec:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	2b06      	cmp	r3, #6
 8008ef2:	d007      	beq.n	8008f04 <HAL_TIM_PWM_Start+0x1b8>
  {
    __HAL_TIM_ENABLE(htim);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	681a      	ldr	r2, [r3, #0]
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f042 0201 	orr.w	r2, r2, #1
 8008f02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008f04:	2300      	movs	r3, #0
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3710      	adds	r7, #16
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
 8008f0e:	bf00      	nop
 8008f10:	40010000 	.word	0x40010000
 8008f14:	40000400 	.word	0x40000400
 8008f18:	40000800 	.word	0x40000800
 8008f1c:	40000c00 	.word	0x40000c00
 8008f20:	40010400 	.word	0x40010400
 8008f24:	40014000 	.word	0x40014000
 8008f28:	40014400 	.word	0x40014400
 8008f2c:	40014800 	.word	0x40014800
 8008f30:	40001800 	.word	0x40001800
 8008f34:	40001c00 	.word	0x40001c00
 8008f38:	40002000 	.word	0x40002000
 8008f3c:	0800c39c 	.word	0x0800c39c

08008f40 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b082      	sub	sp, #8
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d101      	bne.n	8008f52 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	e0a1      	b.n	8009096 <HAL_TIM_IC_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a52      	ldr	r2, [pc, #328]	; (80090a0 <HAL_TIM_IC_Init+0x160>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d045      	beq.n	8008fe8 <HAL_TIM_IC_Init+0xa8>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f64:	d040      	beq.n	8008fe8 <HAL_TIM_IC_Init+0xa8>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a4e      	ldr	r2, [pc, #312]	; (80090a4 <HAL_TIM_IC_Init+0x164>)
 8008f6c:	4293      	cmp	r3, r2
 8008f6e:	d03b      	beq.n	8008fe8 <HAL_TIM_IC_Init+0xa8>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a4c      	ldr	r2, [pc, #304]	; (80090a8 <HAL_TIM_IC_Init+0x168>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d036      	beq.n	8008fe8 <HAL_TIM_IC_Init+0xa8>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	4a4b      	ldr	r2, [pc, #300]	; (80090ac <HAL_TIM_IC_Init+0x16c>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d031      	beq.n	8008fe8 <HAL_TIM_IC_Init+0xa8>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	4a49      	ldr	r2, [pc, #292]	; (80090b0 <HAL_TIM_IC_Init+0x170>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d02c      	beq.n	8008fe8 <HAL_TIM_IC_Init+0xa8>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a48      	ldr	r2, [pc, #288]	; (80090b4 <HAL_TIM_IC_Init+0x174>)
 8008f94:	4293      	cmp	r3, r2
 8008f96:	d027      	beq.n	8008fe8 <HAL_TIM_IC_Init+0xa8>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a46      	ldr	r2, [pc, #280]	; (80090b8 <HAL_TIM_IC_Init+0x178>)
 8008f9e:	4293      	cmp	r3, r2
 8008fa0:	d022      	beq.n	8008fe8 <HAL_TIM_IC_Init+0xa8>
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	4a45      	ldr	r2, [pc, #276]	; (80090bc <HAL_TIM_IC_Init+0x17c>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d01d      	beq.n	8008fe8 <HAL_TIM_IC_Init+0xa8>
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	4a43      	ldr	r2, [pc, #268]	; (80090c0 <HAL_TIM_IC_Init+0x180>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d018      	beq.n	8008fe8 <HAL_TIM_IC_Init+0xa8>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	4a42      	ldr	r2, [pc, #264]	; (80090c4 <HAL_TIM_IC_Init+0x184>)
 8008fbc:	4293      	cmp	r3, r2
 8008fbe:	d013      	beq.n	8008fe8 <HAL_TIM_IC_Init+0xa8>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	4a40      	ldr	r2, [pc, #256]	; (80090c8 <HAL_TIM_IC_Init+0x188>)
 8008fc6:	4293      	cmp	r3, r2
 8008fc8:	d00e      	beq.n	8008fe8 <HAL_TIM_IC_Init+0xa8>
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	4a3f      	ldr	r2, [pc, #252]	; (80090cc <HAL_TIM_IC_Init+0x18c>)
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d009      	beq.n	8008fe8 <HAL_TIM_IC_Init+0xa8>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	4a3d      	ldr	r2, [pc, #244]	; (80090d0 <HAL_TIM_IC_Init+0x190>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d004      	beq.n	8008fe8 <HAL_TIM_IC_Init+0xa8>
 8008fde:	f240 61d9 	movw	r1, #1753	; 0x6d9
 8008fe2:	483c      	ldr	r0, [pc, #240]	; (80090d4 <HAL_TIM_IC_Init+0x194>)
 8008fe4:	f7f9 fc73 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	689b      	ldr	r3, [r3, #8]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d014      	beq.n	800901a <HAL_TIM_IC_Init+0xda>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	689b      	ldr	r3, [r3, #8]
 8008ff4:	2b10      	cmp	r3, #16
 8008ff6:	d010      	beq.n	800901a <HAL_TIM_IC_Init+0xda>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	689b      	ldr	r3, [r3, #8]
 8008ffc:	2b20      	cmp	r3, #32
 8008ffe:	d00c      	beq.n	800901a <HAL_TIM_IC_Init+0xda>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	689b      	ldr	r3, [r3, #8]
 8009004:	2b40      	cmp	r3, #64	; 0x40
 8009006:	d008      	beq.n	800901a <HAL_TIM_IC_Init+0xda>
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	689b      	ldr	r3, [r3, #8]
 800900c:	2b60      	cmp	r3, #96	; 0x60
 800900e:	d004      	beq.n	800901a <HAL_TIM_IC_Init+0xda>
 8009010:	f240 61da 	movw	r1, #1754	; 0x6da
 8009014:	482f      	ldr	r0, [pc, #188]	; (80090d4 <HAL_TIM_IC_Init+0x194>)
 8009016:	f7f9 fc5a 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	691b      	ldr	r3, [r3, #16]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d00e      	beq.n	8009040 <HAL_TIM_IC_Init+0x100>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	691b      	ldr	r3, [r3, #16]
 8009026:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800902a:	d009      	beq.n	8009040 <HAL_TIM_IC_Init+0x100>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	691b      	ldr	r3, [r3, #16]
 8009030:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009034:	d004      	beq.n	8009040 <HAL_TIM_IC_Init+0x100>
 8009036:	f240 61db 	movw	r1, #1755	; 0x6db
 800903a:	4826      	ldr	r0, [pc, #152]	; (80090d4 <HAL_TIM_IC_Init+0x194>)
 800903c:	f7f9 fc47 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	699b      	ldr	r3, [r3, #24]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d008      	beq.n	800905a <HAL_TIM_IC_Init+0x11a>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	699b      	ldr	r3, [r3, #24]
 800904c:	2b80      	cmp	r3, #128	; 0x80
 800904e:	d004      	beq.n	800905a <HAL_TIM_IC_Init+0x11a>
 8009050:	f240 61dc 	movw	r1, #1756	; 0x6dc
 8009054:	481f      	ldr	r0, [pc, #124]	; (80090d4 <HAL_TIM_IC_Init+0x194>)
 8009056:	f7f9 fc3a 	bl	80028ce <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009060:	b2db      	uxtb	r3, r3
 8009062:	2b00      	cmp	r3, #0
 8009064:	d106      	bne.n	8009074 <HAL_TIM_IC_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2200      	movs	r2, #0
 800906a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f000 f832 	bl	80090d8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2202      	movs	r2, #2
 8009078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681a      	ldr	r2, [r3, #0]
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	3304      	adds	r3, #4
 8009084:	4619      	mov	r1, r3
 8009086:	4610      	mov	r0, r2
 8009088:	f000 ff3c 	bl	8009f04 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2201      	movs	r2, #1
 8009090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009094:	2300      	movs	r3, #0
}
 8009096:	4618      	mov	r0, r3
 8009098:	3708      	adds	r7, #8
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}
 800909e:	bf00      	nop
 80090a0:	40010000 	.word	0x40010000
 80090a4:	40000400 	.word	0x40000400
 80090a8:	40000800 	.word	0x40000800
 80090ac:	40000c00 	.word	0x40000c00
 80090b0:	40001000 	.word	0x40001000
 80090b4:	40001400 	.word	0x40001400
 80090b8:	40010400 	.word	0x40010400
 80090bc:	40014000 	.word	0x40014000
 80090c0:	40014400 	.word	0x40014400
 80090c4:	40014800 	.word	0x40014800
 80090c8:	40001800 	.word	0x40001800
 80090cc:	40001c00 	.word	0x40001c00
 80090d0:	40002000 	.word	0x40002000
 80090d4:	0800c39c 	.word	0x0800c39c

080090d8 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80090d8:	b480      	push	{r7}
 80090da:	b083      	sub	sp, #12
 80090dc:	af00      	add	r7, sp, #0
 80090de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80090e0:	bf00      	nop
 80090e2:	370c      	adds	r7, #12
 80090e4:	46bd      	mov	sp, r7
 80090e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ea:	4770      	bx	lr

080090ec <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b084      	sub	sp, #16
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	60f8      	str	r0, [r7, #12]
 80090f4:	60b9      	str	r1, [r7, #8]
 80090f6:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	4a7c      	ldr	r2, [pc, #496]	; (80092f0 <HAL_TIM_IC_ConfigChannel+0x204>)
 80090fe:	4293      	cmp	r3, r2
 8009100:	d03b      	beq.n	800917a <HAL_TIM_IC_ConfigChannel+0x8e>
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800910a:	d036      	beq.n	800917a <HAL_TIM_IC_ConfigChannel+0x8e>
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a78      	ldr	r2, [pc, #480]	; (80092f4 <HAL_TIM_IC_ConfigChannel+0x208>)
 8009112:	4293      	cmp	r3, r2
 8009114:	d031      	beq.n	800917a <HAL_TIM_IC_ConfigChannel+0x8e>
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4a77      	ldr	r2, [pc, #476]	; (80092f8 <HAL_TIM_IC_ConfigChannel+0x20c>)
 800911c:	4293      	cmp	r3, r2
 800911e:	d02c      	beq.n	800917a <HAL_TIM_IC_ConfigChannel+0x8e>
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	4a75      	ldr	r2, [pc, #468]	; (80092fc <HAL_TIM_IC_ConfigChannel+0x210>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d027      	beq.n	800917a <HAL_TIM_IC_ConfigChannel+0x8e>
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	4a74      	ldr	r2, [pc, #464]	; (8009300 <HAL_TIM_IC_ConfigChannel+0x214>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d022      	beq.n	800917a <HAL_TIM_IC_ConfigChannel+0x8e>
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	4a72      	ldr	r2, [pc, #456]	; (8009304 <HAL_TIM_IC_ConfigChannel+0x218>)
 800913a:	4293      	cmp	r3, r2
 800913c:	d01d      	beq.n	800917a <HAL_TIM_IC_ConfigChannel+0x8e>
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4a71      	ldr	r2, [pc, #452]	; (8009308 <HAL_TIM_IC_ConfigChannel+0x21c>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d018      	beq.n	800917a <HAL_TIM_IC_ConfigChannel+0x8e>
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	4a6f      	ldr	r2, [pc, #444]	; (800930c <HAL_TIM_IC_ConfigChannel+0x220>)
 800914e:	4293      	cmp	r3, r2
 8009150:	d013      	beq.n	800917a <HAL_TIM_IC_ConfigChannel+0x8e>
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	4a6e      	ldr	r2, [pc, #440]	; (8009310 <HAL_TIM_IC_ConfigChannel+0x224>)
 8009158:	4293      	cmp	r3, r2
 800915a:	d00e      	beq.n	800917a <HAL_TIM_IC_ConfigChannel+0x8e>
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	4a6c      	ldr	r2, [pc, #432]	; (8009314 <HAL_TIM_IC_ConfigChannel+0x228>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d009      	beq.n	800917a <HAL_TIM_IC_ConfigChannel+0x8e>
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	4a6b      	ldr	r2, [pc, #428]	; (8009318 <HAL_TIM_IC_ConfigChannel+0x22c>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d004      	beq.n	800917a <HAL_TIM_IC_ConfigChannel+0x8e>
 8009170:	f640 5189 	movw	r1, #3465	; 0xd89
 8009174:	4869      	ldr	r0, [pc, #420]	; (800931c <HAL_TIM_IC_ConfigChannel+0x230>)
 8009176:	f7f9 fbaa 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d00c      	beq.n	800919c <HAL_TIM_IC_ConfigChannel+0xb0>
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	2b02      	cmp	r3, #2
 8009188:	d008      	beq.n	800919c <HAL_TIM_IC_ConfigChannel+0xb0>
 800918a:	68bb      	ldr	r3, [r7, #8]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	2b0a      	cmp	r3, #10
 8009190:	d004      	beq.n	800919c <HAL_TIM_IC_ConfigChannel+0xb0>
 8009192:	f640 518a 	movw	r1, #3466	; 0xd8a
 8009196:	4861      	ldr	r0, [pc, #388]	; (800931c <HAL_TIM_IC_ConfigChannel+0x230>)
 8009198:	f7f9 fb99 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	2b01      	cmp	r3, #1
 80091a2:	d00c      	beq.n	80091be <HAL_TIM_IC_ConfigChannel+0xd2>
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	685b      	ldr	r3, [r3, #4]
 80091a8:	2b02      	cmp	r3, #2
 80091aa:	d008      	beq.n	80091be <HAL_TIM_IC_ConfigChannel+0xd2>
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	2b03      	cmp	r3, #3
 80091b2:	d004      	beq.n	80091be <HAL_TIM_IC_ConfigChannel+0xd2>
 80091b4:	f640 518b 	movw	r1, #3467	; 0xd8b
 80091b8:	4858      	ldr	r0, [pc, #352]	; (800931c <HAL_TIM_IC_ConfigChannel+0x230>)
 80091ba:	f7f9 fb88 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 80091be:	68bb      	ldr	r3, [r7, #8]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d010      	beq.n	80091e8 <HAL_TIM_IC_ConfigChannel+0xfc>
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	689b      	ldr	r3, [r3, #8]
 80091ca:	2b04      	cmp	r3, #4
 80091cc:	d00c      	beq.n	80091e8 <HAL_TIM_IC_ConfigChannel+0xfc>
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	689b      	ldr	r3, [r3, #8]
 80091d2:	2b08      	cmp	r3, #8
 80091d4:	d008      	beq.n	80091e8 <HAL_TIM_IC_ConfigChannel+0xfc>
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	689b      	ldr	r3, [r3, #8]
 80091da:	2b0c      	cmp	r3, #12
 80091dc:	d004      	beq.n	80091e8 <HAL_TIM_IC_ConfigChannel+0xfc>
 80091de:	f640 518c 	movw	r1, #3468	; 0xd8c
 80091e2:	484e      	ldr	r0, [pc, #312]	; (800931c <HAL_TIM_IC_ConfigChannel+0x230>)
 80091e4:	f7f9 fb73 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	68db      	ldr	r3, [r3, #12]
 80091ec:	2b0f      	cmp	r3, #15
 80091ee:	d904      	bls.n	80091fa <HAL_TIM_IC_ConfigChannel+0x10e>
 80091f0:	f640 518d 	movw	r1, #3469	; 0xd8d
 80091f4:	4849      	ldr	r0, [pc, #292]	; (800931c <HAL_TIM_IC_ConfigChannel+0x230>)
 80091f6:	f7f9 fb6a 	bl	80028ce <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009200:	2b01      	cmp	r3, #1
 8009202:	d101      	bne.n	8009208 <HAL_TIM_IC_ConfigChannel+0x11c>
 8009204:	2302      	movs	r3, #2
 8009206:	e115      	b.n	8009434 <HAL_TIM_IC_ConfigChannel+0x348>
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	2201      	movs	r2, #1
 800920c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	2202      	movs	r2, #2
 8009214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d11b      	bne.n	8009256 <HAL_TIM_IC_ConfigChannel+0x16a>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	6818      	ldr	r0, [r3, #0]
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	6819      	ldr	r1, [r3, #0]
 8009226:	68bb      	ldr	r3, [r7, #8]
 8009228:	685a      	ldr	r2, [r3, #4]
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	68db      	ldr	r3, [r3, #12]
 800922e:	f001 f943 	bl	800a4b8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	699a      	ldr	r2, [r3, #24]
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	f022 020c 	bic.w	r2, r2, #12
 8009240:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	6999      	ldr	r1, [r3, #24]
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	689a      	ldr	r2, [r3, #8]
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	430a      	orrs	r2, r1
 8009252:	619a      	str	r2, [r3, #24]
 8009254:	e0e5      	b.n	8009422 <HAL_TIM_IC_ConfigChannel+0x336>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2b04      	cmp	r3, #4
 800925a:	d161      	bne.n	8009320 <HAL_TIM_IC_ConfigChannel+0x234>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4a23      	ldr	r2, [pc, #140]	; (80092f0 <HAL_TIM_IC_ConfigChannel+0x204>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d027      	beq.n	80092b6 <HAL_TIM_IC_ConfigChannel+0x1ca>
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800926e:	d022      	beq.n	80092b6 <HAL_TIM_IC_ConfigChannel+0x1ca>
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4a1f      	ldr	r2, [pc, #124]	; (80092f4 <HAL_TIM_IC_ConfigChannel+0x208>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d01d      	beq.n	80092b6 <HAL_TIM_IC_ConfigChannel+0x1ca>
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4a1e      	ldr	r2, [pc, #120]	; (80092f8 <HAL_TIM_IC_ConfigChannel+0x20c>)
 8009280:	4293      	cmp	r3, r2
 8009282:	d018      	beq.n	80092b6 <HAL_TIM_IC_ConfigChannel+0x1ca>
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	4a1c      	ldr	r2, [pc, #112]	; (80092fc <HAL_TIM_IC_ConfigChannel+0x210>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d013      	beq.n	80092b6 <HAL_TIM_IC_ConfigChannel+0x1ca>
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	4a1b      	ldr	r2, [pc, #108]	; (8009300 <HAL_TIM_IC_ConfigChannel+0x214>)
 8009294:	4293      	cmp	r3, r2
 8009296:	d00e      	beq.n	80092b6 <HAL_TIM_IC_ConfigChannel+0x1ca>
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4a19      	ldr	r2, [pc, #100]	; (8009304 <HAL_TIM_IC_ConfigChannel+0x218>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d009      	beq.n	80092b6 <HAL_TIM_IC_ConfigChannel+0x1ca>
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	4a1a      	ldr	r2, [pc, #104]	; (8009310 <HAL_TIM_IC_ConfigChannel+0x224>)
 80092a8:	4293      	cmp	r3, r2
 80092aa:	d004      	beq.n	80092b6 <HAL_TIM_IC_ConfigChannel+0x1ca>
 80092ac:	f640 51a5 	movw	r1, #3493	; 0xda5
 80092b0:	481a      	ldr	r0, [pc, #104]	; (800931c <HAL_TIM_IC_ConfigChannel+0x230>)
 80092b2:	f7f9 fb0c 	bl	80028ce <assert_failed>

    TIM_TI2_SetConfig(htim->Instance,
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	6818      	ldr	r0, [r3, #0]
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	6819      	ldr	r1, [r3, #0]
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	685a      	ldr	r2, [r3, #4]
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	68db      	ldr	r3, [r3, #12]
 80092c6:	f001 f99a 	bl	800a5fe <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	699a      	ldr	r2, [r3, #24]
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80092d8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	6999      	ldr	r1, [r3, #24]
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	689b      	ldr	r3, [r3, #8]
 80092e4:	021a      	lsls	r2, r3, #8
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	430a      	orrs	r2, r1
 80092ec:	619a      	str	r2, [r3, #24]
 80092ee:	e098      	b.n	8009422 <HAL_TIM_IC_ConfigChannel+0x336>
 80092f0:	40010000 	.word	0x40010000
 80092f4:	40000400 	.word	0x40000400
 80092f8:	40000800 	.word	0x40000800
 80092fc:	40000c00 	.word	0x40000c00
 8009300:	40010400 	.word	0x40010400
 8009304:	40014000 	.word	0x40014000
 8009308:	40014400 	.word	0x40014400
 800930c:	40014800 	.word	0x40014800
 8009310:	40001800 	.word	0x40001800
 8009314:	40001c00 	.word	0x40001c00
 8009318:	40002000 	.word	0x40002000
 800931c:	0800c39c 	.word	0x0800c39c
  }
  else if (Channel == TIM_CHANNEL_3)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2b08      	cmp	r3, #8
 8009324:	d13e      	bne.n	80093a4 <HAL_TIM_IC_ConfigChannel+0x2b8>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	4a44      	ldr	r2, [pc, #272]	; (800943c <HAL_TIM_IC_ConfigChannel+0x350>)
 800932c:	4293      	cmp	r3, r2
 800932e:	d01d      	beq.n	800936c <HAL_TIM_IC_ConfigChannel+0x280>
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009338:	d018      	beq.n	800936c <HAL_TIM_IC_ConfigChannel+0x280>
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	4a40      	ldr	r2, [pc, #256]	; (8009440 <HAL_TIM_IC_ConfigChannel+0x354>)
 8009340:	4293      	cmp	r3, r2
 8009342:	d013      	beq.n	800936c <HAL_TIM_IC_ConfigChannel+0x280>
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	4a3e      	ldr	r2, [pc, #248]	; (8009444 <HAL_TIM_IC_ConfigChannel+0x358>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d00e      	beq.n	800936c <HAL_TIM_IC_ConfigChannel+0x280>
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	4a3d      	ldr	r2, [pc, #244]	; (8009448 <HAL_TIM_IC_ConfigChannel+0x35c>)
 8009354:	4293      	cmp	r3, r2
 8009356:	d009      	beq.n	800936c <HAL_TIM_IC_ConfigChannel+0x280>
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4a3b      	ldr	r2, [pc, #236]	; (800944c <HAL_TIM_IC_ConfigChannel+0x360>)
 800935e:	4293      	cmp	r3, r2
 8009360:	d004      	beq.n	800936c <HAL_TIM_IC_ConfigChannel+0x280>
 8009362:	f640 51b5 	movw	r1, #3509	; 0xdb5
 8009366:	483a      	ldr	r0, [pc, #232]	; (8009450 <HAL_TIM_IC_ConfigChannel+0x364>)
 8009368:	f7f9 fab1 	bl	80028ce <assert_failed>

    TIM_TI3_SetConfig(htim->Instance,
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	6818      	ldr	r0, [r3, #0]
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	6819      	ldr	r1, [r3, #0]
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	685a      	ldr	r2, [r3, #4]
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	68db      	ldr	r3, [r3, #12]
 800937c:	f001 f9ac 	bl	800a6d8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	69da      	ldr	r2, [r3, #28]
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f022 020c 	bic.w	r2, r2, #12
 800938e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	69d9      	ldr	r1, [r3, #28]
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	689a      	ldr	r2, [r3, #8]
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	430a      	orrs	r2, r1
 80093a0:	61da      	str	r2, [r3, #28]
 80093a2:	e03e      	b.n	8009422 <HAL_TIM_IC_ConfigChannel+0x336>
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4a24      	ldr	r2, [pc, #144]	; (800943c <HAL_TIM_IC_ConfigChannel+0x350>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d01d      	beq.n	80093ea <HAL_TIM_IC_ConfigChannel+0x2fe>
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093b6:	d018      	beq.n	80093ea <HAL_TIM_IC_ConfigChannel+0x2fe>
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4a20      	ldr	r2, [pc, #128]	; (8009440 <HAL_TIM_IC_ConfigChannel+0x354>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d013      	beq.n	80093ea <HAL_TIM_IC_ConfigChannel+0x2fe>
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a1f      	ldr	r2, [pc, #124]	; (8009444 <HAL_TIM_IC_ConfigChannel+0x358>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d00e      	beq.n	80093ea <HAL_TIM_IC_ConfigChannel+0x2fe>
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a1d      	ldr	r2, [pc, #116]	; (8009448 <HAL_TIM_IC_ConfigChannel+0x35c>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d009      	beq.n	80093ea <HAL_TIM_IC_ConfigChannel+0x2fe>
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4a1c      	ldr	r2, [pc, #112]	; (800944c <HAL_TIM_IC_ConfigChannel+0x360>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d004      	beq.n	80093ea <HAL_TIM_IC_ConfigChannel+0x2fe>
 80093e0:	f640 51c5 	movw	r1, #3525	; 0xdc5
 80093e4:	481a      	ldr	r0, [pc, #104]	; (8009450 <HAL_TIM_IC_ConfigChannel+0x364>)
 80093e6:	f7f9 fa72 	bl	80028ce <assert_failed>

    TIM_TI4_SetConfig(htim->Instance,
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	6818      	ldr	r0, [r3, #0]
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	6819      	ldr	r1, [r3, #0]
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	685a      	ldr	r2, [r3, #4]
 80093f6:	68bb      	ldr	r3, [r7, #8]
 80093f8:	68db      	ldr	r3, [r3, #12]
 80093fa:	f001 f9a9 	bl	800a750 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	69da      	ldr	r2, [r3, #28]
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800940c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	69d9      	ldr	r1, [r3, #28]
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	689b      	ldr	r3, [r3, #8]
 8009418:	021a      	lsls	r2, r3, #8
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	430a      	orrs	r2, r1
 8009420:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	2201      	movs	r2, #1
 8009426:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	2200      	movs	r2, #0
 800942e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009432:	2300      	movs	r3, #0
}
 8009434:	4618      	mov	r0, r3
 8009436:	3710      	adds	r7, #16
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}
 800943c:	40010000 	.word	0x40010000
 8009440:	40000400 	.word	0x40000400
 8009444:	40000800 	.word	0x40000800
 8009448:	40000c00 	.word	0x40000c00
 800944c:	40010400 	.word	0x40010400
 8009450:	0800c39c 	.word	0x0800c39c

08009454 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b084      	sub	sp, #16
 8009458:	af00      	add	r7, sp, #0
 800945a:	60f8      	str	r0, [r7, #12]
 800945c:	60b9      	str	r1, [r7, #8]
 800945e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d010      	beq.n	8009488 <HAL_TIM_PWM_ConfigChannel+0x34>
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2b04      	cmp	r3, #4
 800946a:	d00d      	beq.n	8009488 <HAL_TIM_PWM_ConfigChannel+0x34>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2b08      	cmp	r3, #8
 8009470:	d00a      	beq.n	8009488 <HAL_TIM_PWM_ConfigChannel+0x34>
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2b0c      	cmp	r3, #12
 8009476:	d007      	beq.n	8009488 <HAL_TIM_PWM_ConfigChannel+0x34>
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2b3c      	cmp	r3, #60	; 0x3c
 800947c:	d004      	beq.n	8009488 <HAL_TIM_PWM_ConfigChannel+0x34>
 800947e:	f640 51ec 	movw	r1, #3564	; 0xdec
 8009482:	4885      	ldr	r0, [pc, #532]	; (8009698 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8009484:	f7f9 fa23 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	2b60      	cmp	r3, #96	; 0x60
 800948e:	d008      	beq.n	80094a2 <HAL_TIM_PWM_ConfigChannel+0x4e>
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	2b70      	cmp	r3, #112	; 0x70
 8009496:	d004      	beq.n	80094a2 <HAL_TIM_PWM_ConfigChannel+0x4e>
 8009498:	f640 51ed 	movw	r1, #3565	; 0xded
 800949c:	487e      	ldr	r0, [pc, #504]	; (8009698 <HAL_TIM_PWM_ConfigChannel+0x244>)
 800949e:	f7f9 fa16 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	689b      	ldr	r3, [r3, #8]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d008      	beq.n	80094bc <HAL_TIM_PWM_ConfigChannel+0x68>
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	689b      	ldr	r3, [r3, #8]
 80094ae:	2b02      	cmp	r3, #2
 80094b0:	d004      	beq.n	80094bc <HAL_TIM_PWM_ConfigChannel+0x68>
 80094b2:	f640 51ee 	movw	r1, #3566	; 0xdee
 80094b6:	4878      	ldr	r0, [pc, #480]	; (8009698 <HAL_TIM_PWM_ConfigChannel+0x244>)
 80094b8:	f7f9 fa09 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	691b      	ldr	r3, [r3, #16]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d008      	beq.n	80094d6 <HAL_TIM_PWM_ConfigChannel+0x82>
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	691b      	ldr	r3, [r3, #16]
 80094c8:	2b04      	cmp	r3, #4
 80094ca:	d004      	beq.n	80094d6 <HAL_TIM_PWM_ConfigChannel+0x82>
 80094cc:	f640 51ef 	movw	r1, #3567	; 0xdef
 80094d0:	4871      	ldr	r0, [pc, #452]	; (8009698 <HAL_TIM_PWM_ConfigChannel+0x244>)
 80094d2:	f7f9 f9fc 	bl	80028ce <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d101      	bne.n	80094e4 <HAL_TIM_PWM_ConfigChannel+0x90>
 80094e0:	2302      	movs	r3, #2
 80094e2:	e182      	b.n	80097ea <HAL_TIM_PWM_ConfigChannel+0x396>
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2201      	movs	r2, #1
 80094e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	2202      	movs	r2, #2
 80094f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2b0c      	cmp	r3, #12
 80094f8:	f200 816d 	bhi.w	80097d6 <HAL_TIM_PWM_ConfigChannel+0x382>
 80094fc:	a201      	add	r2, pc, #4	; (adr r2, 8009504 <HAL_TIM_PWM_ConfigChannel+0xb0>)
 80094fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009502:	bf00      	nop
 8009504:	08009539 	.word	0x08009539
 8009508:	080097d7 	.word	0x080097d7
 800950c:	080097d7 	.word	0x080097d7
 8009510:	080097d7 	.word	0x080097d7
 8009514:	080095fb 	.word	0x080095fb
 8009518:	080097d7 	.word	0x080097d7
 800951c:	080097d7 	.word	0x080097d7
 8009520:	080097d7 	.word	0x080097d7
 8009524:	080096c9 	.word	0x080096c9
 8009528:	080097d7 	.word	0x080097d7
 800952c:	080097d7 	.word	0x080097d7
 8009530:	080097d7 	.word	0x080097d7
 8009534:	0800974f 	.word	0x0800974f
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a57      	ldr	r2, [pc, #348]	; (800969c <HAL_TIM_PWM_ConfigChannel+0x248>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d03b      	beq.n	80095ba <HAL_TIM_PWM_ConfigChannel+0x166>
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800954a:	d036      	beq.n	80095ba <HAL_TIM_PWM_ConfigChannel+0x166>
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a53      	ldr	r2, [pc, #332]	; (80096a0 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d031      	beq.n	80095ba <HAL_TIM_PWM_ConfigChannel+0x166>
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	4a52      	ldr	r2, [pc, #328]	; (80096a4 <HAL_TIM_PWM_ConfigChannel+0x250>)
 800955c:	4293      	cmp	r3, r2
 800955e:	d02c      	beq.n	80095ba <HAL_TIM_PWM_ConfigChannel+0x166>
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a50      	ldr	r2, [pc, #320]	; (80096a8 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d027      	beq.n	80095ba <HAL_TIM_PWM_ConfigChannel+0x166>
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a4f      	ldr	r2, [pc, #316]	; (80096ac <HAL_TIM_PWM_ConfigChannel+0x258>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d022      	beq.n	80095ba <HAL_TIM_PWM_ConfigChannel+0x166>
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a4d      	ldr	r2, [pc, #308]	; (80096b0 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d01d      	beq.n	80095ba <HAL_TIM_PWM_ConfigChannel+0x166>
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4a4c      	ldr	r2, [pc, #304]	; (80096b4 <HAL_TIM_PWM_ConfigChannel+0x260>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d018      	beq.n	80095ba <HAL_TIM_PWM_ConfigChannel+0x166>
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a4a      	ldr	r2, [pc, #296]	; (80096b8 <HAL_TIM_PWM_ConfigChannel+0x264>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d013      	beq.n	80095ba <HAL_TIM_PWM_ConfigChannel+0x166>
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4a49      	ldr	r2, [pc, #292]	; (80096bc <HAL_TIM_PWM_ConfigChannel+0x268>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d00e      	beq.n	80095ba <HAL_TIM_PWM_ConfigChannel+0x166>
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a47      	ldr	r2, [pc, #284]	; (80096c0 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d009      	beq.n	80095ba <HAL_TIM_PWM_ConfigChannel+0x166>
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4a46      	ldr	r2, [pc, #280]	; (80096c4 <HAL_TIM_PWM_ConfigChannel+0x270>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d004      	beq.n	80095ba <HAL_TIM_PWM_ConfigChannel+0x166>
 80095b0:	f640 51fb 	movw	r1, #3579	; 0xdfb
 80095b4:	4838      	ldr	r0, [pc, #224]	; (8009698 <HAL_TIM_PWM_ConfigChannel+0x244>)
 80095b6:	f7f9 f98a 	bl	80028ce <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	68b9      	ldr	r1, [r7, #8]
 80095c0:	4618      	mov	r0, r3
 80095c2:	f000 fd3f 	bl	800a044 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	699a      	ldr	r2, [r3, #24]
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f042 0208 	orr.w	r2, r2, #8
 80095d4:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	699a      	ldr	r2, [r3, #24]
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	f022 0204 	bic.w	r2, r2, #4
 80095e4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	6999      	ldr	r1, [r3, #24]
 80095ec:	68bb      	ldr	r3, [r7, #8]
 80095ee:	691a      	ldr	r2, [r3, #16]
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	430a      	orrs	r2, r1
 80095f6:	619a      	str	r2, [r3, #24]
      break;
 80095f8:	e0ee      	b.n	80097d8 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4a27      	ldr	r2, [pc, #156]	; (800969c <HAL_TIM_PWM_ConfigChannel+0x248>)
 8009600:	4293      	cmp	r3, r2
 8009602:	d027      	beq.n	8009654 <HAL_TIM_PWM_ConfigChannel+0x200>
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800960c:	d022      	beq.n	8009654 <HAL_TIM_PWM_ConfigChannel+0x200>
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	4a23      	ldr	r2, [pc, #140]	; (80096a0 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 8009614:	4293      	cmp	r3, r2
 8009616:	d01d      	beq.n	8009654 <HAL_TIM_PWM_ConfigChannel+0x200>
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	4a21      	ldr	r2, [pc, #132]	; (80096a4 <HAL_TIM_PWM_ConfigChannel+0x250>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d018      	beq.n	8009654 <HAL_TIM_PWM_ConfigChannel+0x200>
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	4a20      	ldr	r2, [pc, #128]	; (80096a8 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8009628:	4293      	cmp	r3, r2
 800962a:	d013      	beq.n	8009654 <HAL_TIM_PWM_ConfigChannel+0x200>
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	4a1e      	ldr	r2, [pc, #120]	; (80096ac <HAL_TIM_PWM_ConfigChannel+0x258>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d00e      	beq.n	8009654 <HAL_TIM_PWM_ConfigChannel+0x200>
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	4a1d      	ldr	r2, [pc, #116]	; (80096b0 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 800963c:	4293      	cmp	r3, r2
 800963e:	d009      	beq.n	8009654 <HAL_TIM_PWM_ConfigChannel+0x200>
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	4a1d      	ldr	r2, [pc, #116]	; (80096bc <HAL_TIM_PWM_ConfigChannel+0x268>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d004      	beq.n	8009654 <HAL_TIM_PWM_ConfigChannel+0x200>
 800964a:	f640 610c 	movw	r1, #3596	; 0xe0c
 800964e:	4812      	ldr	r0, [pc, #72]	; (8009698 <HAL_TIM_PWM_ConfigChannel+0x244>)
 8009650:	f7f9 f93d 	bl	80028ce <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	68b9      	ldr	r1, [r7, #8]
 800965a:	4618      	mov	r0, r3
 800965c:	f000 fd8c 	bl	800a178 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	699a      	ldr	r2, [r3, #24]
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800966e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	699a      	ldr	r2, [r3, #24]
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800967e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	6999      	ldr	r1, [r3, #24]
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	691b      	ldr	r3, [r3, #16]
 800968a:	021a      	lsls	r2, r3, #8
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	430a      	orrs	r2, r1
 8009692:	619a      	str	r2, [r3, #24]
      break;
 8009694:	e0a0      	b.n	80097d8 <HAL_TIM_PWM_ConfigChannel+0x384>
 8009696:	bf00      	nop
 8009698:	0800c39c 	.word	0x0800c39c
 800969c:	40010000 	.word	0x40010000
 80096a0:	40000400 	.word	0x40000400
 80096a4:	40000800 	.word	0x40000800
 80096a8:	40000c00 	.word	0x40000c00
 80096ac:	40010400 	.word	0x40010400
 80096b0:	40014000 	.word	0x40014000
 80096b4:	40014400 	.word	0x40014400
 80096b8:	40014800 	.word	0x40014800
 80096bc:	40001800 	.word	0x40001800
 80096c0:	40001c00 	.word	0x40001c00
 80096c4:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4a49      	ldr	r2, [pc, #292]	; (80097f4 <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 80096ce:	4293      	cmp	r3, r2
 80096d0:	d01d      	beq.n	800970e <HAL_TIM_PWM_ConfigChannel+0x2ba>
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096da:	d018      	beq.n	800970e <HAL_TIM_PWM_ConfigChannel+0x2ba>
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	4a45      	ldr	r2, [pc, #276]	; (80097f8 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d013      	beq.n	800970e <HAL_TIM_PWM_ConfigChannel+0x2ba>
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	4a44      	ldr	r2, [pc, #272]	; (80097fc <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 80096ec:	4293      	cmp	r3, r2
 80096ee:	d00e      	beq.n	800970e <HAL_TIM_PWM_ConfigChannel+0x2ba>
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	4a42      	ldr	r2, [pc, #264]	; (8009800 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d009      	beq.n	800970e <HAL_TIM_PWM_ConfigChannel+0x2ba>
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	4a41      	ldr	r2, [pc, #260]	; (8009804 <HAL_TIM_PWM_ConfigChannel+0x3b0>)
 8009700:	4293      	cmp	r3, r2
 8009702:	d004      	beq.n	800970e <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8009704:	f640 611d 	movw	r1, #3613	; 0xe1d
 8009708:	483f      	ldr	r0, [pc, #252]	; (8009808 <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 800970a:	f7f9 f8e0 	bl	80028ce <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	68b9      	ldr	r1, [r7, #8]
 8009714:	4618      	mov	r0, r3
 8009716:	f000 fdcd 	bl	800a2b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	69da      	ldr	r2, [r3, #28]
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	f042 0208 	orr.w	r2, r2, #8
 8009728:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	69da      	ldr	r2, [r3, #28]
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f022 0204 	bic.w	r2, r2, #4
 8009738:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	69d9      	ldr	r1, [r3, #28]
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	691a      	ldr	r2, [r3, #16]
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	430a      	orrs	r2, r1
 800974a:	61da      	str	r2, [r3, #28]
      break;
 800974c:	e044      	b.n	80097d8 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	4a28      	ldr	r2, [pc, #160]	; (80097f4 <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d01d      	beq.n	8009794 <HAL_TIM_PWM_ConfigChannel+0x340>
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009760:	d018      	beq.n	8009794 <HAL_TIM_PWM_ConfigChannel+0x340>
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a24      	ldr	r2, [pc, #144]	; (80097f8 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d013      	beq.n	8009794 <HAL_TIM_PWM_ConfigChannel+0x340>
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a22      	ldr	r2, [pc, #136]	; (80097fc <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d00e      	beq.n	8009794 <HAL_TIM_PWM_ConfigChannel+0x340>
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	4a21      	ldr	r2, [pc, #132]	; (8009800 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 800977c:	4293      	cmp	r3, r2
 800977e:	d009      	beq.n	8009794 <HAL_TIM_PWM_ConfigChannel+0x340>
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	4a1f      	ldr	r2, [pc, #124]	; (8009804 <HAL_TIM_PWM_ConfigChannel+0x3b0>)
 8009786:	4293      	cmp	r3, r2
 8009788:	d004      	beq.n	8009794 <HAL_TIM_PWM_ConfigChannel+0x340>
 800978a:	f640 612e 	movw	r1, #3630	; 0xe2e
 800978e:	481e      	ldr	r0, [pc, #120]	; (8009808 <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 8009790:	f7f9 f89d 	bl	80028ce <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	68b9      	ldr	r1, [r7, #8]
 800979a:	4618      	mov	r0, r3
 800979c:	f000 fe28 	bl	800a3f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	69da      	ldr	r2, [r3, #28]
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80097ae:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	69da      	ldr	r2, [r3, #28]
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80097be:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	69d9      	ldr	r1, [r3, #28]
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	691b      	ldr	r3, [r3, #16]
 80097ca:	021a      	lsls	r2, r3, #8
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	430a      	orrs	r2, r1
 80097d2:	61da      	str	r2, [r3, #28]
      break;
 80097d4:	e000      	b.n	80097d8 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    default:
      break;
 80097d6:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	2201      	movs	r2, #1
 80097dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	2200      	movs	r2, #0
 80097e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80097e8:	2300      	movs	r3, #0
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	3710      	adds	r7, #16
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}
 80097f2:	bf00      	nop
 80097f4:	40010000 	.word	0x40010000
 80097f8:	40000400 	.word	0x40000400
 80097fc:	40000800 	.word	0x40000800
 8009800:	40000c00 	.word	0x40000c00
 8009804:	40010400 	.word	0x40010400
 8009808:	0800c39c 	.word	0x0800c39c

0800980c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b084      	sub	sp, #16
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800981c:	2b01      	cmp	r3, #1
 800981e:	d101      	bne.n	8009824 <HAL_TIM_ConfigClockSource+0x18>
 8009820:	2302      	movs	r3, #2
 8009822:	e35b      	b.n	8009edc <HAL_TIM_ConfigClockSource+0x6d0>
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2201      	movs	r2, #1
 8009828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2202      	movs	r2, #2
 8009830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800983c:	d029      	beq.n	8009892 <HAL_TIM_ConfigClockSource+0x86>
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009846:	d024      	beq.n	8009892 <HAL_TIM_ConfigClockSource+0x86>
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	2b00      	cmp	r3, #0
 800984e:	d020      	beq.n	8009892 <HAL_TIM_ConfigClockSource+0x86>
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	2b10      	cmp	r3, #16
 8009856:	d01c      	beq.n	8009892 <HAL_TIM_ConfigClockSource+0x86>
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	2b20      	cmp	r3, #32
 800985e:	d018      	beq.n	8009892 <HAL_TIM_ConfigClockSource+0x86>
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2b30      	cmp	r3, #48	; 0x30
 8009866:	d014      	beq.n	8009892 <HAL_TIM_ConfigClockSource+0x86>
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	2b40      	cmp	r3, #64	; 0x40
 800986e:	d010      	beq.n	8009892 <HAL_TIM_ConfigClockSource+0x86>
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	2b50      	cmp	r3, #80	; 0x50
 8009876:	d00c      	beq.n	8009892 <HAL_TIM_ConfigClockSource+0x86>
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	2b60      	cmp	r3, #96	; 0x60
 800987e:	d008      	beq.n	8009892 <HAL_TIM_ConfigClockSource+0x86>
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	2b70      	cmp	r3, #112	; 0x70
 8009886:	d004      	beq.n	8009892 <HAL_TIM_ConfigClockSource+0x86>
 8009888:	f241 118b 	movw	r1, #4491	; 0x118b
 800988c:	4893      	ldr	r0, [pc, #588]	; (8009adc <HAL_TIM_ConfigClockSource+0x2d0>)
 800988e:	f7f9 f81e 	bl	80028ce <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	689b      	ldr	r3, [r3, #8]
 8009898:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80098a0:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80098a8:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	68fa      	ldr	r2, [r7, #12]
 80098b0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80098ba:	f000 812b 	beq.w	8009b14 <HAL_TIM_ConfigClockSource+0x308>
 80098be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80098c2:	f200 82ff 	bhi.w	8009ec4 <HAL_TIM_ConfigClockSource+0x6b8>
 80098c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098ca:	d02e      	beq.n	800992a <HAL_TIM_ConfigClockSource+0x11e>
 80098cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80098d0:	f200 82f8 	bhi.w	8009ec4 <HAL_TIM_ConfigClockSource+0x6b8>
 80098d4:	2b70      	cmp	r3, #112	; 0x70
 80098d6:	f000 8082 	beq.w	80099de <HAL_TIM_ConfigClockSource+0x1d2>
 80098da:	2b70      	cmp	r3, #112	; 0x70
 80098dc:	f200 82f2 	bhi.w	8009ec4 <HAL_TIM_ConfigClockSource+0x6b8>
 80098e0:	2b60      	cmp	r3, #96	; 0x60
 80098e2:	f000 81e8 	beq.w	8009cb6 <HAL_TIM_ConfigClockSource+0x4aa>
 80098e6:	2b60      	cmp	r3, #96	; 0x60
 80098e8:	f200 82ec 	bhi.w	8009ec4 <HAL_TIM_ConfigClockSource+0x6b8>
 80098ec:	2b50      	cmp	r3, #80	; 0x50
 80098ee:	f000 8182 	beq.w	8009bf6 <HAL_TIM_ConfigClockSource+0x3ea>
 80098f2:	2b50      	cmp	r3, #80	; 0x50
 80098f4:	f200 82e6 	bhi.w	8009ec4 <HAL_TIM_ConfigClockSource+0x6b8>
 80098f8:	2b40      	cmp	r3, #64	; 0x40
 80098fa:	f000 824d 	beq.w	8009d98 <HAL_TIM_ConfigClockSource+0x58c>
 80098fe:	2b40      	cmp	r3, #64	; 0x40
 8009900:	f200 82e0 	bhi.w	8009ec4 <HAL_TIM_ConfigClockSource+0x6b8>
 8009904:	2b30      	cmp	r3, #48	; 0x30
 8009906:	f000 82a7 	beq.w	8009e58 <HAL_TIM_ConfigClockSource+0x64c>
 800990a:	2b30      	cmp	r3, #48	; 0x30
 800990c:	f200 82da 	bhi.w	8009ec4 <HAL_TIM_ConfigClockSource+0x6b8>
 8009910:	2b20      	cmp	r3, #32
 8009912:	f000 82a1 	beq.w	8009e58 <HAL_TIM_ConfigClockSource+0x64c>
 8009916:	2b20      	cmp	r3, #32
 8009918:	f200 82d4 	bhi.w	8009ec4 <HAL_TIM_ConfigClockSource+0x6b8>
 800991c:	2b00      	cmp	r3, #0
 800991e:	f000 829b 	beq.w	8009e58 <HAL_TIM_ConfigClockSource+0x64c>
 8009922:	2b10      	cmp	r3, #16
 8009924:	f000 8298 	beq.w	8009e58 <HAL_TIM_ConfigClockSource+0x64c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009928:	e2cc      	b.n	8009ec4 <HAL_TIM_ConfigClockSource+0x6b8>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a6c      	ldr	r2, [pc, #432]	; (8009ae0 <HAL_TIM_ConfigClockSource+0x2d4>)
 8009930:	4293      	cmp	r3, r2
 8009932:	f000 82c9 	beq.w	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800993e:	f000 82c3 	beq.w	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4a67      	ldr	r2, [pc, #412]	; (8009ae4 <HAL_TIM_ConfigClockSource+0x2d8>)
 8009948:	4293      	cmp	r3, r2
 800994a:	f000 82bd 	beq.w	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	4a65      	ldr	r2, [pc, #404]	; (8009ae8 <HAL_TIM_ConfigClockSource+0x2dc>)
 8009954:	4293      	cmp	r3, r2
 8009956:	f000 82b7 	beq.w	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	4a63      	ldr	r2, [pc, #396]	; (8009aec <HAL_TIM_ConfigClockSource+0x2e0>)
 8009960:	4293      	cmp	r3, r2
 8009962:	f000 82b1 	beq.w	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	4a61      	ldr	r2, [pc, #388]	; (8009af0 <HAL_TIM_ConfigClockSource+0x2e4>)
 800996c:	4293      	cmp	r3, r2
 800996e:	f000 82ab 	beq.w	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4a5f      	ldr	r2, [pc, #380]	; (8009af4 <HAL_TIM_ConfigClockSource+0x2e8>)
 8009978:	4293      	cmp	r3, r2
 800997a:	f000 82a5 	beq.w	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	4a5d      	ldr	r2, [pc, #372]	; (8009af8 <HAL_TIM_ConfigClockSource+0x2ec>)
 8009984:	4293      	cmp	r3, r2
 8009986:	f000 829f 	beq.w	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	4a5b      	ldr	r2, [pc, #364]	; (8009afc <HAL_TIM_ConfigClockSource+0x2f0>)
 8009990:	4293      	cmp	r3, r2
 8009992:	f000 8299 	beq.w	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	4a59      	ldr	r2, [pc, #356]	; (8009b00 <HAL_TIM_ConfigClockSource+0x2f4>)
 800999c:	4293      	cmp	r3, r2
 800999e:	f000 8293 	beq.w	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4a57      	ldr	r2, [pc, #348]	; (8009b04 <HAL_TIM_ConfigClockSource+0x2f8>)
 80099a8:	4293      	cmp	r3, r2
 80099aa:	f000 828d 	beq.w	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	4a55      	ldr	r2, [pc, #340]	; (8009b08 <HAL_TIM_ConfigClockSource+0x2fc>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	f000 8287 	beq.w	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	4a53      	ldr	r2, [pc, #332]	; (8009b0c <HAL_TIM_ConfigClockSource+0x300>)
 80099c0:	4293      	cmp	r3, r2
 80099c2:	f000 8281 	beq.w	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	4a51      	ldr	r2, [pc, #324]	; (8009b10 <HAL_TIM_ConfigClockSource+0x304>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	f000 827b 	beq.w	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
 80099d2:	f241 1197 	movw	r1, #4503	; 0x1197
 80099d6:	4841      	ldr	r0, [pc, #260]	; (8009adc <HAL_TIM_ConfigClockSource+0x2d0>)
 80099d8:	f7f8 ff79 	bl	80028ce <assert_failed>
      break;
 80099dc:	e274      	b.n	8009ec8 <HAL_TIM_ConfigClockSource+0x6bc>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	4a3f      	ldr	r2, [pc, #252]	; (8009ae0 <HAL_TIM_ConfigClockSource+0x2d4>)
 80099e4:	4293      	cmp	r3, r2
 80099e6:	d027      	beq.n	8009a38 <HAL_TIM_ConfigClockSource+0x22c>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80099f0:	d022      	beq.n	8009a38 <HAL_TIM_ConfigClockSource+0x22c>
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	4a3b      	ldr	r2, [pc, #236]	; (8009ae4 <HAL_TIM_ConfigClockSource+0x2d8>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d01d      	beq.n	8009a38 <HAL_TIM_ConfigClockSource+0x22c>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	4a39      	ldr	r2, [pc, #228]	; (8009ae8 <HAL_TIM_ConfigClockSource+0x2dc>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d018      	beq.n	8009a38 <HAL_TIM_ConfigClockSource+0x22c>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	4a38      	ldr	r2, [pc, #224]	; (8009aec <HAL_TIM_ConfigClockSource+0x2e0>)
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d013      	beq.n	8009a38 <HAL_TIM_ConfigClockSource+0x22c>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	4a38      	ldr	r2, [pc, #224]	; (8009af8 <HAL_TIM_ConfigClockSource+0x2ec>)
 8009a16:	4293      	cmp	r3, r2
 8009a18:	d00e      	beq.n	8009a38 <HAL_TIM_ConfigClockSource+0x22c>
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	4a37      	ldr	r2, [pc, #220]	; (8009afc <HAL_TIM_ConfigClockSource+0x2f0>)
 8009a20:	4293      	cmp	r3, r2
 8009a22:	d009      	beq.n	8009a38 <HAL_TIM_ConfigClockSource+0x22c>
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	4a37      	ldr	r2, [pc, #220]	; (8009b08 <HAL_TIM_ConfigClockSource+0x2fc>)
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d004      	beq.n	8009a38 <HAL_TIM_ConfigClockSource+0x22c>
 8009a2e:	f241 119e 	movw	r1, #4510	; 0x119e
 8009a32:	482a      	ldr	r0, [pc, #168]	; (8009adc <HAL_TIM_ConfigClockSource+0x2d0>)
 8009a34:	f7f8 ff4b 	bl	80028ce <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	689b      	ldr	r3, [r3, #8]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d013      	beq.n	8009a68 <HAL_TIM_ConfigClockSource+0x25c>
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	689b      	ldr	r3, [r3, #8]
 8009a44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a48:	d00e      	beq.n	8009a68 <HAL_TIM_ConfigClockSource+0x25c>
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	689b      	ldr	r3, [r3, #8]
 8009a4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a52:	d009      	beq.n	8009a68 <HAL_TIM_ConfigClockSource+0x25c>
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	689b      	ldr	r3, [r3, #8]
 8009a58:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009a5c:	d004      	beq.n	8009a68 <HAL_TIM_ConfigClockSource+0x25c>
 8009a5e:	f241 11a1 	movw	r1, #4513	; 0x11a1
 8009a62:	481e      	ldr	r0, [pc, #120]	; (8009adc <HAL_TIM_ConfigClockSource+0x2d0>)
 8009a64:	f7f8 ff33 	bl	80028ce <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	685b      	ldr	r3, [r3, #4]
 8009a6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a70:	d014      	beq.n	8009a9c <HAL_TIM_ConfigClockSource+0x290>
 8009a72:	683b      	ldr	r3, [r7, #0]
 8009a74:	685b      	ldr	r3, [r3, #4]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d010      	beq.n	8009a9c <HAL_TIM_ConfigClockSource+0x290>
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	685b      	ldr	r3, [r3, #4]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d00c      	beq.n	8009a9c <HAL_TIM_ConfigClockSource+0x290>
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	685b      	ldr	r3, [r3, #4]
 8009a86:	2b02      	cmp	r3, #2
 8009a88:	d008      	beq.n	8009a9c <HAL_TIM_ConfigClockSource+0x290>
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	2b0a      	cmp	r3, #10
 8009a90:	d004      	beq.n	8009a9c <HAL_TIM_ConfigClockSource+0x290>
 8009a92:	f241 11a2 	movw	r1, #4514	; 0x11a2
 8009a96:	4811      	ldr	r0, [pc, #68]	; (8009adc <HAL_TIM_ConfigClockSource+0x2d0>)
 8009a98:	f7f8 ff19 	bl	80028ce <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	68db      	ldr	r3, [r3, #12]
 8009aa0:	2b0f      	cmp	r3, #15
 8009aa2:	d904      	bls.n	8009aae <HAL_TIM_ConfigClockSource+0x2a2>
 8009aa4:	f241 11a3 	movw	r1, #4515	; 0x11a3
 8009aa8:	480c      	ldr	r0, [pc, #48]	; (8009adc <HAL_TIM_ConfigClockSource+0x2d0>)
 8009aaa:	f7f8 ff10 	bl	80028ce <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6818      	ldr	r0, [r3, #0]
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	6899      	ldr	r1, [r3, #8]
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	685a      	ldr	r2, [r3, #4]
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	68db      	ldr	r3, [r3, #12]
 8009abe:	f000 fe9f 	bl	800a800 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	689b      	ldr	r3, [r3, #8]
 8009ac8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009ad0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	68fa      	ldr	r2, [r7, #12]
 8009ad8:	609a      	str	r2, [r3, #8]
      break;
 8009ada:	e1f6      	b.n	8009eca <HAL_TIM_ConfigClockSource+0x6be>
 8009adc:	0800c39c 	.word	0x0800c39c
 8009ae0:	40010000 	.word	0x40010000
 8009ae4:	40000400 	.word	0x40000400
 8009ae8:	40000800 	.word	0x40000800
 8009aec:	40000c00 	.word	0x40000c00
 8009af0:	40001000 	.word	0x40001000
 8009af4:	40001400 	.word	0x40001400
 8009af8:	40010400 	.word	0x40010400
 8009afc:	40014000 	.word	0x40014000
 8009b00:	40014400 	.word	0x40014400
 8009b04:	40014800 	.word	0x40014800
 8009b08:	40001800 	.word	0x40001800
 8009b0c:	40001c00 	.word	0x40001c00
 8009b10:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	4a97      	ldr	r2, [pc, #604]	; (8009d78 <HAL_TIM_ConfigClockSource+0x56c>)
 8009b1a:	4293      	cmp	r3, r2
 8009b1c:	d01d      	beq.n	8009b5a <HAL_TIM_ConfigClockSource+0x34e>
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b26:	d018      	beq.n	8009b5a <HAL_TIM_ConfigClockSource+0x34e>
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	4a93      	ldr	r2, [pc, #588]	; (8009d7c <HAL_TIM_ConfigClockSource+0x570>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d013      	beq.n	8009b5a <HAL_TIM_ConfigClockSource+0x34e>
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	4a92      	ldr	r2, [pc, #584]	; (8009d80 <HAL_TIM_ConfigClockSource+0x574>)
 8009b38:	4293      	cmp	r3, r2
 8009b3a:	d00e      	beq.n	8009b5a <HAL_TIM_ConfigClockSource+0x34e>
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	4a90      	ldr	r2, [pc, #576]	; (8009d84 <HAL_TIM_ConfigClockSource+0x578>)
 8009b42:	4293      	cmp	r3, r2
 8009b44:	d009      	beq.n	8009b5a <HAL_TIM_ConfigClockSource+0x34e>
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	4a8f      	ldr	r2, [pc, #572]	; (8009d88 <HAL_TIM_ConfigClockSource+0x57c>)
 8009b4c:	4293      	cmp	r3, r2
 8009b4e:	d004      	beq.n	8009b5a <HAL_TIM_ConfigClockSource+0x34e>
 8009b50:	f241 11b6 	movw	r1, #4534	; 0x11b6
 8009b54:	488d      	ldr	r0, [pc, #564]	; (8009d8c <HAL_TIM_ConfigClockSource+0x580>)
 8009b56:	f7f8 feba 	bl	80028ce <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	689b      	ldr	r3, [r3, #8]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d013      	beq.n	8009b8a <HAL_TIM_ConfigClockSource+0x37e>
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	689b      	ldr	r3, [r3, #8]
 8009b66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b6a:	d00e      	beq.n	8009b8a <HAL_TIM_ConfigClockSource+0x37e>
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	689b      	ldr	r3, [r3, #8]
 8009b70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b74:	d009      	beq.n	8009b8a <HAL_TIM_ConfigClockSource+0x37e>
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	689b      	ldr	r3, [r3, #8]
 8009b7a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009b7e:	d004      	beq.n	8009b8a <HAL_TIM_ConfigClockSource+0x37e>
 8009b80:	f241 11b9 	movw	r1, #4537	; 0x11b9
 8009b84:	4881      	ldr	r0, [pc, #516]	; (8009d8c <HAL_TIM_ConfigClockSource+0x580>)
 8009b86:	f7f8 fea2 	bl	80028ce <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	685b      	ldr	r3, [r3, #4]
 8009b8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b92:	d014      	beq.n	8009bbe <HAL_TIM_ConfigClockSource+0x3b2>
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	685b      	ldr	r3, [r3, #4]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d010      	beq.n	8009bbe <HAL_TIM_ConfigClockSource+0x3b2>
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	685b      	ldr	r3, [r3, #4]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d00c      	beq.n	8009bbe <HAL_TIM_ConfigClockSource+0x3b2>
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	2b02      	cmp	r3, #2
 8009baa:	d008      	beq.n	8009bbe <HAL_TIM_ConfigClockSource+0x3b2>
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	2b0a      	cmp	r3, #10
 8009bb2:	d004      	beq.n	8009bbe <HAL_TIM_ConfigClockSource+0x3b2>
 8009bb4:	f241 11ba 	movw	r1, #4538	; 0x11ba
 8009bb8:	4874      	ldr	r0, [pc, #464]	; (8009d8c <HAL_TIM_ConfigClockSource+0x580>)
 8009bba:	f7f8 fe88 	bl	80028ce <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	68db      	ldr	r3, [r3, #12]
 8009bc2:	2b0f      	cmp	r3, #15
 8009bc4:	d904      	bls.n	8009bd0 <HAL_TIM_ConfigClockSource+0x3c4>
 8009bc6:	f241 11bb 	movw	r1, #4539	; 0x11bb
 8009bca:	4870      	ldr	r0, [pc, #448]	; (8009d8c <HAL_TIM_ConfigClockSource+0x580>)
 8009bcc:	f7f8 fe7f 	bl	80028ce <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	6818      	ldr	r0, [r3, #0]
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	6899      	ldr	r1, [r3, #8]
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	685a      	ldr	r2, [r3, #4]
 8009bdc:	683b      	ldr	r3, [r7, #0]
 8009bde:	68db      	ldr	r3, [r3, #12]
 8009be0:	f000 fe0e 	bl	800a800 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	689a      	ldr	r2, [r3, #8]
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009bf2:	609a      	str	r2, [r3, #8]
      break;
 8009bf4:	e169      	b.n	8009eca <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	4a5f      	ldr	r2, [pc, #380]	; (8009d78 <HAL_TIM_ConfigClockSource+0x56c>)
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d027      	beq.n	8009c50 <HAL_TIM_ConfigClockSource+0x444>
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c08:	d022      	beq.n	8009c50 <HAL_TIM_ConfigClockSource+0x444>
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	4a5b      	ldr	r2, [pc, #364]	; (8009d7c <HAL_TIM_ConfigClockSource+0x570>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d01d      	beq.n	8009c50 <HAL_TIM_ConfigClockSource+0x444>
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	4a59      	ldr	r2, [pc, #356]	; (8009d80 <HAL_TIM_ConfigClockSource+0x574>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d018      	beq.n	8009c50 <HAL_TIM_ConfigClockSource+0x444>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	4a58      	ldr	r2, [pc, #352]	; (8009d84 <HAL_TIM_ConfigClockSource+0x578>)
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d013      	beq.n	8009c50 <HAL_TIM_ConfigClockSource+0x444>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4a56      	ldr	r2, [pc, #344]	; (8009d88 <HAL_TIM_ConfigClockSource+0x57c>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d00e      	beq.n	8009c50 <HAL_TIM_ConfigClockSource+0x444>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4a56      	ldr	r2, [pc, #344]	; (8009d90 <HAL_TIM_ConfigClockSource+0x584>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d009      	beq.n	8009c50 <HAL_TIM_ConfigClockSource+0x444>
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4a54      	ldr	r2, [pc, #336]	; (8009d94 <HAL_TIM_ConfigClockSource+0x588>)
 8009c42:	4293      	cmp	r3, r2
 8009c44:	d004      	beq.n	8009c50 <HAL_TIM_ConfigClockSource+0x444>
 8009c46:	f241 11ca 	movw	r1, #4554	; 0x11ca
 8009c4a:	4850      	ldr	r0, [pc, #320]	; (8009d8c <HAL_TIM_ConfigClockSource+0x580>)
 8009c4c:	f7f8 fe3f 	bl	80028ce <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	685b      	ldr	r3, [r3, #4]
 8009c54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009c58:	d014      	beq.n	8009c84 <HAL_TIM_ConfigClockSource+0x478>
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d010      	beq.n	8009c84 <HAL_TIM_ConfigClockSource+0x478>
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	685b      	ldr	r3, [r3, #4]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d00c      	beq.n	8009c84 <HAL_TIM_ConfigClockSource+0x478>
 8009c6a:	683b      	ldr	r3, [r7, #0]
 8009c6c:	685b      	ldr	r3, [r3, #4]
 8009c6e:	2b02      	cmp	r3, #2
 8009c70:	d008      	beq.n	8009c84 <HAL_TIM_ConfigClockSource+0x478>
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	2b0a      	cmp	r3, #10
 8009c78:	d004      	beq.n	8009c84 <HAL_TIM_ConfigClockSource+0x478>
 8009c7a:	f241 11cd 	movw	r1, #4557	; 0x11cd
 8009c7e:	4843      	ldr	r0, [pc, #268]	; (8009d8c <HAL_TIM_ConfigClockSource+0x580>)
 8009c80:	f7f8 fe25 	bl	80028ce <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	68db      	ldr	r3, [r3, #12]
 8009c88:	2b0f      	cmp	r3, #15
 8009c8a:	d904      	bls.n	8009c96 <HAL_TIM_ConfigClockSource+0x48a>
 8009c8c:	f241 11ce 	movw	r1, #4558	; 0x11ce
 8009c90:	483e      	ldr	r0, [pc, #248]	; (8009d8c <HAL_TIM_ConfigClockSource+0x580>)
 8009c92:	f7f8 fe1c 	bl	80028ce <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6818      	ldr	r0, [r3, #0]
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	6859      	ldr	r1, [r3, #4]
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	68db      	ldr	r3, [r3, #12]
 8009ca2:	461a      	mov	r2, r3
 8009ca4:	f000 fc7c 	bl	800a5a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	2150      	movs	r1, #80	; 0x50
 8009cae:	4618      	mov	r0, r3
 8009cb0:	f000 fd8b 	bl	800a7ca <TIM_ITRx_SetConfig>
      break;
 8009cb4:	e109      	b.n	8009eca <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	4a2f      	ldr	r2, [pc, #188]	; (8009d78 <HAL_TIM_ConfigClockSource+0x56c>)
 8009cbc:	4293      	cmp	r3, r2
 8009cbe:	d027      	beq.n	8009d10 <HAL_TIM_ConfigClockSource+0x504>
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cc8:	d022      	beq.n	8009d10 <HAL_TIM_ConfigClockSource+0x504>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	4a2b      	ldr	r2, [pc, #172]	; (8009d7c <HAL_TIM_ConfigClockSource+0x570>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d01d      	beq.n	8009d10 <HAL_TIM_ConfigClockSource+0x504>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	4a29      	ldr	r2, [pc, #164]	; (8009d80 <HAL_TIM_ConfigClockSource+0x574>)
 8009cda:	4293      	cmp	r3, r2
 8009cdc:	d018      	beq.n	8009d10 <HAL_TIM_ConfigClockSource+0x504>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	4a28      	ldr	r2, [pc, #160]	; (8009d84 <HAL_TIM_ConfigClockSource+0x578>)
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d013      	beq.n	8009d10 <HAL_TIM_ConfigClockSource+0x504>
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	4a26      	ldr	r2, [pc, #152]	; (8009d88 <HAL_TIM_ConfigClockSource+0x57c>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d00e      	beq.n	8009d10 <HAL_TIM_ConfigClockSource+0x504>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	4a26      	ldr	r2, [pc, #152]	; (8009d90 <HAL_TIM_ConfigClockSource+0x584>)
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d009      	beq.n	8009d10 <HAL_TIM_ConfigClockSource+0x504>
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	4a24      	ldr	r2, [pc, #144]	; (8009d94 <HAL_TIM_ConfigClockSource+0x588>)
 8009d02:	4293      	cmp	r3, r2
 8009d04:	d004      	beq.n	8009d10 <HAL_TIM_ConfigClockSource+0x504>
 8009d06:	f241 11da 	movw	r1, #4570	; 0x11da
 8009d0a:	4820      	ldr	r0, [pc, #128]	; (8009d8c <HAL_TIM_ConfigClockSource+0x580>)
 8009d0c:	f7f8 fddf 	bl	80028ce <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	685b      	ldr	r3, [r3, #4]
 8009d14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009d18:	d014      	beq.n	8009d44 <HAL_TIM_ConfigClockSource+0x538>
 8009d1a:	683b      	ldr	r3, [r7, #0]
 8009d1c:	685b      	ldr	r3, [r3, #4]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d010      	beq.n	8009d44 <HAL_TIM_ConfigClockSource+0x538>
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	685b      	ldr	r3, [r3, #4]
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d00c      	beq.n	8009d44 <HAL_TIM_ConfigClockSource+0x538>
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	685b      	ldr	r3, [r3, #4]
 8009d2e:	2b02      	cmp	r3, #2
 8009d30:	d008      	beq.n	8009d44 <HAL_TIM_ConfigClockSource+0x538>
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	685b      	ldr	r3, [r3, #4]
 8009d36:	2b0a      	cmp	r3, #10
 8009d38:	d004      	beq.n	8009d44 <HAL_TIM_ConfigClockSource+0x538>
 8009d3a:	f241 11dd 	movw	r1, #4573	; 0x11dd
 8009d3e:	4813      	ldr	r0, [pc, #76]	; (8009d8c <HAL_TIM_ConfigClockSource+0x580>)
 8009d40:	f7f8 fdc5 	bl	80028ce <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	68db      	ldr	r3, [r3, #12]
 8009d48:	2b0f      	cmp	r3, #15
 8009d4a:	d904      	bls.n	8009d56 <HAL_TIM_ConfigClockSource+0x54a>
 8009d4c:	f241 11de 	movw	r1, #4574	; 0x11de
 8009d50:	480e      	ldr	r0, [pc, #56]	; (8009d8c <HAL_TIM_ConfigClockSource+0x580>)
 8009d52:	f7f8 fdbc 	bl	80028ce <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6818      	ldr	r0, [r3, #0]
 8009d5a:	683b      	ldr	r3, [r7, #0]
 8009d5c:	6859      	ldr	r1, [r3, #4]
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	68db      	ldr	r3, [r3, #12]
 8009d62:	461a      	mov	r2, r3
 8009d64:	f000 fc88 	bl	800a678 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	2160      	movs	r1, #96	; 0x60
 8009d6e:	4618      	mov	r0, r3
 8009d70:	f000 fd2b 	bl	800a7ca <TIM_ITRx_SetConfig>
      break;
 8009d74:	e0a9      	b.n	8009eca <HAL_TIM_ConfigClockSource+0x6be>
 8009d76:	bf00      	nop
 8009d78:	40010000 	.word	0x40010000
 8009d7c:	40000400 	.word	0x40000400
 8009d80:	40000800 	.word	0x40000800
 8009d84:	40000c00 	.word	0x40000c00
 8009d88:	40010400 	.word	0x40010400
 8009d8c:	0800c39c 	.word	0x0800c39c
 8009d90:	40014000 	.word	0x40014000
 8009d94:	40001800 	.word	0x40001800
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	4a51      	ldr	r2, [pc, #324]	; (8009ee4 <HAL_TIM_ConfigClockSource+0x6d8>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d027      	beq.n	8009df2 <HAL_TIM_ConfigClockSource+0x5e6>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009daa:	d022      	beq.n	8009df2 <HAL_TIM_ConfigClockSource+0x5e6>
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	4a4d      	ldr	r2, [pc, #308]	; (8009ee8 <HAL_TIM_ConfigClockSource+0x6dc>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	d01d      	beq.n	8009df2 <HAL_TIM_ConfigClockSource+0x5e6>
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	4a4c      	ldr	r2, [pc, #304]	; (8009eec <HAL_TIM_ConfigClockSource+0x6e0>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d018      	beq.n	8009df2 <HAL_TIM_ConfigClockSource+0x5e6>
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	4a4a      	ldr	r2, [pc, #296]	; (8009ef0 <HAL_TIM_ConfigClockSource+0x6e4>)
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d013      	beq.n	8009df2 <HAL_TIM_ConfigClockSource+0x5e6>
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	4a49      	ldr	r2, [pc, #292]	; (8009ef4 <HAL_TIM_ConfigClockSource+0x6e8>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d00e      	beq.n	8009df2 <HAL_TIM_ConfigClockSource+0x5e6>
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	4a47      	ldr	r2, [pc, #284]	; (8009ef8 <HAL_TIM_ConfigClockSource+0x6ec>)
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	d009      	beq.n	8009df2 <HAL_TIM_ConfigClockSource+0x5e6>
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	4a46      	ldr	r2, [pc, #280]	; (8009efc <HAL_TIM_ConfigClockSource+0x6f0>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d004      	beq.n	8009df2 <HAL_TIM_ConfigClockSource+0x5e6>
 8009de8:	f241 11ea 	movw	r1, #4586	; 0x11ea
 8009dec:	4844      	ldr	r0, [pc, #272]	; (8009f00 <HAL_TIM_ConfigClockSource+0x6f4>)
 8009dee:	f7f8 fd6e 	bl	80028ce <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	685b      	ldr	r3, [r3, #4]
 8009df6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009dfa:	d014      	beq.n	8009e26 <HAL_TIM_ConfigClockSource+0x61a>
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	685b      	ldr	r3, [r3, #4]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d010      	beq.n	8009e26 <HAL_TIM_ConfigClockSource+0x61a>
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	685b      	ldr	r3, [r3, #4]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d00c      	beq.n	8009e26 <HAL_TIM_ConfigClockSource+0x61a>
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	685b      	ldr	r3, [r3, #4]
 8009e10:	2b02      	cmp	r3, #2
 8009e12:	d008      	beq.n	8009e26 <HAL_TIM_ConfigClockSource+0x61a>
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	685b      	ldr	r3, [r3, #4]
 8009e18:	2b0a      	cmp	r3, #10
 8009e1a:	d004      	beq.n	8009e26 <HAL_TIM_ConfigClockSource+0x61a>
 8009e1c:	f241 11ed 	movw	r1, #4589	; 0x11ed
 8009e20:	4837      	ldr	r0, [pc, #220]	; (8009f00 <HAL_TIM_ConfigClockSource+0x6f4>)
 8009e22:	f7f8 fd54 	bl	80028ce <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	68db      	ldr	r3, [r3, #12]
 8009e2a:	2b0f      	cmp	r3, #15
 8009e2c:	d904      	bls.n	8009e38 <HAL_TIM_ConfigClockSource+0x62c>
 8009e2e:	f241 11ee 	movw	r1, #4590	; 0x11ee
 8009e32:	4833      	ldr	r0, [pc, #204]	; (8009f00 <HAL_TIM_ConfigClockSource+0x6f4>)
 8009e34:	f7f8 fd4b 	bl	80028ce <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6818      	ldr	r0, [r3, #0]
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	6859      	ldr	r1, [r3, #4]
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	68db      	ldr	r3, [r3, #12]
 8009e44:	461a      	mov	r2, r3
 8009e46:	f000 fbab 	bl	800a5a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	2140      	movs	r1, #64	; 0x40
 8009e50:	4618      	mov	r0, r3
 8009e52:	f000 fcba 	bl	800a7ca <TIM_ITRx_SetConfig>
      break;
 8009e56:	e038      	b.n	8009eca <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	4a21      	ldr	r2, [pc, #132]	; (8009ee4 <HAL_TIM_ConfigClockSource+0x6d8>)
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d027      	beq.n	8009eb2 <HAL_TIM_ConfigClockSource+0x6a6>
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e6a:	d022      	beq.n	8009eb2 <HAL_TIM_ConfigClockSource+0x6a6>
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4a1d      	ldr	r2, [pc, #116]	; (8009ee8 <HAL_TIM_ConfigClockSource+0x6dc>)
 8009e72:	4293      	cmp	r3, r2
 8009e74:	d01d      	beq.n	8009eb2 <HAL_TIM_ConfigClockSource+0x6a6>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	4a1c      	ldr	r2, [pc, #112]	; (8009eec <HAL_TIM_ConfigClockSource+0x6e0>)
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	d018      	beq.n	8009eb2 <HAL_TIM_ConfigClockSource+0x6a6>
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	4a1a      	ldr	r2, [pc, #104]	; (8009ef0 <HAL_TIM_ConfigClockSource+0x6e4>)
 8009e86:	4293      	cmp	r3, r2
 8009e88:	d013      	beq.n	8009eb2 <HAL_TIM_ConfigClockSource+0x6a6>
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	4a19      	ldr	r2, [pc, #100]	; (8009ef4 <HAL_TIM_ConfigClockSource+0x6e8>)
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d00e      	beq.n	8009eb2 <HAL_TIM_ConfigClockSource+0x6a6>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	4a17      	ldr	r2, [pc, #92]	; (8009ef8 <HAL_TIM_ConfigClockSource+0x6ec>)
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	d009      	beq.n	8009eb2 <HAL_TIM_ConfigClockSource+0x6a6>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	4a16      	ldr	r2, [pc, #88]	; (8009efc <HAL_TIM_ConfigClockSource+0x6f0>)
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	d004      	beq.n	8009eb2 <HAL_TIM_ConfigClockSource+0x6a6>
 8009ea8:	f241 11fd 	movw	r1, #4605	; 0x11fd
 8009eac:	4814      	ldr	r0, [pc, #80]	; (8009f00 <HAL_TIM_ConfigClockSource+0x6f4>)
 8009eae:	f7f8 fd0e 	bl	80028ce <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681a      	ldr	r2, [r3, #0]
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	4619      	mov	r1, r3
 8009ebc:	4610      	mov	r0, r2
 8009ebe:	f000 fc84 	bl	800a7ca <TIM_ITRx_SetConfig>
      break;
 8009ec2:	e002      	b.n	8009eca <HAL_TIM_ConfigClockSource+0x6be>
      break;
 8009ec4:	bf00      	nop
 8009ec6:	e000      	b.n	8009eca <HAL_TIM_ConfigClockSource+0x6be>
      break;
 8009ec8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2201      	movs	r2, #1
 8009ece:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009eda:	2300      	movs	r3, #0
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3710      	adds	r7, #16
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}
 8009ee4:	40010000 	.word	0x40010000
 8009ee8:	40000400 	.word	0x40000400
 8009eec:	40000800 	.word	0x40000800
 8009ef0:	40000c00 	.word	0x40000c00
 8009ef4:	40010400 	.word	0x40010400
 8009ef8:	40014000 	.word	0x40014000
 8009efc:	40001800 	.word	0x40001800
 8009f00:	0800c39c 	.word	0x0800c39c

08009f04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b085      	sub	sp, #20
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
 8009f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	4a40      	ldr	r2, [pc, #256]	; (800a018 <TIM_Base_SetConfig+0x114>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d013      	beq.n	8009f44 <TIM_Base_SetConfig+0x40>
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f22:	d00f      	beq.n	8009f44 <TIM_Base_SetConfig+0x40>
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	4a3d      	ldr	r2, [pc, #244]	; (800a01c <TIM_Base_SetConfig+0x118>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d00b      	beq.n	8009f44 <TIM_Base_SetConfig+0x40>
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	4a3c      	ldr	r2, [pc, #240]	; (800a020 <TIM_Base_SetConfig+0x11c>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d007      	beq.n	8009f44 <TIM_Base_SetConfig+0x40>
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	4a3b      	ldr	r2, [pc, #236]	; (800a024 <TIM_Base_SetConfig+0x120>)
 8009f38:	4293      	cmp	r3, r2
 8009f3a:	d003      	beq.n	8009f44 <TIM_Base_SetConfig+0x40>
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	4a3a      	ldr	r2, [pc, #232]	; (800a028 <TIM_Base_SetConfig+0x124>)
 8009f40:	4293      	cmp	r3, r2
 8009f42:	d108      	bne.n	8009f56 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	68fa      	ldr	r2, [r7, #12]
 8009f52:	4313      	orrs	r3, r2
 8009f54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	4a2f      	ldr	r2, [pc, #188]	; (800a018 <TIM_Base_SetConfig+0x114>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d02b      	beq.n	8009fb6 <TIM_Base_SetConfig+0xb2>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f64:	d027      	beq.n	8009fb6 <TIM_Base_SetConfig+0xb2>
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	4a2c      	ldr	r2, [pc, #176]	; (800a01c <TIM_Base_SetConfig+0x118>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d023      	beq.n	8009fb6 <TIM_Base_SetConfig+0xb2>
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	4a2b      	ldr	r2, [pc, #172]	; (800a020 <TIM_Base_SetConfig+0x11c>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d01f      	beq.n	8009fb6 <TIM_Base_SetConfig+0xb2>
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	4a2a      	ldr	r2, [pc, #168]	; (800a024 <TIM_Base_SetConfig+0x120>)
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	d01b      	beq.n	8009fb6 <TIM_Base_SetConfig+0xb2>
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	4a29      	ldr	r2, [pc, #164]	; (800a028 <TIM_Base_SetConfig+0x124>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d017      	beq.n	8009fb6 <TIM_Base_SetConfig+0xb2>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	4a28      	ldr	r2, [pc, #160]	; (800a02c <TIM_Base_SetConfig+0x128>)
 8009f8a:	4293      	cmp	r3, r2
 8009f8c:	d013      	beq.n	8009fb6 <TIM_Base_SetConfig+0xb2>
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	4a27      	ldr	r2, [pc, #156]	; (800a030 <TIM_Base_SetConfig+0x12c>)
 8009f92:	4293      	cmp	r3, r2
 8009f94:	d00f      	beq.n	8009fb6 <TIM_Base_SetConfig+0xb2>
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	4a26      	ldr	r2, [pc, #152]	; (800a034 <TIM_Base_SetConfig+0x130>)
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	d00b      	beq.n	8009fb6 <TIM_Base_SetConfig+0xb2>
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	4a25      	ldr	r2, [pc, #148]	; (800a038 <TIM_Base_SetConfig+0x134>)
 8009fa2:	4293      	cmp	r3, r2
 8009fa4:	d007      	beq.n	8009fb6 <TIM_Base_SetConfig+0xb2>
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	4a24      	ldr	r2, [pc, #144]	; (800a03c <TIM_Base_SetConfig+0x138>)
 8009faa:	4293      	cmp	r3, r2
 8009fac:	d003      	beq.n	8009fb6 <TIM_Base_SetConfig+0xb2>
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	4a23      	ldr	r2, [pc, #140]	; (800a040 <TIM_Base_SetConfig+0x13c>)
 8009fb2:	4293      	cmp	r3, r2
 8009fb4:	d108      	bne.n	8009fc8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009fbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009fbe:	683b      	ldr	r3, [r7, #0]
 8009fc0:	68db      	ldr	r3, [r3, #12]
 8009fc2:	68fa      	ldr	r2, [r7, #12]
 8009fc4:	4313      	orrs	r3, r2
 8009fc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	695b      	ldr	r3, [r3, #20]
 8009fd2:	4313      	orrs	r3, r2
 8009fd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	68fa      	ldr	r2, [r7, #12]
 8009fda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	689a      	ldr	r2, [r3, #8]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	681a      	ldr	r2, [r3, #0]
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	4a0a      	ldr	r2, [pc, #40]	; (800a018 <TIM_Base_SetConfig+0x114>)
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d003      	beq.n	8009ffc <TIM_Base_SetConfig+0xf8>
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	4a0c      	ldr	r2, [pc, #48]	; (800a028 <TIM_Base_SetConfig+0x124>)
 8009ff8:	4293      	cmp	r3, r2
 8009ffa:	d103      	bne.n	800a004 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	691a      	ldr	r2, [r3, #16]
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2201      	movs	r2, #1
 800a008:	615a      	str	r2, [r3, #20]
}
 800a00a:	bf00      	nop
 800a00c:	3714      	adds	r7, #20
 800a00e:	46bd      	mov	sp, r7
 800a010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a014:	4770      	bx	lr
 800a016:	bf00      	nop
 800a018:	40010000 	.word	0x40010000
 800a01c:	40000400 	.word	0x40000400
 800a020:	40000800 	.word	0x40000800
 800a024:	40000c00 	.word	0x40000c00
 800a028:	40010400 	.word	0x40010400
 800a02c:	40014000 	.word	0x40014000
 800a030:	40014400 	.word	0x40014400
 800a034:	40014800 	.word	0x40014800
 800a038:	40001800 	.word	0x40001800
 800a03c:	40001c00 	.word	0x40001c00
 800a040:	40002000 	.word	0x40002000

0800a044 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b086      	sub	sp, #24
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
 800a04c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	6a1b      	ldr	r3, [r3, #32]
 800a052:	f023 0201 	bic.w	r2, r3, #1
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6a1b      	ldr	r3, [r3, #32]
 800a05e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	685b      	ldr	r3, [r3, #4]
 800a064:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	699b      	ldr	r3, [r3, #24]
 800a06a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a072:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	f023 0303 	bic.w	r3, r3, #3
 800a07a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a07c:	683b      	ldr	r3, [r7, #0]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	68fa      	ldr	r2, [r7, #12]
 800a082:	4313      	orrs	r3, r2
 800a084:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a086:	697b      	ldr	r3, [r7, #20]
 800a088:	f023 0302 	bic.w	r3, r3, #2
 800a08c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	697a      	ldr	r2, [r7, #20]
 800a094:	4313      	orrs	r3, r2
 800a096:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	4a34      	ldr	r2, [pc, #208]	; (800a16c <TIM_OC1_SetConfig+0x128>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d003      	beq.n	800a0a8 <TIM_OC1_SetConfig+0x64>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	4a33      	ldr	r2, [pc, #204]	; (800a170 <TIM_OC1_SetConfig+0x12c>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d119      	bne.n	800a0dc <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	68db      	ldr	r3, [r3, #12]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d008      	beq.n	800a0c2 <TIM_OC1_SetConfig+0x7e>
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	68db      	ldr	r3, [r3, #12]
 800a0b4:	2b08      	cmp	r3, #8
 800a0b6:	d004      	beq.n	800a0c2 <TIM_OC1_SetConfig+0x7e>
 800a0b8:	f241 7102 	movw	r1, #5890	; 0x1702
 800a0bc:	482d      	ldr	r0, [pc, #180]	; (800a174 <TIM_OC1_SetConfig+0x130>)
 800a0be:	f7f8 fc06 	bl	80028ce <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a0c2:	697b      	ldr	r3, [r7, #20]
 800a0c4:	f023 0308 	bic.w	r3, r3, #8
 800a0c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	68db      	ldr	r3, [r3, #12]
 800a0ce:	697a      	ldr	r2, [r7, #20]
 800a0d0:	4313      	orrs	r3, r2
 800a0d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	f023 0304 	bic.w	r3, r3, #4
 800a0da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	4a23      	ldr	r2, [pc, #140]	; (800a16c <TIM_OC1_SetConfig+0x128>)
 800a0e0:	4293      	cmp	r3, r2
 800a0e2:	d003      	beq.n	800a0ec <TIM_OC1_SetConfig+0xa8>
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	4a22      	ldr	r2, [pc, #136]	; (800a170 <TIM_OC1_SetConfig+0x12c>)
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	d12d      	bne.n	800a148 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	699b      	ldr	r3, [r3, #24]
 800a0f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0f4:	d008      	beq.n	800a108 <TIM_OC1_SetConfig+0xc4>
 800a0f6:	683b      	ldr	r3, [r7, #0]
 800a0f8:	699b      	ldr	r3, [r3, #24]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d004      	beq.n	800a108 <TIM_OC1_SetConfig+0xc4>
 800a0fe:	f241 710f 	movw	r1, #5903	; 0x170f
 800a102:	481c      	ldr	r0, [pc, #112]	; (800a174 <TIM_OC1_SetConfig+0x130>)
 800a104:	f7f8 fbe3 	bl	80028ce <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	695b      	ldr	r3, [r3, #20]
 800a10c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a110:	d008      	beq.n	800a124 <TIM_OC1_SetConfig+0xe0>
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	695b      	ldr	r3, [r3, #20]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d004      	beq.n	800a124 <TIM_OC1_SetConfig+0xe0>
 800a11a:	f241 7110 	movw	r1, #5904	; 0x1710
 800a11e:	4815      	ldr	r0, [pc, #84]	; (800a174 <TIM_OC1_SetConfig+0x130>)
 800a120:	f7f8 fbd5 	bl	80028ce <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a12a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a12c:	693b      	ldr	r3, [r7, #16]
 800a12e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a132:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	695b      	ldr	r3, [r3, #20]
 800a138:	693a      	ldr	r2, [r7, #16]
 800a13a:	4313      	orrs	r3, r2
 800a13c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	699b      	ldr	r3, [r3, #24]
 800a142:	693a      	ldr	r2, [r7, #16]
 800a144:	4313      	orrs	r3, r2
 800a146:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	693a      	ldr	r2, [r7, #16]
 800a14c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	68fa      	ldr	r2, [r7, #12]
 800a152:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	685a      	ldr	r2, [r3, #4]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	697a      	ldr	r2, [r7, #20]
 800a160:	621a      	str	r2, [r3, #32]
}
 800a162:	bf00      	nop
 800a164:	3718      	adds	r7, #24
 800a166:	46bd      	mov	sp, r7
 800a168:	bd80      	pop	{r7, pc}
 800a16a:	bf00      	nop
 800a16c:	40010000 	.word	0x40010000
 800a170:	40010400 	.word	0x40010400
 800a174:	0800c39c 	.word	0x0800c39c

0800a178 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b086      	sub	sp, #24
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	6078      	str	r0, [r7, #4]
 800a180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6a1b      	ldr	r3, [r3, #32]
 800a186:	f023 0210 	bic.w	r2, r3, #16
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6a1b      	ldr	r3, [r3, #32]
 800a192:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	685b      	ldr	r3, [r3, #4]
 800a198:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	699b      	ldr	r3, [r3, #24]
 800a19e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a1a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a1ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	021b      	lsls	r3, r3, #8
 800a1b6:	68fa      	ldr	r2, [r7, #12]
 800a1b8:	4313      	orrs	r3, r2
 800a1ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	f023 0320 	bic.w	r3, r3, #32
 800a1c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	689b      	ldr	r3, [r3, #8]
 800a1c8:	011b      	lsls	r3, r3, #4
 800a1ca:	697a      	ldr	r2, [r7, #20]
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	4a35      	ldr	r2, [pc, #212]	; (800a2a8 <TIM_OC2_SetConfig+0x130>)
 800a1d4:	4293      	cmp	r3, r2
 800a1d6:	d003      	beq.n	800a1e0 <TIM_OC2_SetConfig+0x68>
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	4a34      	ldr	r2, [pc, #208]	; (800a2ac <TIM_OC2_SetConfig+0x134>)
 800a1dc:	4293      	cmp	r3, r2
 800a1de:	d11a      	bne.n	800a216 <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	68db      	ldr	r3, [r3, #12]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d008      	beq.n	800a1fa <TIM_OC2_SetConfig+0x82>
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	68db      	ldr	r3, [r3, #12]
 800a1ec:	2b08      	cmp	r3, #8
 800a1ee:	d004      	beq.n	800a1fa <TIM_OC2_SetConfig+0x82>
 800a1f0:	f241 714d 	movw	r1, #5965	; 0x174d
 800a1f4:	482e      	ldr	r0, [pc, #184]	; (800a2b0 <TIM_OC2_SetConfig+0x138>)
 800a1f6:	f7f8 fb6a 	bl	80028ce <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a1fa:	697b      	ldr	r3, [r7, #20]
 800a1fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a200:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	68db      	ldr	r3, [r3, #12]
 800a206:	011b      	lsls	r3, r3, #4
 800a208:	697a      	ldr	r2, [r7, #20]
 800a20a:	4313      	orrs	r3, r2
 800a20c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a214:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	4a23      	ldr	r2, [pc, #140]	; (800a2a8 <TIM_OC2_SetConfig+0x130>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d003      	beq.n	800a226 <TIM_OC2_SetConfig+0xae>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	4a22      	ldr	r2, [pc, #136]	; (800a2ac <TIM_OC2_SetConfig+0x134>)
 800a222:	4293      	cmp	r3, r2
 800a224:	d12f      	bne.n	800a286 <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800a226:	683b      	ldr	r3, [r7, #0]
 800a228:	699b      	ldr	r3, [r3, #24]
 800a22a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a22e:	d008      	beq.n	800a242 <TIM_OC2_SetConfig+0xca>
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	699b      	ldr	r3, [r3, #24]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d004      	beq.n	800a242 <TIM_OC2_SetConfig+0xca>
 800a238:	f241 715b 	movw	r1, #5979	; 0x175b
 800a23c:	481c      	ldr	r0, [pc, #112]	; (800a2b0 <TIM_OC2_SetConfig+0x138>)
 800a23e:	f7f8 fb46 	bl	80028ce <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	695b      	ldr	r3, [r3, #20]
 800a246:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a24a:	d008      	beq.n	800a25e <TIM_OC2_SetConfig+0xe6>
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	695b      	ldr	r3, [r3, #20]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d004      	beq.n	800a25e <TIM_OC2_SetConfig+0xe6>
 800a254:	f241 715c 	movw	r1, #5980	; 0x175c
 800a258:	4815      	ldr	r0, [pc, #84]	; (800a2b0 <TIM_OC2_SetConfig+0x138>)
 800a25a:	f7f8 fb38 	bl	80028ce <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a25e:	693b      	ldr	r3, [r7, #16]
 800a260:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a264:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a266:	693b      	ldr	r3, [r7, #16]
 800a268:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a26c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	695b      	ldr	r3, [r3, #20]
 800a272:	009b      	lsls	r3, r3, #2
 800a274:	693a      	ldr	r2, [r7, #16]
 800a276:	4313      	orrs	r3, r2
 800a278:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	699b      	ldr	r3, [r3, #24]
 800a27e:	009b      	lsls	r3, r3, #2
 800a280:	693a      	ldr	r2, [r7, #16]
 800a282:	4313      	orrs	r3, r2
 800a284:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	693a      	ldr	r2, [r7, #16]
 800a28a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	68fa      	ldr	r2, [r7, #12]
 800a290:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a292:	683b      	ldr	r3, [r7, #0]
 800a294:	685a      	ldr	r2, [r3, #4]
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	697a      	ldr	r2, [r7, #20]
 800a29e:	621a      	str	r2, [r3, #32]
}
 800a2a0:	bf00      	nop
 800a2a2:	3718      	adds	r7, #24
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bd80      	pop	{r7, pc}
 800a2a8:	40010000 	.word	0x40010000
 800a2ac:	40010400 	.word	0x40010400
 800a2b0:	0800c39c 	.word	0x0800c39c

0800a2b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b086      	sub	sp, #24
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
 800a2bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	6a1b      	ldr	r3, [r3, #32]
 800a2c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6a1b      	ldr	r3, [r3, #32]
 800a2ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	685b      	ldr	r3, [r3, #4]
 800a2d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	69db      	ldr	r3, [r3, #28]
 800a2da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	f023 0303 	bic.w	r3, r3, #3
 800a2ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	68fa      	ldr	r2, [r7, #12]
 800a2f2:	4313      	orrs	r3, r2
 800a2f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a2f6:	697b      	ldr	r3, [r7, #20]
 800a2f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a2fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	689b      	ldr	r3, [r3, #8]
 800a302:	021b      	lsls	r3, r3, #8
 800a304:	697a      	ldr	r2, [r7, #20]
 800a306:	4313      	orrs	r3, r2
 800a308:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	4a35      	ldr	r2, [pc, #212]	; (800a3e4 <TIM_OC3_SetConfig+0x130>)
 800a30e:	4293      	cmp	r3, r2
 800a310:	d003      	beq.n	800a31a <TIM_OC3_SetConfig+0x66>
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	4a34      	ldr	r2, [pc, #208]	; (800a3e8 <TIM_OC3_SetConfig+0x134>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d11a      	bne.n	800a350 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	68db      	ldr	r3, [r3, #12]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d008      	beq.n	800a334 <TIM_OC3_SetConfig+0x80>
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	68db      	ldr	r3, [r3, #12]
 800a326:	2b08      	cmp	r3, #8
 800a328:	d004      	beq.n	800a334 <TIM_OC3_SetConfig+0x80>
 800a32a:	f241 7198 	movw	r1, #6040	; 0x1798
 800a32e:	482f      	ldr	r0, [pc, #188]	; (800a3ec <TIM_OC3_SetConfig+0x138>)
 800a330:	f7f8 facd 	bl	80028ce <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a334:	697b      	ldr	r3, [r7, #20]
 800a336:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a33a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	68db      	ldr	r3, [r3, #12]
 800a340:	021b      	lsls	r3, r3, #8
 800a342:	697a      	ldr	r2, [r7, #20]
 800a344:	4313      	orrs	r3, r2
 800a346:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a34e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	4a24      	ldr	r2, [pc, #144]	; (800a3e4 <TIM_OC3_SetConfig+0x130>)
 800a354:	4293      	cmp	r3, r2
 800a356:	d003      	beq.n	800a360 <TIM_OC3_SetConfig+0xac>
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	4a23      	ldr	r2, [pc, #140]	; (800a3e8 <TIM_OC3_SetConfig+0x134>)
 800a35c:	4293      	cmp	r3, r2
 800a35e:	d12f      	bne.n	800a3c0 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	699b      	ldr	r3, [r3, #24]
 800a364:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a368:	d008      	beq.n	800a37c <TIM_OC3_SetConfig+0xc8>
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	699b      	ldr	r3, [r3, #24]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d004      	beq.n	800a37c <TIM_OC3_SetConfig+0xc8>
 800a372:	f241 71a5 	movw	r1, #6053	; 0x17a5
 800a376:	481d      	ldr	r0, [pc, #116]	; (800a3ec <TIM_OC3_SetConfig+0x138>)
 800a378:	f7f8 faa9 	bl	80028ce <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	695b      	ldr	r3, [r3, #20]
 800a380:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a384:	d008      	beq.n	800a398 <TIM_OC3_SetConfig+0xe4>
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	695b      	ldr	r3, [r3, #20]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d004      	beq.n	800a398 <TIM_OC3_SetConfig+0xe4>
 800a38e:	f241 71a6 	movw	r1, #6054	; 0x17a6
 800a392:	4816      	ldr	r0, [pc, #88]	; (800a3ec <TIM_OC3_SetConfig+0x138>)
 800a394:	f7f8 fa9b 	bl	80028ce <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a39e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a3a0:	693b      	ldr	r3, [r7, #16]
 800a3a2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a3a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	695b      	ldr	r3, [r3, #20]
 800a3ac:	011b      	lsls	r3, r3, #4
 800a3ae:	693a      	ldr	r2, [r7, #16]
 800a3b0:	4313      	orrs	r3, r2
 800a3b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	699b      	ldr	r3, [r3, #24]
 800a3b8:	011b      	lsls	r3, r3, #4
 800a3ba:	693a      	ldr	r2, [r7, #16]
 800a3bc:	4313      	orrs	r3, r2
 800a3be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	693a      	ldr	r2, [r7, #16]
 800a3c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	68fa      	ldr	r2, [r7, #12]
 800a3ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	685a      	ldr	r2, [r3, #4]
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	697a      	ldr	r2, [r7, #20]
 800a3d8:	621a      	str	r2, [r3, #32]
}
 800a3da:	bf00      	nop
 800a3dc:	3718      	adds	r7, #24
 800a3de:	46bd      	mov	sp, r7
 800a3e0:	bd80      	pop	{r7, pc}
 800a3e2:	bf00      	nop
 800a3e4:	40010000 	.word	0x40010000
 800a3e8:	40010400 	.word	0x40010400
 800a3ec:	0800c39c 	.word	0x0800c39c

0800a3f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b086      	sub	sp, #24
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
 800a3f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	6a1b      	ldr	r3, [r3, #32]
 800a3fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6a1b      	ldr	r3, [r3, #32]
 800a40a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	685b      	ldr	r3, [r3, #4]
 800a410:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	69db      	ldr	r3, [r3, #28]
 800a416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a41e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a426:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	021b      	lsls	r3, r3, #8
 800a42e:	68fa      	ldr	r2, [r7, #12]
 800a430:	4313      	orrs	r3, r2
 800a432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a434:	693b      	ldr	r3, [r7, #16]
 800a436:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a43a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	689b      	ldr	r3, [r3, #8]
 800a440:	031b      	lsls	r3, r3, #12
 800a442:	693a      	ldr	r2, [r7, #16]
 800a444:	4313      	orrs	r3, r2
 800a446:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	4a18      	ldr	r2, [pc, #96]	; (800a4ac <TIM_OC4_SetConfig+0xbc>)
 800a44c:	4293      	cmp	r3, r2
 800a44e:	d003      	beq.n	800a458 <TIM_OC4_SetConfig+0x68>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	4a17      	ldr	r2, [pc, #92]	; (800a4b0 <TIM_OC4_SetConfig+0xc0>)
 800a454:	4293      	cmp	r3, r2
 800a456:	d117      	bne.n	800a488 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	695b      	ldr	r3, [r3, #20]
 800a45c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a460:	d008      	beq.n	800a474 <TIM_OC4_SetConfig+0x84>
 800a462:	683b      	ldr	r3, [r7, #0]
 800a464:	695b      	ldr	r3, [r3, #20]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d004      	beq.n	800a474 <TIM_OC4_SetConfig+0x84>
 800a46a:	f241 71e4 	movw	r1, #6116	; 0x17e4
 800a46e:	4811      	ldr	r0, [pc, #68]	; (800a4b4 <TIM_OC4_SetConfig+0xc4>)
 800a470:	f7f8 fa2d 	bl	80028ce <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a474:	697b      	ldr	r3, [r7, #20]
 800a476:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a47a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	695b      	ldr	r3, [r3, #20]
 800a480:	019b      	lsls	r3, r3, #6
 800a482:	697a      	ldr	r2, [r7, #20]
 800a484:	4313      	orrs	r3, r2
 800a486:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	697a      	ldr	r2, [r7, #20]
 800a48c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	68fa      	ldr	r2, [r7, #12]
 800a492:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	685a      	ldr	r2, [r3, #4]
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	693a      	ldr	r2, [r7, #16]
 800a4a0:	621a      	str	r2, [r3, #32]
}
 800a4a2:	bf00      	nop
 800a4a4:	3718      	adds	r7, #24
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}
 800a4aa:	bf00      	nop
 800a4ac:	40010000 	.word	0x40010000
 800a4b0:	40010400 	.word	0x40010400
 800a4b4:	0800c39c 	.word	0x0800c39c

0800a4b8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b087      	sub	sp, #28
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	60f8      	str	r0, [r7, #12]
 800a4c0:	60b9      	str	r1, [r7, #8]
 800a4c2:	607a      	str	r2, [r7, #4]
 800a4c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	6a1b      	ldr	r3, [r3, #32]
 800a4ca:	f023 0201 	bic.w	r2, r3, #1
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	699b      	ldr	r3, [r3, #24]
 800a4d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	6a1b      	ldr	r3, [r3, #32]
 800a4dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	4a28      	ldr	r2, [pc, #160]	; (800a584 <TIM_TI1_SetConfig+0xcc>)
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d01b      	beq.n	800a51e <TIM_TI1_SetConfig+0x66>
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a4ec:	d017      	beq.n	800a51e <TIM_TI1_SetConfig+0x66>
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	4a25      	ldr	r2, [pc, #148]	; (800a588 <TIM_TI1_SetConfig+0xd0>)
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d013      	beq.n	800a51e <TIM_TI1_SetConfig+0x66>
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	4a24      	ldr	r2, [pc, #144]	; (800a58c <TIM_TI1_SetConfig+0xd4>)
 800a4fa:	4293      	cmp	r3, r2
 800a4fc:	d00f      	beq.n	800a51e <TIM_TI1_SetConfig+0x66>
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	4a23      	ldr	r2, [pc, #140]	; (800a590 <TIM_TI1_SetConfig+0xd8>)
 800a502:	4293      	cmp	r3, r2
 800a504:	d00b      	beq.n	800a51e <TIM_TI1_SetConfig+0x66>
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	4a22      	ldr	r2, [pc, #136]	; (800a594 <TIM_TI1_SetConfig+0xdc>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d007      	beq.n	800a51e <TIM_TI1_SetConfig+0x66>
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	4a21      	ldr	r2, [pc, #132]	; (800a598 <TIM_TI1_SetConfig+0xe0>)
 800a512:	4293      	cmp	r3, r2
 800a514:	d003      	beq.n	800a51e <TIM_TI1_SetConfig+0x66>
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	4a20      	ldr	r2, [pc, #128]	; (800a59c <TIM_TI1_SetConfig+0xe4>)
 800a51a:	4293      	cmp	r3, r2
 800a51c:	d101      	bne.n	800a522 <TIM_TI1_SetConfig+0x6a>
 800a51e:	2301      	movs	r3, #1
 800a520:	e000      	b.n	800a524 <TIM_TI1_SetConfig+0x6c>
 800a522:	2300      	movs	r3, #0
 800a524:	2b00      	cmp	r3, #0
 800a526:	d008      	beq.n	800a53a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	f023 0303 	bic.w	r3, r3, #3
 800a52e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a530:	697a      	ldr	r2, [r7, #20]
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	4313      	orrs	r3, r2
 800a536:	617b      	str	r3, [r7, #20]
 800a538:	e003      	b.n	800a542 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a53a:	697b      	ldr	r3, [r7, #20]
 800a53c:	f043 0301 	orr.w	r3, r3, #1
 800a540:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a542:	697b      	ldr	r3, [r7, #20]
 800a544:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a548:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	011b      	lsls	r3, r3, #4
 800a54e:	b2db      	uxtb	r3, r3
 800a550:	697a      	ldr	r2, [r7, #20]
 800a552:	4313      	orrs	r3, r2
 800a554:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a556:	693b      	ldr	r3, [r7, #16]
 800a558:	f023 030a 	bic.w	r3, r3, #10
 800a55c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	f003 030a 	and.w	r3, r3, #10
 800a564:	693a      	ldr	r2, [r7, #16]
 800a566:	4313      	orrs	r3, r2
 800a568:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	697a      	ldr	r2, [r7, #20]
 800a56e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	693a      	ldr	r2, [r7, #16]
 800a574:	621a      	str	r2, [r3, #32]
}
 800a576:	bf00      	nop
 800a578:	371c      	adds	r7, #28
 800a57a:	46bd      	mov	sp, r7
 800a57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a580:	4770      	bx	lr
 800a582:	bf00      	nop
 800a584:	40010000 	.word	0x40010000
 800a588:	40000400 	.word	0x40000400
 800a58c:	40000800 	.word	0x40000800
 800a590:	40000c00 	.word	0x40000c00
 800a594:	40010400 	.word	0x40010400
 800a598:	40014000 	.word	0x40014000
 800a59c:	40001800 	.word	0x40001800

0800a5a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a5a0:	b480      	push	{r7}
 800a5a2:	b087      	sub	sp, #28
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	60f8      	str	r0, [r7, #12]
 800a5a8:	60b9      	str	r1, [r7, #8]
 800a5aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	6a1b      	ldr	r3, [r3, #32]
 800a5b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	6a1b      	ldr	r3, [r3, #32]
 800a5b6:	f023 0201 	bic.w	r2, r3, #1
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	699b      	ldr	r3, [r3, #24]
 800a5c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a5c4:	693b      	ldr	r3, [r7, #16]
 800a5c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a5ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	011b      	lsls	r3, r3, #4
 800a5d0:	693a      	ldr	r2, [r7, #16]
 800a5d2:	4313      	orrs	r3, r2
 800a5d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	f023 030a 	bic.w	r3, r3, #10
 800a5dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a5de:	697a      	ldr	r2, [r7, #20]
 800a5e0:	68bb      	ldr	r3, [r7, #8]
 800a5e2:	4313      	orrs	r3, r2
 800a5e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	693a      	ldr	r2, [r7, #16]
 800a5ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	697a      	ldr	r2, [r7, #20]
 800a5f0:	621a      	str	r2, [r3, #32]
}
 800a5f2:	bf00      	nop
 800a5f4:	371c      	adds	r7, #28
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fc:	4770      	bx	lr

0800a5fe <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a5fe:	b480      	push	{r7}
 800a600:	b087      	sub	sp, #28
 800a602:	af00      	add	r7, sp, #0
 800a604:	60f8      	str	r0, [r7, #12]
 800a606:	60b9      	str	r1, [r7, #8]
 800a608:	607a      	str	r2, [r7, #4]
 800a60a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	6a1b      	ldr	r3, [r3, #32]
 800a610:	f023 0210 	bic.w	r2, r3, #16
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	699b      	ldr	r3, [r3, #24]
 800a61c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	6a1b      	ldr	r3, [r3, #32]
 800a622:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a624:	697b      	ldr	r3, [r7, #20]
 800a626:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a62a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	021b      	lsls	r3, r3, #8
 800a630:	697a      	ldr	r2, [r7, #20]
 800a632:	4313      	orrs	r3, r2
 800a634:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a63c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	031b      	lsls	r3, r3, #12
 800a642:	b29b      	uxth	r3, r3
 800a644:	697a      	ldr	r2, [r7, #20]
 800a646:	4313      	orrs	r3, r2
 800a648:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a64a:	693b      	ldr	r3, [r7, #16]
 800a64c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a650:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a652:	68bb      	ldr	r3, [r7, #8]
 800a654:	011b      	lsls	r3, r3, #4
 800a656:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800a65a:	693a      	ldr	r2, [r7, #16]
 800a65c:	4313      	orrs	r3, r2
 800a65e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	697a      	ldr	r2, [r7, #20]
 800a664:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	693a      	ldr	r2, [r7, #16]
 800a66a:	621a      	str	r2, [r3, #32]
}
 800a66c:	bf00      	nop
 800a66e:	371c      	adds	r7, #28
 800a670:	46bd      	mov	sp, r7
 800a672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a676:	4770      	bx	lr

0800a678 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a678:	b480      	push	{r7}
 800a67a:	b087      	sub	sp, #28
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	60f8      	str	r0, [r7, #12]
 800a680:	60b9      	str	r1, [r7, #8]
 800a682:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	6a1b      	ldr	r3, [r3, #32]
 800a688:	f023 0210 	bic.w	r2, r3, #16
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	699b      	ldr	r3, [r3, #24]
 800a694:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	6a1b      	ldr	r3, [r3, #32]
 800a69a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a69c:	697b      	ldr	r3, [r7, #20]
 800a69e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a6a2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	031b      	lsls	r3, r3, #12
 800a6a8:	697a      	ldr	r2, [r7, #20]
 800a6aa:	4313      	orrs	r3, r2
 800a6ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a6ae:	693b      	ldr	r3, [r7, #16]
 800a6b0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a6b4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	011b      	lsls	r3, r3, #4
 800a6ba:	693a      	ldr	r2, [r7, #16]
 800a6bc:	4313      	orrs	r3, r2
 800a6be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	697a      	ldr	r2, [r7, #20]
 800a6c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	693a      	ldr	r2, [r7, #16]
 800a6ca:	621a      	str	r2, [r3, #32]
}
 800a6cc:	bf00      	nop
 800a6ce:	371c      	adds	r7, #28
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d6:	4770      	bx	lr

0800a6d8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a6d8:	b480      	push	{r7}
 800a6da:	b087      	sub	sp, #28
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	60f8      	str	r0, [r7, #12]
 800a6e0:	60b9      	str	r1, [r7, #8]
 800a6e2:	607a      	str	r2, [r7, #4]
 800a6e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	6a1b      	ldr	r3, [r3, #32]
 800a6ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	69db      	ldr	r3, [r3, #28]
 800a6f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	6a1b      	ldr	r3, [r3, #32]
 800a6fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a6fe:	697b      	ldr	r3, [r7, #20]
 800a700:	f023 0303 	bic.w	r3, r3, #3
 800a704:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800a706:	697a      	ldr	r2, [r7, #20]
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	4313      	orrs	r3, r2
 800a70c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a70e:	697b      	ldr	r3, [r7, #20]
 800a710:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a714:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	011b      	lsls	r3, r3, #4
 800a71a:	b2db      	uxtb	r3, r3
 800a71c:	697a      	ldr	r2, [r7, #20]
 800a71e:	4313      	orrs	r3, r2
 800a720:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a722:	693b      	ldr	r3, [r7, #16]
 800a724:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800a728:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	021b      	lsls	r3, r3, #8
 800a72e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800a732:	693a      	ldr	r2, [r7, #16]
 800a734:	4313      	orrs	r3, r2
 800a736:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	697a      	ldr	r2, [r7, #20]
 800a73c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	693a      	ldr	r2, [r7, #16]
 800a742:	621a      	str	r2, [r3, #32]
}
 800a744:	bf00      	nop
 800a746:	371c      	adds	r7, #28
 800a748:	46bd      	mov	sp, r7
 800a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74e:	4770      	bx	lr

0800a750 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a750:	b480      	push	{r7}
 800a752:	b087      	sub	sp, #28
 800a754:	af00      	add	r7, sp, #0
 800a756:	60f8      	str	r0, [r7, #12]
 800a758:	60b9      	str	r1, [r7, #8]
 800a75a:	607a      	str	r2, [r7, #4]
 800a75c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	6a1b      	ldr	r3, [r3, #32]
 800a762:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	69db      	ldr	r3, [r3, #28]
 800a76e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	6a1b      	ldr	r3, [r3, #32]
 800a774:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a776:	697b      	ldr	r3, [r7, #20]
 800a778:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a77c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	021b      	lsls	r3, r3, #8
 800a782:	697a      	ldr	r2, [r7, #20]
 800a784:	4313      	orrs	r3, r2
 800a786:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a788:	697b      	ldr	r3, [r7, #20]
 800a78a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a78e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	031b      	lsls	r3, r3, #12
 800a794:	b29b      	uxth	r3, r3
 800a796:	697a      	ldr	r2, [r7, #20]
 800a798:	4313      	orrs	r3, r2
 800a79a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a79c:	693b      	ldr	r3, [r7, #16]
 800a79e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800a7a2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a7a4:	68bb      	ldr	r3, [r7, #8]
 800a7a6:	031b      	lsls	r3, r3, #12
 800a7a8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800a7ac:	693a      	ldr	r2, [r7, #16]
 800a7ae:	4313      	orrs	r3, r2
 800a7b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	697a      	ldr	r2, [r7, #20]
 800a7b6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	693a      	ldr	r2, [r7, #16]
 800a7bc:	621a      	str	r2, [r3, #32]
}
 800a7be:	bf00      	nop
 800a7c0:	371c      	adds	r7, #28
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c8:	4770      	bx	lr

0800a7ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a7ca:	b480      	push	{r7}
 800a7cc:	b085      	sub	sp, #20
 800a7ce:	af00      	add	r7, sp, #0
 800a7d0:	6078      	str	r0, [r7, #4]
 800a7d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	689b      	ldr	r3, [r3, #8]
 800a7d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a7e2:	683a      	ldr	r2, [r7, #0]
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	4313      	orrs	r3, r2
 800a7e8:	f043 0307 	orr.w	r3, r3, #7
 800a7ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	68fa      	ldr	r2, [r7, #12]
 800a7f2:	609a      	str	r2, [r3, #8]
}
 800a7f4:	bf00      	nop
 800a7f6:	3714      	adds	r7, #20
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fe:	4770      	bx	lr

0800a800 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a800:	b480      	push	{r7}
 800a802:	b087      	sub	sp, #28
 800a804:	af00      	add	r7, sp, #0
 800a806:	60f8      	str	r0, [r7, #12]
 800a808:	60b9      	str	r1, [r7, #8]
 800a80a:	607a      	str	r2, [r7, #4]
 800a80c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	689b      	ldr	r3, [r3, #8]
 800a812:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a814:	697b      	ldr	r3, [r7, #20]
 800a816:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a81a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	021a      	lsls	r2, r3, #8
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	431a      	orrs	r2, r3
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	4313      	orrs	r3, r2
 800a828:	697a      	ldr	r2, [r7, #20]
 800a82a:	4313      	orrs	r3, r2
 800a82c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	697a      	ldr	r2, [r7, #20]
 800a832:	609a      	str	r2, [r3, #8]
}
 800a834:	bf00      	nop
 800a836:	371c      	adds	r7, #28
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr

0800a840 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b086      	sub	sp, #24
 800a844:	af00      	add	r7, sp, #0
 800a846:	60f8      	str	r0, [r7, #12]
 800a848:	60b9      	str	r1, [r7, #8]
 800a84a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	4a32      	ldr	r2, [pc, #200]	; (800a918 <TIM_CCxChannelCmd+0xd8>)
 800a850:	4293      	cmp	r3, r2
 800a852:	d030      	beq.n	800a8b6 <TIM_CCxChannelCmd+0x76>
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a85a:	d02c      	beq.n	800a8b6 <TIM_CCxChannelCmd+0x76>
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	4a2f      	ldr	r2, [pc, #188]	; (800a91c <TIM_CCxChannelCmd+0xdc>)
 800a860:	4293      	cmp	r3, r2
 800a862:	d028      	beq.n	800a8b6 <TIM_CCxChannelCmd+0x76>
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	4a2e      	ldr	r2, [pc, #184]	; (800a920 <TIM_CCxChannelCmd+0xe0>)
 800a868:	4293      	cmp	r3, r2
 800a86a:	d024      	beq.n	800a8b6 <TIM_CCxChannelCmd+0x76>
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	4a2d      	ldr	r2, [pc, #180]	; (800a924 <TIM_CCxChannelCmd+0xe4>)
 800a870:	4293      	cmp	r3, r2
 800a872:	d020      	beq.n	800a8b6 <TIM_CCxChannelCmd+0x76>
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	4a2c      	ldr	r2, [pc, #176]	; (800a928 <TIM_CCxChannelCmd+0xe8>)
 800a878:	4293      	cmp	r3, r2
 800a87a:	d01c      	beq.n	800a8b6 <TIM_CCxChannelCmd+0x76>
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	4a2b      	ldr	r2, [pc, #172]	; (800a92c <TIM_CCxChannelCmd+0xec>)
 800a880:	4293      	cmp	r3, r2
 800a882:	d018      	beq.n	800a8b6 <TIM_CCxChannelCmd+0x76>
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	4a2a      	ldr	r2, [pc, #168]	; (800a930 <TIM_CCxChannelCmd+0xf0>)
 800a888:	4293      	cmp	r3, r2
 800a88a:	d014      	beq.n	800a8b6 <TIM_CCxChannelCmd+0x76>
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	4a29      	ldr	r2, [pc, #164]	; (800a934 <TIM_CCxChannelCmd+0xf4>)
 800a890:	4293      	cmp	r3, r2
 800a892:	d010      	beq.n	800a8b6 <TIM_CCxChannelCmd+0x76>
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	4a28      	ldr	r2, [pc, #160]	; (800a938 <TIM_CCxChannelCmd+0xf8>)
 800a898:	4293      	cmp	r3, r2
 800a89a:	d00c      	beq.n	800a8b6 <TIM_CCxChannelCmd+0x76>
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	4a27      	ldr	r2, [pc, #156]	; (800a93c <TIM_CCxChannelCmd+0xfc>)
 800a8a0:	4293      	cmp	r3, r2
 800a8a2:	d008      	beq.n	800a8b6 <TIM_CCxChannelCmd+0x76>
 800a8a4:	68fb      	ldr	r3, [r7, #12]
 800a8a6:	4a26      	ldr	r2, [pc, #152]	; (800a940 <TIM_CCxChannelCmd+0x100>)
 800a8a8:	4293      	cmp	r3, r2
 800a8aa:	d004      	beq.n	800a8b6 <TIM_CCxChannelCmd+0x76>
 800a8ac:	f641 11cc 	movw	r1, #6604	; 0x19cc
 800a8b0:	4824      	ldr	r0, [pc, #144]	; (800a944 <TIM_CCxChannelCmd+0x104>)
 800a8b2:	f7f8 f80c 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d010      	beq.n	800a8de <TIM_CCxChannelCmd+0x9e>
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	2b04      	cmp	r3, #4
 800a8c0:	d00d      	beq.n	800a8de <TIM_CCxChannelCmd+0x9e>
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	2b08      	cmp	r3, #8
 800a8c6:	d00a      	beq.n	800a8de <TIM_CCxChannelCmd+0x9e>
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	2b0c      	cmp	r3, #12
 800a8cc:	d007      	beq.n	800a8de <TIM_CCxChannelCmd+0x9e>
 800a8ce:	68bb      	ldr	r3, [r7, #8]
 800a8d0:	2b3c      	cmp	r3, #60	; 0x3c
 800a8d2:	d004      	beq.n	800a8de <TIM_CCxChannelCmd+0x9e>
 800a8d4:	f641 11cd 	movw	r1, #6605	; 0x19cd
 800a8d8:	481a      	ldr	r0, [pc, #104]	; (800a944 <TIM_CCxChannelCmd+0x104>)
 800a8da:	f7f7 fff8 	bl	80028ce <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a8de:	68bb      	ldr	r3, [r7, #8]
 800a8e0:	f003 031f 	and.w	r3, r3, #31
 800a8e4:	2201      	movs	r2, #1
 800a8e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a8ea:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	6a1a      	ldr	r2, [r3, #32]
 800a8f0:	697b      	ldr	r3, [r7, #20]
 800a8f2:	43db      	mvns	r3, r3
 800a8f4:	401a      	ands	r2, r3
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	6a1a      	ldr	r2, [r3, #32]
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	f003 031f 	and.w	r3, r3, #31
 800a904:	6879      	ldr	r1, [r7, #4]
 800a906:	fa01 f303 	lsl.w	r3, r1, r3
 800a90a:	431a      	orrs	r2, r3
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	621a      	str	r2, [r3, #32]
}
 800a910:	bf00      	nop
 800a912:	3718      	adds	r7, #24
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}
 800a918:	40010000 	.word	0x40010000
 800a91c:	40000400 	.word	0x40000400
 800a920:	40000800 	.word	0x40000800
 800a924:	40000c00 	.word	0x40000c00
 800a928:	40010400 	.word	0x40010400
 800a92c:	40014000 	.word	0x40014000
 800a930:	40014400 	.word	0x40014400
 800a934:	40014800 	.word	0x40014800
 800a938:	40001800 	.word	0x40001800
 800a93c:	40001c00 	.word	0x40001c00
 800a940:	40002000 	.word	0x40002000
 800a944:	0800c39c 	.word	0x0800c39c

0800a948 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b084      	sub	sp, #16
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
 800a950:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	4a61      	ldr	r2, [pc, #388]	; (800aadc <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800a958:	4293      	cmp	r3, r2
 800a95a:	d027      	beq.n	800a9ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a964:	d022      	beq.n	800a9ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4a5d      	ldr	r2, [pc, #372]	; (800aae0 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d01d      	beq.n	800a9ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	4a5b      	ldr	r2, [pc, #364]	; (800aae4 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800a976:	4293      	cmp	r3, r2
 800a978:	d018      	beq.n	800a9ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	4a5a      	ldr	r2, [pc, #360]	; (800aae8 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d013      	beq.n	800a9ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	4a58      	ldr	r2, [pc, #352]	; (800aaec <HAL_TIMEx_MasterConfigSynchronization+0x1a4>)
 800a98a:	4293      	cmp	r3, r2
 800a98c:	d00e      	beq.n	800a9ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	4a57      	ldr	r2, [pc, #348]	; (800aaf0 <HAL_TIMEx_MasterConfigSynchronization+0x1a8>)
 800a994:	4293      	cmp	r3, r2
 800a996:	d009      	beq.n	800a9ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	4a55      	ldr	r2, [pc, #340]	; (800aaf4 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d004      	beq.n	800a9ac <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800a9a2:	f240 6164 	movw	r1, #1636	; 0x664
 800a9a6:	4854      	ldr	r0, [pc, #336]	; (800aaf8 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800a9a8:	f7f7 ff91 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d020      	beq.n	800a9f6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	2b10      	cmp	r3, #16
 800a9ba:	d01c      	beq.n	800a9f6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	2b20      	cmp	r3, #32
 800a9c2:	d018      	beq.n	800a9f6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	2b30      	cmp	r3, #48	; 0x30
 800a9ca:	d014      	beq.n	800a9f6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	2b40      	cmp	r3, #64	; 0x40
 800a9d2:	d010      	beq.n	800a9f6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	2b50      	cmp	r3, #80	; 0x50
 800a9da:	d00c      	beq.n	800a9f6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	2b60      	cmp	r3, #96	; 0x60
 800a9e2:	d008      	beq.n	800a9f6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	2b70      	cmp	r3, #112	; 0x70
 800a9ea:	d004      	beq.n	800a9f6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800a9ec:	f240 6165 	movw	r1, #1637	; 0x665
 800a9f0:	4841      	ldr	r0, [pc, #260]	; (800aaf8 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800a9f2:	f7f7 ff6c 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800a9f6:	683b      	ldr	r3, [r7, #0]
 800a9f8:	685b      	ldr	r3, [r3, #4]
 800a9fa:	2b80      	cmp	r3, #128	; 0x80
 800a9fc:	d008      	beq.n	800aa10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	685b      	ldr	r3, [r3, #4]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d004      	beq.n	800aa10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800aa06:	f240 6166 	movw	r1, #1638	; 0x666
 800aa0a:	483b      	ldr	r0, [pc, #236]	; (800aaf8 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800aa0c:	f7f7 ff5f 	bl	80028ce <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa16:	2b01      	cmp	r3, #1
 800aa18:	d101      	bne.n	800aa1e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800aa1a:	2302      	movs	r3, #2
 800aa1c:	e05a      	b.n	800aad4 <HAL_TIMEx_MasterConfigSynchronization+0x18c>
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	2201      	movs	r2, #1
 800aa22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	2202      	movs	r2, #2
 800aa2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	685b      	ldr	r3, [r3, #4]
 800aa34:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	689b      	ldr	r3, [r3, #8]
 800aa3c:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa44:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	68fa      	ldr	r2, [r7, #12]
 800aa4c:	4313      	orrs	r3, r2
 800aa4e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	68fa      	ldr	r2, [r7, #12]
 800aa56:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	4a1f      	ldr	r2, [pc, #124]	; (800aadc <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d022      	beq.n	800aaa8 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa6a:	d01d      	beq.n	800aaa8 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	4a1b      	ldr	r2, [pc, #108]	; (800aae0 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800aa72:	4293      	cmp	r3, r2
 800aa74:	d018      	beq.n	800aaa8 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	4a1a      	ldr	r2, [pc, #104]	; (800aae4 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d013      	beq.n	800aaa8 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	4a18      	ldr	r2, [pc, #96]	; (800aae8 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 800aa86:	4293      	cmp	r3, r2
 800aa88:	d00e      	beq.n	800aaa8 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	4a19      	ldr	r2, [pc, #100]	; (800aaf4 <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 800aa90:	4293      	cmp	r3, r2
 800aa92:	d009      	beq.n	800aaa8 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	4a18      	ldr	r2, [pc, #96]	; (800aafc <HAL_TIMEx_MasterConfigSynchronization+0x1b4>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d004      	beq.n	800aaa8 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	4a17      	ldr	r2, [pc, #92]	; (800ab00 <HAL_TIMEx_MasterConfigSynchronization+0x1b8>)
 800aaa4:	4293      	cmp	r3, r2
 800aaa6:	d10c      	bne.n	800aac2 <HAL_TIMEx_MasterConfigSynchronization+0x17a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aaae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aab0:	683b      	ldr	r3, [r7, #0]
 800aab2:	685b      	ldr	r3, [r3, #4]
 800aab4:	68ba      	ldr	r2, [r7, #8]
 800aab6:	4313      	orrs	r3, r2
 800aab8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	68ba      	ldr	r2, [r7, #8]
 800aac0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2201      	movs	r2, #1
 800aac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2200      	movs	r2, #0
 800aace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aad2:	2300      	movs	r3, #0
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	3710      	adds	r7, #16
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}
 800aadc:	40010000 	.word	0x40010000
 800aae0:	40000400 	.word	0x40000400
 800aae4:	40000800 	.word	0x40000800
 800aae8:	40000c00 	.word	0x40000c00
 800aaec:	40001000 	.word	0x40001000
 800aaf0:	40001400 	.word	0x40001400
 800aaf4:	40010400 	.word	0x40010400
 800aaf8:	0800c3d4 	.word	0x0800c3d4
 800aafc:	40014000 	.word	0x40014000
 800ab00:	40001800 	.word	0x40001800

0800ab04 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b084      	sub	sp, #16
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
 800ab0c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ab0e:	2300      	movs	r3, #0
 800ab10:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	4a5e      	ldr	r2, [pc, #376]	; (800ac90 <HAL_TIMEx_ConfigBreakDeadTime+0x18c>)
 800ab18:	4293      	cmp	r3, r2
 800ab1a:	d009      	beq.n	800ab30 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	4a5c      	ldr	r2, [pc, #368]	; (800ac94 <HAL_TIMEx_ConfigBreakDeadTime+0x190>)
 800ab22:	4293      	cmp	r3, r2
 800ab24:	d004      	beq.n	800ab30 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 800ab26:	f240 61a1 	movw	r1, #1697	; 0x6a1
 800ab2a:	485b      	ldr	r0, [pc, #364]	; (800ac98 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800ab2c:	f7f7 fecf 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ab38:	d008      	beq.n	800ab4c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 800ab3a:	683b      	ldr	r3, [r7, #0]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d004      	beq.n	800ab4c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 800ab42:	f240 61a2 	movw	r1, #1698	; 0x6a2
 800ab46:	4854      	ldr	r0, [pc, #336]	; (800ac98 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800ab48:	f7f7 fec1 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800ab4c:	683b      	ldr	r3, [r7, #0]
 800ab4e:	685b      	ldr	r3, [r3, #4]
 800ab50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab54:	d008      	beq.n	800ab68 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 800ab56:	683b      	ldr	r3, [r7, #0]
 800ab58:	685b      	ldr	r3, [r3, #4]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d004      	beq.n	800ab68 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 800ab5e:	f240 61a3 	movw	r1, #1699	; 0x6a3
 800ab62:	484d      	ldr	r0, [pc, #308]	; (800ac98 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800ab64:	f7f7 feb3 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	689b      	ldr	r3, [r3, #8]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d013      	beq.n	800ab98 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800ab70:	683b      	ldr	r3, [r7, #0]
 800ab72:	689b      	ldr	r3, [r3, #8]
 800ab74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ab78:	d00e      	beq.n	800ab98 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	689b      	ldr	r3, [r3, #8]
 800ab7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ab82:	d009      	beq.n	800ab98 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800ab84:	683b      	ldr	r3, [r7, #0]
 800ab86:	689b      	ldr	r3, [r3, #8]
 800ab88:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ab8c:	d004      	beq.n	800ab98 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800ab8e:	f240 61a4 	movw	r1, #1700	; 0x6a4
 800ab92:	4841      	ldr	r0, [pc, #260]	; (800ac98 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800ab94:	f7f7 fe9b 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	68db      	ldr	r3, [r3, #12]
 800ab9c:	2bff      	cmp	r3, #255	; 0xff
 800ab9e:	d904      	bls.n	800abaa <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 800aba0:	f240 61a5 	movw	r1, #1701	; 0x6a5
 800aba4:	483c      	ldr	r0, [pc, #240]	; (800ac98 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800aba6:	f7f7 fe92 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800abaa:	683b      	ldr	r3, [r7, #0]
 800abac:	691b      	ldr	r3, [r3, #16]
 800abae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abb2:	d008      	beq.n	800abc6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	691b      	ldr	r3, [r3, #16]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d004      	beq.n	800abc6 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800abbc:	f240 61a6 	movw	r1, #1702	; 0x6a6
 800abc0:	4835      	ldr	r0, [pc, #212]	; (800ac98 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800abc2:	f7f7 fe84 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	695b      	ldr	r3, [r3, #20]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d009      	beq.n	800abe2 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	695b      	ldr	r3, [r3, #20]
 800abd2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abd6:	d004      	beq.n	800abe2 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800abd8:	f240 61a7 	movw	r1, #1703	; 0x6a7
 800abdc:	482e      	ldr	r0, [pc, #184]	; (800ac98 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800abde:	f7f7 fe76 	bl	80028ce <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	69db      	ldr	r3, [r3, #28]
 800abe6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800abea:	d008      	beq.n	800abfe <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	69db      	ldr	r3, [r3, #28]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d004      	beq.n	800abfe <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800abf4:	f44f 61d5 	mov.w	r1, #1704	; 0x6a8
 800abf8:	4827      	ldr	r0, [pc, #156]	; (800ac98 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800abfa:	f7f7 fe68 	bl	80028ce <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ac04:	2b01      	cmp	r3, #1
 800ac06:	d101      	bne.n	800ac0c <HAL_TIMEx_ConfigBreakDeadTime+0x108>
 800ac08:	2302      	movs	r3, #2
 800ac0a:	e03d      	b.n	800ac88 <HAL_TIMEx_ConfigBreakDeadTime+0x184>
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2201      	movs	r2, #1
 800ac10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	68db      	ldr	r3, [r3, #12]
 800ac1e:	4313      	orrs	r3, r2
 800ac20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	689b      	ldr	r3, [r3, #8]
 800ac2c:	4313      	orrs	r3, r2
 800ac2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ac36:	683b      	ldr	r3, [r7, #0]
 800ac38:	685b      	ldr	r3, [r3, #4]
 800ac3a:	4313      	orrs	r3, r2
 800ac3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	4313      	orrs	r3, r2
 800ac4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ac52:	683b      	ldr	r3, [r7, #0]
 800ac54:	691b      	ldr	r3, [r3, #16]
 800ac56:	4313      	orrs	r3, r2
 800ac58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	695b      	ldr	r3, [r3, #20]
 800ac64:	4313      	orrs	r3, r2
 800ac66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ac6e:	683b      	ldr	r3, [r7, #0]
 800ac70:	69db      	ldr	r3, [r3, #28]
 800ac72:	4313      	orrs	r3, r2
 800ac74:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	68fa      	ldr	r2, [r7, #12]
 800ac7c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2200      	movs	r2, #0
 800ac82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ac86:	2300      	movs	r3, #0
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	3710      	adds	r7, #16
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}
 800ac90:	40010000 	.word	0x40010000
 800ac94:	40010400 	.word	0x40010400
 800ac98:	0800c3d4 	.word	0x0800c3d4

0800ac9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	b082      	sub	sp, #8
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d101      	bne.n	800acae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800acaa:	2301      	movs	r3, #1
 800acac:	e0be      	b.n	800ae2c <HAL_UART_Init+0x190>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	699b      	ldr	r3, [r3, #24]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d031      	beq.n	800ad1a <HAL_UART_Init+0x7e>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	4a5e      	ldr	r2, [pc, #376]	; (800ae34 <HAL_UART_Init+0x198>)
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d013      	beq.n	800ace8 <HAL_UART_Init+0x4c>
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	4a5c      	ldr	r2, [pc, #368]	; (800ae38 <HAL_UART_Init+0x19c>)
 800acc6:	4293      	cmp	r3, r2
 800acc8:	d00e      	beq.n	800ace8 <HAL_UART_Init+0x4c>
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	4a5b      	ldr	r2, [pc, #364]	; (800ae3c <HAL_UART_Init+0x1a0>)
 800acd0:	4293      	cmp	r3, r2
 800acd2:	d009      	beq.n	800ace8 <HAL_UART_Init+0x4c>
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	4a59      	ldr	r2, [pc, #356]	; (800ae40 <HAL_UART_Init+0x1a4>)
 800acda:	4293      	cmp	r3, r2
 800acdc:	d004      	beq.n	800ace8 <HAL_UART_Init+0x4c>
 800acde:	f240 114b 	movw	r1, #331	; 0x14b
 800ace2:	4858      	ldr	r0, [pc, #352]	; (800ae44 <HAL_UART_Init+0x1a8>)
 800ace4:	f7f7 fdf3 	bl	80028ce <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	699b      	ldr	r3, [r3, #24]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d041      	beq.n	800ad74 <HAL_UART_Init+0xd8>
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	699b      	ldr	r3, [r3, #24]
 800acf4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800acf8:	d03c      	beq.n	800ad74 <HAL_UART_Init+0xd8>
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	699b      	ldr	r3, [r3, #24]
 800acfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad02:	d037      	beq.n	800ad74 <HAL_UART_Init+0xd8>
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	699b      	ldr	r3, [r3, #24]
 800ad08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ad0c:	d032      	beq.n	800ad74 <HAL_UART_Init+0xd8>
 800ad0e:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800ad12:	484c      	ldr	r0, [pc, #304]	; (800ae44 <HAL_UART_Init+0x1a8>)
 800ad14:	f7f7 fddb 	bl	80028ce <assert_failed>
 800ad18:	e02c      	b.n	800ad74 <HAL_UART_Init+0xd8>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	4a45      	ldr	r2, [pc, #276]	; (800ae34 <HAL_UART_Init+0x198>)
 800ad20:	4293      	cmp	r3, r2
 800ad22:	d027      	beq.n	800ad74 <HAL_UART_Init+0xd8>
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	4a43      	ldr	r2, [pc, #268]	; (800ae38 <HAL_UART_Init+0x19c>)
 800ad2a:	4293      	cmp	r3, r2
 800ad2c:	d022      	beq.n	800ad74 <HAL_UART_Init+0xd8>
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	4a42      	ldr	r2, [pc, #264]	; (800ae3c <HAL_UART_Init+0x1a0>)
 800ad34:	4293      	cmp	r3, r2
 800ad36:	d01d      	beq.n	800ad74 <HAL_UART_Init+0xd8>
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	4a42      	ldr	r2, [pc, #264]	; (800ae48 <HAL_UART_Init+0x1ac>)
 800ad3e:	4293      	cmp	r3, r2
 800ad40:	d018      	beq.n	800ad74 <HAL_UART_Init+0xd8>
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	4a41      	ldr	r2, [pc, #260]	; (800ae4c <HAL_UART_Init+0x1b0>)
 800ad48:	4293      	cmp	r3, r2
 800ad4a:	d013      	beq.n	800ad74 <HAL_UART_Init+0xd8>
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	4a3b      	ldr	r2, [pc, #236]	; (800ae40 <HAL_UART_Init+0x1a4>)
 800ad52:	4293      	cmp	r3, r2
 800ad54:	d00e      	beq.n	800ad74 <HAL_UART_Init+0xd8>
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	4a3d      	ldr	r2, [pc, #244]	; (800ae50 <HAL_UART_Init+0x1b4>)
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	d009      	beq.n	800ad74 <HAL_UART_Init+0xd8>
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4a3b      	ldr	r2, [pc, #236]	; (800ae54 <HAL_UART_Init+0x1b8>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d004      	beq.n	800ad74 <HAL_UART_Init+0xd8>
 800ad6a:	f44f 71a8 	mov.w	r1, #336	; 0x150
 800ad6e:	4835      	ldr	r0, [pc, #212]	; (800ae44 <HAL_UART_Init+0x1a8>)
 800ad70:	f7f7 fdad 	bl	80028ce <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	689b      	ldr	r3, [r3, #8]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d009      	beq.n	800ad90 <HAL_UART_Init+0xf4>
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	689b      	ldr	r3, [r3, #8]
 800ad80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad84:	d004      	beq.n	800ad90 <HAL_UART_Init+0xf4>
 800ad86:	f44f 71a9 	mov.w	r1, #338	; 0x152
 800ad8a:	482e      	ldr	r0, [pc, #184]	; (800ae44 <HAL_UART_Init+0x1a8>)
 800ad8c:	f7f7 fd9f 	bl	80028ce <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	69db      	ldr	r3, [r3, #28]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d009      	beq.n	800adac <HAL_UART_Init+0x110>
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	69db      	ldr	r3, [r3, #28]
 800ad9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ada0:	d004      	beq.n	800adac <HAL_UART_Init+0x110>
 800ada2:	f240 1153 	movw	r1, #339	; 0x153
 800ada6:	4827      	ldr	r0, [pc, #156]	; (800ae44 <HAL_UART_Init+0x1a8>)
 800ada8:	f7f7 fd91 	bl	80028ce <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800adb2:	b2db      	uxtb	r3, r3
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d106      	bne.n	800adc6 <HAL_UART_Init+0x12a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	2200      	movs	r2, #0
 800adbc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f7f8 fda9 	bl	8003918 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2224      	movs	r2, #36	; 0x24
 800adca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	68da      	ldr	r2, [r3, #12]
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800addc:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f000 fa72 	bl	800b2c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	691a      	ldr	r2, [r3, #16]
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800adf2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	695a      	ldr	r2, [r3, #20]
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ae02:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	68da      	ldr	r2, [r3, #12]
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ae12:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	2200      	movs	r2, #0
 800ae18:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	2220      	movs	r2, #32
 800ae1e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	2220      	movs	r2, #32
 800ae26:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800ae2a:	2300      	movs	r3, #0
}
 800ae2c:	4618      	mov	r0, r3
 800ae2e:	3708      	adds	r7, #8
 800ae30:	46bd      	mov	sp, r7
 800ae32:	bd80      	pop	{r7, pc}
 800ae34:	40011000 	.word	0x40011000
 800ae38:	40004400 	.word	0x40004400
 800ae3c:	40004800 	.word	0x40004800
 800ae40:	40011400 	.word	0x40011400
 800ae44:	0800c410 	.word	0x0800c410
 800ae48:	40004c00 	.word	0x40004c00
 800ae4c:	40005000 	.word	0x40005000
 800ae50:	40007800 	.word	0x40007800
 800ae54:	40007c00 	.word	0x40007c00

0800ae58 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b088      	sub	sp, #32
 800ae5c:	af02      	add	r7, sp, #8
 800ae5e:	60f8      	str	r0, [r7, #12]
 800ae60:	60b9      	str	r1, [r7, #8]
 800ae62:	603b      	str	r3, [r7, #0]
 800ae64:	4613      	mov	r3, r2
 800ae66:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ae72:	b2db      	uxtb	r3, r3
 800ae74:	2b20      	cmp	r3, #32
 800ae76:	f040 8083 	bne.w	800af80 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800ae7a:	68bb      	ldr	r3, [r7, #8]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d002      	beq.n	800ae86 <HAL_UART_Transmit+0x2e>
 800ae80:	88fb      	ldrh	r3, [r7, #6]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d101      	bne.n	800ae8a <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800ae86:	2301      	movs	r3, #1
 800ae88:	e07b      	b.n	800af82 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800ae90:	2b01      	cmp	r3, #1
 800ae92:	d101      	bne.n	800ae98 <HAL_UART_Transmit+0x40>
 800ae94:	2302      	movs	r3, #2
 800ae96:	e074      	b.n	800af82 <HAL_UART_Transmit+0x12a>
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	2201      	movs	r2, #1
 800ae9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	2200      	movs	r2, #0
 800aea4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	2221      	movs	r2, #33	; 0x21
 800aeaa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800aeae:	f7f8 fe67 	bl	8003b80 <HAL_GetTick>
 800aeb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	88fa      	ldrh	r2, [r7, #6]
 800aeb8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	88fa      	ldrh	r2, [r7, #6]
 800aebe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	2200      	movs	r2, #0
 800aec4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800aec8:	e042      	b.n	800af50 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aece:	b29b      	uxth	r3, r3
 800aed0:	3b01      	subs	r3, #1
 800aed2:	b29a      	uxth	r2, r3
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	689b      	ldr	r3, [r3, #8]
 800aedc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aee0:	d122      	bne.n	800af28 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	9300      	str	r3, [sp, #0]
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	2200      	movs	r2, #0
 800aeea:	2180      	movs	r1, #128	; 0x80
 800aeec:	68f8      	ldr	r0, [r7, #12]
 800aeee:	f000 f96d 	bl	800b1cc <UART_WaitOnFlagUntilTimeout>
 800aef2:	4603      	mov	r3, r0
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d001      	beq.n	800aefc <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800aef8:	2303      	movs	r3, #3
 800aefa:	e042      	b.n	800af82 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800aefc:	68bb      	ldr	r3, [r7, #8]
 800aefe:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800af00:	693b      	ldr	r3, [r7, #16]
 800af02:	881b      	ldrh	r3, [r3, #0]
 800af04:	461a      	mov	r2, r3
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800af0e:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	691b      	ldr	r3, [r3, #16]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d103      	bne.n	800af20 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800af18:	68bb      	ldr	r3, [r7, #8]
 800af1a:	3302      	adds	r3, #2
 800af1c:	60bb      	str	r3, [r7, #8]
 800af1e:	e017      	b.n	800af50 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	3301      	adds	r3, #1
 800af24:	60bb      	str	r3, [r7, #8]
 800af26:	e013      	b.n	800af50 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800af28:	683b      	ldr	r3, [r7, #0]
 800af2a:	9300      	str	r3, [sp, #0]
 800af2c:	697b      	ldr	r3, [r7, #20]
 800af2e:	2200      	movs	r2, #0
 800af30:	2180      	movs	r1, #128	; 0x80
 800af32:	68f8      	ldr	r0, [r7, #12]
 800af34:	f000 f94a 	bl	800b1cc <UART_WaitOnFlagUntilTimeout>
 800af38:	4603      	mov	r3, r0
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d001      	beq.n	800af42 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800af3e:	2303      	movs	r3, #3
 800af40:	e01f      	b.n	800af82 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	1c5a      	adds	r2, r3, #1
 800af46:	60ba      	str	r2, [r7, #8]
 800af48:	781a      	ldrb	r2, [r3, #0]
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800af54:	b29b      	uxth	r3, r3
 800af56:	2b00      	cmp	r3, #0
 800af58:	d1b7      	bne.n	800aeca <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	9300      	str	r3, [sp, #0]
 800af5e:	697b      	ldr	r3, [r7, #20]
 800af60:	2200      	movs	r2, #0
 800af62:	2140      	movs	r1, #64	; 0x40
 800af64:	68f8      	ldr	r0, [r7, #12]
 800af66:	f000 f931 	bl	800b1cc <UART_WaitOnFlagUntilTimeout>
 800af6a:	4603      	mov	r3, r0
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d001      	beq.n	800af74 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800af70:	2303      	movs	r3, #3
 800af72:	e006      	b.n	800af82 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	2220      	movs	r2, #32
 800af78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800af7c:	2300      	movs	r3, #0
 800af7e:	e000      	b.n	800af82 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800af80:	2302      	movs	r3, #2
  }
}
 800af82:	4618      	mov	r0, r3
 800af84:	3718      	adds	r7, #24
 800af86:	46bd      	mov	sp, r7
 800af88:	bd80      	pop	{r7, pc}
	...

0800af8c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b086      	sub	sp, #24
 800af90:	af00      	add	r7, sp, #0
 800af92:	60f8      	str	r0, [r7, #12]
 800af94:	60b9      	str	r1, [r7, #8]
 800af96:	4613      	mov	r3, r2
 800af98:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800afa0:	b2db      	uxtb	r3, r3
 800afa2:	2b20      	cmp	r3, #32
 800afa4:	d166      	bne.n	800b074 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800afa6:	68bb      	ldr	r3, [r7, #8]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d002      	beq.n	800afb2 <HAL_UART_Receive_DMA+0x26>
 800afac:	88fb      	ldrh	r3, [r7, #6]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d101      	bne.n	800afb6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800afb2:	2301      	movs	r3, #1
 800afb4:	e05f      	b.n	800b076 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800afbc:	2b01      	cmp	r3, #1
 800afbe:	d101      	bne.n	800afc4 <HAL_UART_Receive_DMA+0x38>
 800afc0:	2302      	movs	r3, #2
 800afc2:	e058      	b.n	800b076 <HAL_UART_Receive_DMA+0xea>
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	2201      	movs	r2, #1
 800afc8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800afcc:	68ba      	ldr	r2, [r7, #8]
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	88fa      	ldrh	r2, [r7, #6]
 800afd6:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	2200      	movs	r2, #0
 800afdc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	2222      	movs	r2, #34	; 0x22
 800afe2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afea:	4a25      	ldr	r2, [pc, #148]	; (800b080 <HAL_UART_Receive_DMA+0xf4>)
 800afec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aff2:	4a24      	ldr	r2, [pc, #144]	; (800b084 <HAL_UART_Receive_DMA+0xf8>)
 800aff4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800affa:	4a23      	ldr	r2, [pc, #140]	; (800b088 <HAL_UART_Receive_DMA+0xfc>)
 800affc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b002:	2200      	movs	r2, #0
 800b004:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800b006:	f107 0308 	add.w	r3, r7, #8
 800b00a:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	3304      	adds	r3, #4
 800b016:	4619      	mov	r1, r3
 800b018:	697b      	ldr	r3, [r7, #20]
 800b01a:	681a      	ldr	r2, [r3, #0]
 800b01c:	88fb      	ldrh	r3, [r7, #6]
 800b01e:	f7fa f9b5 	bl	800538c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800b022:	2300      	movs	r3, #0
 800b024:	613b      	str	r3, [r7, #16]
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	613b      	str	r3, [r7, #16]
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	685b      	ldr	r3, [r3, #4]
 800b034:	613b      	str	r3, [r7, #16]
 800b036:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	2200      	movs	r2, #0
 800b03c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	68da      	ldr	r2, [r3, #12]
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b04e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	695a      	ldr	r2, [r3, #20]
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	f042 0201 	orr.w	r2, r2, #1
 800b05e:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	695a      	ldr	r2, [r3, #20]
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b06e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800b070:	2300      	movs	r3, #0
 800b072:	e000      	b.n	800b076 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800b074:	2302      	movs	r3, #2
  }
}
 800b076:	4618      	mov	r0, r3
 800b078:	3718      	adds	r7, #24
 800b07a:	46bd      	mov	sp, r7
 800b07c:	bd80      	pop	{r7, pc}
 800b07e:	bf00      	nop
 800b080:	0800b0b5 	.word	0x0800b0b5
 800b084:	0800b11d 	.word	0x0800b11d
 800b088:	0800b139 	.word	0x0800b139

0800b08c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b08c:	b480      	push	{r7}
 800b08e:	b083      	sub	sp, #12
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b094:	bf00      	nop
 800b096:	370c      	adds	r7, #12
 800b098:	46bd      	mov	sp, r7
 800b09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09e:	4770      	bx	lr

0800b0a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b0a0:	b480      	push	{r7}
 800b0a2:	b083      	sub	sp, #12
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b0a8:	bf00      	nop
 800b0aa:	370c      	adds	r7, #12
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b2:	4770      	bx	lr

0800b0b4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b084      	sub	sp, #16
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0c0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d11e      	bne.n	800b10e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	68da      	ldr	r2, [r3, #12]
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b0e4:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	695a      	ldr	r2, [r3, #20]
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	f022 0201 	bic.w	r2, r2, #1
 800b0f4:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	695a      	ldr	r2, [r3, #20]
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b104:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	2220      	movs	r2, #32
 800b10a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800b10e:	68f8      	ldr	r0, [r7, #12]
 800b110:	f7f7 fa2a 	bl	8002568 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b114:	bf00      	nop
 800b116:	3710      	adds	r7, #16
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}

0800b11c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b084      	sub	sp, #16
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b128:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800b12a:	68f8      	ldr	r0, [r7, #12]
 800b12c:	f7ff ffae 	bl	800b08c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b130:	bf00      	nop
 800b132:	3710      	adds	r7, #16
 800b134:	46bd      	mov	sp, r7
 800b136:	bd80      	pop	{r7, pc}

0800b138 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b084      	sub	sp, #16
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b140:	2300      	movs	r3, #0
 800b142:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b148:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	695b      	ldr	r3, [r3, #20]
 800b150:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b154:	2b80      	cmp	r3, #128	; 0x80
 800b156:	bf0c      	ite	eq
 800b158:	2301      	moveq	r3, #1
 800b15a:	2300      	movne	r3, #0
 800b15c:	b2db      	uxtb	r3, r3
 800b15e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b166:	b2db      	uxtb	r3, r3
 800b168:	2b21      	cmp	r3, #33	; 0x21
 800b16a:	d108      	bne.n	800b17e <UART_DMAError+0x46>
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d005      	beq.n	800b17e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b172:	68bb      	ldr	r3, [r7, #8]
 800b174:	2200      	movs	r2, #0
 800b176:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b178:	68b8      	ldr	r0, [r7, #8]
 800b17a:	f000 f871 	bl	800b260 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b17e:	68bb      	ldr	r3, [r7, #8]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	695b      	ldr	r3, [r3, #20]
 800b184:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b188:	2b40      	cmp	r3, #64	; 0x40
 800b18a:	bf0c      	ite	eq
 800b18c:	2301      	moveq	r3, #1
 800b18e:	2300      	movne	r3, #0
 800b190:	b2db      	uxtb	r3, r3
 800b192:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800b19a:	b2db      	uxtb	r3, r3
 800b19c:	2b22      	cmp	r3, #34	; 0x22
 800b19e:	d108      	bne.n	800b1b2 <UART_DMAError+0x7a>
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d005      	beq.n	800b1b2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b1ac:	68b8      	ldr	r0, [r7, #8]
 800b1ae:	f000 f86d 	bl	800b28c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b1b2:	68bb      	ldr	r3, [r7, #8]
 800b1b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1b6:	f043 0210 	orr.w	r2, r3, #16
 800b1ba:	68bb      	ldr	r3, [r7, #8]
 800b1bc:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b1be:	68b8      	ldr	r0, [r7, #8]
 800b1c0:	f7ff ff6e 	bl	800b0a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b1c4:	bf00      	nop
 800b1c6:	3710      	adds	r7, #16
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	bd80      	pop	{r7, pc}

0800b1cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b084      	sub	sp, #16
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	60f8      	str	r0, [r7, #12]
 800b1d4:	60b9      	str	r1, [r7, #8]
 800b1d6:	603b      	str	r3, [r7, #0]
 800b1d8:	4613      	mov	r3, r2
 800b1da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b1dc:	e02c      	b.n	800b238 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b1de:	69bb      	ldr	r3, [r7, #24]
 800b1e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b1e4:	d028      	beq.n	800b238 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b1e6:	69bb      	ldr	r3, [r7, #24]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d007      	beq.n	800b1fc <UART_WaitOnFlagUntilTimeout+0x30>
 800b1ec:	f7f8 fcc8 	bl	8003b80 <HAL_GetTick>
 800b1f0:	4602      	mov	r2, r0
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	1ad3      	subs	r3, r2, r3
 800b1f6:	69ba      	ldr	r2, [r7, #24]
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d21d      	bcs.n	800b238 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	68da      	ldr	r2, [r3, #12]
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b20a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	695a      	ldr	r2, [r3, #20]
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	f022 0201 	bic.w	r2, r2, #1
 800b21a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	2220      	movs	r2, #32
 800b220:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	2220      	movs	r2, #32
 800b228:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	2200      	movs	r2, #0
 800b230:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800b234:	2303      	movs	r3, #3
 800b236:	e00f      	b.n	800b258 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	681a      	ldr	r2, [r3, #0]
 800b23e:	68bb      	ldr	r3, [r7, #8]
 800b240:	4013      	ands	r3, r2
 800b242:	68ba      	ldr	r2, [r7, #8]
 800b244:	429a      	cmp	r2, r3
 800b246:	bf0c      	ite	eq
 800b248:	2301      	moveq	r3, #1
 800b24a:	2300      	movne	r3, #0
 800b24c:	b2db      	uxtb	r3, r3
 800b24e:	461a      	mov	r2, r3
 800b250:	79fb      	ldrb	r3, [r7, #7]
 800b252:	429a      	cmp	r2, r3
 800b254:	d0c3      	beq.n	800b1de <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b256:	2300      	movs	r3, #0
}
 800b258:	4618      	mov	r0, r3
 800b25a:	3710      	adds	r7, #16
 800b25c:	46bd      	mov	sp, r7
 800b25e:	bd80      	pop	{r7, pc}

0800b260 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b260:	b480      	push	{r7}
 800b262:	b083      	sub	sp, #12
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	68da      	ldr	r2, [r3, #12]
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800b276:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2220      	movs	r2, #32
 800b27c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800b280:	bf00      	nop
 800b282:	370c      	adds	r7, #12
 800b284:	46bd      	mov	sp, r7
 800b286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28a:	4770      	bx	lr

0800b28c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b28c:	b480      	push	{r7}
 800b28e:	b083      	sub	sp, #12
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	68da      	ldr	r2, [r3, #12]
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b2a2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	695a      	ldr	r2, [r3, #20]
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	f022 0201 	bic.w	r2, r2, #1
 800b2b2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	2220      	movs	r2, #32
 800b2b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800b2bc:	bf00      	nop
 800b2be:	370c      	adds	r7, #12
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c6:	4770      	bx	lr

0800b2c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2cc:	b0bd      	sub	sp, #244	; 0xf4
 800b2ce:	af00      	add	r7, sp, #0
 800b2d0:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800b2d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2d8:	685a      	ldr	r2, [r3, #4]
 800b2da:	4bae      	ldr	r3, [pc, #696]	; (800b594 <UART_SetConfig+0x2cc>)
 800b2dc:	429a      	cmp	r2, r3
 800b2de:	d904      	bls.n	800b2ea <UART_SetConfig+0x22>
 800b2e0:	f640 31fb 	movw	r1, #3067	; 0xbfb
 800b2e4:	48ac      	ldr	r0, [pc, #688]	; (800b598 <UART_SetConfig+0x2d0>)
 800b2e6:	f7f7 faf2 	bl	80028ce <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800b2ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2ee:	68db      	ldr	r3, [r3, #12]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d00a      	beq.n	800b30a <UART_SetConfig+0x42>
 800b2f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2f8:	68db      	ldr	r3, [r3, #12]
 800b2fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b2fe:	d004      	beq.n	800b30a <UART_SetConfig+0x42>
 800b300:	f640 31fc 	movw	r1, #3068	; 0xbfc
 800b304:	48a4      	ldr	r0, [pc, #656]	; (800b598 <UART_SetConfig+0x2d0>)
 800b306:	f7f7 fae2 	bl	80028ce <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800b30a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b30e:	691b      	ldr	r3, [r3, #16]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d010      	beq.n	800b336 <UART_SetConfig+0x6e>
 800b314:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b318:	691b      	ldr	r3, [r3, #16]
 800b31a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b31e:	d00a      	beq.n	800b336 <UART_SetConfig+0x6e>
 800b320:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b324:	691b      	ldr	r3, [r3, #16]
 800b326:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800b32a:	d004      	beq.n	800b336 <UART_SetConfig+0x6e>
 800b32c:	f640 31fd 	movw	r1, #3069	; 0xbfd
 800b330:	4899      	ldr	r0, [pc, #612]	; (800b598 <UART_SetConfig+0x2d0>)
 800b332:	f7f7 facc 	bl	80028ce <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800b336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b33a:	695a      	ldr	r2, [r3, #20]
 800b33c:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800b340:	4013      	ands	r3, r2
 800b342:	2b00      	cmp	r3, #0
 800b344:	d104      	bne.n	800b350 <UART_SetConfig+0x88>
 800b346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b34a:	695b      	ldr	r3, [r3, #20]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d104      	bne.n	800b35a <UART_SetConfig+0x92>
 800b350:	f640 31fe 	movw	r1, #3070	; 0xbfe
 800b354:	4890      	ldr	r0, [pc, #576]	; (800b598 <UART_SetConfig+0x2d0>)
 800b356:	f7f7 faba 	bl	80028ce <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b35a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	691b      	ldr	r3, [r3, #16]
 800b362:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b36a:	68d9      	ldr	r1, [r3, #12]
 800b36c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b370:	681a      	ldr	r2, [r3, #0]
 800b372:	ea40 0301 	orr.w	r3, r0, r1
 800b376:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b378:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b37c:	689a      	ldr	r2, [r3, #8]
 800b37e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b382:	691b      	ldr	r3, [r3, #16]
 800b384:	431a      	orrs	r2, r3
 800b386:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b38a:	695b      	ldr	r3, [r3, #20]
 800b38c:	431a      	orrs	r2, r3
 800b38e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b392:	69db      	ldr	r3, [r3, #28]
 800b394:	4313      	orrs	r3, r2
 800b396:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800b39a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	68db      	ldr	r3, [r3, #12]
 800b3a2:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b3a6:	f021 010c 	bic.w	r1, r1, #12
 800b3aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b3ae:	681a      	ldr	r2, [r3, #0]
 800b3b0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800b3b4:	430b      	orrs	r3, r1
 800b3b6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b3b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	695b      	ldr	r3, [r3, #20]
 800b3c0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b3c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b3c8:	6999      	ldr	r1, [r3, #24]
 800b3ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b3ce:	681a      	ldr	r2, [r3, #0]
 800b3d0:	ea40 0301 	orr.w	r3, r0, r1
 800b3d4:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b3d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b3da:	69db      	ldr	r3, [r3, #28]
 800b3dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b3e0:	f040 81a9 	bne.w	800b736 <UART_SetConfig+0x46e>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b3e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b3e8:	681a      	ldr	r2, [r3, #0]
 800b3ea:	4b6c      	ldr	r3, [pc, #432]	; (800b59c <UART_SetConfig+0x2d4>)
 800b3ec:	429a      	cmp	r2, r3
 800b3ee:	d006      	beq.n	800b3fe <UART_SetConfig+0x136>
 800b3f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b3f4:	681a      	ldr	r2, [r3, #0]
 800b3f6:	4b6a      	ldr	r3, [pc, #424]	; (800b5a0 <UART_SetConfig+0x2d8>)
 800b3f8:	429a      	cmp	r2, r3
 800b3fa:	f040 80d5 	bne.w	800b5a8 <UART_SetConfig+0x2e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b3fe:	f7fc fd67 	bl	8007ed0 <HAL_RCC_GetPCLK2Freq>
 800b402:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b406:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b40a:	461c      	mov	r4, r3
 800b40c:	f04f 0500 	mov.w	r5, #0
 800b410:	4622      	mov	r2, r4
 800b412:	462b      	mov	r3, r5
 800b414:	1891      	adds	r1, r2, r2
 800b416:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800b41a:	415b      	adcs	r3, r3
 800b41c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b420:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800b424:	1912      	adds	r2, r2, r4
 800b426:	eb45 0303 	adc.w	r3, r5, r3
 800b42a:	f04f 0000 	mov.w	r0, #0
 800b42e:	f04f 0100 	mov.w	r1, #0
 800b432:	00d9      	lsls	r1, r3, #3
 800b434:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b438:	00d0      	lsls	r0, r2, #3
 800b43a:	4602      	mov	r2, r0
 800b43c:	460b      	mov	r3, r1
 800b43e:	1911      	adds	r1, r2, r4
 800b440:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800b444:	416b      	adcs	r3, r5
 800b446:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800b44a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b44e:	685b      	ldr	r3, [r3, #4]
 800b450:	461a      	mov	r2, r3
 800b452:	f04f 0300 	mov.w	r3, #0
 800b456:	1891      	adds	r1, r2, r2
 800b458:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800b45c:	415b      	adcs	r3, r3
 800b45e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b462:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800b466:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800b46a:	f7f5 fbc5 	bl	8000bf8 <__aeabi_uldivmod>
 800b46e:	4602      	mov	r2, r0
 800b470:	460b      	mov	r3, r1
 800b472:	4b4c      	ldr	r3, [pc, #304]	; (800b5a4 <UART_SetConfig+0x2dc>)
 800b474:	fba3 2302 	umull	r2, r3, r3, r2
 800b478:	095b      	lsrs	r3, r3, #5
 800b47a:	011e      	lsls	r6, r3, #4
 800b47c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b480:	461c      	mov	r4, r3
 800b482:	f04f 0500 	mov.w	r5, #0
 800b486:	4622      	mov	r2, r4
 800b488:	462b      	mov	r3, r5
 800b48a:	1891      	adds	r1, r2, r2
 800b48c:	67b9      	str	r1, [r7, #120]	; 0x78
 800b48e:	415b      	adcs	r3, r3
 800b490:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b492:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800b496:	1912      	adds	r2, r2, r4
 800b498:	eb45 0303 	adc.w	r3, r5, r3
 800b49c:	f04f 0000 	mov.w	r0, #0
 800b4a0:	f04f 0100 	mov.w	r1, #0
 800b4a4:	00d9      	lsls	r1, r3, #3
 800b4a6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b4aa:	00d0      	lsls	r0, r2, #3
 800b4ac:	4602      	mov	r2, r0
 800b4ae:	460b      	mov	r3, r1
 800b4b0:	1911      	adds	r1, r2, r4
 800b4b2:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800b4b6:	416b      	adcs	r3, r5
 800b4b8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800b4bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4c0:	685b      	ldr	r3, [r3, #4]
 800b4c2:	461a      	mov	r2, r3
 800b4c4:	f04f 0300 	mov.w	r3, #0
 800b4c8:	1891      	adds	r1, r2, r2
 800b4ca:	6739      	str	r1, [r7, #112]	; 0x70
 800b4cc:	415b      	adcs	r3, r3
 800b4ce:	677b      	str	r3, [r7, #116]	; 0x74
 800b4d0:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800b4d4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800b4d8:	f7f5 fb8e 	bl	8000bf8 <__aeabi_uldivmod>
 800b4dc:	4602      	mov	r2, r0
 800b4de:	460b      	mov	r3, r1
 800b4e0:	4b30      	ldr	r3, [pc, #192]	; (800b5a4 <UART_SetConfig+0x2dc>)
 800b4e2:	fba3 1302 	umull	r1, r3, r3, r2
 800b4e6:	095b      	lsrs	r3, r3, #5
 800b4e8:	2164      	movs	r1, #100	; 0x64
 800b4ea:	fb01 f303 	mul.w	r3, r1, r3
 800b4ee:	1ad3      	subs	r3, r2, r3
 800b4f0:	00db      	lsls	r3, r3, #3
 800b4f2:	3332      	adds	r3, #50	; 0x32
 800b4f4:	4a2b      	ldr	r2, [pc, #172]	; (800b5a4 <UART_SetConfig+0x2dc>)
 800b4f6:	fba2 2303 	umull	r2, r3, r2, r3
 800b4fa:	095b      	lsrs	r3, r3, #5
 800b4fc:	005b      	lsls	r3, r3, #1
 800b4fe:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b502:	441e      	add	r6, r3
 800b504:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b508:	4618      	mov	r0, r3
 800b50a:	f04f 0100 	mov.w	r1, #0
 800b50e:	4602      	mov	r2, r0
 800b510:	460b      	mov	r3, r1
 800b512:	1894      	adds	r4, r2, r2
 800b514:	66bc      	str	r4, [r7, #104]	; 0x68
 800b516:	415b      	adcs	r3, r3
 800b518:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b51a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800b51e:	1812      	adds	r2, r2, r0
 800b520:	eb41 0303 	adc.w	r3, r1, r3
 800b524:	f04f 0400 	mov.w	r4, #0
 800b528:	f04f 0500 	mov.w	r5, #0
 800b52c:	00dd      	lsls	r5, r3, #3
 800b52e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b532:	00d4      	lsls	r4, r2, #3
 800b534:	4622      	mov	r2, r4
 800b536:	462b      	mov	r3, r5
 800b538:	1814      	adds	r4, r2, r0
 800b53a:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800b53e:	414b      	adcs	r3, r1
 800b540:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b544:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b548:	685b      	ldr	r3, [r3, #4]
 800b54a:	461a      	mov	r2, r3
 800b54c:	f04f 0300 	mov.w	r3, #0
 800b550:	1891      	adds	r1, r2, r2
 800b552:	6639      	str	r1, [r7, #96]	; 0x60
 800b554:	415b      	adcs	r3, r3
 800b556:	667b      	str	r3, [r7, #100]	; 0x64
 800b558:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800b55c:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b560:	f7f5 fb4a 	bl	8000bf8 <__aeabi_uldivmod>
 800b564:	4602      	mov	r2, r0
 800b566:	460b      	mov	r3, r1
 800b568:	4b0e      	ldr	r3, [pc, #56]	; (800b5a4 <UART_SetConfig+0x2dc>)
 800b56a:	fba3 1302 	umull	r1, r3, r3, r2
 800b56e:	095b      	lsrs	r3, r3, #5
 800b570:	2164      	movs	r1, #100	; 0x64
 800b572:	fb01 f303 	mul.w	r3, r1, r3
 800b576:	1ad3      	subs	r3, r2, r3
 800b578:	00db      	lsls	r3, r3, #3
 800b57a:	3332      	adds	r3, #50	; 0x32
 800b57c:	4a09      	ldr	r2, [pc, #36]	; (800b5a4 <UART_SetConfig+0x2dc>)
 800b57e:	fba2 2303 	umull	r2, r3, r2, r3
 800b582:	095b      	lsrs	r3, r3, #5
 800b584:	f003 0207 	and.w	r2, r3, #7
 800b588:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	4432      	add	r2, r6
 800b590:	609a      	str	r2, [r3, #8]
 800b592:	e277      	b.n	800ba84 <UART_SetConfig+0x7bc>
 800b594:	00a037a0 	.word	0x00a037a0
 800b598:	0800c410 	.word	0x0800c410
 800b59c:	40011000 	.word	0x40011000
 800b5a0:	40011400 	.word	0x40011400
 800b5a4:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b5a8:	f7fc fc7e 	bl	8007ea8 <HAL_RCC_GetPCLK1Freq>
 800b5ac:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b5b0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b5b4:	461c      	mov	r4, r3
 800b5b6:	f04f 0500 	mov.w	r5, #0
 800b5ba:	4622      	mov	r2, r4
 800b5bc:	462b      	mov	r3, r5
 800b5be:	1891      	adds	r1, r2, r2
 800b5c0:	65b9      	str	r1, [r7, #88]	; 0x58
 800b5c2:	415b      	adcs	r3, r3
 800b5c4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b5c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b5ca:	1912      	adds	r2, r2, r4
 800b5cc:	eb45 0303 	adc.w	r3, r5, r3
 800b5d0:	f04f 0000 	mov.w	r0, #0
 800b5d4:	f04f 0100 	mov.w	r1, #0
 800b5d8:	00d9      	lsls	r1, r3, #3
 800b5da:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b5de:	00d0      	lsls	r0, r2, #3
 800b5e0:	4602      	mov	r2, r0
 800b5e2:	460b      	mov	r3, r1
 800b5e4:	1911      	adds	r1, r2, r4
 800b5e6:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800b5ea:	416b      	adcs	r3, r5
 800b5ec:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b5f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b5f4:	685b      	ldr	r3, [r3, #4]
 800b5f6:	461a      	mov	r2, r3
 800b5f8:	f04f 0300 	mov.w	r3, #0
 800b5fc:	1891      	adds	r1, r2, r2
 800b5fe:	6539      	str	r1, [r7, #80]	; 0x50
 800b600:	415b      	adcs	r3, r3
 800b602:	657b      	str	r3, [r7, #84]	; 0x54
 800b604:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b608:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800b60c:	f7f5 faf4 	bl	8000bf8 <__aeabi_uldivmod>
 800b610:	4602      	mov	r2, r0
 800b612:	460b      	mov	r3, r1
 800b614:	4bb3      	ldr	r3, [pc, #716]	; (800b8e4 <UART_SetConfig+0x61c>)
 800b616:	fba3 2302 	umull	r2, r3, r3, r2
 800b61a:	095b      	lsrs	r3, r3, #5
 800b61c:	011e      	lsls	r6, r3, #4
 800b61e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b622:	461c      	mov	r4, r3
 800b624:	f04f 0500 	mov.w	r5, #0
 800b628:	4622      	mov	r2, r4
 800b62a:	462b      	mov	r3, r5
 800b62c:	1891      	adds	r1, r2, r2
 800b62e:	64b9      	str	r1, [r7, #72]	; 0x48
 800b630:	415b      	adcs	r3, r3
 800b632:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b634:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b638:	1912      	adds	r2, r2, r4
 800b63a:	eb45 0303 	adc.w	r3, r5, r3
 800b63e:	f04f 0000 	mov.w	r0, #0
 800b642:	f04f 0100 	mov.w	r1, #0
 800b646:	00d9      	lsls	r1, r3, #3
 800b648:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b64c:	00d0      	lsls	r0, r2, #3
 800b64e:	4602      	mov	r2, r0
 800b650:	460b      	mov	r3, r1
 800b652:	1911      	adds	r1, r2, r4
 800b654:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800b658:	416b      	adcs	r3, r5
 800b65a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b65e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b662:	685b      	ldr	r3, [r3, #4]
 800b664:	461a      	mov	r2, r3
 800b666:	f04f 0300 	mov.w	r3, #0
 800b66a:	1891      	adds	r1, r2, r2
 800b66c:	6439      	str	r1, [r7, #64]	; 0x40
 800b66e:	415b      	adcs	r3, r3
 800b670:	647b      	str	r3, [r7, #68]	; 0x44
 800b672:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b676:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800b67a:	f7f5 fabd 	bl	8000bf8 <__aeabi_uldivmod>
 800b67e:	4602      	mov	r2, r0
 800b680:	460b      	mov	r3, r1
 800b682:	4b98      	ldr	r3, [pc, #608]	; (800b8e4 <UART_SetConfig+0x61c>)
 800b684:	fba3 1302 	umull	r1, r3, r3, r2
 800b688:	095b      	lsrs	r3, r3, #5
 800b68a:	2164      	movs	r1, #100	; 0x64
 800b68c:	fb01 f303 	mul.w	r3, r1, r3
 800b690:	1ad3      	subs	r3, r2, r3
 800b692:	00db      	lsls	r3, r3, #3
 800b694:	3332      	adds	r3, #50	; 0x32
 800b696:	4a93      	ldr	r2, [pc, #588]	; (800b8e4 <UART_SetConfig+0x61c>)
 800b698:	fba2 2303 	umull	r2, r3, r2, r3
 800b69c:	095b      	lsrs	r3, r3, #5
 800b69e:	005b      	lsls	r3, r3, #1
 800b6a0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b6a4:	441e      	add	r6, r3
 800b6a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	f04f 0100 	mov.w	r1, #0
 800b6b0:	4602      	mov	r2, r0
 800b6b2:	460b      	mov	r3, r1
 800b6b4:	1894      	adds	r4, r2, r2
 800b6b6:	63bc      	str	r4, [r7, #56]	; 0x38
 800b6b8:	415b      	adcs	r3, r3
 800b6ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b6bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b6c0:	1812      	adds	r2, r2, r0
 800b6c2:	eb41 0303 	adc.w	r3, r1, r3
 800b6c6:	f04f 0400 	mov.w	r4, #0
 800b6ca:	f04f 0500 	mov.w	r5, #0
 800b6ce:	00dd      	lsls	r5, r3, #3
 800b6d0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b6d4:	00d4      	lsls	r4, r2, #3
 800b6d6:	4622      	mov	r2, r4
 800b6d8:	462b      	mov	r3, r5
 800b6da:	1814      	adds	r4, r2, r0
 800b6dc:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800b6e0:	414b      	adcs	r3, r1
 800b6e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b6e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b6ea:	685b      	ldr	r3, [r3, #4]
 800b6ec:	461a      	mov	r2, r3
 800b6ee:	f04f 0300 	mov.w	r3, #0
 800b6f2:	1891      	adds	r1, r2, r2
 800b6f4:	6339      	str	r1, [r7, #48]	; 0x30
 800b6f6:	415b      	adcs	r3, r3
 800b6f8:	637b      	str	r3, [r7, #52]	; 0x34
 800b6fa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b6fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b702:	f7f5 fa79 	bl	8000bf8 <__aeabi_uldivmod>
 800b706:	4602      	mov	r2, r0
 800b708:	460b      	mov	r3, r1
 800b70a:	4b76      	ldr	r3, [pc, #472]	; (800b8e4 <UART_SetConfig+0x61c>)
 800b70c:	fba3 1302 	umull	r1, r3, r3, r2
 800b710:	095b      	lsrs	r3, r3, #5
 800b712:	2164      	movs	r1, #100	; 0x64
 800b714:	fb01 f303 	mul.w	r3, r1, r3
 800b718:	1ad3      	subs	r3, r2, r3
 800b71a:	00db      	lsls	r3, r3, #3
 800b71c:	3332      	adds	r3, #50	; 0x32
 800b71e:	4a71      	ldr	r2, [pc, #452]	; (800b8e4 <UART_SetConfig+0x61c>)
 800b720:	fba2 2303 	umull	r2, r3, r2, r3
 800b724:	095b      	lsrs	r3, r3, #5
 800b726:	f003 0207 	and.w	r2, r3, #7
 800b72a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	4432      	add	r2, r6
 800b732:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800b734:	e1a6      	b.n	800ba84 <UART_SetConfig+0x7bc>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b73a:	681a      	ldr	r2, [r3, #0]
 800b73c:	4b6a      	ldr	r3, [pc, #424]	; (800b8e8 <UART_SetConfig+0x620>)
 800b73e:	429a      	cmp	r2, r3
 800b740:	d006      	beq.n	800b750 <UART_SetConfig+0x488>
 800b742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b746:	681a      	ldr	r2, [r3, #0]
 800b748:	4b68      	ldr	r3, [pc, #416]	; (800b8ec <UART_SetConfig+0x624>)
 800b74a:	429a      	cmp	r2, r3
 800b74c:	f040 80d0 	bne.w	800b8f0 <UART_SetConfig+0x628>
      pclk = HAL_RCC_GetPCLK2Freq();
 800b750:	f7fc fbbe 	bl	8007ed0 <HAL_RCC_GetPCLK2Freq>
 800b754:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b758:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b75c:	461c      	mov	r4, r3
 800b75e:	f04f 0500 	mov.w	r5, #0
 800b762:	4622      	mov	r2, r4
 800b764:	462b      	mov	r3, r5
 800b766:	1891      	adds	r1, r2, r2
 800b768:	62b9      	str	r1, [r7, #40]	; 0x28
 800b76a:	415b      	adcs	r3, r3
 800b76c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b76e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b772:	1912      	adds	r2, r2, r4
 800b774:	eb45 0303 	adc.w	r3, r5, r3
 800b778:	f04f 0000 	mov.w	r0, #0
 800b77c:	f04f 0100 	mov.w	r1, #0
 800b780:	00d9      	lsls	r1, r3, #3
 800b782:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b786:	00d0      	lsls	r0, r2, #3
 800b788:	4602      	mov	r2, r0
 800b78a:	460b      	mov	r3, r1
 800b78c:	eb12 0a04 	adds.w	sl, r2, r4
 800b790:	eb43 0b05 	adc.w	fp, r3, r5
 800b794:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b798:	685b      	ldr	r3, [r3, #4]
 800b79a:	4618      	mov	r0, r3
 800b79c:	f04f 0100 	mov.w	r1, #0
 800b7a0:	f04f 0200 	mov.w	r2, #0
 800b7a4:	f04f 0300 	mov.w	r3, #0
 800b7a8:	008b      	lsls	r3, r1, #2
 800b7aa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b7ae:	0082      	lsls	r2, r0, #2
 800b7b0:	4650      	mov	r0, sl
 800b7b2:	4659      	mov	r1, fp
 800b7b4:	f7f5 fa20 	bl	8000bf8 <__aeabi_uldivmod>
 800b7b8:	4602      	mov	r2, r0
 800b7ba:	460b      	mov	r3, r1
 800b7bc:	4b49      	ldr	r3, [pc, #292]	; (800b8e4 <UART_SetConfig+0x61c>)
 800b7be:	fba3 2302 	umull	r2, r3, r3, r2
 800b7c2:	095b      	lsrs	r3, r3, #5
 800b7c4:	011e      	lsls	r6, r3, #4
 800b7c6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f04f 0100 	mov.w	r1, #0
 800b7d0:	4602      	mov	r2, r0
 800b7d2:	460b      	mov	r3, r1
 800b7d4:	1894      	adds	r4, r2, r2
 800b7d6:	623c      	str	r4, [r7, #32]
 800b7d8:	415b      	adcs	r3, r3
 800b7da:	627b      	str	r3, [r7, #36]	; 0x24
 800b7dc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b7e0:	1812      	adds	r2, r2, r0
 800b7e2:	eb41 0303 	adc.w	r3, r1, r3
 800b7e6:	f04f 0400 	mov.w	r4, #0
 800b7ea:	f04f 0500 	mov.w	r5, #0
 800b7ee:	00dd      	lsls	r5, r3, #3
 800b7f0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b7f4:	00d4      	lsls	r4, r2, #3
 800b7f6:	4622      	mov	r2, r4
 800b7f8:	462b      	mov	r3, r5
 800b7fa:	1814      	adds	r4, r2, r0
 800b7fc:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800b800:	414b      	adcs	r3, r1
 800b802:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b80a:	685b      	ldr	r3, [r3, #4]
 800b80c:	4618      	mov	r0, r3
 800b80e:	f04f 0100 	mov.w	r1, #0
 800b812:	f04f 0200 	mov.w	r2, #0
 800b816:	f04f 0300 	mov.w	r3, #0
 800b81a:	008b      	lsls	r3, r1, #2
 800b81c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b820:	0082      	lsls	r2, r0, #2
 800b822:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800b826:	f7f5 f9e7 	bl	8000bf8 <__aeabi_uldivmod>
 800b82a:	4602      	mov	r2, r0
 800b82c:	460b      	mov	r3, r1
 800b82e:	4b2d      	ldr	r3, [pc, #180]	; (800b8e4 <UART_SetConfig+0x61c>)
 800b830:	fba3 1302 	umull	r1, r3, r3, r2
 800b834:	095b      	lsrs	r3, r3, #5
 800b836:	2164      	movs	r1, #100	; 0x64
 800b838:	fb01 f303 	mul.w	r3, r1, r3
 800b83c:	1ad3      	subs	r3, r2, r3
 800b83e:	011b      	lsls	r3, r3, #4
 800b840:	3332      	adds	r3, #50	; 0x32
 800b842:	4a28      	ldr	r2, [pc, #160]	; (800b8e4 <UART_SetConfig+0x61c>)
 800b844:	fba2 2303 	umull	r2, r3, r2, r3
 800b848:	095b      	lsrs	r3, r3, #5
 800b84a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b84e:	441e      	add	r6, r3
 800b850:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b854:	4618      	mov	r0, r3
 800b856:	f04f 0100 	mov.w	r1, #0
 800b85a:	4602      	mov	r2, r0
 800b85c:	460b      	mov	r3, r1
 800b85e:	1894      	adds	r4, r2, r2
 800b860:	61bc      	str	r4, [r7, #24]
 800b862:	415b      	adcs	r3, r3
 800b864:	61fb      	str	r3, [r7, #28]
 800b866:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b86a:	1812      	adds	r2, r2, r0
 800b86c:	eb41 0303 	adc.w	r3, r1, r3
 800b870:	f04f 0400 	mov.w	r4, #0
 800b874:	f04f 0500 	mov.w	r5, #0
 800b878:	00dd      	lsls	r5, r3, #3
 800b87a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b87e:	00d4      	lsls	r4, r2, #3
 800b880:	4622      	mov	r2, r4
 800b882:	462b      	mov	r3, r5
 800b884:	1814      	adds	r4, r2, r0
 800b886:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800b88a:	414b      	adcs	r3, r1
 800b88c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b894:	685b      	ldr	r3, [r3, #4]
 800b896:	4618      	mov	r0, r3
 800b898:	f04f 0100 	mov.w	r1, #0
 800b89c:	f04f 0200 	mov.w	r2, #0
 800b8a0:	f04f 0300 	mov.w	r3, #0
 800b8a4:	008b      	lsls	r3, r1, #2
 800b8a6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b8aa:	0082      	lsls	r2, r0, #2
 800b8ac:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800b8b0:	f7f5 f9a2 	bl	8000bf8 <__aeabi_uldivmod>
 800b8b4:	4602      	mov	r2, r0
 800b8b6:	460b      	mov	r3, r1
 800b8b8:	4b0a      	ldr	r3, [pc, #40]	; (800b8e4 <UART_SetConfig+0x61c>)
 800b8ba:	fba3 1302 	umull	r1, r3, r3, r2
 800b8be:	095b      	lsrs	r3, r3, #5
 800b8c0:	2164      	movs	r1, #100	; 0x64
 800b8c2:	fb01 f303 	mul.w	r3, r1, r3
 800b8c6:	1ad3      	subs	r3, r2, r3
 800b8c8:	011b      	lsls	r3, r3, #4
 800b8ca:	3332      	adds	r3, #50	; 0x32
 800b8cc:	4a05      	ldr	r2, [pc, #20]	; (800b8e4 <UART_SetConfig+0x61c>)
 800b8ce:	fba2 2303 	umull	r2, r3, r2, r3
 800b8d2:	095b      	lsrs	r3, r3, #5
 800b8d4:	f003 020f 	and.w	r2, r3, #15
 800b8d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	4432      	add	r2, r6
 800b8e0:	609a      	str	r2, [r3, #8]
 800b8e2:	e0cf      	b.n	800ba84 <UART_SetConfig+0x7bc>
 800b8e4:	51eb851f 	.word	0x51eb851f
 800b8e8:	40011000 	.word	0x40011000
 800b8ec:	40011400 	.word	0x40011400
      pclk = HAL_RCC_GetPCLK1Freq();
 800b8f0:	f7fc fada 	bl	8007ea8 <HAL_RCC_GetPCLK1Freq>
 800b8f4:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b8f8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b8fc:	461c      	mov	r4, r3
 800b8fe:	f04f 0500 	mov.w	r5, #0
 800b902:	4622      	mov	r2, r4
 800b904:	462b      	mov	r3, r5
 800b906:	1891      	adds	r1, r2, r2
 800b908:	6139      	str	r1, [r7, #16]
 800b90a:	415b      	adcs	r3, r3
 800b90c:	617b      	str	r3, [r7, #20]
 800b90e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b912:	1912      	adds	r2, r2, r4
 800b914:	eb45 0303 	adc.w	r3, r5, r3
 800b918:	f04f 0000 	mov.w	r0, #0
 800b91c:	f04f 0100 	mov.w	r1, #0
 800b920:	00d9      	lsls	r1, r3, #3
 800b922:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b926:	00d0      	lsls	r0, r2, #3
 800b928:	4602      	mov	r2, r0
 800b92a:	460b      	mov	r3, r1
 800b92c:	eb12 0804 	adds.w	r8, r2, r4
 800b930:	eb43 0905 	adc.w	r9, r3, r5
 800b934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b938:	685b      	ldr	r3, [r3, #4]
 800b93a:	4618      	mov	r0, r3
 800b93c:	f04f 0100 	mov.w	r1, #0
 800b940:	f04f 0200 	mov.w	r2, #0
 800b944:	f04f 0300 	mov.w	r3, #0
 800b948:	008b      	lsls	r3, r1, #2
 800b94a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b94e:	0082      	lsls	r2, r0, #2
 800b950:	4640      	mov	r0, r8
 800b952:	4649      	mov	r1, r9
 800b954:	f7f5 f950 	bl	8000bf8 <__aeabi_uldivmod>
 800b958:	4602      	mov	r2, r0
 800b95a:	460b      	mov	r3, r1
 800b95c:	4b4c      	ldr	r3, [pc, #304]	; (800ba90 <UART_SetConfig+0x7c8>)
 800b95e:	fba3 2302 	umull	r2, r3, r3, r2
 800b962:	095b      	lsrs	r3, r3, #5
 800b964:	011e      	lsls	r6, r3, #4
 800b966:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b96a:	4618      	mov	r0, r3
 800b96c:	f04f 0100 	mov.w	r1, #0
 800b970:	4602      	mov	r2, r0
 800b972:	460b      	mov	r3, r1
 800b974:	1894      	adds	r4, r2, r2
 800b976:	60bc      	str	r4, [r7, #8]
 800b978:	415b      	adcs	r3, r3
 800b97a:	60fb      	str	r3, [r7, #12]
 800b97c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b980:	1812      	adds	r2, r2, r0
 800b982:	eb41 0303 	adc.w	r3, r1, r3
 800b986:	f04f 0400 	mov.w	r4, #0
 800b98a:	f04f 0500 	mov.w	r5, #0
 800b98e:	00dd      	lsls	r5, r3, #3
 800b990:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b994:	00d4      	lsls	r4, r2, #3
 800b996:	4622      	mov	r2, r4
 800b998:	462b      	mov	r3, r5
 800b99a:	1814      	adds	r4, r2, r0
 800b99c:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800b9a0:	414b      	adcs	r3, r1
 800b9a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b9a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b9aa:	685b      	ldr	r3, [r3, #4]
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f04f 0100 	mov.w	r1, #0
 800b9b2:	f04f 0200 	mov.w	r2, #0
 800b9b6:	f04f 0300 	mov.w	r3, #0
 800b9ba:	008b      	lsls	r3, r1, #2
 800b9bc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b9c0:	0082      	lsls	r2, r0, #2
 800b9c2:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b9c6:	f7f5 f917 	bl	8000bf8 <__aeabi_uldivmod>
 800b9ca:	4602      	mov	r2, r0
 800b9cc:	460b      	mov	r3, r1
 800b9ce:	4b30      	ldr	r3, [pc, #192]	; (800ba90 <UART_SetConfig+0x7c8>)
 800b9d0:	fba3 1302 	umull	r1, r3, r3, r2
 800b9d4:	095b      	lsrs	r3, r3, #5
 800b9d6:	2164      	movs	r1, #100	; 0x64
 800b9d8:	fb01 f303 	mul.w	r3, r1, r3
 800b9dc:	1ad3      	subs	r3, r2, r3
 800b9de:	011b      	lsls	r3, r3, #4
 800b9e0:	3332      	adds	r3, #50	; 0x32
 800b9e2:	4a2b      	ldr	r2, [pc, #172]	; (800ba90 <UART_SetConfig+0x7c8>)
 800b9e4:	fba2 2303 	umull	r2, r3, r2, r3
 800b9e8:	095b      	lsrs	r3, r3, #5
 800b9ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b9ee:	441e      	add	r6, r3
 800b9f0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	f04f 0100 	mov.w	r1, #0
 800b9fa:	4602      	mov	r2, r0
 800b9fc:	460b      	mov	r3, r1
 800b9fe:	1894      	adds	r4, r2, r2
 800ba00:	603c      	str	r4, [r7, #0]
 800ba02:	415b      	adcs	r3, r3
 800ba04:	607b      	str	r3, [r7, #4]
 800ba06:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba0a:	1812      	adds	r2, r2, r0
 800ba0c:	eb41 0303 	adc.w	r3, r1, r3
 800ba10:	f04f 0400 	mov.w	r4, #0
 800ba14:	f04f 0500 	mov.w	r5, #0
 800ba18:	00dd      	lsls	r5, r3, #3
 800ba1a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ba1e:	00d4      	lsls	r4, r2, #3
 800ba20:	4622      	mov	r2, r4
 800ba22:	462b      	mov	r3, r5
 800ba24:	1814      	adds	r4, r2, r0
 800ba26:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800ba2a:	414b      	adcs	r3, r1
 800ba2c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800ba30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba34:	685b      	ldr	r3, [r3, #4]
 800ba36:	4618      	mov	r0, r3
 800ba38:	f04f 0100 	mov.w	r1, #0
 800ba3c:	f04f 0200 	mov.w	r2, #0
 800ba40:	f04f 0300 	mov.w	r3, #0
 800ba44:	008b      	lsls	r3, r1, #2
 800ba46:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ba4a:	0082      	lsls	r2, r0, #2
 800ba4c:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800ba50:	f7f5 f8d2 	bl	8000bf8 <__aeabi_uldivmod>
 800ba54:	4602      	mov	r2, r0
 800ba56:	460b      	mov	r3, r1
 800ba58:	4b0d      	ldr	r3, [pc, #52]	; (800ba90 <UART_SetConfig+0x7c8>)
 800ba5a:	fba3 1302 	umull	r1, r3, r3, r2
 800ba5e:	095b      	lsrs	r3, r3, #5
 800ba60:	2164      	movs	r1, #100	; 0x64
 800ba62:	fb01 f303 	mul.w	r3, r1, r3
 800ba66:	1ad3      	subs	r3, r2, r3
 800ba68:	011b      	lsls	r3, r3, #4
 800ba6a:	3332      	adds	r3, #50	; 0x32
 800ba6c:	4a08      	ldr	r2, [pc, #32]	; (800ba90 <UART_SetConfig+0x7c8>)
 800ba6e:	fba2 2303 	umull	r2, r3, r2, r3
 800ba72:	095b      	lsrs	r3, r3, #5
 800ba74:	f003 020f 	and.w	r2, r3, #15
 800ba78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	4432      	add	r2, r6
 800ba80:	609a      	str	r2, [r3, #8]
}
 800ba82:	e7ff      	b.n	800ba84 <UART_SetConfig+0x7bc>
 800ba84:	bf00      	nop
 800ba86:	37f4      	adds	r7, #244	; 0xf4
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba8e:	bf00      	nop
 800ba90:	51eb851f 	.word	0x51eb851f

0800ba94 <__errno>:
 800ba94:	4b01      	ldr	r3, [pc, #4]	; (800ba9c <__errno+0x8>)
 800ba96:	6818      	ldr	r0, [r3, #0]
 800ba98:	4770      	bx	lr
 800ba9a:	bf00      	nop
 800ba9c:	200001fc 	.word	0x200001fc

0800baa0 <__libc_init_array>:
 800baa0:	b570      	push	{r4, r5, r6, lr}
 800baa2:	4d0d      	ldr	r5, [pc, #52]	; (800bad8 <__libc_init_array+0x38>)
 800baa4:	4c0d      	ldr	r4, [pc, #52]	; (800badc <__libc_init_array+0x3c>)
 800baa6:	1b64      	subs	r4, r4, r5
 800baa8:	10a4      	asrs	r4, r4, #2
 800baaa:	2600      	movs	r6, #0
 800baac:	42a6      	cmp	r6, r4
 800baae:	d109      	bne.n	800bac4 <__libc_init_array+0x24>
 800bab0:	4d0b      	ldr	r5, [pc, #44]	; (800bae0 <__libc_init_array+0x40>)
 800bab2:	4c0c      	ldr	r4, [pc, #48]	; (800bae4 <__libc_init_array+0x44>)
 800bab4:	f000 fb7e 	bl	800c1b4 <_init>
 800bab8:	1b64      	subs	r4, r4, r5
 800baba:	10a4      	asrs	r4, r4, #2
 800babc:	2600      	movs	r6, #0
 800babe:	42a6      	cmp	r6, r4
 800bac0:	d105      	bne.n	800bace <__libc_init_array+0x2e>
 800bac2:	bd70      	pop	{r4, r5, r6, pc}
 800bac4:	f855 3b04 	ldr.w	r3, [r5], #4
 800bac8:	4798      	blx	r3
 800baca:	3601      	adds	r6, #1
 800bacc:	e7ee      	b.n	800baac <__libc_init_array+0xc>
 800bace:	f855 3b04 	ldr.w	r3, [r5], #4
 800bad2:	4798      	blx	r3
 800bad4:	3601      	adds	r6, #1
 800bad6:	e7f2      	b.n	800babe <__libc_init_array+0x1e>
 800bad8:	0800c518 	.word	0x0800c518
 800badc:	0800c518 	.word	0x0800c518
 800bae0:	0800c518 	.word	0x0800c518
 800bae4:	0800c51c 	.word	0x0800c51c

0800bae8 <memset>:
 800bae8:	4402      	add	r2, r0
 800baea:	4603      	mov	r3, r0
 800baec:	4293      	cmp	r3, r2
 800baee:	d100      	bne.n	800baf2 <memset+0xa>
 800baf0:	4770      	bx	lr
 800baf2:	f803 1b01 	strb.w	r1, [r3], #1
 800baf6:	e7f9      	b.n	800baec <memset+0x4>

0800baf8 <atan>:
 800baf8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bafc:	ec55 4b10 	vmov	r4, r5, d0
 800bb00:	4bc3      	ldr	r3, [pc, #780]	; (800be10 <atan+0x318>)
 800bb02:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bb06:	429e      	cmp	r6, r3
 800bb08:	46ab      	mov	fp, r5
 800bb0a:	dd18      	ble.n	800bb3e <atan+0x46>
 800bb0c:	4bc1      	ldr	r3, [pc, #772]	; (800be14 <atan+0x31c>)
 800bb0e:	429e      	cmp	r6, r3
 800bb10:	dc01      	bgt.n	800bb16 <atan+0x1e>
 800bb12:	d109      	bne.n	800bb28 <atan+0x30>
 800bb14:	b144      	cbz	r4, 800bb28 <atan+0x30>
 800bb16:	4622      	mov	r2, r4
 800bb18:	462b      	mov	r3, r5
 800bb1a:	4620      	mov	r0, r4
 800bb1c:	4629      	mov	r1, r5
 800bb1e:	f7f4 fb6d 	bl	80001fc <__adddf3>
 800bb22:	4604      	mov	r4, r0
 800bb24:	460d      	mov	r5, r1
 800bb26:	e006      	b.n	800bb36 <atan+0x3e>
 800bb28:	f1bb 0f00 	cmp.w	fp, #0
 800bb2c:	f300 8131 	bgt.w	800bd92 <atan+0x29a>
 800bb30:	a59b      	add	r5, pc, #620	; (adr r5, 800bda0 <atan+0x2a8>)
 800bb32:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bb36:	ec45 4b10 	vmov	d0, r4, r5
 800bb3a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb3e:	4bb6      	ldr	r3, [pc, #728]	; (800be18 <atan+0x320>)
 800bb40:	429e      	cmp	r6, r3
 800bb42:	dc14      	bgt.n	800bb6e <atan+0x76>
 800bb44:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800bb48:	429e      	cmp	r6, r3
 800bb4a:	dc0d      	bgt.n	800bb68 <atan+0x70>
 800bb4c:	a396      	add	r3, pc, #600	; (adr r3, 800bda8 <atan+0x2b0>)
 800bb4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb52:	ee10 0a10 	vmov	r0, s0
 800bb56:	4629      	mov	r1, r5
 800bb58:	f7f4 fb50 	bl	80001fc <__adddf3>
 800bb5c:	4baf      	ldr	r3, [pc, #700]	; (800be1c <atan+0x324>)
 800bb5e:	2200      	movs	r2, #0
 800bb60:	f7f4 ff92 	bl	8000a88 <__aeabi_dcmpgt>
 800bb64:	2800      	cmp	r0, #0
 800bb66:	d1e6      	bne.n	800bb36 <atan+0x3e>
 800bb68:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800bb6c:	e02b      	b.n	800bbc6 <atan+0xce>
 800bb6e:	f000 f963 	bl	800be38 <fabs>
 800bb72:	4bab      	ldr	r3, [pc, #684]	; (800be20 <atan+0x328>)
 800bb74:	429e      	cmp	r6, r3
 800bb76:	ec55 4b10 	vmov	r4, r5, d0
 800bb7a:	f300 80bf 	bgt.w	800bcfc <atan+0x204>
 800bb7e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800bb82:	429e      	cmp	r6, r3
 800bb84:	f300 80a0 	bgt.w	800bcc8 <atan+0x1d0>
 800bb88:	ee10 2a10 	vmov	r2, s0
 800bb8c:	ee10 0a10 	vmov	r0, s0
 800bb90:	462b      	mov	r3, r5
 800bb92:	4629      	mov	r1, r5
 800bb94:	f7f4 fb32 	bl	80001fc <__adddf3>
 800bb98:	4ba0      	ldr	r3, [pc, #640]	; (800be1c <atan+0x324>)
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	f7f4 fb2c 	bl	80001f8 <__aeabi_dsub>
 800bba0:	2200      	movs	r2, #0
 800bba2:	4606      	mov	r6, r0
 800bba4:	460f      	mov	r7, r1
 800bba6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bbaa:	4620      	mov	r0, r4
 800bbac:	4629      	mov	r1, r5
 800bbae:	f7f4 fb25 	bl	80001fc <__adddf3>
 800bbb2:	4602      	mov	r2, r0
 800bbb4:	460b      	mov	r3, r1
 800bbb6:	4630      	mov	r0, r6
 800bbb8:	4639      	mov	r1, r7
 800bbba:	f7f4 fdff 	bl	80007bc <__aeabi_ddiv>
 800bbbe:	f04f 0a00 	mov.w	sl, #0
 800bbc2:	4604      	mov	r4, r0
 800bbc4:	460d      	mov	r5, r1
 800bbc6:	4622      	mov	r2, r4
 800bbc8:	462b      	mov	r3, r5
 800bbca:	4620      	mov	r0, r4
 800bbcc:	4629      	mov	r1, r5
 800bbce:	f7f4 fccb 	bl	8000568 <__aeabi_dmul>
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	4680      	mov	r8, r0
 800bbd8:	4689      	mov	r9, r1
 800bbda:	f7f4 fcc5 	bl	8000568 <__aeabi_dmul>
 800bbde:	a374      	add	r3, pc, #464	; (adr r3, 800bdb0 <atan+0x2b8>)
 800bbe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe4:	4606      	mov	r6, r0
 800bbe6:	460f      	mov	r7, r1
 800bbe8:	f7f4 fcbe 	bl	8000568 <__aeabi_dmul>
 800bbec:	a372      	add	r3, pc, #456	; (adr r3, 800bdb8 <atan+0x2c0>)
 800bbee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf2:	f7f4 fb03 	bl	80001fc <__adddf3>
 800bbf6:	4632      	mov	r2, r6
 800bbf8:	463b      	mov	r3, r7
 800bbfa:	f7f4 fcb5 	bl	8000568 <__aeabi_dmul>
 800bbfe:	a370      	add	r3, pc, #448	; (adr r3, 800bdc0 <atan+0x2c8>)
 800bc00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc04:	f7f4 fafa 	bl	80001fc <__adddf3>
 800bc08:	4632      	mov	r2, r6
 800bc0a:	463b      	mov	r3, r7
 800bc0c:	f7f4 fcac 	bl	8000568 <__aeabi_dmul>
 800bc10:	a36d      	add	r3, pc, #436	; (adr r3, 800bdc8 <atan+0x2d0>)
 800bc12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc16:	f7f4 faf1 	bl	80001fc <__adddf3>
 800bc1a:	4632      	mov	r2, r6
 800bc1c:	463b      	mov	r3, r7
 800bc1e:	f7f4 fca3 	bl	8000568 <__aeabi_dmul>
 800bc22:	a36b      	add	r3, pc, #428	; (adr r3, 800bdd0 <atan+0x2d8>)
 800bc24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc28:	f7f4 fae8 	bl	80001fc <__adddf3>
 800bc2c:	4632      	mov	r2, r6
 800bc2e:	463b      	mov	r3, r7
 800bc30:	f7f4 fc9a 	bl	8000568 <__aeabi_dmul>
 800bc34:	a368      	add	r3, pc, #416	; (adr r3, 800bdd8 <atan+0x2e0>)
 800bc36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc3a:	f7f4 fadf 	bl	80001fc <__adddf3>
 800bc3e:	4642      	mov	r2, r8
 800bc40:	464b      	mov	r3, r9
 800bc42:	f7f4 fc91 	bl	8000568 <__aeabi_dmul>
 800bc46:	a366      	add	r3, pc, #408	; (adr r3, 800bde0 <atan+0x2e8>)
 800bc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc4c:	4680      	mov	r8, r0
 800bc4e:	4689      	mov	r9, r1
 800bc50:	4630      	mov	r0, r6
 800bc52:	4639      	mov	r1, r7
 800bc54:	f7f4 fc88 	bl	8000568 <__aeabi_dmul>
 800bc58:	a363      	add	r3, pc, #396	; (adr r3, 800bde8 <atan+0x2f0>)
 800bc5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc5e:	f7f4 facb 	bl	80001f8 <__aeabi_dsub>
 800bc62:	4632      	mov	r2, r6
 800bc64:	463b      	mov	r3, r7
 800bc66:	f7f4 fc7f 	bl	8000568 <__aeabi_dmul>
 800bc6a:	a361      	add	r3, pc, #388	; (adr r3, 800bdf0 <atan+0x2f8>)
 800bc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc70:	f7f4 fac2 	bl	80001f8 <__aeabi_dsub>
 800bc74:	4632      	mov	r2, r6
 800bc76:	463b      	mov	r3, r7
 800bc78:	f7f4 fc76 	bl	8000568 <__aeabi_dmul>
 800bc7c:	a35e      	add	r3, pc, #376	; (adr r3, 800bdf8 <atan+0x300>)
 800bc7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc82:	f7f4 fab9 	bl	80001f8 <__aeabi_dsub>
 800bc86:	4632      	mov	r2, r6
 800bc88:	463b      	mov	r3, r7
 800bc8a:	f7f4 fc6d 	bl	8000568 <__aeabi_dmul>
 800bc8e:	a35c      	add	r3, pc, #368	; (adr r3, 800be00 <atan+0x308>)
 800bc90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc94:	f7f4 fab0 	bl	80001f8 <__aeabi_dsub>
 800bc98:	4632      	mov	r2, r6
 800bc9a:	463b      	mov	r3, r7
 800bc9c:	f7f4 fc64 	bl	8000568 <__aeabi_dmul>
 800bca0:	4602      	mov	r2, r0
 800bca2:	460b      	mov	r3, r1
 800bca4:	4640      	mov	r0, r8
 800bca6:	4649      	mov	r1, r9
 800bca8:	f7f4 faa8 	bl	80001fc <__adddf3>
 800bcac:	4622      	mov	r2, r4
 800bcae:	462b      	mov	r3, r5
 800bcb0:	f7f4 fc5a 	bl	8000568 <__aeabi_dmul>
 800bcb4:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800bcb8:	4602      	mov	r2, r0
 800bcba:	460b      	mov	r3, r1
 800bcbc:	d14b      	bne.n	800bd56 <atan+0x25e>
 800bcbe:	4620      	mov	r0, r4
 800bcc0:	4629      	mov	r1, r5
 800bcc2:	f7f4 fa99 	bl	80001f8 <__aeabi_dsub>
 800bcc6:	e72c      	b.n	800bb22 <atan+0x2a>
 800bcc8:	ee10 0a10 	vmov	r0, s0
 800bccc:	4b53      	ldr	r3, [pc, #332]	; (800be1c <atan+0x324>)
 800bcce:	2200      	movs	r2, #0
 800bcd0:	4629      	mov	r1, r5
 800bcd2:	f7f4 fa91 	bl	80001f8 <__aeabi_dsub>
 800bcd6:	4b51      	ldr	r3, [pc, #324]	; (800be1c <atan+0x324>)
 800bcd8:	4606      	mov	r6, r0
 800bcda:	460f      	mov	r7, r1
 800bcdc:	2200      	movs	r2, #0
 800bcde:	4620      	mov	r0, r4
 800bce0:	4629      	mov	r1, r5
 800bce2:	f7f4 fa8b 	bl	80001fc <__adddf3>
 800bce6:	4602      	mov	r2, r0
 800bce8:	460b      	mov	r3, r1
 800bcea:	4630      	mov	r0, r6
 800bcec:	4639      	mov	r1, r7
 800bcee:	f7f4 fd65 	bl	80007bc <__aeabi_ddiv>
 800bcf2:	f04f 0a01 	mov.w	sl, #1
 800bcf6:	4604      	mov	r4, r0
 800bcf8:	460d      	mov	r5, r1
 800bcfa:	e764      	b.n	800bbc6 <atan+0xce>
 800bcfc:	4b49      	ldr	r3, [pc, #292]	; (800be24 <atan+0x32c>)
 800bcfe:	429e      	cmp	r6, r3
 800bd00:	da1d      	bge.n	800bd3e <atan+0x246>
 800bd02:	ee10 0a10 	vmov	r0, s0
 800bd06:	4b48      	ldr	r3, [pc, #288]	; (800be28 <atan+0x330>)
 800bd08:	2200      	movs	r2, #0
 800bd0a:	4629      	mov	r1, r5
 800bd0c:	f7f4 fa74 	bl	80001f8 <__aeabi_dsub>
 800bd10:	4b45      	ldr	r3, [pc, #276]	; (800be28 <atan+0x330>)
 800bd12:	4606      	mov	r6, r0
 800bd14:	460f      	mov	r7, r1
 800bd16:	2200      	movs	r2, #0
 800bd18:	4620      	mov	r0, r4
 800bd1a:	4629      	mov	r1, r5
 800bd1c:	f7f4 fc24 	bl	8000568 <__aeabi_dmul>
 800bd20:	4b3e      	ldr	r3, [pc, #248]	; (800be1c <atan+0x324>)
 800bd22:	2200      	movs	r2, #0
 800bd24:	f7f4 fa6a 	bl	80001fc <__adddf3>
 800bd28:	4602      	mov	r2, r0
 800bd2a:	460b      	mov	r3, r1
 800bd2c:	4630      	mov	r0, r6
 800bd2e:	4639      	mov	r1, r7
 800bd30:	f7f4 fd44 	bl	80007bc <__aeabi_ddiv>
 800bd34:	f04f 0a02 	mov.w	sl, #2
 800bd38:	4604      	mov	r4, r0
 800bd3a:	460d      	mov	r5, r1
 800bd3c:	e743      	b.n	800bbc6 <atan+0xce>
 800bd3e:	462b      	mov	r3, r5
 800bd40:	ee10 2a10 	vmov	r2, s0
 800bd44:	4939      	ldr	r1, [pc, #228]	; (800be2c <atan+0x334>)
 800bd46:	2000      	movs	r0, #0
 800bd48:	f7f4 fd38 	bl	80007bc <__aeabi_ddiv>
 800bd4c:	f04f 0a03 	mov.w	sl, #3
 800bd50:	4604      	mov	r4, r0
 800bd52:	460d      	mov	r5, r1
 800bd54:	e737      	b.n	800bbc6 <atan+0xce>
 800bd56:	4b36      	ldr	r3, [pc, #216]	; (800be30 <atan+0x338>)
 800bd58:	4e36      	ldr	r6, [pc, #216]	; (800be34 <atan+0x33c>)
 800bd5a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800bd5e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800bd62:	e9da 2300 	ldrd	r2, r3, [sl]
 800bd66:	f7f4 fa47 	bl	80001f8 <__aeabi_dsub>
 800bd6a:	4622      	mov	r2, r4
 800bd6c:	462b      	mov	r3, r5
 800bd6e:	f7f4 fa43 	bl	80001f8 <__aeabi_dsub>
 800bd72:	4602      	mov	r2, r0
 800bd74:	460b      	mov	r3, r1
 800bd76:	e9d6 0100 	ldrd	r0, r1, [r6]
 800bd7a:	f7f4 fa3d 	bl	80001f8 <__aeabi_dsub>
 800bd7e:	f1bb 0f00 	cmp.w	fp, #0
 800bd82:	4604      	mov	r4, r0
 800bd84:	460d      	mov	r5, r1
 800bd86:	f6bf aed6 	bge.w	800bb36 <atan+0x3e>
 800bd8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bd8e:	461d      	mov	r5, r3
 800bd90:	e6d1      	b.n	800bb36 <atan+0x3e>
 800bd92:	a51d      	add	r5, pc, #116	; (adr r5, 800be08 <atan+0x310>)
 800bd94:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bd98:	e6cd      	b.n	800bb36 <atan+0x3e>
 800bd9a:	bf00      	nop
 800bd9c:	f3af 8000 	nop.w
 800bda0:	54442d18 	.word	0x54442d18
 800bda4:	bff921fb 	.word	0xbff921fb
 800bda8:	8800759c 	.word	0x8800759c
 800bdac:	7e37e43c 	.word	0x7e37e43c
 800bdb0:	e322da11 	.word	0xe322da11
 800bdb4:	3f90ad3a 	.word	0x3f90ad3a
 800bdb8:	24760deb 	.word	0x24760deb
 800bdbc:	3fa97b4b 	.word	0x3fa97b4b
 800bdc0:	a0d03d51 	.word	0xa0d03d51
 800bdc4:	3fb10d66 	.word	0x3fb10d66
 800bdc8:	c54c206e 	.word	0xc54c206e
 800bdcc:	3fb745cd 	.word	0x3fb745cd
 800bdd0:	920083ff 	.word	0x920083ff
 800bdd4:	3fc24924 	.word	0x3fc24924
 800bdd8:	5555550d 	.word	0x5555550d
 800bddc:	3fd55555 	.word	0x3fd55555
 800bde0:	2c6a6c2f 	.word	0x2c6a6c2f
 800bde4:	bfa2b444 	.word	0xbfa2b444
 800bde8:	52defd9a 	.word	0x52defd9a
 800bdec:	3fadde2d 	.word	0x3fadde2d
 800bdf0:	af749a6d 	.word	0xaf749a6d
 800bdf4:	3fb3b0f2 	.word	0x3fb3b0f2
 800bdf8:	fe231671 	.word	0xfe231671
 800bdfc:	3fbc71c6 	.word	0x3fbc71c6
 800be00:	9998ebc4 	.word	0x9998ebc4
 800be04:	3fc99999 	.word	0x3fc99999
 800be08:	54442d18 	.word	0x54442d18
 800be0c:	3ff921fb 	.word	0x3ff921fb
 800be10:	440fffff 	.word	0x440fffff
 800be14:	7ff00000 	.word	0x7ff00000
 800be18:	3fdbffff 	.word	0x3fdbffff
 800be1c:	3ff00000 	.word	0x3ff00000
 800be20:	3ff2ffff 	.word	0x3ff2ffff
 800be24:	40038000 	.word	0x40038000
 800be28:	3ff80000 	.word	0x3ff80000
 800be2c:	bff00000 	.word	0xbff00000
 800be30:	0800c4c0 	.word	0x0800c4c0
 800be34:	0800c4a0 	.word	0x0800c4a0

0800be38 <fabs>:
 800be38:	ec51 0b10 	vmov	r0, r1, d0
 800be3c:	ee10 2a10 	vmov	r2, s0
 800be40:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800be44:	ec43 2b10 	vmov	d0, r2, r3
 800be48:	4770      	bx	lr

0800be4a <atan2>:
 800be4a:	f000 b835 	b.w	800beb8 <__ieee754_atan2>
	...

0800be50 <sqrt>:
 800be50:	b538      	push	{r3, r4, r5, lr}
 800be52:	ed2d 8b02 	vpush	{d8}
 800be56:	ec55 4b10 	vmov	r4, r5, d0
 800be5a:	f000 f8f7 	bl	800c04c <__ieee754_sqrt>
 800be5e:	4b15      	ldr	r3, [pc, #84]	; (800beb4 <sqrt+0x64>)
 800be60:	eeb0 8a40 	vmov.f32	s16, s0
 800be64:	eef0 8a60 	vmov.f32	s17, s1
 800be68:	f993 3000 	ldrsb.w	r3, [r3]
 800be6c:	3301      	adds	r3, #1
 800be6e:	d019      	beq.n	800bea4 <sqrt+0x54>
 800be70:	4622      	mov	r2, r4
 800be72:	462b      	mov	r3, r5
 800be74:	4620      	mov	r0, r4
 800be76:	4629      	mov	r1, r5
 800be78:	f7f4 fe10 	bl	8000a9c <__aeabi_dcmpun>
 800be7c:	b990      	cbnz	r0, 800bea4 <sqrt+0x54>
 800be7e:	2200      	movs	r2, #0
 800be80:	2300      	movs	r3, #0
 800be82:	4620      	mov	r0, r4
 800be84:	4629      	mov	r1, r5
 800be86:	f7f4 fde1 	bl	8000a4c <__aeabi_dcmplt>
 800be8a:	b158      	cbz	r0, 800bea4 <sqrt+0x54>
 800be8c:	f7ff fe02 	bl	800ba94 <__errno>
 800be90:	2321      	movs	r3, #33	; 0x21
 800be92:	6003      	str	r3, [r0, #0]
 800be94:	2200      	movs	r2, #0
 800be96:	2300      	movs	r3, #0
 800be98:	4610      	mov	r0, r2
 800be9a:	4619      	mov	r1, r3
 800be9c:	f7f4 fc8e 	bl	80007bc <__aeabi_ddiv>
 800bea0:	ec41 0b18 	vmov	d8, r0, r1
 800bea4:	eeb0 0a48 	vmov.f32	s0, s16
 800bea8:	eef0 0a68 	vmov.f32	s1, s17
 800beac:	ecbd 8b02 	vpop	{d8}
 800beb0:	bd38      	pop	{r3, r4, r5, pc}
 800beb2:	bf00      	nop
 800beb4:	20000260 	.word	0x20000260

0800beb8 <__ieee754_atan2>:
 800beb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bebc:	ec57 6b11 	vmov	r6, r7, d1
 800bec0:	4273      	negs	r3, r6
 800bec2:	f8df e184 	ldr.w	lr, [pc, #388]	; 800c048 <__ieee754_atan2+0x190>
 800bec6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800beca:	4333      	orrs	r3, r6
 800becc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800bed0:	4573      	cmp	r3, lr
 800bed2:	ec51 0b10 	vmov	r0, r1, d0
 800bed6:	ee11 8a10 	vmov	r8, s2
 800beda:	d80a      	bhi.n	800bef2 <__ieee754_atan2+0x3a>
 800bedc:	4244      	negs	r4, r0
 800bede:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bee2:	4304      	orrs	r4, r0
 800bee4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800bee8:	4574      	cmp	r4, lr
 800beea:	ee10 9a10 	vmov	r9, s0
 800beee:	468c      	mov	ip, r1
 800bef0:	d907      	bls.n	800bf02 <__ieee754_atan2+0x4a>
 800bef2:	4632      	mov	r2, r6
 800bef4:	463b      	mov	r3, r7
 800bef6:	f7f4 f981 	bl	80001fc <__adddf3>
 800befa:	ec41 0b10 	vmov	d0, r0, r1
 800befe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf02:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800bf06:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bf0a:	4334      	orrs	r4, r6
 800bf0c:	d103      	bne.n	800bf16 <__ieee754_atan2+0x5e>
 800bf0e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf12:	f7ff bdf1 	b.w	800baf8 <atan>
 800bf16:	17bc      	asrs	r4, r7, #30
 800bf18:	f004 0402 	and.w	r4, r4, #2
 800bf1c:	ea53 0909 	orrs.w	r9, r3, r9
 800bf20:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800bf24:	d107      	bne.n	800bf36 <__ieee754_atan2+0x7e>
 800bf26:	2c02      	cmp	r4, #2
 800bf28:	d060      	beq.n	800bfec <__ieee754_atan2+0x134>
 800bf2a:	2c03      	cmp	r4, #3
 800bf2c:	d1e5      	bne.n	800befa <__ieee754_atan2+0x42>
 800bf2e:	a142      	add	r1, pc, #264	; (adr r1, 800c038 <__ieee754_atan2+0x180>)
 800bf30:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf34:	e7e1      	b.n	800befa <__ieee754_atan2+0x42>
 800bf36:	ea52 0808 	orrs.w	r8, r2, r8
 800bf3a:	d106      	bne.n	800bf4a <__ieee754_atan2+0x92>
 800bf3c:	f1bc 0f00 	cmp.w	ip, #0
 800bf40:	da5f      	bge.n	800c002 <__ieee754_atan2+0x14a>
 800bf42:	a13f      	add	r1, pc, #252	; (adr r1, 800c040 <__ieee754_atan2+0x188>)
 800bf44:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bf48:	e7d7      	b.n	800befa <__ieee754_atan2+0x42>
 800bf4a:	4572      	cmp	r2, lr
 800bf4c:	d10f      	bne.n	800bf6e <__ieee754_atan2+0xb6>
 800bf4e:	4293      	cmp	r3, r2
 800bf50:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800bf54:	d107      	bne.n	800bf66 <__ieee754_atan2+0xae>
 800bf56:	2c02      	cmp	r4, #2
 800bf58:	d84c      	bhi.n	800bff4 <__ieee754_atan2+0x13c>
 800bf5a:	4b35      	ldr	r3, [pc, #212]	; (800c030 <__ieee754_atan2+0x178>)
 800bf5c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800bf60:	e9d4 0100 	ldrd	r0, r1, [r4]
 800bf64:	e7c9      	b.n	800befa <__ieee754_atan2+0x42>
 800bf66:	2c02      	cmp	r4, #2
 800bf68:	d848      	bhi.n	800bffc <__ieee754_atan2+0x144>
 800bf6a:	4b32      	ldr	r3, [pc, #200]	; (800c034 <__ieee754_atan2+0x17c>)
 800bf6c:	e7f6      	b.n	800bf5c <__ieee754_atan2+0xa4>
 800bf6e:	4573      	cmp	r3, lr
 800bf70:	d0e4      	beq.n	800bf3c <__ieee754_atan2+0x84>
 800bf72:	1a9b      	subs	r3, r3, r2
 800bf74:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800bf78:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bf7c:	da1e      	bge.n	800bfbc <__ieee754_atan2+0x104>
 800bf7e:	2f00      	cmp	r7, #0
 800bf80:	da01      	bge.n	800bf86 <__ieee754_atan2+0xce>
 800bf82:	323c      	adds	r2, #60	; 0x3c
 800bf84:	db1e      	blt.n	800bfc4 <__ieee754_atan2+0x10c>
 800bf86:	4632      	mov	r2, r6
 800bf88:	463b      	mov	r3, r7
 800bf8a:	f7f4 fc17 	bl	80007bc <__aeabi_ddiv>
 800bf8e:	ec41 0b10 	vmov	d0, r0, r1
 800bf92:	f7ff ff51 	bl	800be38 <fabs>
 800bf96:	f7ff fdaf 	bl	800baf8 <atan>
 800bf9a:	ec51 0b10 	vmov	r0, r1, d0
 800bf9e:	2c01      	cmp	r4, #1
 800bfa0:	d013      	beq.n	800bfca <__ieee754_atan2+0x112>
 800bfa2:	2c02      	cmp	r4, #2
 800bfa4:	d015      	beq.n	800bfd2 <__ieee754_atan2+0x11a>
 800bfa6:	2c00      	cmp	r4, #0
 800bfa8:	d0a7      	beq.n	800befa <__ieee754_atan2+0x42>
 800bfaa:	a319      	add	r3, pc, #100	; (adr r3, 800c010 <__ieee754_atan2+0x158>)
 800bfac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfb0:	f7f4 f922 	bl	80001f8 <__aeabi_dsub>
 800bfb4:	a318      	add	r3, pc, #96	; (adr r3, 800c018 <__ieee754_atan2+0x160>)
 800bfb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfba:	e014      	b.n	800bfe6 <__ieee754_atan2+0x12e>
 800bfbc:	a118      	add	r1, pc, #96	; (adr r1, 800c020 <__ieee754_atan2+0x168>)
 800bfbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bfc2:	e7ec      	b.n	800bf9e <__ieee754_atan2+0xe6>
 800bfc4:	2000      	movs	r0, #0
 800bfc6:	2100      	movs	r1, #0
 800bfc8:	e7e9      	b.n	800bf9e <__ieee754_atan2+0xe6>
 800bfca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bfce:	4619      	mov	r1, r3
 800bfd0:	e793      	b.n	800befa <__ieee754_atan2+0x42>
 800bfd2:	a30f      	add	r3, pc, #60	; (adr r3, 800c010 <__ieee754_atan2+0x158>)
 800bfd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfd8:	f7f4 f90e 	bl	80001f8 <__aeabi_dsub>
 800bfdc:	4602      	mov	r2, r0
 800bfde:	460b      	mov	r3, r1
 800bfe0:	a10d      	add	r1, pc, #52	; (adr r1, 800c018 <__ieee754_atan2+0x160>)
 800bfe2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bfe6:	f7f4 f907 	bl	80001f8 <__aeabi_dsub>
 800bfea:	e786      	b.n	800befa <__ieee754_atan2+0x42>
 800bfec:	a10a      	add	r1, pc, #40	; (adr r1, 800c018 <__ieee754_atan2+0x160>)
 800bfee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bff2:	e782      	b.n	800befa <__ieee754_atan2+0x42>
 800bff4:	a10c      	add	r1, pc, #48	; (adr r1, 800c028 <__ieee754_atan2+0x170>)
 800bff6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bffa:	e77e      	b.n	800befa <__ieee754_atan2+0x42>
 800bffc:	2000      	movs	r0, #0
 800bffe:	2100      	movs	r1, #0
 800c000:	e77b      	b.n	800befa <__ieee754_atan2+0x42>
 800c002:	a107      	add	r1, pc, #28	; (adr r1, 800c020 <__ieee754_atan2+0x168>)
 800c004:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c008:	e777      	b.n	800befa <__ieee754_atan2+0x42>
 800c00a:	bf00      	nop
 800c00c:	f3af 8000 	nop.w
 800c010:	33145c07 	.word	0x33145c07
 800c014:	3ca1a626 	.word	0x3ca1a626
 800c018:	54442d18 	.word	0x54442d18
 800c01c:	400921fb 	.word	0x400921fb
 800c020:	54442d18 	.word	0x54442d18
 800c024:	3ff921fb 	.word	0x3ff921fb
 800c028:	54442d18 	.word	0x54442d18
 800c02c:	3fe921fb 	.word	0x3fe921fb
 800c030:	0800c4e0 	.word	0x0800c4e0
 800c034:	0800c4f8 	.word	0x0800c4f8
 800c038:	54442d18 	.word	0x54442d18
 800c03c:	c00921fb 	.word	0xc00921fb
 800c040:	54442d18 	.word	0x54442d18
 800c044:	bff921fb 	.word	0xbff921fb
 800c048:	7ff00000 	.word	0x7ff00000

0800c04c <__ieee754_sqrt>:
 800c04c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c050:	ec55 4b10 	vmov	r4, r5, d0
 800c054:	4e56      	ldr	r6, [pc, #344]	; (800c1b0 <__ieee754_sqrt+0x164>)
 800c056:	43ae      	bics	r6, r5
 800c058:	ee10 0a10 	vmov	r0, s0
 800c05c:	ee10 3a10 	vmov	r3, s0
 800c060:	4629      	mov	r1, r5
 800c062:	462a      	mov	r2, r5
 800c064:	d110      	bne.n	800c088 <__ieee754_sqrt+0x3c>
 800c066:	ee10 2a10 	vmov	r2, s0
 800c06a:	462b      	mov	r3, r5
 800c06c:	f7f4 fa7c 	bl	8000568 <__aeabi_dmul>
 800c070:	4602      	mov	r2, r0
 800c072:	460b      	mov	r3, r1
 800c074:	4620      	mov	r0, r4
 800c076:	4629      	mov	r1, r5
 800c078:	f7f4 f8c0 	bl	80001fc <__adddf3>
 800c07c:	4604      	mov	r4, r0
 800c07e:	460d      	mov	r5, r1
 800c080:	ec45 4b10 	vmov	d0, r4, r5
 800c084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c088:	2d00      	cmp	r5, #0
 800c08a:	dc10      	bgt.n	800c0ae <__ieee754_sqrt+0x62>
 800c08c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c090:	4330      	orrs	r0, r6
 800c092:	d0f5      	beq.n	800c080 <__ieee754_sqrt+0x34>
 800c094:	b15d      	cbz	r5, 800c0ae <__ieee754_sqrt+0x62>
 800c096:	ee10 2a10 	vmov	r2, s0
 800c09a:	462b      	mov	r3, r5
 800c09c:	ee10 0a10 	vmov	r0, s0
 800c0a0:	f7f4 f8aa 	bl	80001f8 <__aeabi_dsub>
 800c0a4:	4602      	mov	r2, r0
 800c0a6:	460b      	mov	r3, r1
 800c0a8:	f7f4 fb88 	bl	80007bc <__aeabi_ddiv>
 800c0ac:	e7e6      	b.n	800c07c <__ieee754_sqrt+0x30>
 800c0ae:	1509      	asrs	r1, r1, #20
 800c0b0:	d076      	beq.n	800c1a0 <__ieee754_sqrt+0x154>
 800c0b2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800c0b6:	07ce      	lsls	r6, r1, #31
 800c0b8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800c0bc:	bf5e      	ittt	pl
 800c0be:	0fda      	lsrpl	r2, r3, #31
 800c0c0:	005b      	lslpl	r3, r3, #1
 800c0c2:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800c0c6:	0fda      	lsrs	r2, r3, #31
 800c0c8:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800c0cc:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800c0d0:	2000      	movs	r0, #0
 800c0d2:	106d      	asrs	r5, r5, #1
 800c0d4:	005b      	lsls	r3, r3, #1
 800c0d6:	f04f 0e16 	mov.w	lr, #22
 800c0da:	4684      	mov	ip, r0
 800c0dc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c0e0:	eb0c 0401 	add.w	r4, ip, r1
 800c0e4:	4294      	cmp	r4, r2
 800c0e6:	bfde      	ittt	le
 800c0e8:	1b12      	suble	r2, r2, r4
 800c0ea:	eb04 0c01 	addle.w	ip, r4, r1
 800c0ee:	1840      	addle	r0, r0, r1
 800c0f0:	0052      	lsls	r2, r2, #1
 800c0f2:	f1be 0e01 	subs.w	lr, lr, #1
 800c0f6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800c0fa:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800c0fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c102:	d1ed      	bne.n	800c0e0 <__ieee754_sqrt+0x94>
 800c104:	4671      	mov	r1, lr
 800c106:	2720      	movs	r7, #32
 800c108:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800c10c:	4562      	cmp	r2, ip
 800c10e:	eb04 060e 	add.w	r6, r4, lr
 800c112:	dc02      	bgt.n	800c11a <__ieee754_sqrt+0xce>
 800c114:	d113      	bne.n	800c13e <__ieee754_sqrt+0xf2>
 800c116:	429e      	cmp	r6, r3
 800c118:	d811      	bhi.n	800c13e <__ieee754_sqrt+0xf2>
 800c11a:	2e00      	cmp	r6, #0
 800c11c:	eb06 0e04 	add.w	lr, r6, r4
 800c120:	da43      	bge.n	800c1aa <__ieee754_sqrt+0x15e>
 800c122:	f1be 0f00 	cmp.w	lr, #0
 800c126:	db40      	blt.n	800c1aa <__ieee754_sqrt+0x15e>
 800c128:	f10c 0801 	add.w	r8, ip, #1
 800c12c:	eba2 020c 	sub.w	r2, r2, ip
 800c130:	429e      	cmp	r6, r3
 800c132:	bf88      	it	hi
 800c134:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800c138:	1b9b      	subs	r3, r3, r6
 800c13a:	4421      	add	r1, r4
 800c13c:	46c4      	mov	ip, r8
 800c13e:	0052      	lsls	r2, r2, #1
 800c140:	3f01      	subs	r7, #1
 800c142:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800c146:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800c14a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c14e:	d1dd      	bne.n	800c10c <__ieee754_sqrt+0xc0>
 800c150:	4313      	orrs	r3, r2
 800c152:	d006      	beq.n	800c162 <__ieee754_sqrt+0x116>
 800c154:	1c4c      	adds	r4, r1, #1
 800c156:	bf13      	iteet	ne
 800c158:	3101      	addne	r1, #1
 800c15a:	3001      	addeq	r0, #1
 800c15c:	4639      	moveq	r1, r7
 800c15e:	f021 0101 	bicne.w	r1, r1, #1
 800c162:	1043      	asrs	r3, r0, #1
 800c164:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c168:	0849      	lsrs	r1, r1, #1
 800c16a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c16e:	07c2      	lsls	r2, r0, #31
 800c170:	bf48      	it	mi
 800c172:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800c176:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800c17a:	460c      	mov	r4, r1
 800c17c:	463d      	mov	r5, r7
 800c17e:	e77f      	b.n	800c080 <__ieee754_sqrt+0x34>
 800c180:	0ada      	lsrs	r2, r3, #11
 800c182:	3815      	subs	r0, #21
 800c184:	055b      	lsls	r3, r3, #21
 800c186:	2a00      	cmp	r2, #0
 800c188:	d0fa      	beq.n	800c180 <__ieee754_sqrt+0x134>
 800c18a:	02d7      	lsls	r7, r2, #11
 800c18c:	d50a      	bpl.n	800c1a4 <__ieee754_sqrt+0x158>
 800c18e:	f1c1 0420 	rsb	r4, r1, #32
 800c192:	fa23 f404 	lsr.w	r4, r3, r4
 800c196:	1e4d      	subs	r5, r1, #1
 800c198:	408b      	lsls	r3, r1
 800c19a:	4322      	orrs	r2, r4
 800c19c:	1b41      	subs	r1, r0, r5
 800c19e:	e788      	b.n	800c0b2 <__ieee754_sqrt+0x66>
 800c1a0:	4608      	mov	r0, r1
 800c1a2:	e7f0      	b.n	800c186 <__ieee754_sqrt+0x13a>
 800c1a4:	0052      	lsls	r2, r2, #1
 800c1a6:	3101      	adds	r1, #1
 800c1a8:	e7ef      	b.n	800c18a <__ieee754_sqrt+0x13e>
 800c1aa:	46e0      	mov	r8, ip
 800c1ac:	e7be      	b.n	800c12c <__ieee754_sqrt+0xe0>
 800c1ae:	bf00      	nop
 800c1b0:	7ff00000 	.word	0x7ff00000

0800c1b4 <_init>:
 800c1b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1b6:	bf00      	nop
 800c1b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1ba:	bc08      	pop	{r3}
 800c1bc:	469e      	mov	lr, r3
 800c1be:	4770      	bx	lr

0800c1c0 <_fini>:
 800c1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1c2:	bf00      	nop
 800c1c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1c6:	bc08      	pop	{r3}
 800c1c8:	469e      	mov	lr, r3
 800c1ca:	4770      	bx	lr
