# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../prac1.srcs/sources_1/new/and2gate.vhd" \
"../../../../../../prac1_source_file/1/and2orgatemixed.vhd" \
"../../../../../../prac1_source_file/1/or2gate.vhd" \
"../../../../prac1.srcs/sim_2_ex_tb/new/test_selfcheck.vhd" \

# Do not sort compile order
nosort
