# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_Sine_PWM.srcs/sources_1/ip/ila_0/sim/ila_0.v"
verilog xil_defaultlib  "../../../project_Sine_PWM.srcs/sources_1/new/sine_gen.v"
verilog xil_defaultlib  "../../../project_Sine_PWM.srcs/sources_1/new/pwm_gen.v"
verilog xil_defaultlib  "../../../project_Sine_PWM.srcs/sim_1/new/tb_pwm_gen.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
