
*******************************************************************************
                                AddressDecoder
*******************************************************************************

CUPL(WM)        5.0a Serial# 60008009
Device          f1508ispplcc84  Library DLIB-h-40-2
Created         Fri Apr 21 19:00:09 2023
Name            AddressDecoder
Partno          ADDRDECODE
Revision        01
Date            05/10/2025
Designer        Sponaugle
Company         Ratiometric
Assembly        None
Location        None

===============================================================================
                            Expanded Product Terms
===============================================================================

CPU_DTACK =>
    CPU_AS & DTACK_FROM_INT
  # CPU_UDS & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # CPU_RW & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # !CPU_A23 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # !CPU_A22 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # !CPU_A21 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # !CPU_A20 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # !CPU_A19 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # !CPU_A18 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # !CPU_A17 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # !CPU_A16 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # !CPU_A15 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # CPU_A14 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # CPU_A13 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # CPU_A12 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # CPU_A11 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # !CPU_A10 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # !CPU_A9 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # !CPU_A8 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & FLASH_LOW_CS & 
      IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS
  # CPU_FC0 & CPU_FC1 & CPU_FC2 & DRAM_CS & DTACK_FROM_INT & FLASH_HIGH_CS & 
      FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & LED_LATCH_CS & PTC_CS & 
      RTS_CS & SEVENSEG_LATCH_CS & SPY_SETUP_LATCH_CS & UART_CSA & UART_CSB & 
      WORKER_BARRIER_CS & WORKER_RESET_PRESENCE_LATCH_CS

DRAM_CS =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A19 & !CPU_A20 & !CPU_A21 & !CPU_A22 & !CPU_A23 & !MAP_FLASH_TO_ZERO
  # CPU_A22 & CPU_A23 & CPU_RW & !FLASH_CONFIG_STATE1
  # CPU_A22 & CPU_A23 & !FLASH_CONFIG_STATE1 & FLASH_CONFIG_STATE3
  # CPU_A22 & CPU_A23 & !CPU_RW & FLASH_CONFIG_STATE3
  # !CPU_A21 & CPU_A22 & CPU_A23
  # !CPU_A20 & CPU_A22 & CPU_A23
  # CPU_A18 & CPU_A19 & CPU_A22 & CPU_A23
  # CPU_A17 & CPU_A19 & CPU_A22 & CPU_A23

DTACK_MEMORY_0W =>
    !DRAM_CS
  # !FLASH_LOW_CS
  # !FLASH_HIGH_CS
  # !SEVENSEG_LATCH_CS
  # !UART_CSA
  # !UART_CSB
  # !IDE_CSA
  # !IDE_CSB
  # !LED_LATCH_CS
  # !RTS_CS
  # !PTC_CS
  # !SPY_SETUP_LATCH_CS
  # !WORKER_RESET_PRESENCE_LATCH_CS
  # !WORKER_BARRIER_CS
  # CPU_A8 & CPU_A9 & CPU_A10 & !CPU_A11 & !CPU_A12 & !CPU_A13 & !CPU_A14 & 
      CPU_A15 & CPU_A16 & CPU_A17 & CPU_A18 & CPU_A19 & CPU_A20 & CPU_A21 & 
      CPU_A22 & CPU_A23 & !CPU_AS & !CPU_FC2 & !CPU_RW & !CPU_UDS
  # CPU_A8 & CPU_A9 & CPU_A10 & !CPU_A11 & !CPU_A12 & !CPU_A13 & !CPU_A14 & 
      CPU_A15 & CPU_A16 & CPU_A17 & CPU_A18 & CPU_A19 & CPU_A20 & CPU_A21 & 
      CPU_A22 & CPU_A23 & !CPU_AS & !CPU_FC0 & !CPU_RW & !CPU_UDS
  # CPU_A8 & CPU_A9 & CPU_A10 & !CPU_A11 & !CPU_A12 & !CPU_A13 & !CPU_A14 & 
      CPU_A15 & CPU_A16 & CPU_A17 & CPU_A18 & CPU_A19 & CPU_A20 & CPU_A21 & 
      CPU_A22 & CPU_A23 & !CPU_AS & !CPU_FC1 & !CPU_RW & !CPU_UDS
  # !ITC_CS

FLASH_A18 =>
    CPU_RW & FLASH_CONFIG_STATE0
  # !CPU_RW & FLASH_CONFIG_STATE2

FLASH_CONFIG_CLOCK =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # !CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # !CPU_A10
  # !CPU_A9
  # !CPU_A8
  # CPU_UDS
  # CPU_RW

FLASH_CONFIG_STATE0.d  =>
    CPU_D0

FLASH_CONFIG_STATE0.ar  =>
    !CPU_RESET

FLASH_CONFIG_STATE0.ck  =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # !CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # !CPU_A10
  # !CPU_A9
  # !CPU_A8
  # CPU_UDS
  # CPU_RW

FLASH_CONFIG_STATE1.d  =>
    CPU_D1

FLASH_CONFIG_STATE1.ar  =>
    !CPU_RESET

FLASH_CONFIG_STATE1.ck  =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # !CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # !CPU_A10
  # !CPU_A9
  # !CPU_A8
  # CPU_UDS
  # CPU_RW

FLASH_CONFIG_STATE2.d  =>
    CPU_D2

FLASH_CONFIG_STATE2.ar  =>
    !CPU_RESET

FLASH_CONFIG_STATE2.ck  =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # !CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # !CPU_A10
  # !CPU_A9
  # !CPU_A8
  # CPU_UDS
  # CPU_RW

FLASH_CONFIG_STATE3.d  =>
    CPU_D3

FLASH_CONFIG_STATE3.ar  =>
    !CPU_RESET

FLASH_CONFIG_STATE3.ck  =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # !CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # !CPU_A10
  # !CPU_A9
  # !CPU_A8
  # CPU_UDS
  # CPU_RW

FLASH_HIGH_CS =>
    CPU_UDS
  # !CPU_RW & !FLASH_CONFIG_STATE3 & MAP_FLASH_TO_ZERO
  # CPU_RW & FLASH_CONFIG_STATE1 & MAP_FLASH_TO_ZERO
  # !CPU_A23 & MAP_FLASH_TO_ZERO
  # !CPU_A22 & MAP_FLASH_TO_ZERO
  # !CPU_A21 & MAP_FLASH_TO_ZERO
  # !CPU_A20 & MAP_FLASH_TO_ZERO
  # CPU_A23 & !CPU_RW & !FLASH_CONFIG_STATE3
  # CPU_A23 & CPU_RW & FLASH_CONFIG_STATE1
  # !CPU_A22 & CPU_A23
  # !CPU_A21 & CPU_A23
  # !CPU_A20 & CPU_A23
  # CPU_A22 & !CPU_RW & !FLASH_CONFIG_STATE3
  # CPU_A22 & CPU_RW & FLASH_CONFIG_STATE1
  # CPU_A22 & !CPU_A23
  # !CPU_A21 & CPU_A22
  # !CPU_A20 & CPU_A22
  # CPU_A21 & !CPU_RW & !FLASH_CONFIG_STATE3
  # CPU_A21 & CPU_RW & FLASH_CONFIG_STATE1
  # CPU_A21 & !CPU_A23
  # CPU_A21 & !CPU_A22
  # !CPU_A20 & CPU_A21
  # CPU_A20 & !CPU_RW & !FLASH_CONFIG_STATE3
  # CPU_A20 & CPU_RW & FLASH_CONFIG_STATE1
  # CPU_A20 & !CPU_A23
  # CPU_A20 & !CPU_A22
  # CPU_A20 & !CPU_A21
  # CPU_A19
  # CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS

FLASH_LOW_CS =>
    CPU_LDS
  # !CPU_RW & !FLASH_CONFIG_STATE3 & MAP_FLASH_TO_ZERO
  # CPU_RW & FLASH_CONFIG_STATE1 & MAP_FLASH_TO_ZERO
  # !CPU_A23 & MAP_FLASH_TO_ZERO
  # !CPU_A22 & MAP_FLASH_TO_ZERO
  # !CPU_A21 & MAP_FLASH_TO_ZERO
  # !CPU_A20 & MAP_FLASH_TO_ZERO
  # CPU_A23 & !CPU_RW & !FLASH_CONFIG_STATE3
  # CPU_A23 & CPU_RW & FLASH_CONFIG_STATE1
  # !CPU_A22 & CPU_A23
  # !CPU_A21 & CPU_A23
  # !CPU_A20 & CPU_A23
  # CPU_A22 & !CPU_RW & !FLASH_CONFIG_STATE3
  # CPU_A22 & CPU_RW & FLASH_CONFIG_STATE1
  # CPU_A22 & !CPU_A23
  # !CPU_A21 & CPU_A22
  # !CPU_A20 & CPU_A22
  # CPU_A21 & !CPU_RW & !FLASH_CONFIG_STATE3
  # CPU_A21 & CPU_RW & FLASH_CONFIG_STATE1
  # CPU_A21 & !CPU_A23
  # CPU_A21 & !CPU_A22
  # !CPU_A20 & CPU_A21
  # CPU_A20 & !CPU_RW & !FLASH_CONFIG_STATE3
  # CPU_A20 & CPU_RW & FLASH_CONFIG_STATE1
  # CPU_A20 & !CPU_A23
  # CPU_A20 & !CPU_A22
  # CPU_A20 & !CPU_A21
  # CPU_A19
  # CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS

IDE_BUFFER_EN =>
    IDE_CSA & IDE_CSB

IDE_CSA =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # CPU_A10
  # !CPU_A9
  # !CPU_A8

IDE_CSB =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # !CPU_A10
  # CPU_A9
  # CPU_A8

IDE_WR =>
    CPU_RW
  # IDE_WR_DELAY2

IDE_WR_DELAY1.d  =>
    1 

IDE_WR_DELAY1.ar  =>
    CPU_AS
  # !CPU_RESET

IDE_WR_DELAY1.ck  =>
    CLK_16M

IDE_WR_DELAY2.d  =>
    IDE_WR_DELAY1

IDE_WR_DELAY2.ar  =>
    CPU_AS
  # !CPU_RESET

IDE_WR_DELAY2.ck  =>
    CLK_16M

ISMEMORYACCESS =>
    !CPU_AS & !CPU_FC2
  # !CPU_AS & !CPU_FC1
  # !CPU_AS & !CPU_FC0

ITC_CS =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # !CPU_A10
  # !CPU_A9
  # !CPU_A8

K8042_CS =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # !CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # !CPU_A10
  # CPU_A9
  # CPU_A8

LED_LATCH_CS =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # !CPU_A10
  # CPU_A9
  # !CPU_A8

MAP_FLASH_TO_ZERO.d  =>
    1 

MAP_FLASH_TO_ZERO.ar  =>
    !CPU_RESET

MAP_FLASH_TO_ZERO.ck  =>
    CPU_A23 & !CPU_AS

MEM_OE =>
    !CPU_RW
  # CPU_AS

NIC_CS =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # !CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # !CPU_A11
  # CPU_A10
  # CPU_A9
  # CPU_A8

PTC_CS =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # !CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # !CPU_A11
  # CPU_A10
  # !CPU_A9
  # CPU_A8

RTS_A_SEL.d  =>
    1 

RTS_A_SEL.ar  =>
    RTS_CS

RTS_A_SEL.ck  =>
    !CLK_16M

RTS_CS =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # !CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # !CPU_A10
  # CPU_A9
  # !CPU_A8

RTS_D_SEL =>
    !RTS_A_SEL

SBUS_BUFFER_ACD_EN =>
    1 

SBUS_BUFFER_AC_DIR =>
    1 

SBUS_BUFFER_D_DIR =>
    1 

SEVENSEG_LATCH_CS =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # CPU_A10
  # CPU_A9
  # CPU_A8

SPY_SETUP_LATCH_CS =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # !CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # CPU_A10
  # !CPU_A9
  # CPU_A8

SRAM_IN_FLASH_AREA =>
    CPU_RW & FLASH_CONFIG_STATE1
  # !CPU_RW & !FLASH_CONFIG_STATE3

UART_CSA =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # CPU_A10
  # CPU_A9
  # !CPU_A8
  # CPU_UDS

UART_CSB =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # CPU_A10
  # !CPU_A9
  # CPU_A8
  # CPU_UDS

WORKER_BARRIER_CS =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # !CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # !CPU_A11
  # CPU_A10
  # CPU_A9
  # !CPU_A8

WORKER_BUS_REQUEST =>
    WORKER_BUS_GRANT
  # CPU_BG

WORKER_RESET_PRESENCE_LATCH_CS =>
    CPU_FC0 & CPU_FC1 & CPU_FC2
  # CPU_AS
  # !CPU_A23
  # !CPU_A22
  # !CPU_A21
  # !CPU_A20
  # !CPU_A19
  # !CPU_A18
  # !CPU_A17
  # !CPU_A16
  # !CPU_A15
  # CPU_A14
  # CPU_A13
  # CPU_A12
  # CPU_A11
  # CPU_A10
  # CPU_A9
  # CPU_A8

cpu_address_bus =>
    CPU_A23 , CPU_A22 , CPU_A21 , CPU_A20 , CPU_A19 , CPU_A18 , CPU_A17 , 
      CPU_A16 , CPU_A15 , CPU_A14 , CPU_A13 , CPU_A12 , CPU_A11 , CPU_A10 , 
      CPU_A9 , CPU_A8


===============================================================================
                                 Symbol Table
===============================================================================

Pin Variable                                    Pterms   Max     Min    
Pol   Name              Ext     Pin     Type     Used   Pterms  Level   
--- --------            ---     ---     ----    ------  ------  -----   

    CLK_16M                     83       V        -       -       -     
    CPLD_4                      54       V        -       -       -     
    CPU_A8                      36       V        -       -       -     
    CPU_A9                      35       V        -       -       -     
    CPU_A10                     34       V        -       -       -     
    CPU_A11                     33       V        -       -       -     
    CPU_A12                     31       V        -       -       -     
    CPU_A13                     30       V        -       -       -     
    CPU_A14                     29       V        -       -       -     
    CPU_A15                     28       V        -       -       -     
    CPU_A16                     27       V        -       -       -     
    CPU_A17                     25       V        -       -       -     
    CPU_A18                     24       V        -       -       -     
    CPU_A19                     22       V        -       -       -     
    CPU_A20                     21       V        -       -       -     
    CPU_A21                     20       V        -       -       -     
    CPU_A22                     18       V        -       -       -     
    CPU_A23                     17       V        -       -       -     
    CPU_AS                      6        V        -       -       -     
    CPU_BG                      44       V        -       -       -     
    CPU_D0                      8        V        -       -       -     
    CPU_D1                      9        V        -       -       -     
    CPU_D2                      10       V        -       -       -     
    CPU_D3                      11       V        -       -       -     
    CPU_DTACK                   45       V        20      0       1     
    CPU_FC0                     40       V        -       -       -     
    CPU_FC1                     39       V        -       -       -     
    CPU_FC2                     37       V        -       -       -     
    CPU_LDS                     4        V        -       -       -     
    CPU_RESET                   84       V        -       -       -     
    CPU_RW                      2        V        -       -       -     
    CPU_UDS                     5        V        -       -       -     
    DRAM_CS                     70       V        10      0       1     
    DTACK_FROM_INT              41       V        -       -       -     
    DTACK_MEMORY_0W             0        I        18      -       -     
    FLASH_A18                   74       V        2       0       1     
    FLASH_CONFIG_CLOCK          0        I        20      -       -     
    FLASH_CONFIG_STATE0         91       N        -       -       -     
    FLASH_CONFIG_STATE0 d       91       M        1       0       1     
    FLASH_CONFIG_STATE0 ar      91       M        1       0       1     
    FLASH_CONFIG_STATE0 ck      91       M        20      0       1     
    FLASH_CONFIG_STATE1         90       N        -       -       -     
    FLASH_CONFIG_STATE1 d       90       M        1       0       1     
    FLASH_CONFIG_STATE1 ar      90       M        1       0       1     
    FLASH_CONFIG_STATE1 ck      90       M        20      0       1     
    FLASH_CONFIG_STATE2         89       N        -       -       -     
    FLASH_CONFIG_STATE2 d       89       M        1       0       1     
    FLASH_CONFIG_STATE2 ar      89       M        1       0       1     
    FLASH_CONFIG_STATE2 ck      89       M        20      0       1     
    FLASH_CONFIG_STATE3         88       N        -       -       -     
    FLASH_CONFIG_STATE3 d       88       M        1       0       1     
    FLASH_CONFIG_STATE3 ar      88       M        1       0       1     
    FLASH_CONFIG_STATE3 ck      88       M        20      0       1     
    FLASH_HIGH_CS               75       V        30      0       1     
    FLASH_LOW_CS                76       V        30      0       1     
    IDE_BUFFER_EN               52       V        1       0       1     
    IDE_CSA                     65       V        18      0       1     
    IDE_CSB                     64       V        18      0       1     
    IDE_WR                      77       V        2       0       1     
    IDE_WR_DELAY1               85       N        -       -       -     
    IDE_WR_DELAY1       d       85       M        1       0       1     
    IDE_WR_DELAY1       ar      85       M        2       0       1     
    IDE_WR_DELAY1       ck      85       M        1       0       1     
    IDE_WR_DELAY2               86       N        -       -       -     
    IDE_WR_DELAY2       d       86       M        1       0       1     
    IDE_WR_DELAY2       ar      86       M        2       0       1     
    IDE_WR_DELAY2       ck      86       M        1       0       1     
    ISMEMORYACCESS              0        I        3       -       -     
    ITC_CS                      68       V        18      0       1     
    K8042_CS                    48       V        18      0       1     
    LED_LATCH_CS                80       V        18      0       1     
    MAP_FLASH_TO_ZERO           87       N        -       -       -     
    MAP_FLASH_TO_ZERO   d       87       M        1       0       1     
    MAP_FLASH_TO_ZERO   ar      87       M        1       0       1     
    MAP_FLASH_TO_ZERO   ck      87       M        1       0       1     
    MEM_OE                      15       V        2       0       1     
    NIC_CS                      73       V        18      0       1     
    PTC_CS                      55       V        18      0       1     
    RTS_A_SEL                   56       V        -       -       -     
    RTS_A_SEL           d       56       X        1       0       1     
    RTS_A_SEL           ar      56       X        1       0       1     
    RTS_A_SEL           ck      56       X        1       0       1     
    RTS_CS                      57       V        18      0       1     
    RTS_D_SEL                   58       V        1       0       1     
    SBUS_BUFFER_ACD_EN          0        I        1       -       -     
    SBUS_BUFFER_AC_DIR          51       V        1       0       1     
    SBUS_BUFFER_D_DIR           46       V        1       0       1     
    SEVENSEG_LATCH_CS           60       V        18      0       1     
    SPY_SETUP_LATCH_CS          12       V        18      0       1     
    SRAM_IN_FLASH_AREA          0        I        2       -       -     
    UART_CSA                    63       V        19      0       1     
    UART_CSB                    61       V        19      0       1     
    WORKER_BARRIER_CS           50       V        18      0       1     
    WORKER_BUS_GRANT            67       V        -       -       -     
    WORKER_BUS_REQUEST          69       V        2       0       1     
    WORKER_RESET_PRESENCE_LATCH_CS        49       V        18      0       1     
    cpu_address_bus             0        F        -       -       -     


LEGEND    D : default variable         F : field      G : group
          I : intermediate variable    N : node       M : extended node
          U : undefined                V : variable   X : extended variable
          T : function

