
oscilloscope.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006fa4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000620  08007134  08007134  00017134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007754  08007754  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08007754  08007754  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007754  08007754  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007754  08007754  00017754  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007758  08007758  00017758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800775c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004268  20000074  080077d0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200042dc  080077d0  000242dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017da5  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002c9f  00000000  00000000  00037e49  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013f0  00000000  00000000  0003aae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001278  00000000  00000000  0003bed8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a8a5  00000000  00000000  0003d150  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011dcc  00000000  00000000  000679f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00106793  00000000  00000000  000797c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017ff54  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000056bc  00000000  00000000  0017ffd0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800711c 	.word	0x0800711c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800711c 	.word	0x0800711c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <ILI9488_Init>:
uint8_t textsize_y;
 uint8_t rotation;


void ILI9488_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TFT_RST_GPIO_Port,TFT_RST_Pin,GPIO_PIN_RESET);
 8000284:	2200      	movs	r2, #0
 8000286:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800028a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800028e:	f003 fb95 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000292:	200a      	movs	r0, #10
 8000294:	f001 fcd4 	bl	8001c40 <HAL_Delay>
	HAL_GPIO_WritePin(TFT_RST_GPIO_Port,TFT_RST_Pin,GPIO_PIN_SET);
 8000298:	2201      	movs	r2, #1
 800029a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800029e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002a2:	f003 fb8b 	bl	80039bc <HAL_GPIO_WritePin>
	_width=ILI9488_TFTWIDTH;
 80002a6:	4b65      	ldr	r3, [pc, #404]	; (800043c <ILI9488_Init+0x1bc>)
 80002a8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80002ac:	801a      	strh	r2, [r3, #0]
	_height=ILI9488_TFTHEIGHT;
 80002ae:	4b64      	ldr	r3, [pc, #400]	; (8000440 <ILI9488_Init+0x1c0>)
 80002b0:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80002b4:	801a      	strh	r2, [r3, #0]

	writecommand(0xE0);
 80002b6:	20e0      	movs	r0, #224	; 0xe0
 80002b8:	f000 fa80 	bl	80007bc <writecommand>
	writedata(0x00);
 80002bc:	2000      	movs	r0, #0
 80002be:	f000 fb01 	bl	80008c4 <writedata>
	writedata(0x03);
 80002c2:	2003      	movs	r0, #3
 80002c4:	f000 fafe 	bl	80008c4 <writedata>
	writedata(0x09);
 80002c8:	2009      	movs	r0, #9
 80002ca:	f000 fafb 	bl	80008c4 <writedata>
	writedata(0x08);
 80002ce:	2008      	movs	r0, #8
 80002d0:	f000 faf8 	bl	80008c4 <writedata>
	writedata(0x16);
 80002d4:	2016      	movs	r0, #22
 80002d6:	f000 faf5 	bl	80008c4 <writedata>
	writedata(0x0A);
 80002da:	200a      	movs	r0, #10
 80002dc:	f000 faf2 	bl	80008c4 <writedata>
	writedata(0x3F);
 80002e0:	203f      	movs	r0, #63	; 0x3f
 80002e2:	f000 faef 	bl	80008c4 <writedata>
	writedata(0x78);
 80002e6:	2078      	movs	r0, #120	; 0x78
 80002e8:	f000 faec 	bl	80008c4 <writedata>
	writedata(0x4C);
 80002ec:	204c      	movs	r0, #76	; 0x4c
 80002ee:	f000 fae9 	bl	80008c4 <writedata>
	writedata(0x09);
 80002f2:	2009      	movs	r0, #9
 80002f4:	f000 fae6 	bl	80008c4 <writedata>
	writedata(0x0A);
 80002f8:	200a      	movs	r0, #10
 80002fa:	f000 fae3 	bl	80008c4 <writedata>
	writedata(0x08);
 80002fe:	2008      	movs	r0, #8
 8000300:	f000 fae0 	bl	80008c4 <writedata>
	writedata(0x16);
 8000304:	2016      	movs	r0, #22
 8000306:	f000 fadd 	bl	80008c4 <writedata>
	writedata(0x1A);
 800030a:	201a      	movs	r0, #26
 800030c:	f000 fada 	bl	80008c4 <writedata>
	writedata(0x0F);
 8000310:	200f      	movs	r0, #15
 8000312:	f000 fad7 	bl	80008c4 <writedata>

	writecommand(0XE1);
 8000316:	20e1      	movs	r0, #225	; 0xe1
 8000318:	f000 fa50 	bl	80007bc <writecommand>
	writedata(0x00);
 800031c:	2000      	movs	r0, #0
 800031e:	f000 fad1 	bl	80008c4 <writedata>
	writedata(0x16);
 8000322:	2016      	movs	r0, #22
 8000324:	f000 face 	bl	80008c4 <writedata>
	writedata(0x19);
 8000328:	2019      	movs	r0, #25
 800032a:	f000 facb 	bl	80008c4 <writedata>
	writedata(0x03);
 800032e:	2003      	movs	r0, #3
 8000330:	f000 fac8 	bl	80008c4 <writedata>
	writedata(0x0F);
 8000334:	200f      	movs	r0, #15
 8000336:	f000 fac5 	bl	80008c4 <writedata>
	writedata(0x05);
 800033a:	2005      	movs	r0, #5
 800033c:	f000 fac2 	bl	80008c4 <writedata>
	writedata(0x32);
 8000340:	2032      	movs	r0, #50	; 0x32
 8000342:	f000 fabf 	bl	80008c4 <writedata>
	writedata(0x45);
 8000346:	2045      	movs	r0, #69	; 0x45
 8000348:	f000 fabc 	bl	80008c4 <writedata>
	writedata(0x46);
 800034c:	2046      	movs	r0, #70	; 0x46
 800034e:	f000 fab9 	bl	80008c4 <writedata>
	writedata(0x04);
 8000352:	2004      	movs	r0, #4
 8000354:	f000 fab6 	bl	80008c4 <writedata>
	writedata(0x0E);
 8000358:	200e      	movs	r0, #14
 800035a:	f000 fab3 	bl	80008c4 <writedata>
	writedata(0x0D);
 800035e:	200d      	movs	r0, #13
 8000360:	f000 fab0 	bl	80008c4 <writedata>
	writedata(0x35);
 8000364:	2035      	movs	r0, #53	; 0x35
 8000366:	f000 faad 	bl	80008c4 <writedata>
	writedata(0x37);
 800036a:	2037      	movs	r0, #55	; 0x37
 800036c:	f000 faaa 	bl	80008c4 <writedata>
	writedata(0x0F);
 8000370:	200f      	movs	r0, #15
 8000372:	f000 faa7 	bl	80008c4 <writedata>

	writecommand(0XC0);      //Power Control 1
 8000376:	20c0      	movs	r0, #192	; 0xc0
 8000378:	f000 fa20 	bl	80007bc <writecommand>
	writedata(0x17);    //Vreg1out
 800037c:	2017      	movs	r0, #23
 800037e:	f000 faa1 	bl	80008c4 <writedata>
	writedata(0x15);    //Verg2out
 8000382:	2015      	movs	r0, #21
 8000384:	f000 fa9e 	bl	80008c4 <writedata>

	writecommand(0xC1);      //Power Control 2
 8000388:	20c1      	movs	r0, #193	; 0xc1
 800038a:	f000 fa17 	bl	80007bc <writecommand>
	writedata(0x41);    //VGH,VGL
 800038e:	2041      	movs	r0, #65	; 0x41
 8000390:	f000 fa98 	bl	80008c4 <writedata>

	writecommand(0xC5);      //Power Control 3
 8000394:	20c5      	movs	r0, #197	; 0xc5
 8000396:	f000 fa11 	bl	80007bc <writecommand>
	writedata(0x00);
 800039a:	2000      	movs	r0, #0
 800039c:	f000 fa92 	bl	80008c4 <writedata>
	writedata(0x12);    //Vcom
 80003a0:	2012      	movs	r0, #18
 80003a2:	f000 fa8f 	bl	80008c4 <writedata>
	writedata(0x80);
 80003a6:	2080      	movs	r0, #128	; 0x80
 80003a8:	f000 fa8c 	bl	80008c4 <writedata>

	writecommand(0x36);      //Memory Access
 80003ac:	2036      	movs	r0, #54	; 0x36
 80003ae:	f000 fa05 	bl	80007bc <writecommand>
	writedata(0x48);
 80003b2:	2048      	movs	r0, #72	; 0x48
 80003b4:	f000 fa86 	bl	80008c4 <writedata>

	writecommand(0x36);      // Interface Pixel Format
 80003b8:	2036      	movs	r0, #54	; 0x36
 80003ba:	f000 f9ff 	bl	80007bc <writecommand>
	writedata(0x66); 	  //18 bit
 80003be:	2066      	movs	r0, #102	; 0x66
 80003c0:	f000 fa80 	bl	80008c4 <writedata>

	writecommand(0XB0);      // Interface Mode Control
 80003c4:	20b0      	movs	r0, #176	; 0xb0
 80003c6:	f000 f9f9 	bl	80007bc <writecommand>
	writedata(0x80);     			 //SDO NOT USE
 80003ca:	2080      	movs	r0, #128	; 0x80
 80003cc:	f000 fa7a 	bl	80008c4 <writedata>

	writecommand(0xB1);      //Frame rate
 80003d0:	20b1      	movs	r0, #177	; 0xb1
 80003d2:	f000 f9f3 	bl	80007bc <writecommand>
	writedata(0xA0);    //60Hz
 80003d6:	20a0      	movs	r0, #160	; 0xa0
 80003d8:	f000 fa74 	bl	80008c4 <writedata>

	writecommand(0xB4);      //Display Inversion Control
 80003dc:	20b4      	movs	r0, #180	; 0xb4
 80003de:	f000 f9ed 	bl	80007bc <writecommand>
	writedata(0x02);    //2-dot
 80003e2:	2002      	movs	r0, #2
 80003e4:	f000 fa6e 	bl	80008c4 <writedata>

	writecommand(0XB6); //Display Function Control  RGB/MCU Interface Control
 80003e8:	20b6      	movs	r0, #182	; 0xb6
 80003ea:	f000 f9e7 	bl	80007bc <writecommand>

	writedata(0x02);    //MCU
 80003ee:	2002      	movs	r0, #2
 80003f0:	f000 fa68 	bl	80008c4 <writedata>
	writedata(0x02);    //Source,Gate scan dieection
 80003f4:	2002      	movs	r0, #2
 80003f6:	f000 fa65 	bl	80008c4 <writedata>

	writecommand(0XE9);      // Set Image Functio
 80003fa:	20e9      	movs	r0, #233	; 0xe9
 80003fc:	f000 f9de 	bl	80007bc <writecommand>
	writedata(0x00);    // Disable 24 bit data
 8000400:	2000      	movs	r0, #0
 8000402:	f000 fa5f 	bl	80008c4 <writedata>

	writecommand(0xF7);      // Adjust Control
 8000406:	20f7      	movs	r0, #247	; 0xf7
 8000408:	f000 f9d8 	bl	80007bc <writecommand>
	writedata(0xA9);
 800040c:	20a9      	movs	r0, #169	; 0xa9
 800040e:	f000 fa59 	bl	80008c4 <writedata>
	writedata(0x51);
 8000412:	2051      	movs	r0, #81	; 0x51
 8000414:	f000 fa56 	bl	80008c4 <writedata>
	writedata(0x2C);
 8000418:	202c      	movs	r0, #44	; 0x2c
 800041a:	f000 fa53 	bl	80008c4 <writedata>
	writedata(0x82);    // D7 stream, loose
 800041e:	2082      	movs	r0, #130	; 0x82
 8000420:	f000 fa50 	bl	80008c4 <writedata>

	writecommand(ILI9488_SLPOUT);    //Exit Sleep
 8000424:	2011      	movs	r0, #17
 8000426:	f000 f9c9 	bl	80007bc <writecommand>

	HAL_Delay(120);
 800042a:	2078      	movs	r0, #120	; 0x78
 800042c:	f001 fc08 	bl	8001c40 <HAL_Delay>

	writecommand(ILI9488_DISPON);    //Display on
 8000430:	2029      	movs	r0, #41	; 0x29
 8000432:	f000 f9c3 	bl	80007bc <writecommand>


}
 8000436:	bf00      	nop
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	200000a8 	.word	0x200000a8
 8000440:	200000ac 	.word	0x200000ac

08000444 <setAddrWindow>:

void setAddrWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8000444:	b590      	push	{r4, r7, lr}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
 800044a:	4604      	mov	r4, r0
 800044c:	4608      	mov	r0, r1
 800044e:	4611      	mov	r1, r2
 8000450:	461a      	mov	r2, r3
 8000452:	4623      	mov	r3, r4
 8000454:	80fb      	strh	r3, [r7, #6]
 8000456:	4603      	mov	r3, r0
 8000458:	80bb      	strh	r3, [r7, #4]
 800045a:	460b      	mov	r3, r1
 800045c:	807b      	strh	r3, [r7, #2]
 800045e:	4613      	mov	r3, r2
 8000460:	803b      	strh	r3, [r7, #0]
	writecommand(ILI9488_CASET); // Column addr set
 8000462:	202a      	movs	r0, #42	; 0x2a
 8000464:	f000 f9aa 	bl	80007bc <writecommand>
	writedata(x0 >> 8);
 8000468:	88fb      	ldrh	r3, [r7, #6]
 800046a:	0a1b      	lsrs	r3, r3, #8
 800046c:	b29b      	uxth	r3, r3
 800046e:	b2db      	uxtb	r3, r3
 8000470:	4618      	mov	r0, r3
 8000472:	f000 fa27 	bl	80008c4 <writedata>
	writedata(x0 & 0xFF);     // XSTART
 8000476:	88fb      	ldrh	r3, [r7, #6]
 8000478:	b2db      	uxtb	r3, r3
 800047a:	4618      	mov	r0, r3
 800047c:	f000 fa22 	bl	80008c4 <writedata>
	writedata(x1 >> 8);
 8000480:	887b      	ldrh	r3, [r7, #2]
 8000482:	0a1b      	lsrs	r3, r3, #8
 8000484:	b29b      	uxth	r3, r3
 8000486:	b2db      	uxtb	r3, r3
 8000488:	4618      	mov	r0, r3
 800048a:	f000 fa1b 	bl	80008c4 <writedata>
	writedata(x1 & 0xFF);     // XEND
 800048e:	887b      	ldrh	r3, [r7, #2]
 8000490:	b2db      	uxtb	r3, r3
 8000492:	4618      	mov	r0, r3
 8000494:	f000 fa16 	bl	80008c4 <writedata>
	writecommand(ILI9488_PASET); // Row addr set
 8000498:	202b      	movs	r0, #43	; 0x2b
 800049a:	f000 f98f 	bl	80007bc <writecommand>
	writedata(y0 >> 8);
 800049e:	88bb      	ldrh	r3, [r7, #4]
 80004a0:	0a1b      	lsrs	r3, r3, #8
 80004a2:	b29b      	uxth	r3, r3
 80004a4:	b2db      	uxtb	r3, r3
 80004a6:	4618      	mov	r0, r3
 80004a8:	f000 fa0c 	bl	80008c4 <writedata>
	writedata(y0 & 0xff);     // YSTART
 80004ac:	88bb      	ldrh	r3, [r7, #4]
 80004ae:	b2db      	uxtb	r3, r3
 80004b0:	4618      	mov	r0, r3
 80004b2:	f000 fa07 	bl	80008c4 <writedata>
	writedata(y1 >> 8);
 80004b6:	883b      	ldrh	r3, [r7, #0]
 80004b8:	0a1b      	lsrs	r3, r3, #8
 80004ba:	b29b      	uxth	r3, r3
 80004bc:	b2db      	uxtb	r3, r3
 80004be:	4618      	mov	r0, r3
 80004c0:	f000 fa00 	bl	80008c4 <writedata>
	writedata(y1 & 0xff);     // YEND
 80004c4:	883b      	ldrh	r3, [r7, #0]
 80004c6:	b2db      	uxtb	r3, r3
 80004c8:	4618      	mov	r0, r3
 80004ca:	f000 f9fb 	bl	80008c4 <writedata>
	writecommand(ILI9488_RAMWR); // write to RAM
 80004ce:	202c      	movs	r0, #44	; 0x2c
 80004d0:	f000 f974 	bl	80007bc <writecommand>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 80004d4:	2200      	movs	r2, #0
 80004d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004da:	4806      	ldr	r0, [pc, #24]	; (80004f4 <setAddrWindow+0xb0>)
 80004dc:	f003 fa6e 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_SET);
 80004e0:	2201      	movs	r2, #1
 80004e2:	2110      	movs	r1, #16
 80004e4:	4803      	ldr	r0, [pc, #12]	; (80004f4 <setAddrWindow+0xb0>)
 80004e6:	f003 fa69 	bl	80039bc <HAL_GPIO_WritePin>
}
 80004ea:	bf00      	nop
 80004ec:	370c      	adds	r7, #12
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd90      	pop	{r4, r7, pc}
 80004f2:	bf00      	nop
 80004f4:	48000800 	.word	0x48000800

080004f8 <drawPixel>:
void fillScreen(uint16_t color)
{
	fillRect(0, 0,  _width, _height, color);
}
void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	4603      	mov	r3, r0
 8000500:	80fb      	strh	r3, [r7, #6]
 8000502:	460b      	mov	r3, r1
 8000504:	80bb      	strh	r3, [r7, #4]
 8000506:	4613      	mov	r3, r2
 8000508:	807b      	strh	r3, [r7, #2]
	if ((x < 0) || (x >= _width) || (y < 0) || (y >= _height))
 800050a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800050e:	2b00      	cmp	r3, #0
 8000510:	db31      	blt.n	8000576 <drawPixel+0x7e>
 8000512:	4b1b      	ldr	r3, [pc, #108]	; (8000580 <drawPixel+0x88>)
 8000514:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000518:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800051c:	429a      	cmp	r2, r3
 800051e:	da2a      	bge.n	8000576 <drawPixel+0x7e>
 8000520:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000524:	2b00      	cmp	r3, #0
 8000526:	db26      	blt.n	8000576 <drawPixel+0x7e>
 8000528:	4b16      	ldr	r3, [pc, #88]	; (8000584 <drawPixel+0x8c>)
 800052a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800052e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000532:	429a      	cmp	r2, r3
 8000534:	da1f      	bge.n	8000576 <drawPixel+0x7e>
		return;

	setAddrWindow(x, y, x + 1, y + 1);
 8000536:	88f8      	ldrh	r0, [r7, #6]
 8000538:	88b9      	ldrh	r1, [r7, #4]
 800053a:	88fb      	ldrh	r3, [r7, #6]
 800053c:	3301      	adds	r3, #1
 800053e:	b29a      	uxth	r2, r3
 8000540:	88bb      	ldrh	r3, [r7, #4]
 8000542:	3301      	adds	r3, #1
 8000544:	b29b      	uxth	r3, r3
 8000546:	f7ff ff7d 	bl	8000444 <setAddrWindow>
	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_SET);
 800054a:	2201      	movs	r2, #1
 800054c:	2110      	movs	r1, #16
 800054e:	480e      	ldr	r0, [pc, #56]	; (8000588 <drawPixel+0x90>)
 8000550:	f003 fa34 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 8000554:	2200      	movs	r2, #0
 8000556:	f44f 7180 	mov.w	r1, #256	; 0x100
 800055a:	480b      	ldr	r0, [pc, #44]	; (8000588 <drawPixel+0x90>)
 800055c:	f003 fa2e 	bl	80039bc <HAL_GPIO_WritePin>
	write16BitColor(color);
 8000560:	887b      	ldrh	r3, [r7, #2]
 8000562:	4618      	mov	r0, r3
 8000564:	f000 f94e 	bl	8000804 <write16BitColor>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_SET);
 8000568:	2201      	movs	r2, #1
 800056a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800056e:	4806      	ldr	r0, [pc, #24]	; (8000588 <drawPixel+0x90>)
 8000570:	f003 fa24 	bl	80039bc <HAL_GPIO_WritePin>
 8000574:	e000      	b.n	8000578 <drawPixel+0x80>
		return;
 8000576:	bf00      	nop

}
 8000578:	3708      	adds	r7, #8
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}
 800057e:	bf00      	nop
 8000580:	200000a8 	.word	0x200000a8
 8000584:	200000ac 	.word	0x200000ac
 8000588:	48000800 	.word	0x48000800

0800058c <fillRect>:
      err += dx;
    }
  }
}
void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 800058c:	b590      	push	{r4, r7, lr}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	4604      	mov	r4, r0
 8000594:	4608      	mov	r0, r1
 8000596:	4611      	mov	r1, r2
 8000598:	461a      	mov	r2, r3
 800059a:	4623      	mov	r3, r4
 800059c:	80fb      	strh	r3, [r7, #6]
 800059e:	4603      	mov	r3, r0
 80005a0:	80bb      	strh	r3, [r7, #4]
 80005a2:	460b      	mov	r3, r1
 80005a4:	807b      	strh	r3, [r7, #2]
 80005a6:	4613      	mov	r3, r2
 80005a8:	803b      	strh	r3, [r7, #0]
	if ((x >= _width) || (y >= _height))
 80005aa:	4b42      	ldr	r3, [pc, #264]	; (80006b4 <fillRect+0x128>)
 80005ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005b0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	da78      	bge.n	80006aa <fillRect+0x11e>
 80005b8:	4b3f      	ldr	r3, [pc, #252]	; (80006b8 <fillRect+0x12c>)
 80005ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005be:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80005c2:	429a      	cmp	r2, r3
 80005c4:	da71      	bge.n	80006aa <fillRect+0x11e>
		return;
	if ((x + w - 1) >= _width)
 80005c6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80005ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80005ce:	4413      	add	r3, r2
 80005d0:	3b01      	subs	r3, #1
 80005d2:	4a38      	ldr	r2, [pc, #224]	; (80006b4 <fillRect+0x128>)
 80005d4:	f9b2 2000 	ldrsh.w	r2, [r2]
 80005d8:	4293      	cmp	r3, r2
 80005da:	db07      	blt.n	80005ec <fillRect+0x60>
		w = _width - x;
 80005dc:	4b35      	ldr	r3, [pc, #212]	; (80006b4 <fillRect+0x128>)
 80005de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005e2:	b29a      	uxth	r2, r3
 80005e4:	88fb      	ldrh	r3, [r7, #6]
 80005e6:	1ad3      	subs	r3, r2, r3
 80005e8:	b29b      	uxth	r3, r3
 80005ea:	807b      	strh	r3, [r7, #2]
	if ((y + h - 1) >= _height)
 80005ec:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80005f0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80005f4:	4413      	add	r3, r2
 80005f6:	3b01      	subs	r3, #1
 80005f8:	4a2f      	ldr	r2, [pc, #188]	; (80006b8 <fillRect+0x12c>)
 80005fa:	f9b2 2000 	ldrsh.w	r2, [r2]
 80005fe:	4293      	cmp	r3, r2
 8000600:	db07      	blt.n	8000612 <fillRect+0x86>
		h = _height - y;
 8000602:	4b2d      	ldr	r3, [pc, #180]	; (80006b8 <fillRect+0x12c>)
 8000604:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000608:	b29a      	uxth	r2, r3
 800060a:	88bb      	ldrh	r3, [r7, #4]
 800060c:	1ad3      	subs	r3, r2, r3
 800060e:	b29b      	uxth	r3, r3
 8000610:	803b      	strh	r3, [r7, #0]

	setAddrWindow(x, y, x + w - 1, y + h - 1);
 8000612:	88f8      	ldrh	r0, [r7, #6]
 8000614:	88b9      	ldrh	r1, [r7, #4]
 8000616:	88fa      	ldrh	r2, [r7, #6]
 8000618:	887b      	ldrh	r3, [r7, #2]
 800061a:	4413      	add	r3, r2
 800061c:	b29b      	uxth	r3, r3
 800061e:	3b01      	subs	r3, #1
 8000620:	b29c      	uxth	r4, r3
 8000622:	88ba      	ldrh	r2, [r7, #4]
 8000624:	883b      	ldrh	r3, [r7, #0]
 8000626:	4413      	add	r3, r2
 8000628:	b29b      	uxth	r3, r3
 800062a:	3b01      	subs	r3, #1
 800062c:	b29b      	uxth	r3, r3
 800062e:	4622      	mov	r2, r4
 8000630:	f7ff ff08 	bl	8000444 <setAddrWindow>

	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_SET);
 8000634:	2201      	movs	r2, #1
 8000636:	2110      	movs	r1, #16
 8000638:	4820      	ldr	r0, [pc, #128]	; (80006bc <fillRect+0x130>)
 800063a:	f003 f9bf 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 800063e:	2200      	movs	r2, #0
 8000640:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000644:	481d      	ldr	r0, [pc, #116]	; (80006bc <fillRect+0x130>)
 8000646:	f003 f9b9 	bl	80039bc <HAL_GPIO_WritePin>

	for (y = h; y > 0; y--) {
 800064a:	883b      	ldrh	r3, [r7, #0]
 800064c:	80bb      	strh	r3, [r7, #4]
 800064e:	e016      	b.n	800067e <fillRect+0xf2>
		for (x = w; x > 0; x--) {
 8000650:	887b      	ldrh	r3, [r7, #2]
 8000652:	80fb      	strh	r3, [r7, #6]
 8000654:	e009      	b.n	800066a <fillRect+0xde>

			write16BitColor(color);
 8000656:	8b3b      	ldrh	r3, [r7, #24]
 8000658:	4618      	mov	r0, r3
 800065a:	f000 f8d3 	bl	8000804 <write16BitColor>
		for (x = w; x > 0; x--) {
 800065e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000662:	b29b      	uxth	r3, r3
 8000664:	3b01      	subs	r3, #1
 8000666:	b29b      	uxth	r3, r3
 8000668:	80fb      	strh	r3, [r7, #6]
 800066a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800066e:	2b00      	cmp	r3, #0
 8000670:	dcf1      	bgt.n	8000656 <fillRect+0xca>
	for (y = h; y > 0; y--) {
 8000672:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000676:	b29b      	uxth	r3, r3
 8000678:	3b01      	subs	r3, #1
 800067a:	b29b      	uxth	r3, r3
 800067c:	80bb      	strh	r3, [r7, #4]
 800067e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000682:	2b00      	cmp	r3, #0
 8000684:	dce4      	bgt.n	8000650 <fillRect+0xc4>
		}
	}

	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_SET);
 8000686:	2201      	movs	r2, #1
 8000688:	f44f 7180 	mov.w	r1, #256	; 0x100
 800068c:	480b      	ldr	r0, [pc, #44]	; (80006bc <fillRect+0x130>)
 800068e:	f003 f995 	bl	80039bc <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_SET);
 8000692:	2201      	movs	r2, #1
 8000694:	2110      	movs	r1, #16
 8000696:	4809      	ldr	r0, [pc, #36]	; (80006bc <fillRect+0x130>)
 8000698:	f003 f990 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 800069c:	2200      	movs	r2, #0
 800069e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006a2:	4806      	ldr	r0, [pc, #24]	; (80006bc <fillRect+0x130>)
 80006a4:	f003 f98a 	bl	80039bc <HAL_GPIO_WritePin>
 80006a8:	e000      	b.n	80006ac <fillRect+0x120>
		return;
 80006aa:	bf00      	nop
//			}
//		}

//		HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_SET);

}
 80006ac:	370c      	adds	r7, #12
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd90      	pop	{r4, r7, pc}
 80006b2:	bf00      	nop
 80006b4:	200000a8 	.word	0x200000a8
 80006b8:	200000ac 	.word	0x200000ac
 80006bc:	48000800 	.word	0x48000800

080006c0 <setRotation>:
void setRotation(uint8_t r)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	4603      	mov	r3, r0
 80006c8:	71fb      	strb	r3, [r7, #7]

	writecommand(ILI9488_MADCTL);
 80006ca:	2036      	movs	r0, #54	; 0x36
 80006cc:	f000 f876 	bl	80007bc <writecommand>
	rotation = r % 4; // can't be higher than 3
 80006d0:	79fb      	ldrb	r3, [r7, #7]
 80006d2:	f003 0303 	and.w	r3, r3, #3
 80006d6:	b2da      	uxtb	r2, r3
 80006d8:	4b22      	ldr	r3, [pc, #136]	; (8000764 <setRotation+0xa4>)
 80006da:	701a      	strb	r2, [r3, #0]
	switch (rotation) {
 80006dc:	4b21      	ldr	r3, [pc, #132]	; (8000764 <setRotation+0xa4>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	2b03      	cmp	r3, #3
 80006e2:	d83b      	bhi.n	800075c <setRotation+0x9c>
 80006e4:	a201      	add	r2, pc, #4	; (adr r2, 80006ec <setRotation+0x2c>)
 80006e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006ea:	bf00      	nop
 80006ec:	080006fd 	.word	0x080006fd
 80006f0:	08000715 	.word	0x08000715
 80006f4:	0800072d 	.word	0x0800072d
 80006f8:	08000745 	.word	0x08000745
	case 0:
		writedata(MADCTL_MX | MADCTL_BGR);
 80006fc:	2048      	movs	r0, #72	; 0x48
 80006fe:	f000 f8e1 	bl	80008c4 <writedata>
		_width = ILI9488_TFTWIDTH;
 8000702:	4b19      	ldr	r3, [pc, #100]	; (8000768 <setRotation+0xa8>)
 8000704:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000708:	801a      	strh	r2, [r3, #0]
		_height = ILI9488_TFTHEIGHT;
 800070a:	4b18      	ldr	r3, [pc, #96]	; (800076c <setRotation+0xac>)
 800070c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000710:	801a      	strh	r2, [r3, #0]
		break;
 8000712:	e023      	b.n	800075c <setRotation+0x9c>
	case 1:
		writedata(MADCTL_MV | MADCTL_BGR);
 8000714:	2028      	movs	r0, #40	; 0x28
 8000716:	f000 f8d5 	bl	80008c4 <writedata>
		_width = ILI9488_TFTHEIGHT;
 800071a:	4b13      	ldr	r3, [pc, #76]	; (8000768 <setRotation+0xa8>)
 800071c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000720:	801a      	strh	r2, [r3, #0]
		_height = ILI9488_TFTWIDTH;
 8000722:	4b12      	ldr	r3, [pc, #72]	; (800076c <setRotation+0xac>)
 8000724:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000728:	801a      	strh	r2, [r3, #0]
		break;
 800072a:	e017      	b.n	800075c <setRotation+0x9c>
	case 2:
		writedata(MADCTL_MY | MADCTL_BGR);
 800072c:	2088      	movs	r0, #136	; 0x88
 800072e:	f000 f8c9 	bl	80008c4 <writedata>
		_width = ILI9488_TFTWIDTH;
 8000732:	4b0d      	ldr	r3, [pc, #52]	; (8000768 <setRotation+0xa8>)
 8000734:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000738:	801a      	strh	r2, [r3, #0]
		_height = ILI9488_TFTHEIGHT;
 800073a:	4b0c      	ldr	r3, [pc, #48]	; (800076c <setRotation+0xac>)
 800073c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000740:	801a      	strh	r2, [r3, #0]
		break;
 8000742:	e00b      	b.n	800075c <setRotation+0x9c>
	case 3:
		writedata(MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
 8000744:	20e8      	movs	r0, #232	; 0xe8
 8000746:	f000 f8bd 	bl	80008c4 <writedata>
		_width = ILI9488_TFTHEIGHT;
 800074a:	4b07      	ldr	r3, [pc, #28]	; (8000768 <setRotation+0xa8>)
 800074c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000750:	801a      	strh	r2, [r3, #0]
		_height = ILI9488_TFTWIDTH;
 8000752:	4b06      	ldr	r3, [pc, #24]	; (800076c <setRotation+0xac>)
 8000754:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000758:	801a      	strh	r2, [r3, #0]
		break;
 800075a:	bf00      	nop
	}

}
 800075c:	bf00      	nop
 800075e:	3708      	adds	r7, #8
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	200000a4 	.word	0x200000a4
 8000768:	200000a8 	.word	0x200000a8
 800076c:	200000ac 	.word	0x200000ac

08000770 <color565>:

	  writecommand(i ? ILI9488_INVON : ILI9488_INVOFF);

}
uint16_t color565(uint8_t r, uint8_t g, uint8_t b)
{
 8000770:	b480      	push	{r7}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
 8000776:	4603      	mov	r3, r0
 8000778:	71fb      	strb	r3, [r7, #7]
 800077a:	460b      	mov	r3, r1
 800077c:	71bb      	strb	r3, [r7, #6]
 800077e:	4613      	mov	r3, r2
 8000780:	717b      	strb	r3, [r7, #5]
	return ((r & 0xF8) << 8) | ((g & 0xFC) << 3) | (b >> 3);
 8000782:	79fb      	ldrb	r3, [r7, #7]
 8000784:	021b      	lsls	r3, r3, #8
 8000786:	b21b      	sxth	r3, r3
 8000788:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800078c:	f023 0307 	bic.w	r3, r3, #7
 8000790:	b21a      	sxth	r2, r3
 8000792:	79bb      	ldrb	r3, [r7, #6]
 8000794:	00db      	lsls	r3, r3, #3
 8000796:	b21b      	sxth	r3, r3
 8000798:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 800079c:	b21b      	sxth	r3, r3
 800079e:	4313      	orrs	r3, r2
 80007a0:	b21a      	sxth	r2, r3
 80007a2:	797b      	ldrb	r3, [r7, #5]
 80007a4:	08db      	lsrs	r3, r3, #3
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	b21b      	sxth	r3, r3
 80007aa:	4313      	orrs	r3, r2
 80007ac:	b21b      	sxth	r3, r3
 80007ae:	b29b      	uxth	r3, r3
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	370c      	adds	r7, #12
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr

080007bc <writecommand>:
{
	HAL_SPI_Transmit(&hspi1, &data, 1, 1);

}
void writecommand(uint8_t c)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	4603      	mov	r3, r0
 80007c4:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_RESET);
 80007c6:	2200      	movs	r2, #0
 80007c8:	2110      	movs	r1, #16
 80007ca:	480c      	ldr	r0, [pc, #48]	; (80007fc <writecommand+0x40>)
 80007cc:	f003 f8f6 	bl	80039bc <HAL_GPIO_WritePin>


	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 80007d0:	2200      	movs	r2, #0
 80007d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007d6:	4809      	ldr	r0, [pc, #36]	; (80007fc <writecommand+0x40>)
 80007d8:	f003 f8f0 	bl	80039bc <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, &c, 1, 1);
 80007dc:	1df9      	adds	r1, r7, #7
 80007de:	2301      	movs	r3, #1
 80007e0:	2201      	movs	r2, #1
 80007e2:	4807      	ldr	r0, [pc, #28]	; (8000800 <writecommand+0x44>)
 80007e4:	f004 fc6b 	bl	80050be <HAL_SPI_Transmit>


	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_SET);
 80007e8:	2201      	movs	r2, #1
 80007ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007ee:	4803      	ldr	r0, [pc, #12]	; (80007fc <writecommand+0x40>)
 80007f0:	f003 f8e4 	bl	80039bc <HAL_GPIO_WritePin>

}
 80007f4:	bf00      	nop
 80007f6:	3708      	adds	r7, #8
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	48000800 	.word	0x48000800
 8000800:	200041dc 	.word	0x200041dc

08000804 <write16BitColor>:
void write16BitColor(uint16_t color)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
 800080a:	4603      	mov	r3, r0
 800080c:	80fb      	strh	r3, [r7, #6]

	  uint8_t r = (color & 0xF800) >> 11;
 800080e:	88fb      	ldrh	r3, [r7, #6]
 8000810:	0adb      	lsrs	r3, r3, #11
 8000812:	b29b      	uxth	r3, r3
 8000814:	b2db      	uxtb	r3, r3
 8000816:	73fb      	strb	r3, [r7, #15]
	  uint8_t g = (color & 0x07E0) >> 5;
 8000818:	88fb      	ldrh	r3, [r7, #6]
 800081a:	115b      	asrs	r3, r3, #5
 800081c:	b2db      	uxtb	r3, r3
 800081e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000822:	b2db      	uxtb	r3, r3
 8000824:	73bb      	strb	r3, [r7, #14]
	  uint8_t b = color & 0x001F;
 8000826:	88fb      	ldrh	r3, [r7, #6]
 8000828:	b2db      	uxtb	r3, r3
 800082a:	f003 031f 	and.w	r3, r3, #31
 800082e:	b2db      	uxtb	r3, r3
 8000830:	737b      	strb	r3, [r7, #13]

	  r = (r * 255) / 31;
 8000832:	7bfb      	ldrb	r3, [r7, #15]
 8000834:	461a      	mov	r2, r3
 8000836:	4613      	mov	r3, r2
 8000838:	021b      	lsls	r3, r3, #8
 800083a:	1a9b      	subs	r3, r3, r2
 800083c:	4a1e      	ldr	r2, [pc, #120]	; (80008b8 <write16BitColor+0xb4>)
 800083e:	fb82 1203 	smull	r1, r2, r2, r3
 8000842:	441a      	add	r2, r3
 8000844:	1112      	asrs	r2, r2, #4
 8000846:	17db      	asrs	r3, r3, #31
 8000848:	1ad3      	subs	r3, r2, r3
 800084a:	b2db      	uxtb	r3, r3
 800084c:	73fb      	strb	r3, [r7, #15]
	  g = (g * 255) / 63;
 800084e:	7bbb      	ldrb	r3, [r7, #14]
 8000850:	461a      	mov	r2, r3
 8000852:	4613      	mov	r3, r2
 8000854:	021b      	lsls	r3, r3, #8
 8000856:	1a9b      	subs	r3, r3, r2
 8000858:	4a18      	ldr	r2, [pc, #96]	; (80008bc <write16BitColor+0xb8>)
 800085a:	fb82 1203 	smull	r1, r2, r2, r3
 800085e:	441a      	add	r2, r3
 8000860:	1152      	asrs	r2, r2, #5
 8000862:	17db      	asrs	r3, r3, #31
 8000864:	1ad3      	subs	r3, r2, r3
 8000866:	b2db      	uxtb	r3, r3
 8000868:	73bb      	strb	r3, [r7, #14]
	  b = (b * 255) / 31;
 800086a:	7b7b      	ldrb	r3, [r7, #13]
 800086c:	461a      	mov	r2, r3
 800086e:	4613      	mov	r3, r2
 8000870:	021b      	lsls	r3, r3, #8
 8000872:	1a9b      	subs	r3, r3, r2
 8000874:	4a10      	ldr	r2, [pc, #64]	; (80008b8 <write16BitColor+0xb4>)
 8000876:	fb82 1203 	smull	r1, r2, r2, r3
 800087a:	441a      	add	r2, r3
 800087c:	1112      	asrs	r2, r2, #4
 800087e:	17db      	asrs	r3, r3, #31
 8000880:	1ad3      	subs	r3, r2, r3
 8000882:	b2db      	uxtb	r3, r3
 8000884:	737b      	strb	r3, [r7, #13]


	  HAL_SPI_Transmit(&hspi1, &r, 1, 1);
 8000886:	f107 010f 	add.w	r1, r7, #15
 800088a:	2301      	movs	r3, #1
 800088c:	2201      	movs	r2, #1
 800088e:	480c      	ldr	r0, [pc, #48]	; (80008c0 <write16BitColor+0xbc>)
 8000890:	f004 fc15 	bl	80050be <HAL_SPI_Transmit>
	  HAL_SPI_Transmit(&hspi1, &g, 1, 1);
 8000894:	f107 010e 	add.w	r1, r7, #14
 8000898:	2301      	movs	r3, #1
 800089a:	2201      	movs	r2, #1
 800089c:	4808      	ldr	r0, [pc, #32]	; (80008c0 <write16BitColor+0xbc>)
 800089e:	f004 fc0e 	bl	80050be <HAL_SPI_Transmit>
	  HAL_SPI_Transmit(&hspi1, &b, 1, 1);
 80008a2:	f107 010d 	add.w	r1, r7, #13
 80008a6:	2301      	movs	r3, #1
 80008a8:	2201      	movs	r2, #1
 80008aa:	4805      	ldr	r0, [pc, #20]	; (80008c0 <write16BitColor+0xbc>)
 80008ac:	f004 fc07 	bl	80050be <HAL_SPI_Transmit>


}
 80008b0:	bf00      	nop
 80008b2:	3710      	adds	r7, #16
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	84210843 	.word	0x84210843
 80008bc:	82082083 	.word	0x82082083
 80008c0:	200041dc 	.word	0x200041dc

080008c4 <writedata>:
void writedata(uint8_t d)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	4603      	mov	r3, r0
 80008cc:	71fb      	strb	r3, [r7, #7]


	HAL_GPIO_WritePin(TFT_DC_GPIO_Port,TFT_DC_Pin,GPIO_PIN_SET);
 80008ce:	2201      	movs	r2, #1
 80008d0:	2110      	movs	r1, #16
 80008d2:	480c      	ldr	r0, [pc, #48]	; (8000904 <writedata+0x40>)
 80008d4:	f003 f872 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_RESET);
 80008d8:	2200      	movs	r2, #0
 80008da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008de:	4809      	ldr	r0, [pc, #36]	; (8000904 <writedata+0x40>)
 80008e0:	f003 f86c 	bl	80039bc <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, &d, 1, 1);
 80008e4:	1df9      	adds	r1, r7, #7
 80008e6:	2301      	movs	r3, #1
 80008e8:	2201      	movs	r2, #1
 80008ea:	4807      	ldr	r0, [pc, #28]	; (8000908 <writedata+0x44>)
 80008ec:	f004 fbe7 	bl	80050be <HAL_SPI_Transmit>
	//HAL_SPI_Transmit(_spi.getHandler(), &tmp,1,100);
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port,TFT_CS_Pin,GPIO_PIN_SET);
 80008f0:	2201      	movs	r2, #1
 80008f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008f6:	4803      	ldr	r0, [pc, #12]	; (8000904 <writedata+0x40>)
 80008f8:	f003 f860 	bl	80039bc <HAL_GPIO_WritePin>

}
 80008fc:	bf00      	nop
 80008fe:	3708      	adds	r7, #8
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	48000800 	.word	0x48000800
 8000908:	200041dc 	.word	0x200041dc

0800090c <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 800090c:	b5b0      	push	{r4, r5, r7, lr}
 800090e:	b08c      	sub	sp, #48	; 0x30
 8000910:	af00      	add	r7, sp, #0
 8000912:	4603      	mov	r3, r0
 8000914:	6039      	str	r1, [r7, #0]
 8000916:	80fb      	strh	r3, [r7, #6]
 8000918:	466b      	mov	r3, sp
 800091a:	461d      	mov	r5, r3
//SENDS COLOUR
	uint32_t Buffer_Size = 0;
 800091c:	2300      	movs	r3, #0
 800091e:	627b      	str	r3, [r7, #36]	; 0x24
	if ((Size * 2) < BURST_MAX_SIZE)
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	005b      	lsls	r3, r3, #1
 8000924:	f240 22ed 	movw	r2, #749	; 0x2ed
 8000928:	4293      	cmp	r3, r2
 800092a:	d802      	bhi.n	8000932 <ILI9341_Draw_Colour_Burst+0x26>
	{
		Buffer_Size = Size;
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	627b      	str	r3, [r7, #36]	; 0x24
 8000930:	e002      	b.n	8000938 <ILI9341_Draw_Colour_Burst+0x2c>
	}
	else
	{
		Buffer_Size = BURST_MAX_SIZE;
 8000932:	f240 23ee 	movw	r3, #750	; 0x2ee
 8000936:	627b      	str	r3, [r7, #36]	; 0x24
	}

	HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);
 8000938:	2201      	movs	r2, #1
 800093a:	2110      	movs	r1, #16
 800093c:	4867      	ldr	r0, [pc, #412]	; (8000adc <ILI9341_Draw_Colour_Burst+0x1d0>)
 800093e:	f003 f83d 	bl	80039bc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET);
 8000942:	2200      	movs	r2, #0
 8000944:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000948:	4864      	ldr	r0, [pc, #400]	; (8000adc <ILI9341_Draw_Colour_Burst+0x1d0>)
 800094a:	f003 f837 	bl	80039bc <HAL_GPIO_WritePin>

//	unsigned char MSB_color = Colour >> 8;

	  uint8_t r = (Colour & 0xF800) >> 11;
 800094e:	88fb      	ldrh	r3, [r7, #6]
 8000950:	0adb      	lsrs	r3, r3, #11
 8000952:	b29b      	uxth	r3, r3
 8000954:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	  uint8_t g = (Colour & 0x07E0) >> 5;
 8000958:	88fb      	ldrh	r3, [r7, #6]
 800095a:	115b      	asrs	r3, r3, #5
 800095c:	b2db      	uxtb	r3, r3
 800095e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000962:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	  uint8_t b = Colour & 0x001F;
 8000966:	88fb      	ldrh	r3, [r7, #6]
 8000968:	b2db      	uxtb	r3, r3
 800096a:	f003 031f 	and.w	r3, r3, #31
 800096e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	  r = (r * 255) / 31;
 8000972:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000976:	4613      	mov	r3, r2
 8000978:	021b      	lsls	r3, r3, #8
 800097a:	1a9b      	subs	r3, r3, r2
 800097c:	4a58      	ldr	r2, [pc, #352]	; (8000ae0 <ILI9341_Draw_Colour_Burst+0x1d4>)
 800097e:	fb82 1203 	smull	r1, r2, r2, r3
 8000982:	441a      	add	r2, r3
 8000984:	1112      	asrs	r2, r2, #4
 8000986:	17db      	asrs	r3, r3, #31
 8000988:	1ad3      	subs	r3, r2, r3
 800098a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	  g = (g * 255) / 63;
 800098e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8000992:	4613      	mov	r3, r2
 8000994:	021b      	lsls	r3, r3, #8
 8000996:	1a9b      	subs	r3, r3, r2
 8000998:	4a52      	ldr	r2, [pc, #328]	; (8000ae4 <ILI9341_Draw_Colour_Burst+0x1d8>)
 800099a:	fb82 1203 	smull	r1, r2, r2, r3
 800099e:	441a      	add	r2, r3
 80009a0:	1152      	asrs	r2, r2, #5
 80009a2:	17db      	asrs	r3, r3, #31
 80009a4:	1ad3      	subs	r3, r2, r3
 80009a6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	  b = (b * 255) / 31;
 80009aa:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80009ae:	4613      	mov	r3, r2
 80009b0:	021b      	lsls	r3, r3, #8
 80009b2:	1a9b      	subs	r3, r3, r2
 80009b4:	4a4a      	ldr	r2, [pc, #296]	; (8000ae0 <ILI9341_Draw_Colour_Burst+0x1d4>)
 80009b6:	fb82 1203 	smull	r1, r2, r2, r3
 80009ba:	441a      	add	r2, r3
 80009bc:	1112      	asrs	r2, r2, #4
 80009be:	17db      	asrs	r3, r3, #31
 80009c0:	1ad3      	subs	r3, r2, r3
 80009c2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	unsigned char burst_buffer[Buffer_Size];
 80009c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80009c8:	4603      	mov	r3, r0
 80009ca:	3b01      	subs	r3, #1
 80009cc:	61fb      	str	r3, [r7, #28]
 80009ce:	4601      	mov	r1, r0
 80009d0:	f04f 0200 	mov.w	r2, #0
 80009d4:	f04f 0300 	mov.w	r3, #0
 80009d8:	f04f 0400 	mov.w	r4, #0
 80009dc:	00d4      	lsls	r4, r2, #3
 80009de:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80009e2:	00cb      	lsls	r3, r1, #3
 80009e4:	4601      	mov	r1, r0
 80009e6:	f04f 0200 	mov.w	r2, #0
 80009ea:	f04f 0300 	mov.w	r3, #0
 80009ee:	f04f 0400 	mov.w	r4, #0
 80009f2:	00d4      	lsls	r4, r2, #3
 80009f4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80009f8:	00cb      	lsls	r3, r1, #3
 80009fa:	1dc3      	adds	r3, r0, #7
 80009fc:	08db      	lsrs	r3, r3, #3
 80009fe:	00db      	lsls	r3, r3, #3
 8000a00:	ebad 0d03 	sub.w	sp, sp, r3
 8000a04:	466b      	mov	r3, sp
 8000a06:	3300      	adds	r3, #0
 8000a08:	61bb      	str	r3, [r7, #24]
	for (uint32_t j = 0; j < Buffer_Size; j += 3)
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a0e:	e014      	b.n	8000a3a <ILI9341_Draw_Colour_Burst+0x12e>
	{
		burst_buffer[j] = r;
 8000a10:	69ba      	ldr	r2, [r7, #24]
 8000a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a14:	4413      	add	r3, r2
 8000a16:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8000a1a:	701a      	strb	r2, [r3, #0]
		burst_buffer[j + 1] = g;
 8000a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a1e:	3301      	adds	r3, #1
 8000a20:	69ba      	ldr	r2, [r7, #24]
 8000a22:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 8000a26:	54d1      	strb	r1, [r2, r3]
		burst_buffer[j + 2] = b;
 8000a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a2a:	3302      	adds	r3, #2
 8000a2c:	69ba      	ldr	r2, [r7, #24]
 8000a2e:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 8000a32:	54d1      	strb	r1, [r2, r3]
	for (uint32_t j = 0; j < Buffer_Size; j += 3)
 8000a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a36:	3303      	adds	r3, #3
 8000a38:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a3e:	429a      	cmp	r2, r3
 8000a40:	d3e6      	bcc.n	8000a10 <ILI9341_Draw_Colour_Burst+0x104>
	}

	uint32_t Sending_Size = Size * 3;
 8000a42:	683a      	ldr	r2, [r7, #0]
 8000a44:	4613      	mov	r3, r2
 8000a46:	005b      	lsls	r3, r3, #1
 8000a48:	4413      	add	r3, r2
 8000a4a:	617b      	str	r3, [r7, #20]
	uint32_t Sending_in_Block = Sending_Size / Buffer_Size;
 8000a4c:	697a      	ldr	r2, [r7, #20]
 8000a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a54:	613b      	str	r3, [r7, #16]
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a5a:	fbb3 f2f2 	udiv	r2, r3, r2
 8000a5e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000a60:	fb01 f202 	mul.w	r2, r1, r2
 8000a64:	1a9b      	subs	r3, r3, r2
 8000a66:	60fb      	str	r3, [r7, #12]

	if (Sending_in_Block != 0)
 8000a68:	693b      	ldr	r3, [r7, #16]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d018      	beq.n	8000aa0 <ILI9341_Draw_Colour_Burst+0x194>
	{
		for (uint32_t j = 0; j < (Sending_in_Block); j++)
 8000a6e:	2300      	movs	r3, #0
 8000a70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000a72:	e011      	b.n	8000a98 <ILI9341_Draw_Colour_Burst+0x18c>
		{
			SPI1_TX_completed_flag = 0;
 8000a74:	4b1c      	ldr	r3, [pc, #112]	; (8000ae8 <ILI9341_Draw_Colour_Burst+0x1dc>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&hspi1, (unsigned char*) burst_buffer, Buffer_Size);
 8000a7a:	69bb      	ldr	r3, [r7, #24]
 8000a7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a7e:	b292      	uxth	r2, r2
 8000a80:	4619      	mov	r1, r3
 8000a82:	481a      	ldr	r0, [pc, #104]	; (8000aec <ILI9341_Draw_Colour_Burst+0x1e0>)
 8000a84:	f004 fc8a 	bl	800539c <HAL_SPI_Transmit_DMA>
			while (SPI1_TX_completed_flag == 0);
 8000a88:	bf00      	nop
 8000a8a:	4b17      	ldr	r3, [pc, #92]	; (8000ae8 <ILI9341_Draw_Colour_Burst+0x1dc>)
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d0fb      	beq.n	8000a8a <ILI9341_Draw_Colour_Burst+0x17e>
		for (uint32_t j = 0; j < (Sending_in_Block); j++)
 8000a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a94:	3301      	adds	r3, #1
 8000a96:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000a98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	d3e9      	bcc.n	8000a74 <ILI9341_Draw_Colour_Burst+0x168>
		}
	}

//REMAINDER!

	if (Remainder_from_block > 0)
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d00e      	beq.n	8000ac4 <ILI9341_Draw_Colour_Burst+0x1b8>
	{
		SPI1_TX_completed_flag = 0;
 8000aa6:	4b10      	ldr	r3, [pc, #64]	; (8000ae8 <ILI9341_Draw_Colour_Burst+0x1dc>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit_DMA(&hspi1, (unsigned char*) burst_buffer, Remainder_from_block);
 8000aac:	69bb      	ldr	r3, [r7, #24]
 8000aae:	68fa      	ldr	r2, [r7, #12]
 8000ab0:	b292      	uxth	r2, r2
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	480d      	ldr	r0, [pc, #52]	; (8000aec <ILI9341_Draw_Colour_Burst+0x1e0>)
 8000ab6:	f004 fc71 	bl	800539c <HAL_SPI_Transmit_DMA>
		while (SPI1_TX_completed_flag == 0);
 8000aba:	bf00      	nop
 8000abc:	4b0a      	ldr	r3, [pc, #40]	; (8000ae8 <ILI9341_Draw_Colour_Burst+0x1dc>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d0fb      	beq.n	8000abc <ILI9341_Draw_Colour_Burst+0x1b0>
	}
	HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aca:	4804      	ldr	r0, [pc, #16]	; (8000adc <ILI9341_Draw_Colour_Burst+0x1d0>)
 8000acc:	f002 ff76 	bl	80039bc <HAL_GPIO_WritePin>
 8000ad0:	46ad      	mov	sp, r5
}
 8000ad2:	bf00      	nop
 8000ad4:	3730      	adds	r7, #48	; 0x30
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bdb0      	pop	{r4, r5, r7, pc}
 8000ada:	bf00      	nop
 8000adc:	48000800 	.word	0x48000800
 8000ae0:	84210843 	.word	0x84210843
 8000ae4:	82082083 	.word	0x82082083
 8000ae8:	20000000 	.word	0x20000000
 8000aec:	200041dc 	.word	0x200041dc

08000af0 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	80fb      	strh	r3, [r7, #6]
//	LCD_Address_Set(xsta,ysta+OFFSET_Y,xend-1,yend-1+OFFSET_Y);/
	setAddrWindow(0, 0, ILI9488_TFTHEIGHT-1, ILI9488_TFTWIDTH-1);
 8000afa:	f240 133f 	movw	r3, #319	; 0x13f
 8000afe:	f240 12df 	movw	r2, #479	; 0x1df
 8000b02:	2100      	movs	r1, #0
 8000b04:	2000      	movs	r0, #0
 8000b06:	f7ff fc9d 	bl	8000444 <setAddrWindow>
	ILI9341_Draw_Colour_Burst(Colour, ILI9488_TFTWIDTH * ILI9488_TFTHEIGHT);
 8000b0a:	88fb      	ldrh	r3, [r7, #6]
 8000b0c:	f44f 3116 	mov.w	r1, #153600	; 0x25800
 8000b10:	4618      	mov	r0, r3
 8000b12:	f7ff fefb 	bl	800090c <ILI9341_Draw_Colour_Burst>
}
 8000b16:	bf00      	nop
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <LCD_Char>:
//



void LCD_Char(int16_t x, int16_t y, const GFXglyph *glyph, const GFXfont *font, uint8_t size, uint32_t color24)
{
 8000b1e:	b590      	push	{r4, r7, lr}
 8000b20:	b08b      	sub	sp, #44	; 0x2c
 8000b22:	af02      	add	r7, sp, #8
 8000b24:	60ba      	str	r2, [r7, #8]
 8000b26:	607b      	str	r3, [r7, #4]
 8000b28:	4603      	mov	r3, r0
 8000b2a:	81fb      	strh	r3, [r7, #14]
 8000b2c:	460b      	mov	r3, r1
 8000b2e:	81bb      	strh	r3, [r7, #12]
	uint8_t  *bitmap = font -> bitmap;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	617b      	str	r3, [r7, #20]
	uint16_t bo = glyph -> bitmapOffset;
 8000b36:	68bb      	ldr	r3, [r7, #8]
 8000b38:	881b      	ldrh	r3, [r3, #0]
 8000b3a:	83fb      	strh	r3, [r7, #30]
	uint8_t bits = 0, bit = 0;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	777b      	strb	r3, [r7, #29]
 8000b40:	2300      	movs	r3, #0
 8000b42:	773b      	strb	r3, [r7, #28]
	uint16_t set_pixels = 0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	837b      	strh	r3, [r7, #26]
	uint8_t  cur_x, cur_y;
	for (cur_y = 0; cur_y < glyph -> height; cur_y++)
 8000b48:	2300      	movs	r3, #0
 8000b4a:	763b      	strb	r3, [r7, #24]
 8000b4c:	e09b      	b.n	8000c86 <LCD_Char+0x168>
	{
		for (cur_x = 0; cur_x < glyph -> width; cur_x++)
 8000b4e:	2300      	movs	r3, #0
 8000b50:	767b      	strb	r3, [r7, #25]
 8000b52:	e056      	b.n	8000c02 <LCD_Char+0xe4>
		{
			if (bit == 0)
 8000b54:	7f3b      	ldrb	r3, [r7, #28]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d109      	bne.n	8000b6e <LCD_Char+0x50>
			{
				bits = (*(const unsigned char *)(&bitmap[bo++]));
 8000b5a:	8bfb      	ldrh	r3, [r7, #30]
 8000b5c:	1c5a      	adds	r2, r3, #1
 8000b5e:	83fa      	strh	r2, [r7, #30]
 8000b60:	461a      	mov	r2, r3
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	4413      	add	r3, r2
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	777b      	strb	r3, [r7, #29]
				bit  = 0x80;
 8000b6a:	2380      	movs	r3, #128	; 0x80
 8000b6c:	773b      	strb	r3, [r7, #28]
			}
			if (bits & bit) set_pixels++;
 8000b6e:	7f7a      	ldrb	r2, [r7, #29]
 8000b70:	7f3b      	ldrb	r3, [r7, #28]
 8000b72:	4013      	ands	r3, r2
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d003      	beq.n	8000b82 <LCD_Char+0x64>
 8000b7a:	8b7b      	ldrh	r3, [r7, #26]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	837b      	strh	r3, [r7, #26]
 8000b80:	e039      	b.n	8000bf6 <LCD_Char+0xd8>
			else if (set_pixels > 0)
 8000b82:	8b7b      	ldrh	r3, [r7, #26]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d036      	beq.n	8000bf6 <LCD_Char+0xd8>
			{
				fillRect(x + (glyph -> xOffset + cur_x - set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8000b8e:	461a      	mov	r2, r3
 8000b90:	7e7b      	ldrb	r3, [r7, #25]
 8000b92:	441a      	add	r2, r3
 8000b94:	8b7b      	ldrh	r3, [r7, #26]
 8000b96:	1ad3      	subs	r3, r2, r3
 8000b98:	b29a      	uxth	r2, r3
 8000b9a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000b9e:	b29b      	uxth	r3, r3
 8000ba0:	fb12 f303 	smulbb	r3, r2, r3
 8000ba4:	b29a      	uxth	r2, r3
 8000ba6:	89fb      	ldrh	r3, [r7, #14]
 8000ba8:	4413      	add	r3, r2
 8000baa:	b29b      	uxth	r3, r3
 8000bac:	b218      	sxth	r0, r3
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	7e3b      	ldrb	r3, [r7, #24]
 8000bb8:	4413      	add	r3, r2
 8000bba:	b29a      	uxth	r2, r3
 8000bbc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	fb12 f303 	smulbb	r3, r2, r3
 8000bc6:	b29a      	uxth	r2, r3
 8000bc8:	89bb      	ldrh	r3, [r7, #12]
 8000bca:	4413      	add	r3, r2
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	b219      	sxth	r1, r3
 8000bd0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000bd4:	b29b      	uxth	r3, r3
 8000bd6:	8b7a      	ldrh	r2, [r7, #26]
 8000bd8:	fb12 f303 	smulbb	r3, r2, r3
 8000bdc:	b29b      	uxth	r3, r3
 8000bde:	b21a      	sxth	r2, r3
 8000be0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000be4:	b21c      	sxth	r4, r3
 8000be6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	9300      	str	r3, [sp, #0]
 8000bec:	4623      	mov	r3, r4
 8000bee:	f7ff fccd 	bl	800058c <fillRect>
				set_pixels = 0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	837b      	strh	r3, [r7, #26]
			}
			bit >>= 1;
 8000bf6:	7f3b      	ldrb	r3, [r7, #28]
 8000bf8:	085b      	lsrs	r3, r3, #1
 8000bfa:	773b      	strb	r3, [r7, #28]
		for (cur_x = 0; cur_x < glyph -> width; cur_x++)
 8000bfc:	7e7b      	ldrb	r3, [r7, #25]
 8000bfe:	3301      	adds	r3, #1
 8000c00:	767b      	strb	r3, [r7, #25]
 8000c02:	68bb      	ldr	r3, [r7, #8]
 8000c04:	789b      	ldrb	r3, [r3, #2]
 8000c06:	7e7a      	ldrb	r2, [r7, #25]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	d3a3      	bcc.n	8000b54 <LCD_Char+0x36>
		}
		if (set_pixels > 0)
 8000c0c:	8b7b      	ldrh	r3, [r7, #26]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d036      	beq.n	8000c80 <LCD_Char+0x162>
		{
			fillRect(x + (glyph -> xOffset + cur_x-set_pixels) * size, y + (glyph -> yOffset + cur_y) * size, size * set_pixels, size, color24);
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8000c18:	461a      	mov	r2, r3
 8000c1a:	7e7b      	ldrb	r3, [r7, #25]
 8000c1c:	441a      	add	r2, r3
 8000c1e:	8b7b      	ldrh	r3, [r7, #26]
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	b29a      	uxth	r2, r3
 8000c24:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000c28:	b29b      	uxth	r3, r3
 8000c2a:	fb12 f303 	smulbb	r3, r2, r3
 8000c2e:	b29a      	uxth	r2, r3
 8000c30:	89fb      	ldrh	r3, [r7, #14]
 8000c32:	4413      	add	r3, r2
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	b218      	sxth	r0, r3
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	f993 3006 	ldrsb.w	r3, [r3, #6]
 8000c3e:	461a      	mov	r2, r3
 8000c40:	7e3b      	ldrb	r3, [r7, #24]
 8000c42:	4413      	add	r3, r2
 8000c44:	b29a      	uxth	r2, r3
 8000c46:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	fb12 f303 	smulbb	r3, r2, r3
 8000c50:	b29a      	uxth	r2, r3
 8000c52:	89bb      	ldrh	r3, [r7, #12]
 8000c54:	4413      	add	r3, r2
 8000c56:	b29b      	uxth	r3, r3
 8000c58:	b219      	sxth	r1, r3
 8000c5a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000c5e:	b29b      	uxth	r3, r3
 8000c60:	8b7a      	ldrh	r2, [r7, #26]
 8000c62:	fb12 f303 	smulbb	r3, r2, r3
 8000c66:	b29b      	uxth	r3, r3
 8000c68:	b21a      	sxth	r2, r3
 8000c6a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000c6e:	b21c      	sxth	r4, r3
 8000c70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	9300      	str	r3, [sp, #0]
 8000c76:	4623      	mov	r3, r4
 8000c78:	f7ff fc88 	bl	800058c <fillRect>
			set_pixels = 0;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	837b      	strh	r3, [r7, #26]
	for (cur_y = 0; cur_y < glyph -> height; cur_y++)
 8000c80:	7e3b      	ldrb	r3, [r7, #24]
 8000c82:	3301      	adds	r3, #1
 8000c84:	763b      	strb	r3, [r7, #24]
 8000c86:	68bb      	ldr	r3, [r7, #8]
 8000c88:	78db      	ldrb	r3, [r3, #3]
 8000c8a:	7e3a      	ldrb	r2, [r7, #24]
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	f4ff af5e 	bcc.w	8000b4e <LCD_Char+0x30>
		}
	}
}
 8000c92:	bf00      	nop
 8000c94:	3724      	adds	r7, #36	; 0x24
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd90      	pop	{r4, r7, pc}

08000c9a <LCD_Font>:

void LCD_Font(uint16_t x, uint16_t y, const char *text, const GFXfont *p_font, uint8_t size, uint32_t color24)
{
 8000c9a:	b590      	push	{r4, r7, lr}
 8000c9c:	b08f      	sub	sp, #60	; 0x3c
 8000c9e:	af02      	add	r7, sp, #8
 8000ca0:	60ba      	str	r2, [r7, #8]
 8000ca2:	607b      	str	r3, [r7, #4]
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	81fb      	strh	r3, [r7, #14]
 8000ca8:	460b      	mov	r3, r1
 8000caa:	81bb      	strh	r3, [r7, #12]
	int16_t cursor_x = x;
 8000cac:	89fb      	ldrh	r3, [r7, #14]
 8000cae:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int16_t cursor_y = y;
 8000cb0:	89bb      	ldrh	r3, [r7, #12]
 8000cb2:	85bb      	strh	r3, [r7, #44]	; 0x2c
	GFXfont font;
	memcpy(&font, p_font, sizeof(GFXfont));
 8000cb4:	f107 031c 	add.w	r3, r7, #28
 8000cb8:	220c      	movs	r2, #12
 8000cba:	6879      	ldr	r1, [r7, #4]
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f005 fe1d 	bl	80068fc <memcpy>
	for (uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	857b      	strh	r3, [r7, #42]	; 0x2a
 8000cc6:	e056      	b.n	8000d76 <LCD_Font+0xdc>
	{
		char c = text[text_pos];
 8000cc8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000cca:	68ba      	ldr	r2, [r7, #8]
 8000ccc:	4413      	add	r3, r2
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		if (c == '\n')
 8000cd4:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000cd8:	2b0a      	cmp	r3, #10
 8000cda:	d10f      	bne.n	8000cfc <LCD_Font+0x62>
		{
			cursor_x = x;
 8000cdc:	89fb      	ldrh	r3, [r7, #14]
 8000cde:	85fb      	strh	r3, [r7, #46]	; 0x2e
			cursor_y += font.yAdvance * size;
 8000ce0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ce4:	b29a      	uxth	r2, r3
 8000ce6:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8000cea:	b29b      	uxth	r3, r3
 8000cec:	fb12 f303 	smulbb	r3, r2, r3
 8000cf0:	b29a      	uxth	r2, r3
 8000cf2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000cf4:	4413      	add	r3, r2
 8000cf6:	b29b      	uxth	r3, r3
 8000cf8:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8000cfa:	e039      	b.n	8000d70 <LCD_Font+0xd6>
		}
		else if (c >= font.first && c <= font.last && c != '\r')
 8000cfc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000d00:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8000d04:	429a      	cmp	r2, r3
 8000d06:	d333      	bcc.n	8000d70 <LCD_Font+0xd6>
 8000d08:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000d0c:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d82d      	bhi.n	8000d70 <LCD_Font+0xd6>
 8000d14:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000d18:	2b0d      	cmp	r3, #13
 8000d1a:	d029      	beq.n	8000d70 <LCD_Font+0xd6>
		{
			GFXglyph glyph;
			memcpy(&glyph, &font.glyph[c - font.first], sizeof(GFXglyph));
 8000d1c:	6a3a      	ldr	r2, [r7, #32]
 8000d1e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000d22:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 8000d26:	1a5b      	subs	r3, r3, r1
 8000d28:	00db      	lsls	r3, r3, #3
 8000d2a:	18d1      	adds	r1, r2, r3
 8000d2c:	f107 0314 	add.w	r3, r7, #20
 8000d30:	2208      	movs	r2, #8
 8000d32:	4618      	mov	r0, r3
 8000d34:	f005 fde2 	bl	80068fc <memcpy>
			LCD_Char(cursor_x, cursor_y, &glyph, &font, size, color24);
 8000d38:	f107 041c 	add.w	r4, r7, #28
 8000d3c:	f107 0214 	add.w	r2, r7, #20
 8000d40:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	; 0x2c
 8000d44:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	; 0x2e
 8000d48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d4a:	9301      	str	r3, [sp, #4]
 8000d4c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8000d50:	9300      	str	r3, [sp, #0]
 8000d52:	4623      	mov	r3, r4
 8000d54:	f7ff fee3 	bl	8000b1e <LCD_Char>
			cursor_x += glyph.xAdvance * size;
 8000d58:	7e3b      	ldrb	r3, [r7, #24]
 8000d5a:	b29a      	uxth	r2, r3
 8000d5c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8000d60:	b29b      	uxth	r3, r3
 8000d62:	fb12 f303 	smulbb	r3, r2, r3
 8000d66:	b29a      	uxth	r2, r3
 8000d68:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000d6a:	4413      	add	r3, r2
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	85fb      	strh	r3, [r7, #46]	; 0x2e
	for (uint16_t text_pos = 0; text_pos < strlen(text); text_pos++)
 8000d70:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000d72:	3301      	adds	r3, #1
 8000d74:	857b      	strh	r3, [r7, #42]	; 0x2a
 8000d76:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 8000d78:	68b8      	ldr	r0, [r7, #8]
 8000d7a:	f7ff fa29 	bl	80001d0 <strlen>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	429c      	cmp	r4, r3
 8000d82:	d3a1      	bcc.n	8000cc8 <LCD_Font+0x2e>
		}
	}
}
 8000d84:	bf00      	nop
 8000d86:	3734      	adds	r7, #52	; 0x34
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd90      	pop	{r4, r7, pc}

08000d8c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b08a      	sub	sp, #40	; 0x28
 8000d90:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8000d92:	f107 031c 	add.w	r3, r7, #28
 8000d96:	2200      	movs	r2, #0
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	605a      	str	r2, [r3, #4]
 8000d9c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d9e:	1d3b      	adds	r3, r7, #4
 8000da0:	2200      	movs	r2, #0
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	605a      	str	r2, [r3, #4]
 8000da6:	609a      	str	r2, [r3, #8]
 8000da8:	60da      	str	r2, [r3, #12]
 8000daa:	611a      	str	r2, [r3, #16]
 8000dac:	615a      	str	r2, [r3, #20]

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000dae:	4b30      	ldr	r3, [pc, #192]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000db0:	4a30      	ldr	r2, [pc, #192]	; (8000e74 <MX_ADC1_Init+0xe8>)
 8000db2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8000db4:	4b2e      	ldr	r3, [pc, #184]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000db6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000dba:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000dbc:	4b2c      	ldr	r3, [pc, #176]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000dc2:	4b2b      	ldr	r3, [pc, #172]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dc8:	4b29      	ldr	r3, [pc, #164]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dce:	4b28      	ldr	r3, [pc, #160]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000dd0:	2204      	movs	r2, #4
 8000dd2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000dd4:	4b26      	ldr	r3, [pc, #152]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000dda:	4b25      	ldr	r3, [pc, #148]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000ddc:	2201      	movs	r2, #1
 8000dde:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000de0:	4b23      	ldr	r3, [pc, #140]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000de2:	2201      	movs	r2, #1
 8000de4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000de6:	4b22      	ldr	r3, [pc, #136]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dee:	4b20      	ldr	r3, [pc, #128]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000df4:	4b1e      	ldr	r3, [pc, #120]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000dfa:	4b1d      	ldr	r3, [pc, #116]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e02:	4b1b      	ldr	r3, [pc, #108]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000e08:	4b19      	ldr	r3, [pc, #100]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e10:	4817      	ldr	r0, [pc, #92]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000e12:	f001 f90d 	bl	8002030 <HAL_ADC_Init>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000e1c:	f000 fb4a 	bl	80014b4 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e20:	2300      	movs	r3, #0
 8000e22:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000e24:	f107 031c 	add.w	r3, r7, #28
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4811      	ldr	r0, [pc, #68]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000e2c:	f002 f828 	bl	8002e80 <HAL_ADCEx_MultiModeConfigChannel>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8000e36:	f000 fb3d 	bl	80014b4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000e3a:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <MX_ADC1_Init+0xec>)
 8000e3c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e3e:	2306      	movs	r3, #6
 8000e40:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000e42:	2300      	movs	r3, #0
 8000e44:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e46:	237f      	movs	r3, #127	; 0x7f
 8000e48:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e4a:	2304      	movs	r3, #4
 8000e4c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e52:	1d3b      	adds	r3, r7, #4
 8000e54:	4619      	mov	r1, r3
 8000e56:	4806      	ldr	r0, [pc, #24]	; (8000e70 <MX_ADC1_Init+0xe4>)
 8000e58:	f001 fb10 	bl	800247c <HAL_ADC_ConfigChannel>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8000e62:	f000 fb27 	bl	80014b4 <Error_Handler>
  }

}
 8000e66:	bf00      	nop
 8000e68:	3728      	adds	r7, #40	; 0x28
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	200000b4 	.word	0x200000b4
 8000e74:	50040000 	.word	0x50040000
 8000e78:	08600004 	.word	0x08600004

08000e7c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08a      	sub	sp, #40	; 0x28
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e84:	f107 0314 	add.w	r3, r7, #20
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
 8000e92:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a2a      	ldr	r2, [pc, #168]	; (8000f44 <HAL_ADC_MspInit+0xc8>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d14e      	bne.n	8000f3c <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000e9e:	4b2a      	ldr	r3, [pc, #168]	; (8000f48 <HAL_ADC_MspInit+0xcc>)
 8000ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ea2:	4a29      	ldr	r2, [pc, #164]	; (8000f48 <HAL_ADC_MspInit+0xcc>)
 8000ea4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000ea8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eaa:	4b27      	ldr	r3, [pc, #156]	; (8000f48 <HAL_ADC_MspInit+0xcc>)
 8000eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000eb2:	613b      	str	r3, [r7, #16]
 8000eb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb6:	4b24      	ldr	r3, [pc, #144]	; (8000f48 <HAL_ADC_MspInit+0xcc>)
 8000eb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eba:	4a23      	ldr	r2, [pc, #140]	; (8000f48 <HAL_ADC_MspInit+0xcc>)
 8000ebc:	f043 0304 	orr.w	r3, r3, #4
 8000ec0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ec2:	4b21      	ldr	r3, [pc, #132]	; (8000f48 <HAL_ADC_MspInit+0xcc>)
 8000ec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ec6:	f003 0304 	and.w	r3, r3, #4
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = CH1_Pin;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ed2:	230b      	movs	r3, #11
 8000ed4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CH1_GPIO_Port, &GPIO_InitStruct);
 8000eda:	f107 0314 	add.w	r3, r7, #20
 8000ede:	4619      	mov	r1, r3
 8000ee0:	481a      	ldr	r0, [pc, #104]	; (8000f4c <HAL_ADC_MspInit+0xd0>)
 8000ee2:	f002 fbc3 	bl	800366c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Channel3;
 8000ee6:	4b1a      	ldr	r3, [pc, #104]	; (8000f50 <HAL_ADC_MspInit+0xd4>)
 8000ee8:	4a1a      	ldr	r2, [pc, #104]	; (8000f54 <HAL_ADC_MspInit+0xd8>)
 8000eea:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000eec:	4b18      	ldr	r3, [pc, #96]	; (8000f50 <HAL_ADC_MspInit+0xd4>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ef2:	4b17      	ldr	r3, [pc, #92]	; (8000f50 <HAL_ADC_MspInit+0xd4>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ef8:	4b15      	ldr	r3, [pc, #84]	; (8000f50 <HAL_ADC_MspInit+0xd4>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000efe:	4b14      	ldr	r3, [pc, #80]	; (8000f50 <HAL_ADC_MspInit+0xd4>)
 8000f00:	2280      	movs	r2, #128	; 0x80
 8000f02:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f04:	4b12      	ldr	r3, [pc, #72]	; (8000f50 <HAL_ADC_MspInit+0xd4>)
 8000f06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f0a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f0c:	4b10      	ldr	r3, [pc, #64]	; (8000f50 <HAL_ADC_MspInit+0xd4>)
 8000f0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f12:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f14:	4b0e      	ldr	r3, [pc, #56]	; (8000f50 <HAL_ADC_MspInit+0xd4>)
 8000f16:	2220      	movs	r2, #32
 8000f18:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f1a:	4b0d      	ldr	r3, [pc, #52]	; (8000f50 <HAL_ADC_MspInit+0xd4>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f20:	480b      	ldr	r0, [pc, #44]	; (8000f50 <HAL_ADC_MspInit+0xd4>)
 8000f22:	f002 f96b 	bl	80031fc <HAL_DMA_Init>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <HAL_ADC_MspInit+0xb4>
    {
      Error_Handler();
 8000f2c:	f000 fac2 	bl	80014b4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	4a07      	ldr	r2, [pc, #28]	; (8000f50 <HAL_ADC_MspInit+0xd4>)
 8000f34:	64da      	str	r2, [r3, #76]	; 0x4c
 8000f36:	4a06      	ldr	r2, [pc, #24]	; (8000f50 <HAL_ADC_MspInit+0xd4>)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f3c:	bf00      	nop
 8000f3e:	3728      	adds	r7, #40	; 0x28
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	50040000 	.word	0x50040000
 8000f48:	40021000 	.word	0x40021000
 8000f4c:	48000800 	.word	0x48000800
 8000f50:	20000118 	.word	0x20000118
 8000f54:	40020430 	.word	0x40020430

08000f58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f5e:	4b16      	ldr	r3, [pc, #88]	; (8000fb8 <MX_DMA_Init+0x60>)
 8000f60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f62:	4a15      	ldr	r2, [pc, #84]	; (8000fb8 <MX_DMA_Init+0x60>)
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	6493      	str	r3, [r2, #72]	; 0x48
 8000f6a:	4b13      	ldr	r3, [pc, #76]	; (8000fb8 <MX_DMA_Init+0x60>)
 8000f6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	607b      	str	r3, [r7, #4]
 8000f74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f76:	4b10      	ldr	r3, [pc, #64]	; (8000fb8 <MX_DMA_Init+0x60>)
 8000f78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f7a:	4a0f      	ldr	r2, [pc, #60]	; (8000fb8 <MX_DMA_Init+0x60>)
 8000f7c:	f043 0302 	orr.w	r3, r3, #2
 8000f80:	6493      	str	r3, [r2, #72]	; 0x48
 8000f82:	4b0d      	ldr	r3, [pc, #52]	; (8000fb8 <MX_DMA_Init+0x60>)
 8000f84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f86:	f003 0302 	and.w	r3, r3, #2
 8000f8a:	603b      	str	r3, [r7, #0]
 8000f8c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2100      	movs	r1, #0
 8000f92:	200d      	movs	r0, #13
 8000f94:	f002 f8fb 	bl	800318e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000f98:	200d      	movs	r0, #13
 8000f9a:	f002 f914 	bl	80031c6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	203a      	movs	r0, #58	; 0x3a
 8000fa4:	f002 f8f3 	bl	800318e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8000fa8:	203a      	movs	r0, #58	; 0x3a
 8000faa:	f002 f90c 	bl	80031c6 <HAL_NVIC_EnableIRQ>

}
 8000fae:	bf00      	nop
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	40021000 	.word	0x40021000

08000fbc <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b088      	sub	sp, #32
 8000fc0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc2:	f107 030c 	add.w	r3, r7, #12
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]
 8000fcc:	609a      	str	r2, [r3, #8]
 8000fce:	60da      	str	r2, [r3, #12]
 8000fd0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fd2:	4b42      	ldr	r3, [pc, #264]	; (80010dc <MX_GPIO_Init+0x120>)
 8000fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd6:	4a41      	ldr	r2, [pc, #260]	; (80010dc <MX_GPIO_Init+0x120>)
 8000fd8:	f043 0304 	orr.w	r3, r3, #4
 8000fdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fde:	4b3f      	ldr	r3, [pc, #252]	; (80010dc <MX_GPIO_Init+0x120>)
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe2:	f003 0304 	and.w	r3, r3, #4
 8000fe6:	60bb      	str	r3, [r7, #8]
 8000fe8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fea:	4b3c      	ldr	r3, [pc, #240]	; (80010dc <MX_GPIO_Init+0x120>)
 8000fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fee:	4a3b      	ldr	r2, [pc, #236]	; (80010dc <MX_GPIO_Init+0x120>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ff6:	4b39      	ldr	r3, [pc, #228]	; (80010dc <MX_GPIO_Init+0x120>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001002:	4b36      	ldr	r3, [pc, #216]	; (80010dc <MX_GPIO_Init+0x120>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001006:	4a35      	ldr	r2, [pc, #212]	; (80010dc <MX_GPIO_Init+0x120>)
 8001008:	f043 0302 	orr.w	r3, r3, #2
 800100c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800100e:	4b33      	ldr	r3, [pc, #204]	; (80010dc <MX_GPIO_Init+0x120>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	f003 0302 	and.w	r3, r3, #2
 8001016:	603b      	str	r3, [r7, #0]
 8001018:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|TFT_RST_Pin, GPIO_PIN_RESET);
 800101a:	2200      	movs	r2, #0
 800101c:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8001020:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001024:	f002 fcca 	bl	80039bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TFT_DC_Pin|TFT_CS_Pin, GPIO_PIN_RESET);
 8001028:	2200      	movs	r2, #0
 800102a:	f44f 7188 	mov.w	r1, #272	; 0x110
 800102e:	482c      	ldr	r0, [pc, #176]	; (80010e0 <MX_GPIO_Init+0x124>)
 8001030:	f002 fcc4 	bl	80039bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET);
 8001034:	2200      	movs	r2, #0
 8001036:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800103a:	482a      	ldr	r0, [pc, #168]	; (80010e4 <MX_GPIO_Init+0x128>)
 800103c:	f002 fcbe 	bl	80039bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001040:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001044:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001046:	4b28      	ldr	r3, [pc, #160]	; (80010e8 <MX_GPIO_Init+0x12c>)
 8001048:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800104e:	f107 030c 	add.w	r3, r7, #12
 8001052:	4619      	mov	r1, r3
 8001054:	4822      	ldr	r0, [pc, #136]	; (80010e0 <MX_GPIO_Init+0x124>)
 8001056:	f002 fb09 	bl	800366c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800105a:	2320      	movs	r3, #32
 800105c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800105e:	2301      	movs	r3, #1
 8001060:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001066:	2300      	movs	r3, #0
 8001068:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	4619      	mov	r1, r3
 8001070:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001074:	f002 fafa 	bl	800366c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = TFT_DC_Pin|TFT_CS_Pin;
 8001078:	f44f 7388 	mov.w	r3, #272	; 0x110
 800107c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800107e:	2301      	movs	r3, #1
 8001080:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001082:	2300      	movs	r3, #0
 8001084:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001086:	2303      	movs	r3, #3
 8001088:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800108a:	f107 030c 	add.w	r3, r7, #12
 800108e:	4619      	mov	r1, r3
 8001090:	4813      	ldr	r0, [pc, #76]	; (80010e0 <MX_GPIO_Init+0x124>)
 8001092:	f002 faeb 	bl	800366c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOUCH_CS_Pin;
 8001096:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800109a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800109c:	2301      	movs	r3, #1
 800109e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a0:	2300      	movs	r3, #0
 80010a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a4:	2300      	movs	r3, #0
 80010a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TOUCH_CS_GPIO_Port, &GPIO_InitStruct);
 80010a8:	f107 030c 	add.w	r3, r7, #12
 80010ac:	4619      	mov	r1, r3
 80010ae:	480d      	ldr	r0, [pc, #52]	; (80010e4 <MX_GPIO_Init+0x128>)
 80010b0:	f002 fadc 	bl	800366c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TFT_RST_Pin;
 80010b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ba:	2301      	movs	r3, #1
 80010bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c2:	2303      	movs	r3, #3
 80010c4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TFT_RST_GPIO_Port, &GPIO_InitStruct);
 80010c6:	f107 030c 	add.w	r3, r7, #12
 80010ca:	4619      	mov	r1, r3
 80010cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d0:	f002 facc 	bl	800366c <HAL_GPIO_Init>

}
 80010d4:	bf00      	nop
 80010d6:	3720      	adds	r7, #32
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	40021000 	.word	0x40021000
 80010e0:	48000800 	.word	0x48000800
 80010e4:	48000400 	.word	0x48000400
 80010e8:	10210000 	.word	0x10210000

080010ec <HAL_SPI_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
	SPI1_TX_completed_flag = 1;
 80010f4:	4b04      	ldr	r3, [pc, #16]	; (8001108 <HAL_SPI_TxCpltCallback+0x1c>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	701a      	strb	r2, [r3, #0]
}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	20000000 	.word	0x20000000

0800110c <drawGrid>:

void drawGrid(){
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
	// vertical lines
	for(int i = 0; i < 480; i+=60){
 8001112:	2300      	movs	r3, #0
 8001114:	617b      	str	r3, [r7, #20]
 8001116:	e015      	b.n	8001144 <drawGrid+0x38>
		for(int j = 20; j < 300; j+=2)
 8001118:	2314      	movs	r3, #20
 800111a:	613b      	str	r3, [r7, #16]
 800111c:	e00b      	b.n	8001136 <drawGrid+0x2a>
			drawPixel(i, j, ILI9488_DARKGREY);
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	b21b      	sxth	r3, r3
 8001122:	693a      	ldr	r2, [r7, #16]
 8001124:	b211      	sxth	r1, r2
 8001126:	f647 32ef 	movw	r2, #31727	; 0x7bef
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff f9e4 	bl	80004f8 <drawPixel>
		for(int j = 20; j < 300; j+=2)
 8001130:	693b      	ldr	r3, [r7, #16]
 8001132:	3302      	adds	r3, #2
 8001134:	613b      	str	r3, [r7, #16]
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800113c:	dbef      	blt.n	800111e <drawGrid+0x12>
	for(int i = 0; i < 480; i+=60){
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	333c      	adds	r3, #60	; 0x3c
 8001142:	617b      	str	r3, [r7, #20]
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 800114a:	dbe5      	blt.n	8001118 <drawGrid+0xc>
	}
	for(int j = 20; j < 300; j+=2)
 800114c:	2314      	movs	r3, #20
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	e00b      	b.n	800116a <drawGrid+0x5e>
				drawPixel(479, j, ILI9488_DARKGREY);
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	b21b      	sxth	r3, r3
 8001156:	f647 32ef 	movw	r2, #31727	; 0x7bef
 800115a:	4619      	mov	r1, r3
 800115c:	f240 10df 	movw	r0, #479	; 0x1df
 8001160:	f7ff f9ca 	bl	80004f8 <drawPixel>
	for(int j = 20; j < 300; j+=2)
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	3302      	adds	r3, #2
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001170:	dbef      	blt.n	8001152 <drawGrid+0x46>

	// horizontal lines
	for(int i = 20; i < 320; i+=60){
 8001172:	2314      	movs	r3, #20
 8001174:	60bb      	str	r3, [r7, #8]
 8001176:	e015      	b.n	80011a4 <drawGrid+0x98>
		for(int j = 0; j < 480; j+=2)
 8001178:	2300      	movs	r3, #0
 800117a:	607b      	str	r3, [r7, #4]
 800117c:	e00b      	b.n	8001196 <drawGrid+0x8a>
			drawPixel(j, i, ILI9488_DARKGREY);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	b21b      	sxth	r3, r3
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	b211      	sxth	r1, r2
 8001186:	f647 32ef 	movw	r2, #31727	; 0x7bef
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff f9b4 	bl	80004f8 <drawPixel>
		for(int j = 0; j < 480; j+=2)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	3302      	adds	r3, #2
 8001194:	607b      	str	r3, [r7, #4]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 800119c:	dbef      	blt.n	800117e <drawGrid+0x72>
	for(int i = 20; i < 320; i+=60){
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	333c      	adds	r3, #60	; 0x3c
 80011a2:	60bb      	str	r3, [r7, #8]
 80011a4:	68bb      	ldr	r3, [r7, #8]
 80011a6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80011aa:	dbe5      	blt.n	8001178 <drawGrid+0x6c>
	}
}
 80011ac:	bf00      	nop
 80011ae:	3718      	adds	r7, #24
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}

080011b4 <draw_waveform>:

void draw_waveform(int16_t waveform[MEMORY_DEPTH], uint x){
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
 80011bc:	6039      	str	r1, [r7, #0]
	for(int i = 0; i < 480; ++i){
 80011be:	2300      	movs	r3, #0
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	e028      	b.n	8001216 <draw_waveform+0x62>
		drawPixel(i, LCD_HEIGHT/2 - x - waveform[i]/40, GREEN);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	b218      	sxth	r0, r3
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	425b      	negs	r3, r3
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	6879      	ldr	r1, [r7, #4]
 80011d6:	440b      	add	r3, r1
 80011d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011dc:	4912      	ldr	r1, [pc, #72]	; (8001228 <draw_waveform+0x74>)
 80011de:	fb81 c103 	smull	ip, r1, r1, r3
 80011e2:	1109      	asrs	r1, r1, #4
 80011e4:	17db      	asrs	r3, r3, #31
 80011e6:	1acb      	subs	r3, r1, r3
 80011e8:	b21b      	sxth	r3, r3
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	33a0      	adds	r3, #160	; 0xa0
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	b21b      	sxth	r3, r3
 80011f6:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80011fa:	4619      	mov	r1, r3
 80011fc:	f7ff f97c 	bl	80004f8 <drawPixel>
		waveform_CH1_prev[i] = waveform_CH1[i];
 8001200:	4a0a      	ldr	r2, [pc, #40]	; (800122c <draw_waveform+0x78>)
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001208:	4a09      	ldr	r2, [pc, #36]	; (8001230 <draw_waveform+0x7c>)
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i = 0; i < 480; ++i){
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	3301      	adds	r3, #1
 8001214:	60fb      	str	r3, [r7, #12]
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 800121c:	dbd2      	blt.n	80011c4 <draw_waveform+0x10>
	  }
}
 800121e:	bf00      	nop
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	66666667 	.word	0x66666667
 800122c:	20000160 	.word	0x20000160
 8001230:	20002178 	.word	0x20002178

08001234 <erase_waveform>:

void erase_waveform(int16_t waveform[MEMORY_DEPTH], uint x){
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	6039      	str	r1, [r7, #0]
	for(int i = 0; i < 480; ++i){
 800123e:	2300      	movs	r3, #0
 8001240:	60fb      	str	r3, [r7, #12]
 8001242:	e01f      	b.n	8001284 <erase_waveform+0x50>
		drawPixel(i, LCD_HEIGHT/2 - x - waveform[i]/40, BLACK);
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	b218      	sxth	r0, r3
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	b29b      	uxth	r3, r3
 800124c:	425b      	negs	r3, r3
 800124e:	b29a      	uxth	r2, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	005b      	lsls	r3, r3, #1
 8001254:	6879      	ldr	r1, [r7, #4]
 8001256:	440b      	add	r3, r1
 8001258:	f9b3 3000 	ldrsh.w	r3, [r3]
 800125c:	490d      	ldr	r1, [pc, #52]	; (8001294 <erase_waveform+0x60>)
 800125e:	fb81 c103 	smull	ip, r1, r1, r3
 8001262:	1109      	asrs	r1, r1, #4
 8001264:	17db      	asrs	r3, r3, #31
 8001266:	1acb      	subs	r3, r1, r3
 8001268:	b21b      	sxth	r3, r3
 800126a:	b29b      	uxth	r3, r3
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	b29b      	uxth	r3, r3
 8001270:	33a0      	adds	r3, #160	; 0xa0
 8001272:	b29b      	uxth	r3, r3
 8001274:	b21b      	sxth	r3, r3
 8001276:	2200      	movs	r2, #0
 8001278:	4619      	mov	r1, r3
 800127a:	f7ff f93d 	bl	80004f8 <drawPixel>
	for(int i = 0; i < 480; ++i){
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	3301      	adds	r3, #1
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 800128a:	dbdb      	blt.n	8001244 <erase_waveform+0x10>
	  }
}
 800128c:	bf00      	nop
 800128e:	3710      	adds	r7, #16
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	66666667 	.word	0x66666667

08001298 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800129e:	f000 fc53 	bl	8001b48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012a2:	f000 f881 	bl	80013a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012a6:	f7ff fe89 	bl	8000fbc <MX_GPIO_Init>
  MX_DMA_Init();
 80012aa:	f7ff fe55 	bl	8000f58 <MX_DMA_Init>
  MX_SPI1_Init();
 80012ae:	f000 f909 	bl	80014c4 <MX_SPI1_Init>
  MX_SPI2_Init();
 80012b2:	f000 f945 	bl	8001540 <MX_SPI2_Init>
  MX_TIM3_Init();
 80012b6:	f000 fb41 	bl	800193c <MX_TIM3_Init>
  MX_ADC1_Init();
 80012ba:	f7ff fd67 	bl	8000d8c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) waveform_CH1, MEMORY_DEPTH);
 80012be:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012c2:	4931      	ldr	r1, [pc, #196]	; (8001388 <main+0xf0>)
 80012c4:	4831      	ldr	r0, [pc, #196]	; (800138c <main+0xf4>)
 80012c6:	f001 f807 	bl	80022d8 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80012ca:	210c      	movs	r1, #12
 80012cc:	4830      	ldr	r0, [pc, #192]	; (8001390 <main+0xf8>)
 80012ce:	f004 fcb7 	bl	8005c40 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80012d2:	2108      	movs	r1, #8
 80012d4:	482e      	ldr	r0, [pc, #184]	; (8001390 <main+0xf8>)
 80012d6:	f004 fcb3 	bl	8005c40 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, LCD_BRIGHTNESS); // 0-1000
 80012da:	4b2d      	ldr	r3, [pc, #180]	; (8001390 <main+0xf8>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f44f 7248 	mov.w	r2, #800	; 0x320
 80012e2:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 200); // 0-1000
 80012e4:	4b2a      	ldr	r3, [pc, #168]	; (8001390 <main+0xf8>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	22c8      	movs	r2, #200	; 0xc8
 80012ea:	63da      	str	r2, [r3, #60]	; 0x3c
  ILI9488_Init();
 80012ec:	f7fe ffc8 	bl	8000280 <ILI9488_Init>
  setRotation(1);
 80012f0:	2001      	movs	r0, #1
 80012f2:	f7ff f9e5 	bl	80006c0 <setRotation>
  ILI9341_Fill_Screen(ILI9488_BLACK);
 80012f6:	2000      	movs	r0, #0
 80012f8:	f7ff fbfa 	bl	8000af0 <ILI9341_Fill_Screen>

  //uint16_t touchX = 0, touchY = 0;
  for(int i = 0; i < 200; ++i){
 80012fc:	2300      	movs	r3, #0
 80012fe:	607b      	str	r3, [r7, #4]
 8001300:	e00f      	b.n	8001322 <main+0x8a>
	  image[i] = color565(20, 50, 0);
 8001302:	2200      	movs	r2, #0
 8001304:	2132      	movs	r1, #50	; 0x32
 8001306:	2014      	movs	r0, #20
 8001308:	f7ff fa32 	bl	8000770 <color565>
 800130c:	4603      	mov	r3, r0
 800130e:	4619      	mov	r1, r3
 8001310:	4b20      	ldr	r3, [pc, #128]	; (8001394 <main+0xfc>)
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4413      	add	r3, r2
 8001318:	b2ca      	uxtb	r2, r1
 800131a:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < 200; ++i){
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3301      	adds	r3, #1
 8001320:	607b      	str	r3, [r7, #4]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2bc7      	cmp	r3, #199	; 0xc7
 8001326:	ddec      	ble.n	8001302 <main+0x6a>
  }
  /*
  for(int i = 0; i < 480; ++i){
	waveform_CH1[i] = 40*sin(0.1*i);
  }*/
  int offset = -50;
 8001328:	f06f 0331 	mvn.w	r3, #49	; 0x31
 800132c:	603b      	str	r3, [r7, #0]
  while (1)
  {

	  //ILI9341_Fill_Screen(ILI9488_BLACK);
	  //drawImage(image, 10, 10, 200, 1);
	  erase_waveform(waveform_CH1_prev, offset);
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	4619      	mov	r1, r3
 8001332:	4819      	ldr	r0, [pc, #100]	; (8001398 <main+0x100>)
 8001334:	f7ff ff7e 	bl	8001234 <erase_waveform>
	  drawGrid();
 8001338:	f7ff fee8 	bl	800110c <drawGrid>
	  draw_waveform(waveform_CH1, offset);
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	4619      	mov	r1, r3
 8001340:	4811      	ldr	r0, [pc, #68]	; (8001388 <main+0xf0>)
 8001342:	f7ff ff37 	bl	80011b4 <draw_waveform>
	  //HAL_Delay(500);
	  sprintf(buf1,"adc=%d", waveform_CH1[0]);
 8001346:	4b10      	ldr	r3, [pc, #64]	; (8001388 <main+0xf0>)
 8001348:	881b      	ldrh	r3, [r3, #0]
 800134a:	461a      	mov	r2, r3
 800134c:	4913      	ldr	r1, [pc, #76]	; (800139c <main+0x104>)
 800134e:	4814      	ldr	r0, [pc, #80]	; (80013a0 <main+0x108>)
 8001350:	f005 fae8 	bl	8006924 <siprintf>
	  fillRect(36, 1, 35, 18, RED);
 8001354:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001358:	9300      	str	r3, [sp, #0]
 800135a:	2312      	movs	r3, #18
 800135c:	2223      	movs	r2, #35	; 0x23
 800135e:	2101      	movs	r1, #1
 8001360:	2024      	movs	r0, #36	; 0x24
 8001362:	f7ff f913 	bl	800058c <fillRect>
	  LCD_Font(5, 15, buf1, _Open_Sans_Bold_12  , 1, WHITE);
 8001366:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800136a:	9301      	str	r3, [sp, #4]
 800136c:	2301      	movs	r3, #1
 800136e:	9300      	str	r3, [sp, #0]
 8001370:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <main+0x10c>)
 8001372:	4a0b      	ldr	r2, [pc, #44]	; (80013a0 <main+0x108>)
 8001374:	210f      	movs	r1, #15
 8001376:	2005      	movs	r0, #5
 8001378:	f7ff fc8f 	bl	8000c9a <LCD_Font>
	  HAL_Delay(500);
 800137c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001380:	f000 fc5e 	bl	8001c40 <HAL_Delay>
	  erase_waveform(waveform_CH1_prev, offset);
 8001384:	e7d3      	b.n	800132e <main+0x96>
 8001386:	bf00      	nop
 8001388:	20000160 	.word	0x20000160
 800138c:	200000b4 	.word	0x200000b4
 8001390:	20004288 	.word	0x20004288
 8001394:	20002160 	.word	0x20002160
 8001398:	20002178 	.word	0x20002178
 800139c:	08007134 	.word	0x08007134
 80013a0:	20002164 	.word	0x20002164
 80013a4:	080076d4 	.word	0x080076d4

080013a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b0b8      	sub	sp, #224	; 0xe0
 80013ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013b2:	2244      	movs	r2, #68	; 0x44
 80013b4:	2100      	movs	r1, #0
 80013b6:	4618      	mov	r0, r3
 80013b8:	f005 faab 	bl	8006912 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013bc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	605a      	str	r2, [r3, #4]
 80013c6:	609a      	str	r2, [r3, #8]
 80013c8:	60da      	str	r2, [r3, #12]
 80013ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013cc:	463b      	mov	r3, r7
 80013ce:	2288      	movs	r2, #136	; 0x88
 80013d0:	2100      	movs	r1, #0
 80013d2:	4618      	mov	r0, r3
 80013d4:	f005 fa9d 	bl	8006912 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013d8:	2302      	movs	r3, #2
 80013da:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013e6:	2310      	movs	r3, #16
 80013e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ec:	2302      	movs	r3, #2
 80013ee:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013f2:	2302      	movs	r3, #2
 80013f4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013f8:	2301      	movs	r3, #1
 80013fa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 80013fe:	230a      	movs	r3, #10
 8001400:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001404:	2307      	movs	r3, #7
 8001406:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800140a:	2302      	movs	r3, #2
 800140c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001410:	2302      	movs	r3, #2
 8001412:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001416:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800141a:	4618      	mov	r0, r3
 800141c:	f002 fb4a 	bl	8003ab4 <HAL_RCC_OscConfig>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001426:	f000 f845 	bl	80014b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800142a:	230f      	movs	r3, #15
 800142c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001430:	2303      	movs	r3, #3
 8001432:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001436:	2300      	movs	r3, #0
 8001438:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800143c:	2300      	movs	r3, #0
 800143e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001442:	2300      	movs	r3, #0
 8001444:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001448:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800144c:	2104      	movs	r1, #4
 800144e:	4618      	mov	r0, r3
 8001450:	f002 ff16 	bl	8004280 <HAL_RCC_ClockConfig>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800145a:	f000 f82b 	bl	80014b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800145e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001462:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001464:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001468:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800146a:	2302      	movs	r3, #2
 800146c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800146e:	2301      	movs	r3, #1
 8001470:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001472:	2308      	movs	r3, #8
 8001474:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001476:	2307      	movs	r3, #7
 8001478:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800147a:	2302      	movs	r3, #2
 800147c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800147e:	2302      	movs	r3, #2
 8001480:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001482:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001486:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001488:	463b      	mov	r3, r7
 800148a:	4618      	mov	r0, r3
 800148c:	f003 f8c4 	bl	8004618 <HAL_RCCEx_PeriphCLKConfig>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001496:	f000 f80d 	bl	80014b4 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800149a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800149e:	f002 fab3 	bl	8003a08 <HAL_PWREx_ControlVoltageScaling>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <SystemClock_Config+0x104>
  {
    Error_Handler();
 80014a8:	f000 f804 	bl	80014b4 <Error_Handler>
  }
}
 80014ac:	bf00      	nop
 80014ae:	37e0      	adds	r7, #224	; 0xe0
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80014b8:	bf00      	nop
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
	...

080014c4 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80014c8:	4b1b      	ldr	r3, [pc, #108]	; (8001538 <MX_SPI1_Init+0x74>)
 80014ca:	4a1c      	ldr	r2, [pc, #112]	; (800153c <MX_SPI1_Init+0x78>)
 80014cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014ce:	4b1a      	ldr	r3, [pc, #104]	; (8001538 <MX_SPI1_Init+0x74>)
 80014d0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014d6:	4b18      	ldr	r3, [pc, #96]	; (8001538 <MX_SPI1_Init+0x74>)
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80014dc:	4b16      	ldr	r3, [pc, #88]	; (8001538 <MX_SPI1_Init+0x74>)
 80014de:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80014e2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014e4:	4b14      	ldr	r3, [pc, #80]	; (8001538 <MX_SPI1_Init+0x74>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014ea:	4b13      	ldr	r3, [pc, #76]	; (8001538 <MX_SPI1_Init+0x74>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014f0:	4b11      	ldr	r3, [pc, #68]	; (8001538 <MX_SPI1_Init+0x74>)
 80014f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014f6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80014f8:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <MX_SPI1_Init+0x74>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014fe:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <MX_SPI1_Init+0x74>)
 8001500:	2200      	movs	r2, #0
 8001502:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001504:	4b0c      	ldr	r3, [pc, #48]	; (8001538 <MX_SPI1_Init+0x74>)
 8001506:	2200      	movs	r2, #0
 8001508:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800150a:	4b0b      	ldr	r3, [pc, #44]	; (8001538 <MX_SPI1_Init+0x74>)
 800150c:	2200      	movs	r2, #0
 800150e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001510:	4b09      	ldr	r3, [pc, #36]	; (8001538 <MX_SPI1_Init+0x74>)
 8001512:	2207      	movs	r2, #7
 8001514:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001516:	4b08      	ldr	r3, [pc, #32]	; (8001538 <MX_SPI1_Init+0x74>)
 8001518:	2200      	movs	r2, #0
 800151a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800151c:	4b06      	ldr	r3, [pc, #24]	; (8001538 <MX_SPI1_Init+0x74>)
 800151e:	2208      	movs	r2, #8
 8001520:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001522:	4805      	ldr	r0, [pc, #20]	; (8001538 <MX_SPI1_Init+0x74>)
 8001524:	f003 fd28 	bl	8004f78 <HAL_SPI_Init>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800152e:	f7ff ffc1 	bl	80014b4 <Error_Handler>
  }

}
 8001532:	bf00      	nop
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	200041dc 	.word	0x200041dc
 800153c:	40013000 	.word	0x40013000

08001540 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8001544:	4b1b      	ldr	r3, [pc, #108]	; (80015b4 <MX_SPI2_Init+0x74>)
 8001546:	4a1c      	ldr	r2, [pc, #112]	; (80015b8 <MX_SPI2_Init+0x78>)
 8001548:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800154a:	4b1a      	ldr	r3, [pc, #104]	; (80015b4 <MX_SPI2_Init+0x74>)
 800154c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001550:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001552:	4b18      	ldr	r3, [pc, #96]	; (80015b4 <MX_SPI2_Init+0x74>)
 8001554:	2200      	movs	r2, #0
 8001556:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001558:	4b16      	ldr	r3, [pc, #88]	; (80015b4 <MX_SPI2_Init+0x74>)
 800155a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800155e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001560:	4b14      	ldr	r3, [pc, #80]	; (80015b4 <MX_SPI2_Init+0x74>)
 8001562:	2200      	movs	r2, #0
 8001564:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001566:	4b13      	ldr	r3, [pc, #76]	; (80015b4 <MX_SPI2_Init+0x74>)
 8001568:	2200      	movs	r2, #0
 800156a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800156c:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <MX_SPI2_Init+0x74>)
 800156e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001572:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001574:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <MX_SPI2_Init+0x74>)
 8001576:	2218      	movs	r2, #24
 8001578:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800157a:	4b0e      	ldr	r3, [pc, #56]	; (80015b4 <MX_SPI2_Init+0x74>)
 800157c:	2200      	movs	r2, #0
 800157e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001580:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <MX_SPI2_Init+0x74>)
 8001582:	2200      	movs	r2, #0
 8001584:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001586:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <MX_SPI2_Init+0x74>)
 8001588:	2200      	movs	r2, #0
 800158a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800158c:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <MX_SPI2_Init+0x74>)
 800158e:	2207      	movs	r2, #7
 8001590:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001592:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <MX_SPI2_Init+0x74>)
 8001594:	2200      	movs	r2, #0
 8001596:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <MX_SPI2_Init+0x74>)
 800159a:	2208      	movs	r2, #8
 800159c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800159e:	4805      	ldr	r0, [pc, #20]	; (80015b4 <MX_SPI2_Init+0x74>)
 80015a0:	f003 fcea 	bl	8004f78 <HAL_SPI_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80015aa:	f7ff ff83 	bl	80014b4 <Error_Handler>
  }

}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20004178 	.word	0x20004178
 80015b8:	40003800 	.word	0x40003800

080015bc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08e      	sub	sp, #56	; 0x38
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
 80015cc:	605a      	str	r2, [r3, #4]
 80015ce:	609a      	str	r2, [r3, #8]
 80015d0:	60da      	str	r2, [r3, #12]
 80015d2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	4a63      	ldr	r2, [pc, #396]	; (8001768 <HAL_SPI_MspInit+0x1ac>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d176      	bne.n	80016cc <HAL_SPI_MspInit+0x110>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015de:	4b63      	ldr	r3, [pc, #396]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 80015e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015e2:	4a62      	ldr	r2, [pc, #392]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 80015e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015e8:	6613      	str	r3, [r2, #96]	; 0x60
 80015ea:	4b60      	ldr	r3, [pc, #384]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 80015ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015f2:	623b      	str	r3, [r7, #32]
 80015f4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f6:	4b5d      	ldr	r3, [pc, #372]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 80015f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015fa:	4a5c      	ldr	r2, [pc, #368]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001602:	4b5a      	ldr	r3, [pc, #360]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 8001604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	61fb      	str	r3, [r7, #28]
 800160c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800160e:	4b57      	ldr	r3, [pc, #348]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 8001610:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001612:	4a56      	ldr	r2, [pc, #344]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 8001614:	f043 0302 	orr.w	r3, r3, #2
 8001618:	64d3      	str	r3, [r2, #76]	; 0x4c
 800161a:	4b54      	ldr	r3, [pc, #336]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 800161c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	61bb      	str	r3, [r7, #24]
 8001624:	69bb      	ldr	r3, [r7, #24]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001626:	23c0      	movs	r3, #192	; 0xc0
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162a:	2302      	movs	r3, #2
 800162c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001632:	2303      	movs	r3, #3
 8001634:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001636:	2305      	movs	r3, #5
 8001638:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800163a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800163e:	4619      	mov	r1, r3
 8001640:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001644:	f002 f812 	bl	800366c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001648:	2308      	movs	r3, #8
 800164a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164c:	2302      	movs	r3, #2
 800164e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001654:	2303      	movs	r3, #3
 8001656:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001658:	2305      	movs	r3, #5
 800165a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001660:	4619      	mov	r1, r3
 8001662:	4843      	ldr	r0, [pc, #268]	; (8001770 <HAL_SPI_MspInit+0x1b4>)
 8001664:	f002 f802 	bl	800366c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001668:	4b42      	ldr	r3, [pc, #264]	; (8001774 <HAL_SPI_MspInit+0x1b8>)
 800166a:	4a43      	ldr	r2, [pc, #268]	; (8001778 <HAL_SPI_MspInit+0x1bc>)
 800166c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 800166e:	4b41      	ldr	r3, [pc, #260]	; (8001774 <HAL_SPI_MspInit+0x1b8>)
 8001670:	2201      	movs	r2, #1
 8001672:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001674:	4b3f      	ldr	r3, [pc, #252]	; (8001774 <HAL_SPI_MspInit+0x1b8>)
 8001676:	2210      	movs	r2, #16
 8001678:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800167a:	4b3e      	ldr	r3, [pc, #248]	; (8001774 <HAL_SPI_MspInit+0x1b8>)
 800167c:	2200      	movs	r2, #0
 800167e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001680:	4b3c      	ldr	r3, [pc, #240]	; (8001774 <HAL_SPI_MspInit+0x1b8>)
 8001682:	2280      	movs	r2, #128	; 0x80
 8001684:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001686:	4b3b      	ldr	r3, [pc, #236]	; (8001774 <HAL_SPI_MspInit+0x1b8>)
 8001688:	2200      	movs	r2, #0
 800168a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800168c:	4b39      	ldr	r3, [pc, #228]	; (8001774 <HAL_SPI_MspInit+0x1b8>)
 800168e:	2200      	movs	r2, #0
 8001690:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001692:	4b38      	ldr	r3, [pc, #224]	; (8001774 <HAL_SPI_MspInit+0x1b8>)
 8001694:	2200      	movs	r2, #0
 8001696:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001698:	4b36      	ldr	r3, [pc, #216]	; (8001774 <HAL_SPI_MspInit+0x1b8>)
 800169a:	2200      	movs	r2, #0
 800169c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800169e:	4835      	ldr	r0, [pc, #212]	; (8001774 <HAL_SPI_MspInit+0x1b8>)
 80016a0:	f001 fdac 	bl	80031fc <HAL_DMA_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <HAL_SPI_MspInit+0xf2>
    {
      Error_Handler();
 80016aa:	f7ff ff03 	bl	80014b4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4a30      	ldr	r2, [pc, #192]	; (8001774 <HAL_SPI_MspInit+0x1b8>)
 80016b2:	655a      	str	r2, [r3, #84]	; 0x54
 80016b4:	4a2f      	ldr	r2, [pc, #188]	; (8001774 <HAL_SPI_MspInit+0x1b8>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	2100      	movs	r1, #0
 80016be:	2023      	movs	r0, #35	; 0x23
 80016c0:	f001 fd65 	bl	800318e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80016c4:	2023      	movs	r0, #35	; 0x23
 80016c6:	f001 fd7e 	bl	80031c6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80016ca:	e049      	b.n	8001760 <HAL_SPI_MspInit+0x1a4>
  else if(spiHandle->Instance==SPI2)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a2a      	ldr	r2, [pc, #168]	; (800177c <HAL_SPI_MspInit+0x1c0>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d144      	bne.n	8001760 <HAL_SPI_MspInit+0x1a4>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016d6:	4b25      	ldr	r3, [pc, #148]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 80016d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016da:	4a24      	ldr	r2, [pc, #144]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 80016dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016e0:	6593      	str	r3, [r2, #88]	; 0x58
 80016e2:	4b22      	ldr	r3, [pc, #136]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 80016e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ee:	4b1f      	ldr	r3, [pc, #124]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 80016f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f2:	4a1e      	ldr	r2, [pc, #120]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 80016f4:	f043 0304 	orr.w	r3, r3, #4
 80016f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016fa:	4b1c      	ldr	r3, [pc, #112]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 80016fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fe:	f003 0304 	and.w	r3, r3, #4
 8001702:	613b      	str	r3, [r7, #16]
 8001704:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001706:	4b19      	ldr	r3, [pc, #100]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 8001708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800170a:	4a18      	ldr	r2, [pc, #96]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 800170c:	f043 0302 	orr.w	r3, r3, #2
 8001710:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001712:	4b16      	ldr	r3, [pc, #88]	; (800176c <HAL_SPI_MspInit+0x1b0>)
 8001714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800171e:	230c      	movs	r3, #12
 8001720:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001722:	2302      	movs	r3, #2
 8001724:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001726:	2300      	movs	r3, #0
 8001728:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800172a:	2303      	movs	r3, #3
 800172c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800172e:	2305      	movs	r3, #5
 8001730:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001732:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001736:	4619      	mov	r1, r3
 8001738:	4811      	ldr	r0, [pc, #68]	; (8001780 <HAL_SPI_MspInit+0x1c4>)
 800173a:	f001 ff97 	bl	800366c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800173e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001742:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001744:	2302      	movs	r3, #2
 8001746:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001748:	2300      	movs	r3, #0
 800174a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800174c:	2303      	movs	r3, #3
 800174e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001750:	2305      	movs	r3, #5
 8001752:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001754:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001758:	4619      	mov	r1, r3
 800175a:	4805      	ldr	r0, [pc, #20]	; (8001770 <HAL_SPI_MspInit+0x1b4>)
 800175c:	f001 ff86 	bl	800366c <HAL_GPIO_Init>
}
 8001760:	bf00      	nop
 8001762:	3738      	adds	r7, #56	; 0x38
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	40013000 	.word	0x40013000
 800176c:	40021000 	.word	0x40021000
 8001770:	48000400 	.word	0x48000400
 8001774:	20004240 	.word	0x20004240
 8001778:	40020030 	.word	0x40020030
 800177c:	40003800 	.word	0x40003800
 8001780:	48000800 	.word	0x48000800

08001784 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800178a:	4b0f      	ldr	r3, [pc, #60]	; (80017c8 <HAL_MspInit+0x44>)
 800178c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800178e:	4a0e      	ldr	r2, [pc, #56]	; (80017c8 <HAL_MspInit+0x44>)
 8001790:	f043 0301 	orr.w	r3, r3, #1
 8001794:	6613      	str	r3, [r2, #96]	; 0x60
 8001796:	4b0c      	ldr	r3, [pc, #48]	; (80017c8 <HAL_MspInit+0x44>)
 8001798:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	607b      	str	r3, [r7, #4]
 80017a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a2:	4b09      	ldr	r3, [pc, #36]	; (80017c8 <HAL_MspInit+0x44>)
 80017a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017a6:	4a08      	ldr	r2, [pc, #32]	; (80017c8 <HAL_MspInit+0x44>)
 80017a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017ac:	6593      	str	r3, [r2, #88]	; 0x58
 80017ae:	4b06      	ldr	r3, [pc, #24]	; (80017c8 <HAL_MspInit+0x44>)
 80017b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b6:	603b      	str	r3, [r7, #0]
 80017b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ba:	bf00      	nop
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	40021000 	.word	0x40021000

080017cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80017d0:	bf00      	nop
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017da:	b480      	push	{r7}
 80017dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017de:	e7fe      	b.n	80017de <HardFault_Handler+0x4>

080017e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017e4:	e7fe      	b.n	80017e4 <MemManage_Handler+0x4>

080017e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017e6:	b480      	push	{r7}
 80017e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ea:	e7fe      	b.n	80017ea <BusFault_Handler+0x4>

080017ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f0:	e7fe      	b.n	80017f0 <UsageFault_Handler+0x4>

080017f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800180e:	b480      	push	{r7}
 8001810:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001820:	f000 f9ee 	bl	8001c00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}

08001828 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800182c:	4802      	ldr	r0, [pc, #8]	; (8001838 <DMA1_Channel3_IRQHandler+0x10>)
 800182e:	f001 fe3e 	bl	80034ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20004240 	.word	0x20004240

0800183c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001840:	4802      	ldr	r0, [pc, #8]	; (800184c <SPI1_IRQHandler+0x10>)
 8001842:	f003 fe9f 	bl	8005584 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200041dc 	.word	0x200041dc

08001850 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001854:	4802      	ldr	r0, [pc, #8]	; (8001860 <DMA2_Channel3_IRQHandler+0x10>)
 8001856:	f001 fe2a 	bl	80034ae <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000118 	.word	0x20000118

08001864 <_sbrk>:
 8001864:	b580      	push	{r7, lr}
 8001866:	b086      	sub	sp, #24
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	4a14      	ldr	r2, [pc, #80]	; (80018c0 <_sbrk+0x5c>)
 800186e:	4b15      	ldr	r3, [pc, #84]	; (80018c4 <_sbrk+0x60>)
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	617b      	str	r3, [r7, #20]
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	4b13      	ldr	r3, [pc, #76]	; (80018c8 <_sbrk+0x64>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d102      	bne.n	8001886 <_sbrk+0x22>
 8001880:	4b11      	ldr	r3, [pc, #68]	; (80018c8 <_sbrk+0x64>)
 8001882:	4a12      	ldr	r2, [pc, #72]	; (80018cc <_sbrk+0x68>)
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	4b10      	ldr	r3, [pc, #64]	; (80018c8 <_sbrk+0x64>)
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4413      	add	r3, r2
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	429a      	cmp	r2, r3
 8001892:	d207      	bcs.n	80018a4 <_sbrk+0x40>
 8001894:	f005 f808 	bl	80068a8 <__errno>
 8001898:	4602      	mov	r2, r0
 800189a:	230c      	movs	r3, #12
 800189c:	6013      	str	r3, [r2, #0]
 800189e:	f04f 33ff 	mov.w	r3, #4294967295
 80018a2:	e009      	b.n	80018b8 <_sbrk+0x54>
 80018a4:	4b08      	ldr	r3, [pc, #32]	; (80018c8 <_sbrk+0x64>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	60fb      	str	r3, [r7, #12]
 80018aa:	4b07      	ldr	r3, [pc, #28]	; (80018c8 <_sbrk+0x64>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4413      	add	r3, r2
 80018b2:	4a05      	ldr	r2, [pc, #20]	; (80018c8 <_sbrk+0x64>)
 80018b4:	6013      	str	r3, [r2, #0]
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	4618      	mov	r0, r3
 80018ba:	3718      	adds	r7, #24
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20018000 	.word	0x20018000
 80018c4:	00000400 	.word	0x00000400
 80018c8:	20000090 	.word	0x20000090
 80018cc:	200042e0 	.word	0x200042e0

080018d0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018d4:	4b17      	ldr	r3, [pc, #92]	; (8001934 <SystemInit+0x64>)
 80018d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018da:	4a16      	ldr	r2, [pc, #88]	; (8001934 <SystemInit+0x64>)
 80018dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80018e4:	4b14      	ldr	r3, [pc, #80]	; (8001938 <SystemInit+0x68>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a13      	ldr	r2, [pc, #76]	; (8001938 <SystemInit+0x68>)
 80018ea:	f043 0301 	orr.w	r3, r3, #1
 80018ee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80018f0:	4b11      	ldr	r3, [pc, #68]	; (8001938 <SystemInit+0x68>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80018f6:	4b10      	ldr	r3, [pc, #64]	; (8001938 <SystemInit+0x68>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a0f      	ldr	r2, [pc, #60]	; (8001938 <SystemInit+0x68>)
 80018fc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001900:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001904:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001906:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <SystemInit+0x68>)
 8001908:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800190c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800190e:	4b0a      	ldr	r3, [pc, #40]	; (8001938 <SystemInit+0x68>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a09      	ldr	r2, [pc, #36]	; (8001938 <SystemInit+0x68>)
 8001914:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001918:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800191a:	4b07      	ldr	r3, [pc, #28]	; (8001938 <SystemInit+0x68>)
 800191c:	2200      	movs	r2, #0
 800191e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001920:	4b04      	ldr	r3, [pc, #16]	; (8001934 <SystemInit+0x64>)
 8001922:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001926:	609a      	str	r2, [r3, #8]
#endif
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	e000ed00 	.word	0xe000ed00
 8001938:	40021000 	.word	0x40021000

0800193c <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08a      	sub	sp, #40	; 0x28
 8001940:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001942:	f107 031c 	add.w	r3, r7, #28
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	605a      	str	r2, [r3, #4]
 800194c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800194e:	463b      	mov	r3, r7
 8001950:	2200      	movs	r2, #0
 8001952:	601a      	str	r2, [r3, #0]
 8001954:	605a      	str	r2, [r3, #4]
 8001956:	609a      	str	r2, [r3, #8]
 8001958:	60da      	str	r2, [r3, #12]
 800195a:	611a      	str	r2, [r3, #16]
 800195c:	615a      	str	r2, [r3, #20]
 800195e:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8001960:	4b27      	ldr	r3, [pc, #156]	; (8001a00 <MX_TIM3_Init+0xc4>)
 8001962:	4a28      	ldr	r2, [pc, #160]	; (8001a04 <MX_TIM3_Init+0xc8>)
 8001964:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8001966:	4b26      	ldr	r3, [pc, #152]	; (8001a00 <MX_TIM3_Init+0xc4>)
 8001968:	224f      	movs	r2, #79	; 0x4f
 800196a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800196c:	4b24      	ldr	r3, [pc, #144]	; (8001a00 <MX_TIM3_Init+0xc4>)
 800196e:	2200      	movs	r2, #0
 8001970:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001972:	4b23      	ldr	r3, [pc, #140]	; (8001a00 <MX_TIM3_Init+0xc4>)
 8001974:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001978:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800197a:	4b21      	ldr	r3, [pc, #132]	; (8001a00 <MX_TIM3_Init+0xc4>)
 800197c:	2200      	movs	r2, #0
 800197e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001980:	4b1f      	ldr	r3, [pc, #124]	; (8001a00 <MX_TIM3_Init+0xc4>)
 8001982:	2280      	movs	r2, #128	; 0x80
 8001984:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001986:	481e      	ldr	r0, [pc, #120]	; (8001a00 <MX_TIM3_Init+0xc4>)
 8001988:	f004 f902 	bl	8005b90 <HAL_TIM_PWM_Init>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001992:	f7ff fd8f 	bl	80014b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001996:	2300      	movs	r3, #0
 8001998:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800199a:	2300      	movs	r3, #0
 800199c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800199e:	f107 031c 	add.w	r3, r7, #28
 80019a2:	4619      	mov	r1, r3
 80019a4:	4816      	ldr	r0, [pc, #88]	; (8001a00 <MX_TIM3_Init+0xc4>)
 80019a6:	f004 fef7 	bl	8006798 <HAL_TIMEx_MasterConfigSynchronization>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80019b0:	f7ff fd80 	bl	80014b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019b4:	2360      	movs	r3, #96	; 0x60
 80019b6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80019b8:	2300      	movs	r3, #0
 80019ba:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019bc:	2300      	movs	r3, #0
 80019be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019c0:	2300      	movs	r3, #0
 80019c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019c4:	463b      	mov	r3, r7
 80019c6:	2208      	movs	r2, #8
 80019c8:	4619      	mov	r1, r3
 80019ca:	480d      	ldr	r0, [pc, #52]	; (8001a00 <MX_TIM3_Init+0xc4>)
 80019cc:	f004 fa3e 	bl	8005e4c <HAL_TIM_PWM_ConfigChannel>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80019d6:	f7ff fd6d 	bl	80014b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80019da:	463b      	mov	r3, r7
 80019dc:	220c      	movs	r2, #12
 80019de:	4619      	mov	r1, r3
 80019e0:	4807      	ldr	r0, [pc, #28]	; (8001a00 <MX_TIM3_Init+0xc4>)
 80019e2:	f004 fa33 	bl	8005e4c <HAL_TIM_PWM_ConfigChannel>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 80019ec:	f7ff fd62 	bl	80014b4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 80019f0:	4803      	ldr	r0, [pc, #12]	; (8001a00 <MX_TIM3_Init+0xc4>)
 80019f2:	f000 f829 	bl	8001a48 <HAL_TIM_MspPostInit>

}
 80019f6:	bf00      	nop
 80019f8:	3728      	adds	r7, #40	; 0x28
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20004288 	.word	0x20004288
 8001a04:	40000400 	.word	0x40000400

08001a08 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b085      	sub	sp, #20
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a0a      	ldr	r2, [pc, #40]	; (8001a40 <HAL_TIM_PWM_MspInit+0x38>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d10b      	bne.n	8001a32 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a1a:	4b0a      	ldr	r3, [pc, #40]	; (8001a44 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a1e:	4a09      	ldr	r2, [pc, #36]	; (8001a44 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a20:	f043 0302 	orr.w	r3, r3, #2
 8001a24:	6593      	str	r3, [r2, #88]	; 0x58
 8001a26:	4b07      	ldr	r3, [pc, #28]	; (8001a44 <HAL_TIM_PWM_MspInit+0x3c>)
 8001a28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001a32:	bf00      	nop
 8001a34:	3714      	adds	r7, #20
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop
 8001a40:	40000400 	.word	0x40000400
 8001a44:	40021000 	.word	0x40021000

08001a48 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b08a      	sub	sp, #40	; 0x28
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a50:	f107 0314 	add.w	r3, r7, #20
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a1f      	ldr	r2, [pc, #124]	; (8001ae4 <HAL_TIM_MspPostInit+0x9c>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d138      	bne.n	8001adc <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a6a:	4b1f      	ldr	r3, [pc, #124]	; (8001ae8 <HAL_TIM_MspPostInit+0xa0>)
 8001a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a6e:	4a1e      	ldr	r2, [pc, #120]	; (8001ae8 <HAL_TIM_MspPostInit+0xa0>)
 8001a70:	f043 0302 	orr.w	r3, r3, #2
 8001a74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a76:	4b1c      	ldr	r3, [pc, #112]	; (8001ae8 <HAL_TIM_MspPostInit+0xa0>)
 8001a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	613b      	str	r3, [r7, #16]
 8001a80:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a82:	4b19      	ldr	r3, [pc, #100]	; (8001ae8 <HAL_TIM_MspPostInit+0xa0>)
 8001a84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a86:	4a18      	ldr	r2, [pc, #96]	; (8001ae8 <HAL_TIM_MspPostInit+0xa0>)
 8001a88:	f043 0304 	orr.w	r3, r3, #4
 8001a8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a8e:	4b16      	ldr	r3, [pc, #88]	; (8001ae8 <HAL_TIM_MspPostInit+0xa0>)
 8001a90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a92:	f003 0304 	and.w	r3, r3, #4
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GEN_OUT_Pin;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001aaa:	2302      	movs	r3, #2
 8001aac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GEN_OUT_GPIO_Port, &GPIO_InitStruct);
 8001aae:	f107 0314 	add.w	r3, r7, #20
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	480d      	ldr	r0, [pc, #52]	; (8001aec <HAL_TIM_MspPostInit+0xa4>)
 8001ab6:	f001 fdd9 	bl	800366c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TFT_LED_Pin;
 8001aba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001abe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001acc:	2302      	movs	r3, #2
 8001ace:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TFT_LED_GPIO_Port, &GPIO_InitStruct);
 8001ad0:	f107 0314 	add.w	r3, r7, #20
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4806      	ldr	r0, [pc, #24]	; (8001af0 <HAL_TIM_MspPostInit+0xa8>)
 8001ad8:	f001 fdc8 	bl	800366c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001adc:	bf00      	nop
 8001ade:	3728      	adds	r7, #40	; 0x28
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40000400 	.word	0x40000400
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	48000400 	.word	0x48000400
 8001af0:	48000800 	.word	0x48000800

08001af4 <Reset_Handler>:
 8001af4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b2c <LoopForever+0x2>
 8001af8:	f7ff feea 	bl	80018d0 <SystemInit>
 8001afc:	2100      	movs	r1, #0
 8001afe:	e003      	b.n	8001b08 <LoopCopyDataInit>

08001b00 <CopyDataInit>:
 8001b00:	4b0b      	ldr	r3, [pc, #44]	; (8001b30 <LoopForever+0x6>)
 8001b02:	585b      	ldr	r3, [r3, r1]
 8001b04:	5043      	str	r3, [r0, r1]
 8001b06:	3104      	adds	r1, #4

08001b08 <LoopCopyDataInit>:
 8001b08:	480a      	ldr	r0, [pc, #40]	; (8001b34 <LoopForever+0xa>)
 8001b0a:	4b0b      	ldr	r3, [pc, #44]	; (8001b38 <LoopForever+0xe>)
 8001b0c:	1842      	adds	r2, r0, r1
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d3f6      	bcc.n	8001b00 <CopyDataInit>
 8001b12:	4a0a      	ldr	r2, [pc, #40]	; (8001b3c <LoopForever+0x12>)
 8001b14:	e002      	b.n	8001b1c <LoopFillZerobss>

08001b16 <FillZerobss>:
 8001b16:	2300      	movs	r3, #0
 8001b18:	f842 3b04 	str.w	r3, [r2], #4

08001b1c <LoopFillZerobss>:
 8001b1c:	4b08      	ldr	r3, [pc, #32]	; (8001b40 <LoopForever+0x16>)
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d3f9      	bcc.n	8001b16 <FillZerobss>
 8001b22:	f004 fec7 	bl	80068b4 <__libc_init_array>
 8001b26:	f7ff fbb7 	bl	8001298 <main>

08001b2a <LoopForever>:
 8001b2a:	e7fe      	b.n	8001b2a <LoopForever>
 8001b2c:	20018000 	.word	0x20018000
 8001b30:	0800775c 	.word	0x0800775c
 8001b34:	20000000 	.word	0x20000000
 8001b38:	20000074 	.word	0x20000074
 8001b3c:	20000074 	.word	0x20000074
 8001b40:	200042dc 	.word	0x200042dc

08001b44 <ADC1_2_IRQHandler>:
 8001b44:	e7fe      	b.n	8001b44 <ADC1_2_IRQHandler>
	...

08001b48 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b52:	4b0c      	ldr	r3, [pc, #48]	; (8001b84 <HAL_Init+0x3c>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a0b      	ldr	r2, [pc, #44]	; (8001b84 <HAL_Init+0x3c>)
 8001b58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b5c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b5e:	2003      	movs	r0, #3
 8001b60:	f001 fb0a 	bl	8003178 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b64:	2000      	movs	r0, #0
 8001b66:	f000 f80f 	bl	8001b88 <HAL_InitTick>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d002      	beq.n	8001b76 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	71fb      	strb	r3, [r7, #7]
 8001b74:	e001      	b.n	8001b7a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b76:	f7ff fe05 	bl	8001784 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3708      	adds	r7, #8
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40022000 	.word	0x40022000

08001b88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b90:	2300      	movs	r3, #0
 8001b92:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001b94:	4b17      	ldr	r3, [pc, #92]	; (8001bf4 <HAL_InitTick+0x6c>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d023      	beq.n	8001be4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001b9c:	4b16      	ldr	r3, [pc, #88]	; (8001bf8 <HAL_InitTick+0x70>)
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	4b14      	ldr	r3, [pc, #80]	; (8001bf4 <HAL_InitTick+0x6c>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001baa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f001 fb15 	bl	80031e2 <HAL_SYSTICK_Config>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d10f      	bne.n	8001bde <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2b0f      	cmp	r3, #15
 8001bc2:	d809      	bhi.n	8001bd8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	6879      	ldr	r1, [r7, #4]
 8001bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bcc:	f001 fadf 	bl	800318e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bd0:	4a0a      	ldr	r2, [pc, #40]	; (8001bfc <HAL_InitTick+0x74>)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6013      	str	r3, [r2, #0]
 8001bd6:	e007      	b.n	8001be8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	73fb      	strb	r3, [r7, #15]
 8001bdc:	e004      	b.n	8001be8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	73fb      	strb	r3, [r7, #15]
 8001be2:	e001      	b.n	8001be8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3710      	adds	r7, #16
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	2000000c 	.word	0x2000000c
 8001bf8:	20000004 	.word	0x20000004
 8001bfc:	20000008 	.word	0x20000008

08001c00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c04:	4b06      	ldr	r3, [pc, #24]	; (8001c20 <HAL_IncTick+0x20>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4b06      	ldr	r3, [pc, #24]	; (8001c24 <HAL_IncTick+0x24>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4413      	add	r3, r2
 8001c10:	4a04      	ldr	r2, [pc, #16]	; (8001c24 <HAL_IncTick+0x24>)
 8001c12:	6013      	str	r3, [r2, #0]
}
 8001c14:	bf00      	nop
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	2000000c 	.word	0x2000000c
 8001c24:	200042d4 	.word	0x200042d4

08001c28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c2c:	4b03      	ldr	r3, [pc, #12]	; (8001c3c <HAL_GetTick+0x14>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	200042d4 	.word	0x200042d4

08001c40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c48:	f7ff ffee 	bl	8001c28 <HAL_GetTick>
 8001c4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c58:	d005      	beq.n	8001c66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001c5a:	4b09      	ldr	r3, [pc, #36]	; (8001c80 <HAL_Delay+0x40>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	461a      	mov	r2, r3
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	4413      	add	r3, r2
 8001c64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c66:	bf00      	nop
 8001c68:	f7ff ffde 	bl	8001c28 <HAL_GetTick>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	1ad3      	subs	r3, r2, r3
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	d8f7      	bhi.n	8001c68 <HAL_Delay+0x28>
  {
  }
}
 8001c78:	bf00      	nop
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	2000000c 	.word	0x2000000c

08001c84 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	431a      	orrs	r2, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	609a      	str	r2, [r3, #8]
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr

08001caa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001caa:	b480      	push	{r7}
 8001cac:	b083      	sub	sp, #12
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
 8001cb2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cea:	4770      	bx	lr

08001cec <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b087      	sub	sp, #28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	60f8      	str	r0, [r7, #12]
 8001cf4:	60b9      	str	r1, [r7, #8]
 8001cf6:	607a      	str	r2, [r7, #4]
 8001cf8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	3360      	adds	r3, #96	; 0x60
 8001cfe:	461a      	mov	r2, r3
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	4413      	add	r3, r2
 8001d06:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <LL_ADC_SetOffset+0x44>)
 8001d0e:	4013      	ands	r3, r2
 8001d10:	687a      	ldr	r2, [r7, #4]
 8001d12:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001d16:	683a      	ldr	r2, [r7, #0]
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001d24:	bf00      	nop
 8001d26:	371c      	adds	r7, #28
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr
 8001d30:	03fff000 	.word	0x03fff000

08001d34 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	3360      	adds	r3, #96	; 0x60
 8001d42:	461a      	mov	r2, r3
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	4413      	add	r3, r2
 8001d4a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	3714      	adds	r7, #20
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b087      	sub	sp, #28
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	3360      	adds	r3, #96	; 0x60
 8001d70:	461a      	mov	r2, r3
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	4413      	add	r3, r2
 8001d78:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	431a      	orrs	r2, r3
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001d8a:	bf00      	nop
 8001d8c:	371c      	adds	r7, #28
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001d96:	b480      	push	{r7}
 8001d98:	b083      	sub	sp, #12
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001daa:	2301      	movs	r3, #1
 8001dac:	e000      	b.n	8001db0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b087      	sub	sp, #28
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	3330      	adds	r3, #48	; 0x30
 8001dcc:	461a      	mov	r2, r3
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	0a1b      	lsrs	r3, r3, #8
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	f003 030c 	and.w	r3, r3, #12
 8001dd8:	4413      	add	r3, r2
 8001dda:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	f003 031f 	and.w	r3, r3, #31
 8001de6:	211f      	movs	r1, #31
 8001de8:	fa01 f303 	lsl.w	r3, r1, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	401a      	ands	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	0e9b      	lsrs	r3, r3, #26
 8001df4:	f003 011f 	and.w	r1, r3, #31
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	f003 031f 	and.w	r3, r3, #31
 8001dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8001e02:	431a      	orrs	r2, r3
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001e08:	bf00      	nop
 8001e0a:	371c      	adds	r7, #28
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b087      	sub	sp, #28
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	3314      	adds	r3, #20
 8001e24:	461a      	mov	r2, r3
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	0e5b      	lsrs	r3, r3, #25
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	f003 0304 	and.w	r3, r3, #4
 8001e30:	4413      	add	r3, r2
 8001e32:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	0d1b      	lsrs	r3, r3, #20
 8001e3c:	f003 031f 	and.w	r3, r3, #31
 8001e40:	2107      	movs	r1, #7
 8001e42:	fa01 f303 	lsl.w	r3, r1, r3
 8001e46:	43db      	mvns	r3, r3
 8001e48:	401a      	ands	r2, r3
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	0d1b      	lsrs	r3, r3, #20
 8001e4e:	f003 031f 	and.w	r3, r3, #31
 8001e52:	6879      	ldr	r1, [r7, #4]
 8001e54:	fa01 f303 	lsl.w	r3, r1, r3
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001e5e:	bf00      	nop
 8001e60:	371c      	adds	r7, #28
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
	...

08001e6c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e84:	43db      	mvns	r3, r3
 8001e86:	401a      	ands	r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f003 0318 	and.w	r3, r3, #24
 8001e8e:	4908      	ldr	r1, [pc, #32]	; (8001eb0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001e90:	40d9      	lsrs	r1, r3
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	400b      	ands	r3, r1
 8001e96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e9a:	431a      	orrs	r2, r3
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001ea2:	bf00      	nop
 8001ea4:	3714      	adds	r7, #20
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	0007ffff 	.word	0x0007ffff

08001eb4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f003 031f 	and.w	r3, r3, #31
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001ee0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ee4:	687a      	ldr	r2, [r7, #4]
 8001ee6:	6093      	str	r3, [r2, #8]
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001f04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001f08:	d101      	bne.n	8001f0e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e000      	b.n	8001f10 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001f2c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f30:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001f38:	bf00      	nop
 8001f3a:	370c      	adds	r7, #12
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001f58:	d101      	bne.n	8001f5e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e000      	b.n	8001f60 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	370c      	adds	r7, #12
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001f7c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f80:	f043 0201 	orr.w	r2, r3, #1
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001f88:	bf00      	nop
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d101      	bne.n	8001fac <LL_ADC_IsEnabled+0x18>
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e000      	b.n	8001fae <LL_ADC_IsEnabled+0x1a>
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr

08001fba <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	b083      	sub	sp, #12
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001fca:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001fce:	f043 0204 	orr.w	r2, r3, #4
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	b083      	sub	sp, #12
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f003 0304 	and.w	r3, r3, #4
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	d101      	bne.n	8001ffa <LL_ADC_REG_IsConversionOngoing+0x18>
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e000      	b.n	8001ffc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f003 0308 	and.w	r3, r3, #8
 8002018:	2b08      	cmp	r3, #8
 800201a:	d101      	bne.n	8002020 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800201c:	2301      	movs	r3, #1
 800201e:	e000      	b.n	8002022 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002020:	2300      	movs	r3, #0
}
 8002022:	4618      	mov	r0, r3
 8002024:	370c      	adds	r7, #12
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
	...

08002030 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002030:	b590      	push	{r4, r7, lr}
 8002032:	b089      	sub	sp, #36	; 0x24
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002038:	2300      	movs	r3, #0
 800203a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800203c:	2300      	movs	r3, #0
 800203e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d101      	bne.n	800204a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e134      	b.n	80022b4 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	691b      	ldr	r3, [r3, #16]
 800204e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002054:	2b00      	cmp	r3, #0
 8002056:	d109      	bne.n	800206c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f7fe ff0f 	bl	8000e7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff ff3f 	bl	8001ef4 <LL_ADC_IsDeepPowerDownEnabled>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d004      	beq.n	8002086 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4618      	mov	r0, r3
 8002082:	f7ff ff25 	bl	8001ed0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4618      	mov	r0, r3
 800208c:	f7ff ff5a 	bl	8001f44 <LL_ADC_IsInternalRegulatorEnabled>
 8002090:	4603      	mov	r3, r0
 8002092:	2b00      	cmp	r3, #0
 8002094:	d113      	bne.n	80020be <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff ff3e 	bl	8001f1c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80020a0:	4b86      	ldr	r3, [pc, #536]	; (80022bc <HAL_ADC_Init+0x28c>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	099b      	lsrs	r3, r3, #6
 80020a6:	4a86      	ldr	r2, [pc, #536]	; (80022c0 <HAL_ADC_Init+0x290>)
 80020a8:	fba2 2303 	umull	r2, r3, r2, r3
 80020ac:	099b      	lsrs	r3, r3, #6
 80020ae:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80020b0:	e002      	b.n	80020b8 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80020b2:	68bb      	ldr	r3, [r7, #8]
 80020b4:	3b01      	subs	r3, #1
 80020b6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d1f9      	bne.n	80020b2 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff ff3e 	bl	8001f44 <LL_ADC_IsInternalRegulatorEnabled>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d10d      	bne.n	80020ea <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020d2:	f043 0210 	orr.w	r2, r3, #16
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020de:	f043 0201 	orr.w	r2, r3, #1
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7ff ff77 	bl	8001fe2 <LL_ADC_REG_IsConversionOngoing>
 80020f4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020fa:	f003 0310 	and.w	r3, r3, #16
 80020fe:	2b00      	cmp	r3, #0
 8002100:	f040 80cf 	bne.w	80022a2 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	2b00      	cmp	r3, #0
 8002108:	f040 80cb 	bne.w	80022a2 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002110:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002114:	f043 0202 	orr.w	r2, r3, #2
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff ff37 	bl	8001f94 <LL_ADC_IsEnabled>
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	d115      	bne.n	8002158 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800212c:	4865      	ldr	r0, [pc, #404]	; (80022c4 <HAL_ADC_Init+0x294>)
 800212e:	f7ff ff31 	bl	8001f94 <LL_ADC_IsEnabled>
 8002132:	4604      	mov	r4, r0
 8002134:	4864      	ldr	r0, [pc, #400]	; (80022c8 <HAL_ADC_Init+0x298>)
 8002136:	f7ff ff2d 	bl	8001f94 <LL_ADC_IsEnabled>
 800213a:	4603      	mov	r3, r0
 800213c:	431c      	orrs	r4, r3
 800213e:	4863      	ldr	r0, [pc, #396]	; (80022cc <HAL_ADC_Init+0x29c>)
 8002140:	f7ff ff28 	bl	8001f94 <LL_ADC_IsEnabled>
 8002144:	4603      	mov	r3, r0
 8002146:	4323      	orrs	r3, r4
 8002148:	2b00      	cmp	r3, #0
 800214a:	d105      	bne.n	8002158 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	4619      	mov	r1, r3
 8002152:	485f      	ldr	r0, [pc, #380]	; (80022d0 <HAL_ADC_Init+0x2a0>)
 8002154:	f7ff fd96 	bl	8001c84 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	7e5b      	ldrb	r3, [r3, #25]
 800215c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002162:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002168:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800216e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002176:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002178:	4313      	orrs	r3, r2
 800217a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002182:	2b01      	cmp	r3, #1
 8002184:	d106      	bne.n	8002194 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218a:	3b01      	subs	r3, #1
 800218c:	045b      	lsls	r3, r3, #17
 800218e:	69ba      	ldr	r2, [r7, #24]
 8002190:	4313      	orrs	r3, r2
 8002192:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002198:	2b00      	cmp	r3, #0
 800219a:	d009      	beq.n	80021b0 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a0:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	68da      	ldr	r2, [r3, #12]
 80021b6:	4b47      	ldr	r3, [pc, #284]	; (80022d4 <HAL_ADC_Init+0x2a4>)
 80021b8:	4013      	ands	r3, r2
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	6812      	ldr	r2, [r2, #0]
 80021be:	69b9      	ldr	r1, [r7, #24]
 80021c0:	430b      	orrs	r3, r1
 80021c2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff ff0a 	bl	8001fe2 <LL_ADC_REG_IsConversionOngoing>
 80021ce:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7ff ff17 	bl	8002008 <LL_ADC_INJ_IsConversionOngoing>
 80021da:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d13d      	bne.n	800225e <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d13a      	bne.n	800225e <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80021ec:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80021f4:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80021f6:	4313      	orrs	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002204:	f023 0302 	bic.w	r3, r3, #2
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	6812      	ldr	r2, [r2, #0]
 800220c:	69b9      	ldr	r1, [r7, #24]
 800220e:	430b      	orrs	r3, r1
 8002210:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002218:	2b01      	cmp	r3, #1
 800221a:	d118      	bne.n	800224e <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	691b      	ldr	r3, [r3, #16]
 8002222:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002226:	f023 0304 	bic.w	r3, r3, #4
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002232:	4311      	orrs	r1, r2
 8002234:	687a      	ldr	r2, [r7, #4]
 8002236:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002238:	4311      	orrs	r1, r2
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800223e:	430a      	orrs	r2, r1
 8002240:	431a      	orrs	r2, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f042 0201 	orr.w	r2, r2, #1
 800224a:	611a      	str	r2, [r3, #16]
 800224c:	e007      	b.n	800225e <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	691a      	ldr	r2, [r3, #16]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f022 0201 	bic.w	r2, r2, #1
 800225c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	2b01      	cmp	r3, #1
 8002264:	d10c      	bne.n	8002280 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226c:	f023 010f 	bic.w	r1, r3, #15
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	69db      	ldr	r3, [r3, #28]
 8002274:	1e5a      	subs	r2, r3, #1
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	430a      	orrs	r2, r1
 800227c:	631a      	str	r2, [r3, #48]	; 0x30
 800227e:	e007      	b.n	8002290 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f022 020f 	bic.w	r2, r2, #15
 800228e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002294:	f023 0303 	bic.w	r3, r3, #3
 8002298:	f043 0201 	orr.w	r2, r3, #1
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	655a      	str	r2, [r3, #84]	; 0x54
 80022a0:	e007      	b.n	80022b2 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022a6:	f043 0210 	orr.w	r2, r3, #16
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80022b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3724      	adds	r7, #36	; 0x24
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd90      	pop	{r4, r7, pc}
 80022bc:	20000004 	.word	0x20000004
 80022c0:	053e2d63 	.word	0x053e2d63
 80022c4:	50040000 	.word	0x50040000
 80022c8:	50040100 	.word	0x50040100
 80022cc:	50040200 	.word	0x50040200
 80022d0:	50040300 	.word	0x50040300
 80022d4:	fff0c007 	.word	0xfff0c007

080022d8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022e4:	4850      	ldr	r0, [pc, #320]	; (8002428 <HAL_ADC_Start_DMA+0x150>)
 80022e6:	f7ff fde5 	bl	8001eb4 <LL_ADC_GetMultimode>
 80022ea:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7ff fe76 	bl	8001fe2 <LL_ADC_REG_IsConversionOngoing>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	f040 808e 	bne.w	800241a <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002304:	2b01      	cmp	r3, #1
 8002306:	d101      	bne.n	800230c <HAL_ADC_Start_DMA+0x34>
 8002308:	2302      	movs	r3, #2
 800230a:	e089      	b.n	8002420 <HAL_ADC_Start_DMA+0x148>
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d005      	beq.n	8002326 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	2b05      	cmp	r3, #5
 800231e:	d002      	beq.n	8002326 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	2b09      	cmp	r3, #9
 8002324:	d172      	bne.n	800240c <HAL_ADC_Start_DMA+0x134>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002326:	68f8      	ldr	r0, [r7, #12]
 8002328:	f000 fc96 	bl	8002c58 <ADC_Enable>
 800232c:	4603      	mov	r3, r0
 800232e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002330:	7dfb      	ldrb	r3, [r7, #23]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d165      	bne.n	8002402 <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800233a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800233e:	f023 0301 	bic.w	r3, r3, #1
 8002342:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a37      	ldr	r2, [pc, #220]	; (800242c <HAL_ADC_Start_DMA+0x154>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d002      	beq.n	800235a <HAL_ADC_Start_DMA+0x82>
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	e000      	b.n	800235c <HAL_ADC_Start_DMA+0x84>
 800235a:	4b35      	ldr	r3, [pc, #212]	; (8002430 <HAL_ADC_Start_DMA+0x158>)
 800235c:	68fa      	ldr	r2, [r7, #12]
 800235e:	6812      	ldr	r2, [r2, #0]
 8002360:	4293      	cmp	r3, r2
 8002362:	d002      	beq.n	800236a <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d105      	bne.n	8002376 <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800236e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800237a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d006      	beq.n	8002390 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002386:	f023 0206 	bic.w	r2, r3, #6
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	659a      	str	r2, [r3, #88]	; 0x58
 800238e:	e002      	b.n	8002396 <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2200      	movs	r2, #0
 8002394:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800239a:	4a26      	ldr	r2, [pc, #152]	; (8002434 <HAL_ADC_Start_DMA+0x15c>)
 800239c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a2:	4a25      	ldr	r2, [pc, #148]	; (8002438 <HAL_ADC_Start_DMA+0x160>)
 80023a4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023aa:	4a24      	ldr	r2, [pc, #144]	; (800243c <HAL_ADC_Start_DMA+0x164>)
 80023ac:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	221c      	movs	r2, #28
 80023b4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	685a      	ldr	r2, [r3, #4]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f042 0210 	orr.w	r2, r2, #16
 80023cc:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	68da      	ldr	r2, [r3, #12]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f042 0201 	orr.w	r2, r2, #1
 80023dc:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	3340      	adds	r3, #64	; 0x40
 80023e8:	4619      	mov	r1, r3
 80023ea:	68ba      	ldr	r2, [r7, #8]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f000 ffbd 	bl	800336c <HAL_DMA_Start_IT>
 80023f2:	4603      	mov	r3, r0
 80023f4:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff fddd 	bl	8001fba <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002400:	e00d      	b.n	800241e <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2200      	movs	r2, #0
 8002406:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 800240a:	e008      	b.n	800241e <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002418:	e001      	b.n	800241e <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800241a:	2302      	movs	r3, #2
 800241c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800241e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3718      	adds	r7, #24
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}
 8002428:	50040300 	.word	0x50040300
 800242c:	50040100 	.word	0x50040100
 8002430:	50040000 	.word	0x50040000
 8002434:	08002d0d 	.word	0x08002d0d
 8002438:	08002de5 	.word	0x08002de5
 800243c:	08002e01 	.word	0x08002e01

08002440 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002470:	bf00      	nop
 8002472:	370c      	adds	r7, #12
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b0b6      	sub	sp, #216	; 0xd8
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002486:	2300      	movs	r3, #0
 8002488:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800248c:	2300      	movs	r3, #0
 800248e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002496:	2b01      	cmp	r3, #1
 8002498:	d101      	bne.n	800249e <HAL_ADC_ConfigChannel+0x22>
 800249a:	2302      	movs	r3, #2
 800249c:	e3c6      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x7b0>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2201      	movs	r2, #1
 80024a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff fd99 	bl	8001fe2 <LL_ADC_REG_IsConversionOngoing>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	f040 83a7 	bne.w	8002c06 <HAL_ADC_ConfigChannel+0x78a>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	2b05      	cmp	r3, #5
 80024be:	d824      	bhi.n	800250a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	3b02      	subs	r3, #2
 80024c6:	2b03      	cmp	r3, #3
 80024c8:	d81b      	bhi.n	8002502 <HAL_ADC_ConfigChannel+0x86>
 80024ca:	a201      	add	r2, pc, #4	; (adr r2, 80024d0 <HAL_ADC_ConfigChannel+0x54>)
 80024cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d0:	080024e1 	.word	0x080024e1
 80024d4:	080024e9 	.word	0x080024e9
 80024d8:	080024f1 	.word	0x080024f1
 80024dc:	080024f9 	.word	0x080024f9
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	220c      	movs	r2, #12
 80024e4:	605a      	str	r2, [r3, #4]
          break;
 80024e6:	e011      	b.n	800250c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	2212      	movs	r2, #18
 80024ec:	605a      	str	r2, [r3, #4]
          break;
 80024ee:	e00d      	b.n	800250c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	2218      	movs	r2, #24
 80024f4:	605a      	str	r2, [r3, #4]
          break;
 80024f6:	e009      	b.n	800250c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024fe:	605a      	str	r2, [r3, #4]
          break;
 8002500:	e004      	b.n	800250c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	2206      	movs	r2, #6
 8002506:	605a      	str	r2, [r3, #4]
          break;
 8002508:	e000      	b.n	800250c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800250a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6818      	ldr	r0, [r3, #0]
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	6859      	ldr	r1, [r3, #4]
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	461a      	mov	r2, r3
 800251a:	f7ff fc4f 	bl	8001dbc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4618      	mov	r0, r3
 8002524:	f7ff fd5d 	bl	8001fe2 <LL_ADC_REG_IsConversionOngoing>
 8002528:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff fd69 	bl	8002008 <LL_ADC_INJ_IsConversionOngoing>
 8002536:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800253a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800253e:	2b00      	cmp	r3, #0
 8002540:	f040 81a6 	bne.w	8002890 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002544:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002548:	2b00      	cmp	r3, #0
 800254a:	f040 81a1 	bne.w	8002890 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6818      	ldr	r0, [r3, #0]
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	6819      	ldr	r1, [r3, #0]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	461a      	mov	r2, r3
 800255c:	f7ff fc5a 	bl	8001e14 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	695a      	ldr	r2, [r3, #20]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	08db      	lsrs	r3, r3, #3
 800256c:	f003 0303 	and.w	r3, r3, #3
 8002570:	005b      	lsls	r3, r3, #1
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	691b      	ldr	r3, [r3, #16]
 800257e:	2b04      	cmp	r3, #4
 8002580:	d00a      	beq.n	8002598 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6818      	ldr	r0, [r3, #0]
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	6919      	ldr	r1, [r3, #16]
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002592:	f7ff fbab 	bl	8001cec <LL_ADC_SetOffset>
 8002596:	e17b      	b.n	8002890 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	2100      	movs	r1, #0
 800259e:	4618      	mov	r0, r3
 80025a0:	f7ff fbc8 	bl	8001d34 <LL_ADC_GetOffsetChannel>
 80025a4:	4603      	mov	r3, r0
 80025a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10a      	bne.n	80025c4 <HAL_ADC_ConfigChannel+0x148>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2100      	movs	r1, #0
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff fbbd 	bl	8001d34 <LL_ADC_GetOffsetChannel>
 80025ba:	4603      	mov	r3, r0
 80025bc:	0e9b      	lsrs	r3, r3, #26
 80025be:	f003 021f 	and.w	r2, r3, #31
 80025c2:	e01e      	b.n	8002602 <HAL_ADC_ConfigChannel+0x186>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	2100      	movs	r1, #0
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff fbb2 	bl	8001d34 <LL_ADC_GetOffsetChannel>
 80025d0:	4603      	mov	r3, r0
 80025d2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80025da:	fa93 f3a3 	rbit	r3, r3
 80025de:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80025e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80025e6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80025ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80025f2:	2320      	movs	r3, #32
 80025f4:	e004      	b.n	8002600 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80025f6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80025fa:	fab3 f383 	clz	r3, r3
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800260a:	2b00      	cmp	r3, #0
 800260c:	d105      	bne.n	800261a <HAL_ADC_ConfigChannel+0x19e>
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	0e9b      	lsrs	r3, r3, #26
 8002614:	f003 031f 	and.w	r3, r3, #31
 8002618:	e018      	b.n	800264c <HAL_ADC_ConfigChannel+0x1d0>
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002622:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002626:	fa93 f3a3 	rbit	r3, r3
 800262a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800262e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002632:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002636:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800263a:	2b00      	cmp	r3, #0
 800263c:	d101      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800263e:	2320      	movs	r3, #32
 8002640:	e004      	b.n	800264c <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002642:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002646:	fab3 f383 	clz	r3, r3
 800264a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800264c:	429a      	cmp	r2, r3
 800264e:	d106      	bne.n	800265e <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2200      	movs	r2, #0
 8002656:	2100      	movs	r1, #0
 8002658:	4618      	mov	r0, r3
 800265a:	f7ff fb81 	bl	8001d60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	2101      	movs	r1, #1
 8002664:	4618      	mov	r0, r3
 8002666:	f7ff fb65 	bl	8001d34 <LL_ADC_GetOffsetChannel>
 800266a:	4603      	mov	r3, r0
 800266c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002670:	2b00      	cmp	r3, #0
 8002672:	d10a      	bne.n	800268a <HAL_ADC_ConfigChannel+0x20e>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2101      	movs	r1, #1
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff fb5a 	bl	8001d34 <LL_ADC_GetOffsetChannel>
 8002680:	4603      	mov	r3, r0
 8002682:	0e9b      	lsrs	r3, r3, #26
 8002684:	f003 021f 	and.w	r2, r3, #31
 8002688:	e01e      	b.n	80026c8 <HAL_ADC_ConfigChannel+0x24c>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	2101      	movs	r1, #1
 8002690:	4618      	mov	r0, r3
 8002692:	f7ff fb4f 	bl	8001d34 <LL_ADC_GetOffsetChannel>
 8002696:	4603      	mov	r3, r0
 8002698:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80026a0:	fa93 f3a3 	rbit	r3, r3
 80026a4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80026a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80026ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80026b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d101      	bne.n	80026bc <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80026b8:	2320      	movs	r3, #32
 80026ba:	e004      	b.n	80026c6 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80026bc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80026c0:	fab3 f383 	clz	r3, r3
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d105      	bne.n	80026e0 <HAL_ADC_ConfigChannel+0x264>
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	0e9b      	lsrs	r3, r3, #26
 80026da:	f003 031f 	and.w	r3, r3, #31
 80026de:	e018      	b.n	8002712 <HAL_ADC_ConfigChannel+0x296>
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80026ec:	fa93 f3a3 	rbit	r3, r3
 80026f0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80026f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80026f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80026fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002700:	2b00      	cmp	r3, #0
 8002702:	d101      	bne.n	8002708 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002704:	2320      	movs	r3, #32
 8002706:	e004      	b.n	8002712 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002708:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800270c:	fab3 f383 	clz	r3, r3
 8002710:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002712:	429a      	cmp	r2, r3
 8002714:	d106      	bne.n	8002724 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	2200      	movs	r2, #0
 800271c:	2101      	movs	r1, #1
 800271e:	4618      	mov	r0, r3
 8002720:	f7ff fb1e 	bl	8001d60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2102      	movs	r1, #2
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff fb02 	bl	8001d34 <LL_ADC_GetOffsetChannel>
 8002730:	4603      	mov	r3, r0
 8002732:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002736:	2b00      	cmp	r3, #0
 8002738:	d10a      	bne.n	8002750 <HAL_ADC_ConfigChannel+0x2d4>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2102      	movs	r1, #2
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff faf7 	bl	8001d34 <LL_ADC_GetOffsetChannel>
 8002746:	4603      	mov	r3, r0
 8002748:	0e9b      	lsrs	r3, r3, #26
 800274a:	f003 021f 	and.w	r2, r3, #31
 800274e:	e01e      	b.n	800278e <HAL_ADC_ConfigChannel+0x312>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2102      	movs	r1, #2
 8002756:	4618      	mov	r0, r3
 8002758:	f7ff faec 	bl	8001d34 <LL_ADC_GetOffsetChannel>
 800275c:	4603      	mov	r3, r0
 800275e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002762:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002766:	fa93 f3a3 	rbit	r3, r3
 800276a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800276e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002772:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002776:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800277a:	2b00      	cmp	r3, #0
 800277c:	d101      	bne.n	8002782 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 800277e:	2320      	movs	r3, #32
 8002780:	e004      	b.n	800278c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002782:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002786:	fab3 f383 	clz	r3, r3
 800278a:	b2db      	uxtb	r3, r3
 800278c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002796:	2b00      	cmp	r3, #0
 8002798:	d105      	bne.n	80027a6 <HAL_ADC_ConfigChannel+0x32a>
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	0e9b      	lsrs	r3, r3, #26
 80027a0:	f003 031f 	and.w	r3, r3, #31
 80027a4:	e016      	b.n	80027d4 <HAL_ADC_ConfigChannel+0x358>
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80027b2:	fa93 f3a3 	rbit	r3, r3
 80027b6:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80027b8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80027ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80027be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 80027c6:	2320      	movs	r3, #32
 80027c8:	e004      	b.n	80027d4 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80027ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80027ce:	fab3 f383 	clz	r3, r3
 80027d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d106      	bne.n	80027e6 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2200      	movs	r2, #0
 80027de:	2102      	movs	r1, #2
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7ff fabd 	bl	8001d60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2103      	movs	r1, #3
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7ff faa1 	bl	8001d34 <LL_ADC_GetOffsetChannel>
 80027f2:	4603      	mov	r3, r0
 80027f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d10a      	bne.n	8002812 <HAL_ADC_ConfigChannel+0x396>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2103      	movs	r1, #3
 8002802:	4618      	mov	r0, r3
 8002804:	f7ff fa96 	bl	8001d34 <LL_ADC_GetOffsetChannel>
 8002808:	4603      	mov	r3, r0
 800280a:	0e9b      	lsrs	r3, r3, #26
 800280c:	f003 021f 	and.w	r2, r3, #31
 8002810:	e017      	b.n	8002842 <HAL_ADC_ConfigChannel+0x3c6>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2103      	movs	r1, #3
 8002818:	4618      	mov	r0, r3
 800281a:	f7ff fa8b 	bl	8001d34 <LL_ADC_GetOffsetChannel>
 800281e:	4603      	mov	r3, r0
 8002820:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002822:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002824:	fa93 f3a3 	rbit	r3, r3
 8002828:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800282a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800282c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800282e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002830:	2b00      	cmp	r3, #0
 8002832:	d101      	bne.n	8002838 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002834:	2320      	movs	r3, #32
 8002836:	e003      	b.n	8002840 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002838:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800283a:	fab3 f383 	clz	r3, r3
 800283e:	b2db      	uxtb	r3, r3
 8002840:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800284a:	2b00      	cmp	r3, #0
 800284c:	d105      	bne.n	800285a <HAL_ADC_ConfigChannel+0x3de>
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	0e9b      	lsrs	r3, r3, #26
 8002854:	f003 031f 	and.w	r3, r3, #31
 8002858:	e011      	b.n	800287e <HAL_ADC_ConfigChannel+0x402>
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002860:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002862:	fa93 f3a3 	rbit	r3, r3
 8002866:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002868:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800286a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800286c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800286e:	2b00      	cmp	r3, #0
 8002870:	d101      	bne.n	8002876 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002872:	2320      	movs	r3, #32
 8002874:	e003      	b.n	800287e <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002876:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002878:	fab3 f383 	clz	r3, r3
 800287c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800287e:	429a      	cmp	r2, r3
 8002880:	d106      	bne.n	8002890 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2200      	movs	r2, #0
 8002888:	2103      	movs	r1, #3
 800288a:	4618      	mov	r0, r3
 800288c:	f7ff fa68 	bl	8001d60 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4618      	mov	r0, r3
 8002896:	f7ff fb7d 	bl	8001f94 <LL_ADC_IsEnabled>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	f040 813f 	bne.w	8002b20 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6818      	ldr	r0, [r3, #0]
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	6819      	ldr	r1, [r3, #0]
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	461a      	mov	r2, r3
 80028b0:	f7ff fadc 	bl	8001e6c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	4a8e      	ldr	r2, [pc, #568]	; (8002af4 <HAL_ADC_ConfigChannel+0x678>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	f040 8130 	bne.w	8002b20 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d10b      	bne.n	80028e8 <HAL_ADC_ConfigChannel+0x46c>
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	0e9b      	lsrs	r3, r3, #26
 80028d6:	3301      	adds	r3, #1
 80028d8:	f003 031f 	and.w	r3, r3, #31
 80028dc:	2b09      	cmp	r3, #9
 80028de:	bf94      	ite	ls
 80028e0:	2301      	movls	r3, #1
 80028e2:	2300      	movhi	r3, #0
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	e019      	b.n	800291c <HAL_ADC_ConfigChannel+0x4a0>
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028f0:	fa93 f3a3 	rbit	r3, r3
 80028f4:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80028f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028f8:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80028fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d101      	bne.n	8002904 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002900:	2320      	movs	r3, #32
 8002902:	e003      	b.n	800290c <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002904:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002906:	fab3 f383 	clz	r3, r3
 800290a:	b2db      	uxtb	r3, r3
 800290c:	3301      	adds	r3, #1
 800290e:	f003 031f 	and.w	r3, r3, #31
 8002912:	2b09      	cmp	r3, #9
 8002914:	bf94      	ite	ls
 8002916:	2301      	movls	r3, #1
 8002918:	2300      	movhi	r3, #0
 800291a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800291c:	2b00      	cmp	r3, #0
 800291e:	d079      	beq.n	8002a14 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002928:	2b00      	cmp	r3, #0
 800292a:	d107      	bne.n	800293c <HAL_ADC_ConfigChannel+0x4c0>
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	0e9b      	lsrs	r3, r3, #26
 8002932:	3301      	adds	r3, #1
 8002934:	069b      	lsls	r3, r3, #26
 8002936:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800293a:	e015      	b.n	8002968 <HAL_ADC_ConfigChannel+0x4ec>
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002942:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002944:	fa93 f3a3 	rbit	r3, r3
 8002948:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800294a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800294c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800294e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002950:	2b00      	cmp	r3, #0
 8002952:	d101      	bne.n	8002958 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002954:	2320      	movs	r3, #32
 8002956:	e003      	b.n	8002960 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002958:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800295a:	fab3 f383 	clz	r3, r3
 800295e:	b2db      	uxtb	r3, r3
 8002960:	3301      	adds	r3, #1
 8002962:	069b      	lsls	r3, r3, #26
 8002964:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002970:	2b00      	cmp	r3, #0
 8002972:	d109      	bne.n	8002988 <HAL_ADC_ConfigChannel+0x50c>
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	0e9b      	lsrs	r3, r3, #26
 800297a:	3301      	adds	r3, #1
 800297c:	f003 031f 	and.w	r3, r3, #31
 8002980:	2101      	movs	r1, #1
 8002982:	fa01 f303 	lsl.w	r3, r1, r3
 8002986:	e017      	b.n	80029b8 <HAL_ADC_ConfigChannel+0x53c>
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800298e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002990:	fa93 f3a3 	rbit	r3, r3
 8002994:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002996:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002998:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800299a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800299c:	2b00      	cmp	r3, #0
 800299e:	d101      	bne.n	80029a4 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80029a0:	2320      	movs	r3, #32
 80029a2:	e003      	b.n	80029ac <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80029a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029a6:	fab3 f383 	clz	r3, r3
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	3301      	adds	r3, #1
 80029ae:	f003 031f 	and.w	r3, r3, #31
 80029b2:	2101      	movs	r1, #1
 80029b4:	fa01 f303 	lsl.w	r3, r1, r3
 80029b8:	ea42 0103 	orr.w	r1, r2, r3
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10a      	bne.n	80029de <HAL_ADC_ConfigChannel+0x562>
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	0e9b      	lsrs	r3, r3, #26
 80029ce:	3301      	adds	r3, #1
 80029d0:	f003 021f 	and.w	r2, r3, #31
 80029d4:	4613      	mov	r3, r2
 80029d6:	005b      	lsls	r3, r3, #1
 80029d8:	4413      	add	r3, r2
 80029da:	051b      	lsls	r3, r3, #20
 80029dc:	e018      	b.n	8002a10 <HAL_ADC_ConfigChannel+0x594>
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029e6:	fa93 f3a3 	rbit	r3, r3
 80029ea:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80029ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80029f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 80029f6:	2320      	movs	r3, #32
 80029f8:	e003      	b.n	8002a02 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 80029fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029fc:	fab3 f383 	clz	r3, r3
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	3301      	adds	r3, #1
 8002a04:	f003 021f 	and.w	r2, r3, #31
 8002a08:	4613      	mov	r3, r2
 8002a0a:	005b      	lsls	r3, r3, #1
 8002a0c:	4413      	add	r3, r2
 8002a0e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a10:	430b      	orrs	r3, r1
 8002a12:	e080      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d107      	bne.n	8002a30 <HAL_ADC_ConfigChannel+0x5b4>
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	0e9b      	lsrs	r3, r3, #26
 8002a26:	3301      	adds	r3, #1
 8002a28:	069b      	lsls	r3, r3, #26
 8002a2a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a2e:	e015      	b.n	8002a5c <HAL_ADC_ConfigChannel+0x5e0>
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a38:	fa93 f3a3 	rbit	r3, r3
 8002a3c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a40:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d101      	bne.n	8002a4c <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002a48:	2320      	movs	r3, #32
 8002a4a:	e003      	b.n	8002a54 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a4e:	fab3 f383 	clz	r3, r3
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	3301      	adds	r3, #1
 8002a56:	069b      	lsls	r3, r3, #26
 8002a58:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d109      	bne.n	8002a7c <HAL_ADC_ConfigChannel+0x600>
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	0e9b      	lsrs	r3, r3, #26
 8002a6e:	3301      	adds	r3, #1
 8002a70:	f003 031f 	and.w	r3, r3, #31
 8002a74:	2101      	movs	r1, #1
 8002a76:	fa01 f303 	lsl.w	r3, r1, r3
 8002a7a:	e017      	b.n	8002aac <HAL_ADC_ConfigChannel+0x630>
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a82:	6a3b      	ldr	r3, [r7, #32]
 8002a84:	fa93 f3a3 	rbit	r3, r3
 8002a88:	61fb      	str	r3, [r7, #28]
  return result;
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d101      	bne.n	8002a98 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002a94:	2320      	movs	r3, #32
 8002a96:	e003      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a9a:	fab3 f383 	clz	r3, r3
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	f003 031f 	and.w	r3, r3, #31
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8002aac:	ea42 0103 	orr.w	r1, r2, r3
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d10d      	bne.n	8002ad8 <HAL_ADC_ConfigChannel+0x65c>
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	0e9b      	lsrs	r3, r3, #26
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	f003 021f 	and.w	r2, r3, #31
 8002ac8:	4613      	mov	r3, r2
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	4413      	add	r3, r2
 8002ace:	3b1e      	subs	r3, #30
 8002ad0:	051b      	lsls	r3, r3, #20
 8002ad2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ad6:	e01d      	b.n	8002b14 <HAL_ADC_ConfigChannel+0x698>
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	fa93 f3a3 	rbit	r3, r3
 8002ae4:	613b      	str	r3, [r7, #16]
  return result;
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d103      	bne.n	8002af8 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002af0:	2320      	movs	r3, #32
 8002af2:	e005      	b.n	8002b00 <HAL_ADC_ConfigChannel+0x684>
 8002af4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	fab3 f383 	clz	r3, r3
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	3301      	adds	r3, #1
 8002b02:	f003 021f 	and.w	r2, r3, #31
 8002b06:	4613      	mov	r3, r2
 8002b08:	005b      	lsls	r3, r3, #1
 8002b0a:	4413      	add	r3, r2
 8002b0c:	3b1e      	subs	r3, #30
 8002b0e:	051b      	lsls	r3, r3, #20
 8002b10:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b14:	430b      	orrs	r3, r1
 8002b16:	683a      	ldr	r2, [r7, #0]
 8002b18:	6892      	ldr	r2, [r2, #8]
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	f7ff f97a 	bl	8001e14 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	4b43      	ldr	r3, [pc, #268]	; (8002c34 <HAL_ADC_ConfigChannel+0x7b8>)
 8002b26:	4013      	ands	r3, r2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d079      	beq.n	8002c20 <HAL_ADC_ConfigChannel+0x7a4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b2c:	4842      	ldr	r0, [pc, #264]	; (8002c38 <HAL_ADC_ConfigChannel+0x7bc>)
 8002b2e:	f7ff f8cf 	bl	8001cd0 <LL_ADC_GetCommonPathInternalCh>
 8002b32:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a40      	ldr	r2, [pc, #256]	; (8002c3c <HAL_ADC_ConfigChannel+0x7c0>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d12b      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x71c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002b40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b44:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d125      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x71c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a3b      	ldr	r2, [pc, #236]	; (8002c40 <HAL_ADC_ConfigChannel+0x7c4>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d004      	beq.n	8002b60 <HAL_ADC_ConfigChannel+0x6e4>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a3a      	ldr	r2, [pc, #232]	; (8002c44 <HAL_ADC_ConfigChannel+0x7c8>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d15c      	bne.n	8002c1a <HAL_ADC_ConfigChannel+0x79e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002b60:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002b64:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4833      	ldr	r0, [pc, #204]	; (8002c38 <HAL_ADC_ConfigChannel+0x7bc>)
 8002b6c:	f7ff f89d 	bl	8001caa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002b70:	4b35      	ldr	r3, [pc, #212]	; (8002c48 <HAL_ADC_ConfigChannel+0x7cc>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	099b      	lsrs	r3, r3, #6
 8002b76:	4a35      	ldr	r2, [pc, #212]	; (8002c4c <HAL_ADC_ConfigChannel+0x7d0>)
 8002b78:	fba2 2303 	umull	r2, r3, r2, r3
 8002b7c:	099a      	lsrs	r2, r3, #6
 8002b7e:	4613      	mov	r3, r2
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	4413      	add	r3, r2
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002b88:	e002      	b.n	8002b90 <HAL_ADC_ConfigChannel+0x714>
          {
            wait_loop_index--;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1f9      	bne.n	8002b8a <HAL_ADC_ConfigChannel+0x70e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b96:	e040      	b.n	8002c1a <HAL_ADC_ConfigChannel+0x79e>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a2c      	ldr	r2, [pc, #176]	; (8002c50 <HAL_ADC_ConfigChannel+0x7d4>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d118      	bne.n	8002bd4 <HAL_ADC_ConfigChannel+0x758>
 8002ba2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ba6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d112      	bne.n	8002bd4 <HAL_ADC_ConfigChannel+0x758>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a23      	ldr	r2, [pc, #140]	; (8002c40 <HAL_ADC_ConfigChannel+0x7c4>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d004      	beq.n	8002bc2 <HAL_ADC_ConfigChannel+0x746>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a21      	ldr	r2, [pc, #132]	; (8002c44 <HAL_ADC_ConfigChannel+0x7c8>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d12d      	bne.n	8002c1e <HAL_ADC_ConfigChannel+0x7a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002bc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002bc6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002bca:	4619      	mov	r1, r3
 8002bcc:	481a      	ldr	r0, [pc, #104]	; (8002c38 <HAL_ADC_ConfigChannel+0x7bc>)
 8002bce:	f7ff f86c 	bl	8001caa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002bd2:	e024      	b.n	8002c1e <HAL_ADC_ConfigChannel+0x7a2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a1e      	ldr	r2, [pc, #120]	; (8002c54 <HAL_ADC_ConfigChannel+0x7d8>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d120      	bne.n	8002c20 <HAL_ADC_ConfigChannel+0x7a4>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002bde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002be2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d11a      	bne.n	8002c20 <HAL_ADC_ConfigChannel+0x7a4>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a14      	ldr	r2, [pc, #80]	; (8002c40 <HAL_ADC_ConfigChannel+0x7c4>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d115      	bne.n	8002c20 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002bf4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002bf8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	480e      	ldr	r0, [pc, #56]	; (8002c38 <HAL_ADC_ConfigChannel+0x7bc>)
 8002c00:	f7ff f853 	bl	8001caa <LL_ADC_SetCommonPathInternalCh>
 8002c04:	e00c      	b.n	8002c20 <HAL_ADC_ConfigChannel+0x7a4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c0a:	f043 0220 	orr.w	r2, r3, #32
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002c18:	e002      	b.n	8002c20 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c1a:	bf00      	nop
 8002c1c:	e000      	b.n	8002c20 <HAL_ADC_ConfigChannel+0x7a4>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c1e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002c28:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	37d8      	adds	r7, #216	; 0xd8
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	80080000 	.word	0x80080000
 8002c38:	50040300 	.word	0x50040300
 8002c3c:	c7520000 	.word	0xc7520000
 8002c40:	50040000 	.word	0x50040000
 8002c44:	50040200 	.word	0x50040200
 8002c48:	20000004 	.word	0x20000004
 8002c4c:	053e2d63 	.word	0x053e2d63
 8002c50:	cb840000 	.word	0xcb840000
 8002c54:	80000001 	.word	0x80000001

08002c58 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff f995 	bl	8001f94 <LL_ADC_IsEnabled>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d146      	bne.n	8002cfe <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689a      	ldr	r2, [r3, #8]
 8002c76:	4b24      	ldr	r3, [pc, #144]	; (8002d08 <ADC_Enable+0xb0>)
 8002c78:	4013      	ands	r3, r2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d00d      	beq.n	8002c9a <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c82:	f043 0210 	orr.w	r2, r3, #16
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c8e:	f043 0201 	orr.w	r2, r3, #1
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e032      	b.n	8002d00 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7ff f964 	bl	8001f6c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002ca4:	f7fe ffc0 	bl	8001c28 <HAL_GetTick>
 8002ca8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002caa:	e021      	b.n	8002cf0 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff f96f 	bl	8001f94 <LL_ADC_IsEnabled>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d104      	bne.n	8002cc6 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7ff f953 	bl	8001f6c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cc6:	f7fe ffaf 	bl	8001c28 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d90d      	bls.n	8002cf0 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cd8:	f043 0210 	orr.w	r2, r3, #16
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ce4:	f043 0201 	orr.w	r2, r3, #1
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e007      	b.n	8002d00 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d1d6      	bne.n	8002cac <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	8000003f 	.word	0x8000003f

08002d0c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d18:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d1e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d14b      	bne.n	8002dbe <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d2a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0308 	and.w	r3, r3, #8
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d021      	beq.n	8002d84 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff f826 	bl	8001d96 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d032      	beq.n	8002db6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d12b      	bne.n	8002db6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d6e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d11f      	bne.n	8002db6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d7a:	f043 0201 	orr.w	r2, r3, #1
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	655a      	str	r2, [r3, #84]	; 0x54
 8002d82:	e018      	b.n	8002db6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d111      	bne.n	8002db6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002da2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d105      	bne.n	8002db6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dae:	f043 0201 	orr.w	r2, r3, #1
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002db6:	68f8      	ldr	r0, [r7, #12]
 8002db8:	f7ff fb42 	bl	8002440 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002dbc:	e00e      	b.n	8002ddc <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dc2:	f003 0310 	and.w	r3, r3, #16
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d003      	beq.n	8002dd2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002dca:	68f8      	ldr	r0, [r7, #12]
 8002dcc:	f7ff fb4c 	bl	8002468 <HAL_ADC_ErrorCallback>
}
 8002dd0:	e004      	b.n	8002ddc <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	4798      	blx	r3
}
 8002ddc:	bf00      	nop
 8002dde:	3710      	adds	r7, #16
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002df2:	68f8      	ldr	r0, [r7, #12]
 8002df4:	f7ff fb2e 	bl	8002454 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002df8:	bf00      	nop
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e0c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e12:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e1e:	f043 0204 	orr.w	r2, r3, #4
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002e26:	68f8      	ldr	r0, [r7, #12]
 8002e28:	f7ff fb1e 	bl	8002468 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e2c:	bf00      	nop
 8002e2e:	3710      	adds	r7, #16
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <LL_ADC_IsEnabled>:
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f003 0301 	and.w	r3, r3, #1
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d101      	bne.n	8002e4c <LL_ADC_IsEnabled+0x18>
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e000      	b.n	8002e4e <LL_ADC_IsEnabled+0x1a>
 8002e4c:	2300      	movs	r3, #0
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr

08002e5a <LL_ADC_REG_IsConversionOngoing>:
{
 8002e5a:	b480      	push	{r7}
 8002e5c:	b083      	sub	sp, #12
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	f003 0304 	and.w	r3, r3, #4
 8002e6a:	2b04      	cmp	r3, #4
 8002e6c:	d101      	bne.n	8002e72 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e000      	b.n	8002e74 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr

08002e80 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002e80:	b590      	push	{r4, r7, lr}
 8002e82:	b09f      	sub	sp, #124	; 0x7c
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d101      	bne.n	8002e9e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	e08f      	b.n	8002fbe <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a47      	ldr	r2, [pc, #284]	; (8002fc8 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d102      	bne.n	8002eb6 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8002eb0:	4b46      	ldr	r3, [pc, #280]	; (8002fcc <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002eb2:	60bb      	str	r3, [r7, #8]
 8002eb4:	e001      	b.n	8002eba <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d10b      	bne.n	8002ed8 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ec4:	f043 0220 	orr.w	r2, r3, #32
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e072      	b.n	8002fbe <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff ffbd 	bl	8002e5a <LL_ADC_REG_IsConversionOngoing>
 8002ee0:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7ff ffb7 	bl	8002e5a <LL_ADC_REG_IsConversionOngoing>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d154      	bne.n	8002f9c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002ef2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d151      	bne.n	8002f9c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002ef8:	4b35      	ldr	r3, [pc, #212]	; (8002fd0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002efa:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d02c      	beq.n	8002f5e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002f04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	6859      	ldr	r1, [r3, #4]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002f16:	035b      	lsls	r3, r3, #13
 8002f18:	430b      	orrs	r3, r1
 8002f1a:	431a      	orrs	r2, r3
 8002f1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f1e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f20:	4829      	ldr	r0, [pc, #164]	; (8002fc8 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002f22:	f7ff ff87 	bl	8002e34 <LL_ADC_IsEnabled>
 8002f26:	4604      	mov	r4, r0
 8002f28:	4828      	ldr	r0, [pc, #160]	; (8002fcc <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002f2a:	f7ff ff83 	bl	8002e34 <LL_ADC_IsEnabled>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	431c      	orrs	r4, r3
 8002f32:	4828      	ldr	r0, [pc, #160]	; (8002fd4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002f34:	f7ff ff7e 	bl	8002e34 <LL_ADC_IsEnabled>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	4323      	orrs	r3, r4
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d137      	bne.n	8002fb0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002f40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002f48:	f023 030f 	bic.w	r3, r3, #15
 8002f4c:	683a      	ldr	r2, [r7, #0]
 8002f4e:	6811      	ldr	r1, [r2, #0]
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	6892      	ldr	r2, [r2, #8]
 8002f54:	430a      	orrs	r2, r1
 8002f56:	431a      	orrs	r2, r3
 8002f58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f5a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f5c:	e028      	b.n	8002fb0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002f5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f68:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f6a:	4817      	ldr	r0, [pc, #92]	; (8002fc8 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002f6c:	f7ff ff62 	bl	8002e34 <LL_ADC_IsEnabled>
 8002f70:	4604      	mov	r4, r0
 8002f72:	4816      	ldr	r0, [pc, #88]	; (8002fcc <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002f74:	f7ff ff5e 	bl	8002e34 <LL_ADC_IsEnabled>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	431c      	orrs	r4, r3
 8002f7c:	4815      	ldr	r0, [pc, #84]	; (8002fd4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002f7e:	f7ff ff59 	bl	8002e34 <LL_ADC_IsEnabled>
 8002f82:	4603      	mov	r3, r0
 8002f84:	4323      	orrs	r3, r4
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d112      	bne.n	8002fb0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002f8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002f92:	f023 030f 	bic.w	r3, r3, #15
 8002f96:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002f98:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002f9a:	e009      	b.n	8002fb0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa0:	f043 0220 	orr.w	r2, r3, #32
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002fae:	e000      	b.n	8002fb2 <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002fb0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002fba:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	377c      	adds	r7, #124	; 0x7c
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd90      	pop	{r4, r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	50040000 	.word	0x50040000
 8002fcc:	50040100 	.word	0x50040100
 8002fd0:	50040300 	.word	0x50040300
 8002fd4:	50040200 	.word	0x50040200

08002fd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b085      	sub	sp, #20
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f003 0307 	and.w	r3, r3, #7
 8002fe6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fe8:	4b0c      	ldr	r3, [pc, #48]	; (800301c <__NVIC_SetPriorityGrouping+0x44>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fee:	68ba      	ldr	r2, [r7, #8]
 8002ff0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003000:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003004:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800300a:	4a04      	ldr	r2, [pc, #16]	; (800301c <__NVIC_SetPriorityGrouping+0x44>)
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	60d3      	str	r3, [r2, #12]
}
 8003010:	bf00      	nop
 8003012:	3714      	adds	r7, #20
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr
 800301c:	e000ed00 	.word	0xe000ed00

08003020 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003024:	4b04      	ldr	r3, [pc, #16]	; (8003038 <__NVIC_GetPriorityGrouping+0x18>)
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	0a1b      	lsrs	r3, r3, #8
 800302a:	f003 0307 	and.w	r3, r3, #7
}
 800302e:	4618      	mov	r0, r3
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr
 8003038:	e000ed00 	.word	0xe000ed00

0800303c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304a:	2b00      	cmp	r3, #0
 800304c:	db0b      	blt.n	8003066 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800304e:	79fb      	ldrb	r3, [r7, #7]
 8003050:	f003 021f 	and.w	r2, r3, #31
 8003054:	4907      	ldr	r1, [pc, #28]	; (8003074 <__NVIC_EnableIRQ+0x38>)
 8003056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305a:	095b      	lsrs	r3, r3, #5
 800305c:	2001      	movs	r0, #1
 800305e:	fa00 f202 	lsl.w	r2, r0, r2
 8003062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003066:	bf00      	nop
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	e000e100 	.word	0xe000e100

08003078 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003078:	b480      	push	{r7}
 800307a:	b083      	sub	sp, #12
 800307c:	af00      	add	r7, sp, #0
 800307e:	4603      	mov	r3, r0
 8003080:	6039      	str	r1, [r7, #0]
 8003082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003088:	2b00      	cmp	r3, #0
 800308a:	db0a      	blt.n	80030a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	b2da      	uxtb	r2, r3
 8003090:	490c      	ldr	r1, [pc, #48]	; (80030c4 <__NVIC_SetPriority+0x4c>)
 8003092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003096:	0112      	lsls	r2, r2, #4
 8003098:	b2d2      	uxtb	r2, r2
 800309a:	440b      	add	r3, r1
 800309c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030a0:	e00a      	b.n	80030b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	b2da      	uxtb	r2, r3
 80030a6:	4908      	ldr	r1, [pc, #32]	; (80030c8 <__NVIC_SetPriority+0x50>)
 80030a8:	79fb      	ldrb	r3, [r7, #7]
 80030aa:	f003 030f 	and.w	r3, r3, #15
 80030ae:	3b04      	subs	r3, #4
 80030b0:	0112      	lsls	r2, r2, #4
 80030b2:	b2d2      	uxtb	r2, r2
 80030b4:	440b      	add	r3, r1
 80030b6:	761a      	strb	r2, [r3, #24]
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr
 80030c4:	e000e100 	.word	0xe000e100
 80030c8:	e000ed00 	.word	0xe000ed00

080030cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b089      	sub	sp, #36	; 0x24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	f1c3 0307 	rsb	r3, r3, #7
 80030e6:	2b04      	cmp	r3, #4
 80030e8:	bf28      	it	cs
 80030ea:	2304      	movcs	r3, #4
 80030ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	3304      	adds	r3, #4
 80030f2:	2b06      	cmp	r3, #6
 80030f4:	d902      	bls.n	80030fc <NVIC_EncodePriority+0x30>
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	3b03      	subs	r3, #3
 80030fa:	e000      	b.n	80030fe <NVIC_EncodePriority+0x32>
 80030fc:	2300      	movs	r3, #0
 80030fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003100:	f04f 32ff 	mov.w	r2, #4294967295
 8003104:	69bb      	ldr	r3, [r7, #24]
 8003106:	fa02 f303 	lsl.w	r3, r2, r3
 800310a:	43da      	mvns	r2, r3
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	401a      	ands	r2, r3
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003114:	f04f 31ff 	mov.w	r1, #4294967295
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	fa01 f303 	lsl.w	r3, r1, r3
 800311e:	43d9      	mvns	r1, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003124:	4313      	orrs	r3, r2
         );
}
 8003126:	4618      	mov	r0, r3
 8003128:	3724      	adds	r7, #36	; 0x24
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
	...

08003134 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	3b01      	subs	r3, #1
 8003140:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003144:	d301      	bcc.n	800314a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003146:	2301      	movs	r3, #1
 8003148:	e00f      	b.n	800316a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800314a:	4a0a      	ldr	r2, [pc, #40]	; (8003174 <SysTick_Config+0x40>)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	3b01      	subs	r3, #1
 8003150:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003152:	210f      	movs	r1, #15
 8003154:	f04f 30ff 	mov.w	r0, #4294967295
 8003158:	f7ff ff8e 	bl	8003078 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800315c:	4b05      	ldr	r3, [pc, #20]	; (8003174 <SysTick_Config+0x40>)
 800315e:	2200      	movs	r2, #0
 8003160:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003162:	4b04      	ldr	r3, [pc, #16]	; (8003174 <SysTick_Config+0x40>)
 8003164:	2207      	movs	r2, #7
 8003166:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	e000e010 	.word	0xe000e010

08003178 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f7ff ff29 	bl	8002fd8 <__NVIC_SetPriorityGrouping>
}
 8003186:	bf00      	nop
 8003188:	3708      	adds	r7, #8
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}

0800318e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800318e:	b580      	push	{r7, lr}
 8003190:	b086      	sub	sp, #24
 8003192:	af00      	add	r7, sp, #0
 8003194:	4603      	mov	r3, r0
 8003196:	60b9      	str	r1, [r7, #8]
 8003198:	607a      	str	r2, [r7, #4]
 800319a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800319c:	2300      	movs	r3, #0
 800319e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80031a0:	f7ff ff3e 	bl	8003020 <__NVIC_GetPriorityGrouping>
 80031a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031a6:	687a      	ldr	r2, [r7, #4]
 80031a8:	68b9      	ldr	r1, [r7, #8]
 80031aa:	6978      	ldr	r0, [r7, #20]
 80031ac:	f7ff ff8e 	bl	80030cc <NVIC_EncodePriority>
 80031b0:	4602      	mov	r2, r0
 80031b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031b6:	4611      	mov	r1, r2
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7ff ff5d 	bl	8003078 <__NVIC_SetPriority>
}
 80031be:	bf00      	nop
 80031c0:	3718      	adds	r7, #24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b082      	sub	sp, #8
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	4603      	mov	r3, r0
 80031ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7ff ff31 	bl	800303c <__NVIC_EnableIRQ>
}
 80031da:	bf00      	nop
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	b082      	sub	sp, #8
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f7ff ffa2 	bl	8003134 <SysTick_Config>
 80031f0:	4603      	mov	r3, r0
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
	...

080031fc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b085      	sub	sp, #20
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d101      	bne.n	800320e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e098      	b.n	8003340 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	461a      	mov	r2, r3
 8003214:	4b4d      	ldr	r3, [pc, #308]	; (800334c <HAL_DMA_Init+0x150>)
 8003216:	429a      	cmp	r2, r3
 8003218:	d80f      	bhi.n	800323a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	461a      	mov	r2, r3
 8003220:	4b4b      	ldr	r3, [pc, #300]	; (8003350 <HAL_DMA_Init+0x154>)
 8003222:	4413      	add	r3, r2
 8003224:	4a4b      	ldr	r2, [pc, #300]	; (8003354 <HAL_DMA_Init+0x158>)
 8003226:	fba2 2303 	umull	r2, r3, r2, r3
 800322a:	091b      	lsrs	r3, r3, #4
 800322c:	009a      	lsls	r2, r3, #2
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a48      	ldr	r2, [pc, #288]	; (8003358 <HAL_DMA_Init+0x15c>)
 8003236:	641a      	str	r2, [r3, #64]	; 0x40
 8003238:	e00e      	b.n	8003258 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	461a      	mov	r2, r3
 8003240:	4b46      	ldr	r3, [pc, #280]	; (800335c <HAL_DMA_Init+0x160>)
 8003242:	4413      	add	r3, r2
 8003244:	4a43      	ldr	r2, [pc, #268]	; (8003354 <HAL_DMA_Init+0x158>)
 8003246:	fba2 2303 	umull	r2, r3, r2, r3
 800324a:	091b      	lsrs	r3, r3, #4
 800324c:	009a      	lsls	r2, r3, #2
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a42      	ldr	r2, [pc, #264]	; (8003360 <HAL_DMA_Init+0x164>)
 8003256:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2202      	movs	r2, #2
 800325c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800326e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003272:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800327c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	691b      	ldr	r3, [r3, #16]
 8003282:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003288:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	699b      	ldr	r3, [r3, #24]
 800328e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003294:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a1b      	ldr	r3, [r3, #32]
 800329a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	4313      	orrs	r3, r2
 80032a0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80032b2:	d039      	beq.n	8003328 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b8:	4a27      	ldr	r2, [pc, #156]	; (8003358 <HAL_DMA_Init+0x15c>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d11a      	bne.n	80032f4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80032be:	4b29      	ldr	r3, [pc, #164]	; (8003364 <HAL_DMA_Init+0x168>)
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032c6:	f003 031c 	and.w	r3, r3, #28
 80032ca:	210f      	movs	r1, #15
 80032cc:	fa01 f303 	lsl.w	r3, r1, r3
 80032d0:	43db      	mvns	r3, r3
 80032d2:	4924      	ldr	r1, [pc, #144]	; (8003364 <HAL_DMA_Init+0x168>)
 80032d4:	4013      	ands	r3, r2
 80032d6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80032d8:	4b22      	ldr	r3, [pc, #136]	; (8003364 <HAL_DMA_Init+0x168>)
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6859      	ldr	r1, [r3, #4]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e4:	f003 031c 	and.w	r3, r3, #28
 80032e8:	fa01 f303 	lsl.w	r3, r1, r3
 80032ec:	491d      	ldr	r1, [pc, #116]	; (8003364 <HAL_DMA_Init+0x168>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	600b      	str	r3, [r1, #0]
 80032f2:	e019      	b.n	8003328 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80032f4:	4b1c      	ldr	r3, [pc, #112]	; (8003368 <HAL_DMA_Init+0x16c>)
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032fc:	f003 031c 	and.w	r3, r3, #28
 8003300:	210f      	movs	r1, #15
 8003302:	fa01 f303 	lsl.w	r3, r1, r3
 8003306:	43db      	mvns	r3, r3
 8003308:	4917      	ldr	r1, [pc, #92]	; (8003368 <HAL_DMA_Init+0x16c>)
 800330a:	4013      	ands	r3, r2
 800330c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800330e:	4b16      	ldr	r3, [pc, #88]	; (8003368 <HAL_DMA_Init+0x16c>)
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6859      	ldr	r1, [r3, #4]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800331a:	f003 031c 	and.w	r3, r3, #28
 800331e:	fa01 f303 	lsl.w	r3, r1, r3
 8003322:	4911      	ldr	r1, [pc, #68]	; (8003368 <HAL_DMA_Init+0x16c>)
 8003324:	4313      	orrs	r3, r2
 8003326:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	3714      	adds	r7, #20
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr
 800334c:	40020407 	.word	0x40020407
 8003350:	bffdfff8 	.word	0xbffdfff8
 8003354:	cccccccd 	.word	0xcccccccd
 8003358:	40020000 	.word	0x40020000
 800335c:	bffdfbf8 	.word	0xbffdfbf8
 8003360:	40020400 	.word	0x40020400
 8003364:	400200a8 	.word	0x400200a8
 8003368:	400204a8 	.word	0x400204a8

0800336c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b086      	sub	sp, #24
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	607a      	str	r2, [r7, #4]
 8003378:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800337a:	2300      	movs	r3, #0
 800337c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003384:	2b01      	cmp	r3, #1
 8003386:	d101      	bne.n	800338c <HAL_DMA_Start_IT+0x20>
 8003388:	2302      	movs	r3, #2
 800338a:	e04b      	b.n	8003424 <HAL_DMA_Start_IT+0xb8>
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800339a:	b2db      	uxtb	r3, r3
 800339c:	2b01      	cmp	r3, #1
 800339e:	d13a      	bne.n	8003416 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2202      	movs	r2, #2
 80033a4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2200      	movs	r2, #0
 80033ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 0201 	bic.w	r2, r2, #1
 80033bc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	68b9      	ldr	r1, [r7, #8]
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f000 f921 	bl	800360c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d008      	beq.n	80033e4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f042 020e 	orr.w	r2, r2, #14
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	e00f      	b.n	8003404 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f022 0204 	bic.w	r2, r2, #4
 80033f2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f042 020a 	orr.w	r2, r2, #10
 8003402:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f042 0201 	orr.w	r2, r2, #1
 8003412:	601a      	str	r2, [r3, #0]
 8003414:	e005      	b.n	8003422 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800341e:	2302      	movs	r3, #2
 8003420:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003422:	7dfb      	ldrb	r3, [r7, #23]
}
 8003424:	4618      	mov	r0, r3
 8003426:	3718      	adds	r7, #24
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}

0800342c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003434:	2300      	movs	r3, #0
 8003436:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2b02      	cmp	r3, #2
 8003442:	d005      	beq.n	8003450 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2204      	movs	r2, #4
 8003448:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	73fb      	strb	r3, [r7, #15]
 800344e:	e029      	b.n	80034a4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f022 020e 	bic.w	r2, r2, #14
 800345e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f022 0201 	bic.w	r2, r2, #1
 800346e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003474:	f003 021c 	and.w	r2, r3, #28
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347c:	2101      	movs	r1, #1
 800347e:	fa01 f202 	lsl.w	r2, r1, r2
 8003482:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2201      	movs	r2, #1
 8003488:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2200      	movs	r2, #0
 8003490:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003498:	2b00      	cmp	r3, #0
 800349a:	d003      	beq.n	80034a4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	4798      	blx	r3
    }
  }
  return status;
 80034a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3710      	adds	r7, #16
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b084      	sub	sp, #16
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ca:	f003 031c 	and.w	r3, r3, #28
 80034ce:	2204      	movs	r2, #4
 80034d0:	409a      	lsls	r2, r3
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	4013      	ands	r3, r2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d026      	beq.n	8003528 <HAL_DMA_IRQHandler+0x7a>
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	f003 0304 	and.w	r3, r3, #4
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d021      	beq.n	8003528 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0320 	and.w	r3, r3, #32
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d107      	bne.n	8003502 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 0204 	bic.w	r2, r2, #4
 8003500:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003506:	f003 021c 	and.w	r2, r3, #28
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	2104      	movs	r1, #4
 8003510:	fa01 f202 	lsl.w	r2, r1, r2
 8003514:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351a:	2b00      	cmp	r3, #0
 800351c:	d071      	beq.n	8003602 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003526:	e06c      	b.n	8003602 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800352c:	f003 031c 	and.w	r3, r3, #28
 8003530:	2202      	movs	r2, #2
 8003532:	409a      	lsls	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	4013      	ands	r3, r2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d02e      	beq.n	800359a <HAL_DMA_IRQHandler+0xec>
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	f003 0302 	and.w	r3, r3, #2
 8003542:	2b00      	cmp	r3, #0
 8003544:	d029      	beq.n	800359a <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0320 	and.w	r3, r3, #32
 8003550:	2b00      	cmp	r3, #0
 8003552:	d10b      	bne.n	800356c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f022 020a 	bic.w	r2, r2, #10
 8003562:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2201      	movs	r2, #1
 8003568:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003570:	f003 021c 	and.w	r2, r3, #28
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003578:	2102      	movs	r1, #2
 800357a:	fa01 f202 	lsl.w	r2, r1, r2
 800357e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800358c:	2b00      	cmp	r3, #0
 800358e:	d038      	beq.n	8003602 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003598:	e033      	b.n	8003602 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359e:	f003 031c 	and.w	r3, r3, #28
 80035a2:	2208      	movs	r2, #8
 80035a4:	409a      	lsls	r2, r3
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	4013      	ands	r3, r2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d02a      	beq.n	8003604 <HAL_DMA_IRQHandler+0x156>
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	f003 0308 	and.w	r3, r3, #8
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d025      	beq.n	8003604 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f022 020e 	bic.w	r2, r2, #14
 80035c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035cc:	f003 021c 	and.w	r2, r3, #28
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d4:	2101      	movs	r1, #1
 80035d6:	fa01 f202 	lsl.w	r2, r1, r2
 80035da:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2201      	movs	r2, #1
 80035e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2201      	movs	r2, #1
 80035e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d004      	beq.n	8003604 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003602:	bf00      	nop
 8003604:	bf00      	nop
}
 8003606:	3710      	adds	r7, #16
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800360c:	b480      	push	{r7}
 800360e:	b085      	sub	sp, #20
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	607a      	str	r2, [r7, #4]
 8003618:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800361e:	f003 021c 	and.w	r2, r3, #28
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003626:	2101      	movs	r1, #1
 8003628:	fa01 f202 	lsl.w	r2, r1, r2
 800362c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	2b10      	cmp	r3, #16
 800363c:	d108      	bne.n	8003650 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	68ba      	ldr	r2, [r7, #8]
 800364c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800364e:	e007      	b.n	8003660 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68ba      	ldr	r2, [r7, #8]
 8003656:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	60da      	str	r2, [r3, #12]
}
 8003660:	bf00      	nop
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800366c:	b480      	push	{r7}
 800366e:	b087      	sub	sp, #28
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003676:	2300      	movs	r3, #0
 8003678:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800367a:	e17f      	b.n	800397c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	2101      	movs	r1, #1
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	fa01 f303 	lsl.w	r3, r1, r3
 8003688:	4013      	ands	r3, r2
 800368a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2b00      	cmp	r3, #0
 8003690:	f000 8171 	beq.w	8003976 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d00b      	beq.n	80036b4 <HAL_GPIO_Init+0x48>
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d007      	beq.n	80036b4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036a8:	2b11      	cmp	r3, #17
 80036aa:	d003      	beq.n	80036b4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	2b12      	cmp	r3, #18
 80036b2:	d130      	bne.n	8003716 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	005b      	lsls	r3, r3, #1
 80036be:	2203      	movs	r2, #3
 80036c0:	fa02 f303 	lsl.w	r3, r2, r3
 80036c4:	43db      	mvns	r3, r3
 80036c6:	693a      	ldr	r2, [r7, #16]
 80036c8:	4013      	ands	r3, r2
 80036ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	68da      	ldr	r2, [r3, #12]
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	005b      	lsls	r3, r3, #1
 80036d4:	fa02 f303 	lsl.w	r3, r2, r3
 80036d8:	693a      	ldr	r2, [r7, #16]
 80036da:	4313      	orrs	r3, r2
 80036dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	693a      	ldr	r2, [r7, #16]
 80036e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036ea:	2201      	movs	r2, #1
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	fa02 f303 	lsl.w	r3, r2, r3
 80036f2:	43db      	mvns	r3, r3
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	4013      	ands	r3, r2
 80036f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	091b      	lsrs	r3, r3, #4
 8003700:	f003 0201 	and.w	r2, r3, #1
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	fa02 f303 	lsl.w	r3, r2, r3
 800370a:	693a      	ldr	r2, [r7, #16]
 800370c:	4313      	orrs	r3, r2
 800370e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	693a      	ldr	r2, [r7, #16]
 8003714:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f003 0303 	and.w	r3, r3, #3
 800371e:	2b03      	cmp	r3, #3
 8003720:	d118      	bne.n	8003754 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003726:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003728:	2201      	movs	r2, #1
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	43db      	mvns	r3, r3
 8003732:	693a      	ldr	r2, [r7, #16]
 8003734:	4013      	ands	r3, r2
 8003736:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	08db      	lsrs	r3, r3, #3
 800373e:	f003 0201 	and.w	r2, r3, #1
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	fa02 f303 	lsl.w	r3, r2, r3
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	4313      	orrs	r3, r2
 800374c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	693a      	ldr	r2, [r7, #16]
 8003752:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	2203      	movs	r2, #3
 8003760:	fa02 f303 	lsl.w	r3, r2, r3
 8003764:	43db      	mvns	r3, r3
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	4013      	ands	r3, r2
 800376a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	689a      	ldr	r2, [r3, #8]
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	005b      	lsls	r3, r3, #1
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	693a      	ldr	r2, [r7, #16]
 800377a:	4313      	orrs	r3, r2
 800377c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	2b02      	cmp	r3, #2
 800378a:	d003      	beq.n	8003794 <HAL_GPIO_Init+0x128>
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	2b12      	cmp	r3, #18
 8003792:	d123      	bne.n	80037dc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	08da      	lsrs	r2, r3, #3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	3208      	adds	r2, #8
 800379c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	f003 0307 	and.w	r3, r3, #7
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	220f      	movs	r2, #15
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	43db      	mvns	r3, r3
 80037b2:	693a      	ldr	r2, [r7, #16]
 80037b4:	4013      	ands	r3, r2
 80037b6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	691a      	ldr	r2, [r3, #16]
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	f003 0307 	and.w	r3, r3, #7
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	fa02 f303 	lsl.w	r3, r2, r3
 80037c8:	693a      	ldr	r2, [r7, #16]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80037ce:	697b      	ldr	r3, [r7, #20]
 80037d0:	08da      	lsrs	r2, r3, #3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	3208      	adds	r2, #8
 80037d6:	6939      	ldr	r1, [r7, #16]
 80037d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	2203      	movs	r2, #3
 80037e8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ec:	43db      	mvns	r3, r3
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	4013      	ands	r3, r2
 80037f2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f003 0203 	and.w	r2, r3, #3
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	fa02 f303 	lsl.w	r3, r2, r3
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	4313      	orrs	r3, r2
 8003808:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	693a      	ldr	r2, [r7, #16]
 800380e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003818:	2b00      	cmp	r3, #0
 800381a:	f000 80ac 	beq.w	8003976 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800381e:	4b5e      	ldr	r3, [pc, #376]	; (8003998 <HAL_GPIO_Init+0x32c>)
 8003820:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003822:	4a5d      	ldr	r2, [pc, #372]	; (8003998 <HAL_GPIO_Init+0x32c>)
 8003824:	f043 0301 	orr.w	r3, r3, #1
 8003828:	6613      	str	r3, [r2, #96]	; 0x60
 800382a:	4b5b      	ldr	r3, [pc, #364]	; (8003998 <HAL_GPIO_Init+0x32c>)
 800382c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	60bb      	str	r3, [r7, #8]
 8003834:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003836:	4a59      	ldr	r2, [pc, #356]	; (800399c <HAL_GPIO_Init+0x330>)
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	089b      	lsrs	r3, r3, #2
 800383c:	3302      	adds	r3, #2
 800383e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003842:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	f003 0303 	and.w	r3, r3, #3
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	220f      	movs	r2, #15
 800384e:	fa02 f303 	lsl.w	r3, r2, r3
 8003852:	43db      	mvns	r3, r3
 8003854:	693a      	ldr	r2, [r7, #16]
 8003856:	4013      	ands	r3, r2
 8003858:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003860:	d025      	beq.n	80038ae <HAL_GPIO_Init+0x242>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a4e      	ldr	r2, [pc, #312]	; (80039a0 <HAL_GPIO_Init+0x334>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d01f      	beq.n	80038aa <HAL_GPIO_Init+0x23e>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a4d      	ldr	r2, [pc, #308]	; (80039a4 <HAL_GPIO_Init+0x338>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d019      	beq.n	80038a6 <HAL_GPIO_Init+0x23a>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a4c      	ldr	r2, [pc, #304]	; (80039a8 <HAL_GPIO_Init+0x33c>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d013      	beq.n	80038a2 <HAL_GPIO_Init+0x236>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a4b      	ldr	r2, [pc, #300]	; (80039ac <HAL_GPIO_Init+0x340>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d00d      	beq.n	800389e <HAL_GPIO_Init+0x232>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a4a      	ldr	r2, [pc, #296]	; (80039b0 <HAL_GPIO_Init+0x344>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d007      	beq.n	800389a <HAL_GPIO_Init+0x22e>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a49      	ldr	r2, [pc, #292]	; (80039b4 <HAL_GPIO_Init+0x348>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d101      	bne.n	8003896 <HAL_GPIO_Init+0x22a>
 8003892:	2306      	movs	r3, #6
 8003894:	e00c      	b.n	80038b0 <HAL_GPIO_Init+0x244>
 8003896:	2307      	movs	r3, #7
 8003898:	e00a      	b.n	80038b0 <HAL_GPIO_Init+0x244>
 800389a:	2305      	movs	r3, #5
 800389c:	e008      	b.n	80038b0 <HAL_GPIO_Init+0x244>
 800389e:	2304      	movs	r3, #4
 80038a0:	e006      	b.n	80038b0 <HAL_GPIO_Init+0x244>
 80038a2:	2303      	movs	r3, #3
 80038a4:	e004      	b.n	80038b0 <HAL_GPIO_Init+0x244>
 80038a6:	2302      	movs	r3, #2
 80038a8:	e002      	b.n	80038b0 <HAL_GPIO_Init+0x244>
 80038aa:	2301      	movs	r3, #1
 80038ac:	e000      	b.n	80038b0 <HAL_GPIO_Init+0x244>
 80038ae:	2300      	movs	r3, #0
 80038b0:	697a      	ldr	r2, [r7, #20]
 80038b2:	f002 0203 	and.w	r2, r2, #3
 80038b6:	0092      	lsls	r2, r2, #2
 80038b8:	4093      	lsls	r3, r2
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	4313      	orrs	r3, r2
 80038be:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80038c0:	4936      	ldr	r1, [pc, #216]	; (800399c <HAL_GPIO_Init+0x330>)
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	089b      	lsrs	r3, r3, #2
 80038c6:	3302      	adds	r3, #2
 80038c8:	693a      	ldr	r2, [r7, #16]
 80038ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80038ce:	4b3a      	ldr	r3, [pc, #232]	; (80039b8 <HAL_GPIO_Init+0x34c>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	43db      	mvns	r3, r3
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	4013      	ands	r3, r2
 80038dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d003      	beq.n	80038f2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80038ea:	693a      	ldr	r2, [r7, #16]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	4313      	orrs	r3, r2
 80038f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80038f2:	4a31      	ldr	r2, [pc, #196]	; (80039b8 <HAL_GPIO_Init+0x34c>)
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80038f8:	4b2f      	ldr	r3, [pc, #188]	; (80039b8 <HAL_GPIO_Init+0x34c>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	43db      	mvns	r3, r3
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	4013      	ands	r3, r2
 8003906:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d003      	beq.n	800391c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003914:	693a      	ldr	r2, [r7, #16]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	4313      	orrs	r3, r2
 800391a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800391c:	4a26      	ldr	r2, [pc, #152]	; (80039b8 <HAL_GPIO_Init+0x34c>)
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003922:	4b25      	ldr	r3, [pc, #148]	; (80039b8 <HAL_GPIO_Init+0x34c>)
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	43db      	mvns	r3, r3
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	4013      	ands	r3, r2
 8003930:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800393e:	693a      	ldr	r2, [r7, #16]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	4313      	orrs	r3, r2
 8003944:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003946:	4a1c      	ldr	r2, [pc, #112]	; (80039b8 <HAL_GPIO_Init+0x34c>)
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800394c:	4b1a      	ldr	r3, [pc, #104]	; (80039b8 <HAL_GPIO_Init+0x34c>)
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	43db      	mvns	r3, r3
 8003956:	693a      	ldr	r2, [r7, #16]
 8003958:	4013      	ands	r3, r2
 800395a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d003      	beq.n	8003970 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	4313      	orrs	r3, r2
 800396e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003970:	4a11      	ldr	r2, [pc, #68]	; (80039b8 <HAL_GPIO_Init+0x34c>)
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	3301      	adds	r3, #1
 800397a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	fa22 f303 	lsr.w	r3, r2, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	f47f ae78 	bne.w	800367c <HAL_GPIO_Init+0x10>
  }
}
 800398c:	bf00      	nop
 800398e:	371c      	adds	r7, #28
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr
 8003998:	40021000 	.word	0x40021000
 800399c:	40010000 	.word	0x40010000
 80039a0:	48000400 	.word	0x48000400
 80039a4:	48000800 	.word	0x48000800
 80039a8:	48000c00 	.word	0x48000c00
 80039ac:	48001000 	.word	0x48001000
 80039b0:	48001400 	.word	0x48001400
 80039b4:	48001800 	.word	0x48001800
 80039b8:	40010400 	.word	0x40010400

080039bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	460b      	mov	r3, r1
 80039c6:	807b      	strh	r3, [r7, #2]
 80039c8:	4613      	mov	r3, r2
 80039ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039cc:	787b      	ldrb	r3, [r7, #1]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d003      	beq.n	80039da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80039d2:	887a      	ldrh	r2, [r7, #2]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80039d8:	e002      	b.n	80039e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80039da:	887a      	ldrh	r2, [r7, #2]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	629a      	str	r2, [r3, #40]	; 0x28
}
 80039e0:	bf00      	nop
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80039ec:	b480      	push	{r7}
 80039ee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80039f0:	4b04      	ldr	r3, [pc, #16]	; (8003a04 <HAL_PWREx_GetVoltageRange+0x18>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	40007000 	.word	0x40007000

08003a08 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b085      	sub	sp, #20
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a16:	d130      	bne.n	8003a7a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a18:	4b23      	ldr	r3, [pc, #140]	; (8003aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a24:	d038      	beq.n	8003a98 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a26:	4b20      	ldr	r3, [pc, #128]	; (8003aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a2e:	4a1e      	ldr	r2, [pc, #120]	; (8003aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a30:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a34:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003a36:	4b1d      	ldr	r3, [pc, #116]	; (8003aac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2232      	movs	r2, #50	; 0x32
 8003a3c:	fb02 f303 	mul.w	r3, r2, r3
 8003a40:	4a1b      	ldr	r2, [pc, #108]	; (8003ab0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003a42:	fba2 2303 	umull	r2, r3, r2, r3
 8003a46:	0c9b      	lsrs	r3, r3, #18
 8003a48:	3301      	adds	r3, #1
 8003a4a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a4c:	e002      	b.n	8003a54 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	3b01      	subs	r3, #1
 8003a52:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a54:	4b14      	ldr	r3, [pc, #80]	; (8003aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a56:	695b      	ldr	r3, [r3, #20]
 8003a58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a60:	d102      	bne.n	8003a68 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d1f2      	bne.n	8003a4e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a68:	4b0f      	ldr	r3, [pc, #60]	; (8003aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a74:	d110      	bne.n	8003a98 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003a76:	2303      	movs	r3, #3
 8003a78:	e00f      	b.n	8003a9a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a7a:	4b0b      	ldr	r3, [pc, #44]	; (8003aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a86:	d007      	beq.n	8003a98 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a88:	4b07      	ldr	r3, [pc, #28]	; (8003aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a90:	4a05      	ldr	r2, [pc, #20]	; (8003aa8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003a92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a96:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003a98:	2300      	movs	r3, #0
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3714      	adds	r7, #20
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	40007000 	.word	0x40007000
 8003aac:	20000004 	.word	0x20000004
 8003ab0:	431bde83 	.word	0x431bde83

08003ab4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b088      	sub	sp, #32
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d101      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e3d4      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ac6:	4ba1      	ldr	r3, [pc, #644]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f003 030c 	and.w	r3, r3, #12
 8003ace:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ad0:	4b9e      	ldr	r3, [pc, #632]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	f003 0303 	and.w	r3, r3, #3
 8003ad8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0310 	and.w	r3, r3, #16
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	f000 80e4 	beq.w	8003cb0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d007      	beq.n	8003afe <HAL_RCC_OscConfig+0x4a>
 8003aee:	69bb      	ldr	r3, [r7, #24]
 8003af0:	2b0c      	cmp	r3, #12
 8003af2:	f040 808b 	bne.w	8003c0c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	f040 8087 	bne.w	8003c0c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003afe:	4b93      	ldr	r3, [pc, #588]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d005      	beq.n	8003b16 <HAL_RCC_OscConfig+0x62>
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	699b      	ldr	r3, [r3, #24]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e3ac      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a1a      	ldr	r2, [r3, #32]
 8003b1a:	4b8c      	ldr	r3, [pc, #560]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0308 	and.w	r3, r3, #8
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d004      	beq.n	8003b30 <HAL_RCC_OscConfig+0x7c>
 8003b26:	4b89      	ldr	r3, [pc, #548]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b2e:	e005      	b.n	8003b3c <HAL_RCC_OscConfig+0x88>
 8003b30:	4b86      	ldr	r3, [pc, #536]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003b32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b36:	091b      	lsrs	r3, r3, #4
 8003b38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d223      	bcs.n	8003b88 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a1b      	ldr	r3, [r3, #32]
 8003b44:	4618      	mov	r0, r3
 8003b46:	f000 fd07 	bl	8004558 <RCC_SetFlashLatencyFromMSIRange>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d001      	beq.n	8003b54 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e38d      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b54:	4b7d      	ldr	r3, [pc, #500]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a7c      	ldr	r2, [pc, #496]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003b5a:	f043 0308 	orr.w	r3, r3, #8
 8003b5e:	6013      	str	r3, [r2, #0]
 8003b60:	4b7a      	ldr	r3, [pc, #488]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6a1b      	ldr	r3, [r3, #32]
 8003b6c:	4977      	ldr	r1, [pc, #476]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b72:	4b76      	ldr	r3, [pc, #472]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	69db      	ldr	r3, [r3, #28]
 8003b7e:	021b      	lsls	r3, r3, #8
 8003b80:	4972      	ldr	r1, [pc, #456]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	604b      	str	r3, [r1, #4]
 8003b86:	e025      	b.n	8003bd4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b88:	4b70      	ldr	r3, [pc, #448]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a6f      	ldr	r2, [pc, #444]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003b8e:	f043 0308 	orr.w	r3, r3, #8
 8003b92:	6013      	str	r3, [r2, #0]
 8003b94:	4b6d      	ldr	r3, [pc, #436]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6a1b      	ldr	r3, [r3, #32]
 8003ba0:	496a      	ldr	r1, [pc, #424]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ba6:	4b69      	ldr	r3, [pc, #420]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	69db      	ldr	r3, [r3, #28]
 8003bb2:	021b      	lsls	r3, r3, #8
 8003bb4:	4965      	ldr	r1, [pc, #404]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d109      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a1b      	ldr	r3, [r3, #32]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f000 fcc7 	bl	8004558 <RCC_SetFlashLatencyFromMSIRange>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d001      	beq.n	8003bd4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e34d      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bd4:	f000 fc36 	bl	8004444 <HAL_RCC_GetSysClockFreq>
 8003bd8:	4601      	mov	r1, r0
 8003bda:	4b5c      	ldr	r3, [pc, #368]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	091b      	lsrs	r3, r3, #4
 8003be0:	f003 030f 	and.w	r3, r3, #15
 8003be4:	4a5a      	ldr	r2, [pc, #360]	; (8003d50 <HAL_RCC_OscConfig+0x29c>)
 8003be6:	5cd3      	ldrb	r3, [r2, r3]
 8003be8:	f003 031f 	and.w	r3, r3, #31
 8003bec:	fa21 f303 	lsr.w	r3, r1, r3
 8003bf0:	4a58      	ldr	r2, [pc, #352]	; (8003d54 <HAL_RCC_OscConfig+0x2a0>)
 8003bf2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003bf4:	4b58      	ldr	r3, [pc, #352]	; (8003d58 <HAL_RCC_OscConfig+0x2a4>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7fd ffc5 	bl	8001b88 <HAL_InitTick>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003c02:	7bfb      	ldrb	r3, [r7, #15]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d052      	beq.n	8003cae <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003c08:	7bfb      	ldrb	r3, [r7, #15]
 8003c0a:	e331      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	699b      	ldr	r3, [r3, #24]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d032      	beq.n	8003c7a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c14:	4b4d      	ldr	r3, [pc, #308]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a4c      	ldr	r2, [pc, #304]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003c1a:	f043 0301 	orr.w	r3, r3, #1
 8003c1e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c20:	f7fe f802 	bl	8001c28 <HAL_GetTick>
 8003c24:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c26:	e008      	b.n	8003c3a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c28:	f7fd fffe 	bl	8001c28 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e31a      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c3a:	4b44      	ldr	r3, [pc, #272]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d0f0      	beq.n	8003c28 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c46:	4b41      	ldr	r3, [pc, #260]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a40      	ldr	r2, [pc, #256]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003c4c:	f043 0308 	orr.w	r3, r3, #8
 8003c50:	6013      	str	r3, [r2, #0]
 8003c52:	4b3e      	ldr	r3, [pc, #248]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a1b      	ldr	r3, [r3, #32]
 8003c5e:	493b      	ldr	r1, [pc, #236]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003c60:	4313      	orrs	r3, r2
 8003c62:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c64:	4b39      	ldr	r3, [pc, #228]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	69db      	ldr	r3, [r3, #28]
 8003c70:	021b      	lsls	r3, r3, #8
 8003c72:	4936      	ldr	r1, [pc, #216]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	604b      	str	r3, [r1, #4]
 8003c78:	e01a      	b.n	8003cb0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003c7a:	4b34      	ldr	r3, [pc, #208]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a33      	ldr	r2, [pc, #204]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003c80:	f023 0301 	bic.w	r3, r3, #1
 8003c84:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c86:	f7fd ffcf 	bl	8001c28 <HAL_GetTick>
 8003c8a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c8c:	e008      	b.n	8003ca0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c8e:	f7fd ffcb 	bl	8001c28 <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d901      	bls.n	8003ca0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e2e7      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ca0:	4b2a      	ldr	r3, [pc, #168]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d1f0      	bne.n	8003c8e <HAL_RCC_OscConfig+0x1da>
 8003cac:	e000      	b.n	8003cb0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003cae:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 0301 	and.w	r3, r3, #1
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d074      	beq.n	8003da6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	2b08      	cmp	r3, #8
 8003cc0:	d005      	beq.n	8003cce <HAL_RCC_OscConfig+0x21a>
 8003cc2:	69bb      	ldr	r3, [r7, #24]
 8003cc4:	2b0c      	cmp	r3, #12
 8003cc6:	d10e      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	2b03      	cmp	r3, #3
 8003ccc:	d10b      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cce:	4b1f      	ldr	r3, [pc, #124]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d064      	beq.n	8003da4 <HAL_RCC_OscConfig+0x2f0>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d160      	bne.n	8003da4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e2c4      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cee:	d106      	bne.n	8003cfe <HAL_RCC_OscConfig+0x24a>
 8003cf0:	4b16      	ldr	r3, [pc, #88]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a15      	ldr	r2, [pc, #84]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003cf6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cfa:	6013      	str	r3, [r2, #0]
 8003cfc:	e01d      	b.n	8003d3a <HAL_RCC_OscConfig+0x286>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d06:	d10c      	bne.n	8003d22 <HAL_RCC_OscConfig+0x26e>
 8003d08:	4b10      	ldr	r3, [pc, #64]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a0f      	ldr	r2, [pc, #60]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003d0e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d12:	6013      	str	r3, [r2, #0]
 8003d14:	4b0d      	ldr	r3, [pc, #52]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a0c      	ldr	r2, [pc, #48]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003d1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d1e:	6013      	str	r3, [r2, #0]
 8003d20:	e00b      	b.n	8003d3a <HAL_RCC_OscConfig+0x286>
 8003d22:	4b0a      	ldr	r3, [pc, #40]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a09      	ldr	r2, [pc, #36]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003d28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d2c:	6013      	str	r3, [r2, #0]
 8003d2e:	4b07      	ldr	r3, [pc, #28]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a06      	ldr	r2, [pc, #24]	; (8003d4c <HAL_RCC_OscConfig+0x298>)
 8003d34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d38:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d01c      	beq.n	8003d7c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d42:	f7fd ff71 	bl	8001c28 <HAL_GetTick>
 8003d46:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d48:	e011      	b.n	8003d6e <HAL_RCC_OscConfig+0x2ba>
 8003d4a:	bf00      	nop
 8003d4c:	40021000 	.word	0x40021000
 8003d50:	080076e0 	.word	0x080076e0
 8003d54:	20000004 	.word	0x20000004
 8003d58:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d5c:	f7fd ff64 	bl	8001c28 <HAL_GetTick>
 8003d60:	4602      	mov	r2, r0
 8003d62:	693b      	ldr	r3, [r7, #16]
 8003d64:	1ad3      	subs	r3, r2, r3
 8003d66:	2b64      	cmp	r3, #100	; 0x64
 8003d68:	d901      	bls.n	8003d6e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e280      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d6e:	4baf      	ldr	r3, [pc, #700]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d0f0      	beq.n	8003d5c <HAL_RCC_OscConfig+0x2a8>
 8003d7a:	e014      	b.n	8003da6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7c:	f7fd ff54 	bl	8001c28 <HAL_GetTick>
 8003d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d82:	e008      	b.n	8003d96 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d84:	f7fd ff50 	bl	8001c28 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	2b64      	cmp	r3, #100	; 0x64
 8003d90:	d901      	bls.n	8003d96 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e26c      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d96:	4ba5      	ldr	r3, [pc, #660]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1f0      	bne.n	8003d84 <HAL_RCC_OscConfig+0x2d0>
 8003da2:	e000      	b.n	8003da6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003da4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 0302 	and.w	r3, r3, #2
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d060      	beq.n	8003e74 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003db2:	69bb      	ldr	r3, [r7, #24]
 8003db4:	2b04      	cmp	r3, #4
 8003db6:	d005      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x310>
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	2b0c      	cmp	r3, #12
 8003dbc:	d119      	bne.n	8003df2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d116      	bne.n	8003df2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003dc4:	4b99      	ldr	r3, [pc, #612]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d005      	beq.n	8003ddc <HAL_RCC_OscConfig+0x328>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d101      	bne.n	8003ddc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e249      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ddc:	4b93      	ldr	r3, [pc, #588]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	691b      	ldr	r3, [r3, #16]
 8003de8:	061b      	lsls	r3, r3, #24
 8003dea:	4990      	ldr	r1, [pc, #576]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003df0:	e040      	b.n	8003e74 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d023      	beq.n	8003e42 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003dfa:	4b8c      	ldr	r3, [pc, #560]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a8b      	ldr	r2, [pc, #556]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003e00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e06:	f7fd ff0f 	bl	8001c28 <HAL_GetTick>
 8003e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e0c:	e008      	b.n	8003e20 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e0e:	f7fd ff0b 	bl	8001c28 <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e227      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e20:	4b82      	ldr	r3, [pc, #520]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d0f0      	beq.n	8003e0e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e2c:	4b7f      	ldr	r3, [pc, #508]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	061b      	lsls	r3, r3, #24
 8003e3a:	497c      	ldr	r1, [pc, #496]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	604b      	str	r3, [r1, #4]
 8003e40:	e018      	b.n	8003e74 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e42:	4b7a      	ldr	r3, [pc, #488]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a79      	ldr	r2, [pc, #484]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003e48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4e:	f7fd feeb 	bl	8001c28 <HAL_GetTick>
 8003e52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e54:	e008      	b.n	8003e68 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e56:	f7fd fee7 	bl	8001c28 <HAL_GetTick>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	1ad3      	subs	r3, r2, r3
 8003e60:	2b02      	cmp	r3, #2
 8003e62:	d901      	bls.n	8003e68 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e203      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e68:	4b70      	ldr	r3, [pc, #448]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d1f0      	bne.n	8003e56 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0308 	and.w	r3, r3, #8
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d03c      	beq.n	8003efa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d01c      	beq.n	8003ec2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e88:	4b68      	ldr	r3, [pc, #416]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003e8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e8e:	4a67      	ldr	r2, [pc, #412]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003e90:	f043 0301 	orr.w	r3, r3, #1
 8003e94:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e98:	f7fd fec6 	bl	8001c28 <HAL_GetTick>
 8003e9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e9e:	e008      	b.n	8003eb2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ea0:	f7fd fec2 	bl	8001c28 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	2b02      	cmp	r3, #2
 8003eac:	d901      	bls.n	8003eb2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e1de      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003eb2:	4b5e      	ldr	r3, [pc, #376]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003eb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d0ef      	beq.n	8003ea0 <HAL_RCC_OscConfig+0x3ec>
 8003ec0:	e01b      	b.n	8003efa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ec2:	4b5a      	ldr	r3, [pc, #360]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003ec4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ec8:	4a58      	ldr	r2, [pc, #352]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003eca:	f023 0301 	bic.w	r3, r3, #1
 8003ece:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed2:	f7fd fea9 	bl	8001c28 <HAL_GetTick>
 8003ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ed8:	e008      	b.n	8003eec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eda:	f7fd fea5 	bl	8001c28 <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d901      	bls.n	8003eec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e1c1      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003eec:	4b4f      	ldr	r3, [pc, #316]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003eee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d1ef      	bne.n	8003eda <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0304 	and.w	r3, r3, #4
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	f000 80a6 	beq.w	8004054 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f0c:	4b47      	ldr	r3, [pc, #284]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d10d      	bne.n	8003f34 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f18:	4b44      	ldr	r3, [pc, #272]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003f1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f1c:	4a43      	ldr	r2, [pc, #268]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003f1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f22:	6593      	str	r3, [r2, #88]	; 0x58
 8003f24:	4b41      	ldr	r3, [pc, #260]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003f26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f2c:	60bb      	str	r3, [r7, #8]
 8003f2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f30:	2301      	movs	r3, #1
 8003f32:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f34:	4b3e      	ldr	r3, [pc, #248]	; (8004030 <HAL_RCC_OscConfig+0x57c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d118      	bne.n	8003f72 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f40:	4b3b      	ldr	r3, [pc, #236]	; (8004030 <HAL_RCC_OscConfig+0x57c>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a3a      	ldr	r2, [pc, #232]	; (8004030 <HAL_RCC_OscConfig+0x57c>)
 8003f46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f4a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f4c:	f7fd fe6c 	bl	8001c28 <HAL_GetTick>
 8003f50:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f52:	e008      	b.n	8003f66 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f54:	f7fd fe68 	bl	8001c28 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d901      	bls.n	8003f66 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e184      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f66:	4b32      	ldr	r3, [pc, #200]	; (8004030 <HAL_RCC_OscConfig+0x57c>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d0f0      	beq.n	8003f54 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d108      	bne.n	8003f8c <HAL_RCC_OscConfig+0x4d8>
 8003f7a:	4b2c      	ldr	r3, [pc, #176]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f80:	4a2a      	ldr	r2, [pc, #168]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003f82:	f043 0301 	orr.w	r3, r3, #1
 8003f86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f8a:	e024      	b.n	8003fd6 <HAL_RCC_OscConfig+0x522>
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	2b05      	cmp	r3, #5
 8003f92:	d110      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x502>
 8003f94:	4b25      	ldr	r3, [pc, #148]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f9a:	4a24      	ldr	r2, [pc, #144]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003f9c:	f043 0304 	orr.w	r3, r3, #4
 8003fa0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fa4:	4b21      	ldr	r3, [pc, #132]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003fa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003faa:	4a20      	ldr	r2, [pc, #128]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003fac:	f043 0301 	orr.w	r3, r3, #1
 8003fb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fb4:	e00f      	b.n	8003fd6 <HAL_RCC_OscConfig+0x522>
 8003fb6:	4b1d      	ldr	r3, [pc, #116]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fbc:	4a1b      	ldr	r2, [pc, #108]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003fbe:	f023 0301 	bic.w	r3, r3, #1
 8003fc2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fc6:	4b19      	ldr	r3, [pc, #100]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fcc:	4a17      	ldr	r2, [pc, #92]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003fce:	f023 0304 	bic.w	r3, r3, #4
 8003fd2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d016      	beq.n	800400c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fde:	f7fd fe23 	bl	8001c28 <HAL_GetTick>
 8003fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fe4:	e00a      	b.n	8003ffc <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fe6:	f7fd fe1f 	bl	8001c28 <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d901      	bls.n	8003ffc <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	e139      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ffc:	4b0b      	ldr	r3, [pc, #44]	; (800402c <HAL_RCC_OscConfig+0x578>)
 8003ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004002:	f003 0302 	and.w	r3, r3, #2
 8004006:	2b00      	cmp	r3, #0
 8004008:	d0ed      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x532>
 800400a:	e01a      	b.n	8004042 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800400c:	f7fd fe0c 	bl	8001c28 <HAL_GetTick>
 8004010:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004012:	e00f      	b.n	8004034 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004014:	f7fd fe08 	bl	8001c28 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004022:	4293      	cmp	r3, r2
 8004024:	d906      	bls.n	8004034 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e122      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
 800402a:	bf00      	nop
 800402c:	40021000 	.word	0x40021000
 8004030:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004034:	4b90      	ldr	r3, [pc, #576]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 8004036:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800403a:	f003 0302 	and.w	r3, r3, #2
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1e8      	bne.n	8004014 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004042:	7ffb      	ldrb	r3, [r7, #31]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d105      	bne.n	8004054 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004048:	4b8b      	ldr	r3, [pc, #556]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 800404a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800404c:	4a8a      	ldr	r2, [pc, #552]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 800404e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004052:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004058:	2b00      	cmp	r3, #0
 800405a:	f000 8108 	beq.w	800426e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004062:	2b02      	cmp	r3, #2
 8004064:	f040 80d0 	bne.w	8004208 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004068:	4b83      	ldr	r3, [pc, #524]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	f003 0203 	and.w	r2, r3, #3
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004078:	429a      	cmp	r2, r3
 800407a:	d130      	bne.n	80040de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004086:	3b01      	subs	r3, #1
 8004088:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800408a:	429a      	cmp	r2, r3
 800408c:	d127      	bne.n	80040de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004098:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800409a:	429a      	cmp	r2, r3
 800409c:	d11f      	bne.n	80040de <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80040a8:	2a07      	cmp	r2, #7
 80040aa:	bf14      	ite	ne
 80040ac:	2201      	movne	r2, #1
 80040ae:	2200      	moveq	r2, #0
 80040b0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d113      	bne.n	80040de <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c0:	085b      	lsrs	r3, r3, #1
 80040c2:	3b01      	subs	r3, #1
 80040c4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80040c6:	429a      	cmp	r2, r3
 80040c8:	d109      	bne.n	80040de <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d4:	085b      	lsrs	r3, r3, #1
 80040d6:	3b01      	subs	r3, #1
 80040d8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040da:	429a      	cmp	r2, r3
 80040dc:	d06e      	beq.n	80041bc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	2b0c      	cmp	r3, #12
 80040e2:	d069      	beq.n	80041b8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80040e4:	4b64      	ldr	r3, [pc, #400]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d105      	bne.n	80040fc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80040f0:	4b61      	ldr	r3, [pc, #388]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d001      	beq.n	8004100 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e0b7      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004100:	4b5d      	ldr	r3, [pc, #372]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a5c      	ldr	r2, [pc, #368]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 8004106:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800410a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800410c:	f7fd fd8c 	bl	8001c28 <HAL_GetTick>
 8004110:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004112:	e008      	b.n	8004126 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004114:	f7fd fd88 	bl	8001c28 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	2b02      	cmp	r3, #2
 8004120:	d901      	bls.n	8004126 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e0a4      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004126:	4b54      	ldr	r3, [pc, #336]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1f0      	bne.n	8004114 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004132:	4b51      	ldr	r3, [pc, #324]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 8004134:	68da      	ldr	r2, [r3, #12]
 8004136:	4b51      	ldr	r3, [pc, #324]	; (800427c <HAL_RCC_OscConfig+0x7c8>)
 8004138:	4013      	ands	r3, r2
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004142:	3a01      	subs	r2, #1
 8004144:	0112      	lsls	r2, r2, #4
 8004146:	4311      	orrs	r1, r2
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800414c:	0212      	lsls	r2, r2, #8
 800414e:	4311      	orrs	r1, r2
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004154:	0852      	lsrs	r2, r2, #1
 8004156:	3a01      	subs	r2, #1
 8004158:	0552      	lsls	r2, r2, #21
 800415a:	4311      	orrs	r1, r2
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004160:	0852      	lsrs	r2, r2, #1
 8004162:	3a01      	subs	r2, #1
 8004164:	0652      	lsls	r2, r2, #25
 8004166:	4311      	orrs	r1, r2
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800416c:	0912      	lsrs	r2, r2, #4
 800416e:	0452      	lsls	r2, r2, #17
 8004170:	430a      	orrs	r2, r1
 8004172:	4941      	ldr	r1, [pc, #260]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 8004174:	4313      	orrs	r3, r2
 8004176:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004178:	4b3f      	ldr	r3, [pc, #252]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a3e      	ldr	r2, [pc, #248]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 800417e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004182:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004184:	4b3c      	ldr	r3, [pc, #240]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	4a3b      	ldr	r2, [pc, #236]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 800418a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800418e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004190:	f7fd fd4a 	bl	8001c28 <HAL_GetTick>
 8004194:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004196:	e008      	b.n	80041aa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004198:	f7fd fd46 	bl	8001c28 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d901      	bls.n	80041aa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e062      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041aa:	4b33      	ldr	r3, [pc, #204]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d0f0      	beq.n	8004198 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041b6:	e05a      	b.n	800426e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e059      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041bc:	4b2e      	ldr	r3, [pc, #184]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d152      	bne.n	800426e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80041c8:	4b2b      	ldr	r3, [pc, #172]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a2a      	ldr	r2, [pc, #168]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 80041ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041d2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041d4:	4b28      	ldr	r3, [pc, #160]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	4a27      	ldr	r2, [pc, #156]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 80041da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041de:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80041e0:	f7fd fd22 	bl	8001c28 <HAL_GetTick>
 80041e4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041e6:	e008      	b.n	80041fa <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041e8:	f7fd fd1e 	bl	8001c28 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e03a      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041fa:	4b1f      	ldr	r3, [pc, #124]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d0f0      	beq.n	80041e8 <HAL_RCC_OscConfig+0x734>
 8004206:	e032      	b.n	800426e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004208:	69bb      	ldr	r3, [r7, #24]
 800420a:	2b0c      	cmp	r3, #12
 800420c:	d02d      	beq.n	800426a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800420e:	4b1a      	ldr	r3, [pc, #104]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a19      	ldr	r2, [pc, #100]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 8004214:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004218:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800421a:	4b17      	ldr	r3, [pc, #92]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d105      	bne.n	8004232 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004226:	4b14      	ldr	r3, [pc, #80]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	4a13      	ldr	r2, [pc, #76]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 800422c:	f023 0303 	bic.w	r3, r3, #3
 8004230:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004232:	4b11      	ldr	r3, [pc, #68]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	4a10      	ldr	r2, [pc, #64]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 8004238:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800423c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004240:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004242:	f7fd fcf1 	bl	8001c28 <HAL_GetTick>
 8004246:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004248:	e008      	b.n	800425c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800424a:	f7fd fced 	bl	8001c28 <HAL_GetTick>
 800424e:	4602      	mov	r2, r0
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	2b02      	cmp	r3, #2
 8004256:	d901      	bls.n	800425c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e009      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800425c:	4b06      	ldr	r3, [pc, #24]	; (8004278 <HAL_RCC_OscConfig+0x7c4>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d1f0      	bne.n	800424a <HAL_RCC_OscConfig+0x796>
 8004268:	e001      	b.n	800426e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e000      	b.n	8004270 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800426e:	2300      	movs	r3, #0
}
 8004270:	4618      	mov	r0, r3
 8004272:	3720      	adds	r7, #32
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}
 8004278:	40021000 	.word	0x40021000
 800427c:	f99d808c 	.word	0xf99d808c

08004280 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b084      	sub	sp, #16
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d101      	bne.n	8004294 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e0c8      	b.n	8004426 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004294:	4b66      	ldr	r3, [pc, #408]	; (8004430 <HAL_RCC_ClockConfig+0x1b0>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0307 	and.w	r3, r3, #7
 800429c:	683a      	ldr	r2, [r7, #0]
 800429e:	429a      	cmp	r2, r3
 80042a0:	d910      	bls.n	80042c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042a2:	4b63      	ldr	r3, [pc, #396]	; (8004430 <HAL_RCC_ClockConfig+0x1b0>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f023 0207 	bic.w	r2, r3, #7
 80042aa:	4961      	ldr	r1, [pc, #388]	; (8004430 <HAL_RCC_ClockConfig+0x1b0>)
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042b2:	4b5f      	ldr	r3, [pc, #380]	; (8004430 <HAL_RCC_ClockConfig+0x1b0>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f003 0307 	and.w	r3, r3, #7
 80042ba:	683a      	ldr	r2, [r7, #0]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d001      	beq.n	80042c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e0b0      	b.n	8004426 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0301 	and.w	r3, r3, #1
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d04c      	beq.n	800436a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	2b03      	cmp	r3, #3
 80042d6:	d107      	bne.n	80042e8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042d8:	4b56      	ldr	r3, [pc, #344]	; (8004434 <HAL_RCC_ClockConfig+0x1b4>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d121      	bne.n	8004328 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e09e      	b.n	8004426 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	2b02      	cmp	r3, #2
 80042ee:	d107      	bne.n	8004300 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042f0:	4b50      	ldr	r3, [pc, #320]	; (8004434 <HAL_RCC_ClockConfig+0x1b4>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d115      	bne.n	8004328 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e092      	b.n	8004426 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	2b00      	cmp	r3, #0
 8004306:	d107      	bne.n	8004318 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004308:	4b4a      	ldr	r3, [pc, #296]	; (8004434 <HAL_RCC_ClockConfig+0x1b4>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0302 	and.w	r3, r3, #2
 8004310:	2b00      	cmp	r3, #0
 8004312:	d109      	bne.n	8004328 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e086      	b.n	8004426 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004318:	4b46      	ldr	r3, [pc, #280]	; (8004434 <HAL_RCC_ClockConfig+0x1b4>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004320:	2b00      	cmp	r3, #0
 8004322:	d101      	bne.n	8004328 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e07e      	b.n	8004426 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004328:	4b42      	ldr	r3, [pc, #264]	; (8004434 <HAL_RCC_ClockConfig+0x1b4>)
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f023 0203 	bic.w	r2, r3, #3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	493f      	ldr	r1, [pc, #252]	; (8004434 <HAL_RCC_ClockConfig+0x1b4>)
 8004336:	4313      	orrs	r3, r2
 8004338:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800433a:	f7fd fc75 	bl	8001c28 <HAL_GetTick>
 800433e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004340:	e00a      	b.n	8004358 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004342:	f7fd fc71 	bl	8001c28 <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004350:	4293      	cmp	r3, r2
 8004352:	d901      	bls.n	8004358 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004354:	2303      	movs	r3, #3
 8004356:	e066      	b.n	8004426 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004358:	4b36      	ldr	r3, [pc, #216]	; (8004434 <HAL_RCC_ClockConfig+0x1b4>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f003 020c 	and.w	r2, r3, #12
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	429a      	cmp	r2, r3
 8004368:	d1eb      	bne.n	8004342 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0302 	and.w	r3, r3, #2
 8004372:	2b00      	cmp	r3, #0
 8004374:	d008      	beq.n	8004388 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004376:	4b2f      	ldr	r3, [pc, #188]	; (8004434 <HAL_RCC_ClockConfig+0x1b4>)
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	492c      	ldr	r1, [pc, #176]	; (8004434 <HAL_RCC_ClockConfig+0x1b4>)
 8004384:	4313      	orrs	r3, r2
 8004386:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004388:	4b29      	ldr	r3, [pc, #164]	; (8004430 <HAL_RCC_ClockConfig+0x1b0>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0307 	and.w	r3, r3, #7
 8004390:	683a      	ldr	r2, [r7, #0]
 8004392:	429a      	cmp	r2, r3
 8004394:	d210      	bcs.n	80043b8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004396:	4b26      	ldr	r3, [pc, #152]	; (8004430 <HAL_RCC_ClockConfig+0x1b0>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f023 0207 	bic.w	r2, r3, #7
 800439e:	4924      	ldr	r1, [pc, #144]	; (8004430 <HAL_RCC_ClockConfig+0x1b0>)
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043a6:	4b22      	ldr	r3, [pc, #136]	; (8004430 <HAL_RCC_ClockConfig+0x1b0>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0307 	and.w	r3, r3, #7
 80043ae:	683a      	ldr	r2, [r7, #0]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d001      	beq.n	80043b8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e036      	b.n	8004426 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0304 	and.w	r3, r3, #4
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d008      	beq.n	80043d6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043c4:	4b1b      	ldr	r3, [pc, #108]	; (8004434 <HAL_RCC_ClockConfig+0x1b4>)
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	4918      	ldr	r1, [pc, #96]	; (8004434 <HAL_RCC_ClockConfig+0x1b4>)
 80043d2:	4313      	orrs	r3, r2
 80043d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0308 	and.w	r3, r3, #8
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d009      	beq.n	80043f6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043e2:	4b14      	ldr	r3, [pc, #80]	; (8004434 <HAL_RCC_ClockConfig+0x1b4>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	00db      	lsls	r3, r3, #3
 80043f0:	4910      	ldr	r1, [pc, #64]	; (8004434 <HAL_RCC_ClockConfig+0x1b4>)
 80043f2:	4313      	orrs	r3, r2
 80043f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80043f6:	f000 f825 	bl	8004444 <HAL_RCC_GetSysClockFreq>
 80043fa:	4601      	mov	r1, r0
 80043fc:	4b0d      	ldr	r3, [pc, #52]	; (8004434 <HAL_RCC_ClockConfig+0x1b4>)
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	091b      	lsrs	r3, r3, #4
 8004402:	f003 030f 	and.w	r3, r3, #15
 8004406:	4a0c      	ldr	r2, [pc, #48]	; (8004438 <HAL_RCC_ClockConfig+0x1b8>)
 8004408:	5cd3      	ldrb	r3, [r2, r3]
 800440a:	f003 031f 	and.w	r3, r3, #31
 800440e:	fa21 f303 	lsr.w	r3, r1, r3
 8004412:	4a0a      	ldr	r2, [pc, #40]	; (800443c <HAL_RCC_ClockConfig+0x1bc>)
 8004414:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004416:	4b0a      	ldr	r3, [pc, #40]	; (8004440 <HAL_RCC_ClockConfig+0x1c0>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4618      	mov	r0, r3
 800441c:	f7fd fbb4 	bl	8001b88 <HAL_InitTick>
 8004420:	4603      	mov	r3, r0
 8004422:	72fb      	strb	r3, [r7, #11]

  return status;
 8004424:	7afb      	ldrb	r3, [r7, #11]
}
 8004426:	4618      	mov	r0, r3
 8004428:	3710      	adds	r7, #16
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	40022000 	.word	0x40022000
 8004434:	40021000 	.word	0x40021000
 8004438:	080076e0 	.word	0x080076e0
 800443c:	20000004 	.word	0x20000004
 8004440:	20000008 	.word	0x20000008

08004444 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004444:	b480      	push	{r7}
 8004446:	b089      	sub	sp, #36	; 0x24
 8004448:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800444a:	2300      	movs	r3, #0
 800444c:	61fb      	str	r3, [r7, #28]
 800444e:	2300      	movs	r3, #0
 8004450:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004452:	4b3d      	ldr	r3, [pc, #244]	; (8004548 <HAL_RCC_GetSysClockFreq+0x104>)
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	f003 030c 	and.w	r3, r3, #12
 800445a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800445c:	4b3a      	ldr	r3, [pc, #232]	; (8004548 <HAL_RCC_GetSysClockFreq+0x104>)
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	f003 0303 	and.w	r3, r3, #3
 8004464:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d005      	beq.n	8004478 <HAL_RCC_GetSysClockFreq+0x34>
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	2b0c      	cmp	r3, #12
 8004470:	d121      	bne.n	80044b6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2b01      	cmp	r3, #1
 8004476:	d11e      	bne.n	80044b6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004478:	4b33      	ldr	r3, [pc, #204]	; (8004548 <HAL_RCC_GetSysClockFreq+0x104>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0308 	and.w	r3, r3, #8
 8004480:	2b00      	cmp	r3, #0
 8004482:	d107      	bne.n	8004494 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004484:	4b30      	ldr	r3, [pc, #192]	; (8004548 <HAL_RCC_GetSysClockFreq+0x104>)
 8004486:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800448a:	0a1b      	lsrs	r3, r3, #8
 800448c:	f003 030f 	and.w	r3, r3, #15
 8004490:	61fb      	str	r3, [r7, #28]
 8004492:	e005      	b.n	80044a0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004494:	4b2c      	ldr	r3, [pc, #176]	; (8004548 <HAL_RCC_GetSysClockFreq+0x104>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	091b      	lsrs	r3, r3, #4
 800449a:	f003 030f 	and.w	r3, r3, #15
 800449e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80044a0:	4a2a      	ldr	r2, [pc, #168]	; (800454c <HAL_RCC_GetSysClockFreq+0x108>)
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044a8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d10d      	bne.n	80044cc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80044b4:	e00a      	b.n	80044cc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	2b04      	cmp	r3, #4
 80044ba:	d102      	bne.n	80044c2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80044bc:	4b24      	ldr	r3, [pc, #144]	; (8004550 <HAL_RCC_GetSysClockFreq+0x10c>)
 80044be:	61bb      	str	r3, [r7, #24]
 80044c0:	e004      	b.n	80044cc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	2b08      	cmp	r3, #8
 80044c6:	d101      	bne.n	80044cc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044c8:	4b22      	ldr	r3, [pc, #136]	; (8004554 <HAL_RCC_GetSysClockFreq+0x110>)
 80044ca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	2b0c      	cmp	r3, #12
 80044d0:	d133      	bne.n	800453a <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80044d2:	4b1d      	ldr	r3, [pc, #116]	; (8004548 <HAL_RCC_GetSysClockFreq+0x104>)
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	f003 0303 	and.w	r3, r3, #3
 80044da:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	2b02      	cmp	r3, #2
 80044e0:	d002      	beq.n	80044e8 <HAL_RCC_GetSysClockFreq+0xa4>
 80044e2:	2b03      	cmp	r3, #3
 80044e4:	d003      	beq.n	80044ee <HAL_RCC_GetSysClockFreq+0xaa>
 80044e6:	e005      	b.n	80044f4 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80044e8:	4b19      	ldr	r3, [pc, #100]	; (8004550 <HAL_RCC_GetSysClockFreq+0x10c>)
 80044ea:	617b      	str	r3, [r7, #20]
      break;
 80044ec:	e005      	b.n	80044fa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80044ee:	4b19      	ldr	r3, [pc, #100]	; (8004554 <HAL_RCC_GetSysClockFreq+0x110>)
 80044f0:	617b      	str	r3, [r7, #20]
      break;
 80044f2:	e002      	b.n	80044fa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	617b      	str	r3, [r7, #20]
      break;
 80044f8:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80044fa:	4b13      	ldr	r3, [pc, #76]	; (8004548 <HAL_RCC_GetSysClockFreq+0x104>)
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	091b      	lsrs	r3, r3, #4
 8004500:	f003 0307 	and.w	r3, r3, #7
 8004504:	3301      	adds	r3, #1
 8004506:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004508:	4b0f      	ldr	r3, [pc, #60]	; (8004548 <HAL_RCC_GetSysClockFreq+0x104>)
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	0a1b      	lsrs	r3, r3, #8
 800450e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	fb02 f203 	mul.w	r2, r2, r3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	fbb2 f3f3 	udiv	r3, r2, r3
 800451e:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004520:	4b09      	ldr	r3, [pc, #36]	; (8004548 <HAL_RCC_GetSysClockFreq+0x104>)
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	0e5b      	lsrs	r3, r3, #25
 8004526:	f003 0303 	and.w	r3, r3, #3
 800452a:	3301      	adds	r3, #1
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	fbb2 f3f3 	udiv	r3, r2, r3
 8004538:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800453a:	69bb      	ldr	r3, [r7, #24]
}
 800453c:	4618      	mov	r0, r3
 800453e:	3724      	adds	r7, #36	; 0x24
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr
 8004548:	40021000 	.word	0x40021000
 800454c:	080076f0 	.word	0x080076f0
 8004550:	00f42400 	.word	0x00f42400
 8004554:	007a1200 	.word	0x007a1200

08004558 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b086      	sub	sp, #24
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004560:	2300      	movs	r3, #0
 8004562:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004564:	4b2a      	ldr	r3, [pc, #168]	; (8004610 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004568:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d003      	beq.n	8004578 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004570:	f7ff fa3c 	bl	80039ec <HAL_PWREx_GetVoltageRange>
 8004574:	6178      	str	r0, [r7, #20]
 8004576:	e014      	b.n	80045a2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004578:	4b25      	ldr	r3, [pc, #148]	; (8004610 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800457a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800457c:	4a24      	ldr	r2, [pc, #144]	; (8004610 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800457e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004582:	6593      	str	r3, [r2, #88]	; 0x58
 8004584:	4b22      	ldr	r3, [pc, #136]	; (8004610 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004586:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800458c:	60fb      	str	r3, [r7, #12]
 800458e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004590:	f7ff fa2c 	bl	80039ec <HAL_PWREx_GetVoltageRange>
 8004594:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004596:	4b1e      	ldr	r3, [pc, #120]	; (8004610 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800459a:	4a1d      	ldr	r2, [pc, #116]	; (8004610 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800459c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045a0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045a8:	d10b      	bne.n	80045c2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2b80      	cmp	r3, #128	; 0x80
 80045ae:	d919      	bls.n	80045e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2ba0      	cmp	r3, #160	; 0xa0
 80045b4:	d902      	bls.n	80045bc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045b6:	2302      	movs	r3, #2
 80045b8:	613b      	str	r3, [r7, #16]
 80045ba:	e013      	b.n	80045e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045bc:	2301      	movs	r3, #1
 80045be:	613b      	str	r3, [r7, #16]
 80045c0:	e010      	b.n	80045e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2b80      	cmp	r3, #128	; 0x80
 80045c6:	d902      	bls.n	80045ce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80045c8:	2303      	movs	r3, #3
 80045ca:	613b      	str	r3, [r7, #16]
 80045cc:	e00a      	b.n	80045e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2b80      	cmp	r3, #128	; 0x80
 80045d2:	d102      	bne.n	80045da <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80045d4:	2302      	movs	r3, #2
 80045d6:	613b      	str	r3, [r7, #16]
 80045d8:	e004      	b.n	80045e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2b70      	cmp	r3, #112	; 0x70
 80045de:	d101      	bne.n	80045e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045e0:	2301      	movs	r3, #1
 80045e2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80045e4:	4b0b      	ldr	r3, [pc, #44]	; (8004614 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f023 0207 	bic.w	r2, r3, #7
 80045ec:	4909      	ldr	r1, [pc, #36]	; (8004614 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80045f4:	4b07      	ldr	r3, [pc, #28]	; (8004614 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0307 	and.w	r3, r3, #7
 80045fc:	693a      	ldr	r2, [r7, #16]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d001      	beq.n	8004606 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
 8004604:	e000      	b.n	8004608 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004606:	2300      	movs	r3, #0
}
 8004608:	4618      	mov	r0, r3
 800460a:	3718      	adds	r7, #24
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	40021000 	.word	0x40021000
 8004614:	40022000 	.word	0x40022000

08004618 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b086      	sub	sp, #24
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004620:	2300      	movs	r3, #0
 8004622:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004624:	2300      	movs	r3, #0
 8004626:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004630:	2b00      	cmp	r3, #0
 8004632:	d03f      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004638:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800463c:	d01c      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800463e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004642:	d802      	bhi.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00e      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8004648:	e01f      	b.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x72>
 800464a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800464e:	d003      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8004650:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004654:	d01c      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004656:	e018      	b.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004658:	4b85      	ldr	r3, [pc, #532]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	4a84      	ldr	r2, [pc, #528]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800465e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004662:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004664:	e015      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	3304      	adds	r3, #4
 800466a:	2100      	movs	r1, #0
 800466c:	4618      	mov	r0, r3
 800466e:	f000 fab9 	bl	8004be4 <RCCEx_PLLSAI1_Config>
 8004672:	4603      	mov	r3, r0
 8004674:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004676:	e00c      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	3320      	adds	r3, #32
 800467c:	2100      	movs	r1, #0
 800467e:	4618      	mov	r0, r3
 8004680:	f000 fba0 	bl	8004dc4 <RCCEx_PLLSAI2_Config>
 8004684:	4603      	mov	r3, r0
 8004686:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004688:	e003      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	74fb      	strb	r3, [r7, #19]
      break;
 800468e:	e000      	b.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8004690:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004692:	7cfb      	ldrb	r3, [r7, #19]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d10b      	bne.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004698:	4b75      	ldr	r3, [pc, #468]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800469a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800469e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046a6:	4972      	ldr	r1, [pc, #456]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80046ae:	e001      	b.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046b0:	7cfb      	ldrb	r3, [r7, #19]
 80046b2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d03f      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80046c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046c8:	d01c      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80046ca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046ce:	d802      	bhi.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00e      	beq.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0xda>
 80046d4:	e01f      	b.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80046d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80046da:	d003      	beq.n	80046e4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80046dc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80046e0:	d01c      	beq.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x104>
 80046e2:	e018      	b.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80046e4:	4b62      	ldr	r3, [pc, #392]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80046e6:	68db      	ldr	r3, [r3, #12]
 80046e8:	4a61      	ldr	r2, [pc, #388]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80046ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046ee:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80046f0:	e015      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	3304      	adds	r3, #4
 80046f6:	2100      	movs	r1, #0
 80046f8:	4618      	mov	r0, r3
 80046fa:	f000 fa73 	bl	8004be4 <RCCEx_PLLSAI1_Config>
 80046fe:	4603      	mov	r3, r0
 8004700:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004702:	e00c      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	3320      	adds	r3, #32
 8004708:	2100      	movs	r1, #0
 800470a:	4618      	mov	r0, r3
 800470c:	f000 fb5a 	bl	8004dc4 <RCCEx_PLLSAI2_Config>
 8004710:	4603      	mov	r3, r0
 8004712:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004714:	e003      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	74fb      	strb	r3, [r7, #19]
      break;
 800471a:	e000      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800471c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800471e:	7cfb      	ldrb	r3, [r7, #19]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d10b      	bne.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004724:	4b52      	ldr	r3, [pc, #328]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004726:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800472a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004732:	494f      	ldr	r1, [pc, #316]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004734:	4313      	orrs	r3, r2
 8004736:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800473a:	e001      	b.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800473c:	7cfb      	ldrb	r3, [r7, #19]
 800473e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004748:	2b00      	cmp	r3, #0
 800474a:	f000 80a0 	beq.w	800488e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800474e:	2300      	movs	r3, #0
 8004750:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004752:	4b47      	ldr	r3, [pc, #284]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800475e:	2301      	movs	r3, #1
 8004760:	e000      	b.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004762:	2300      	movs	r3, #0
 8004764:	2b00      	cmp	r3, #0
 8004766:	d00d      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004768:	4b41      	ldr	r3, [pc, #260]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800476a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800476c:	4a40      	ldr	r2, [pc, #256]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800476e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004772:	6593      	str	r3, [r2, #88]	; 0x58
 8004774:	4b3e      	ldr	r3, [pc, #248]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800477c:	60bb      	str	r3, [r7, #8]
 800477e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004780:	2301      	movs	r3, #1
 8004782:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004784:	4b3b      	ldr	r3, [pc, #236]	; (8004874 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a3a      	ldr	r2, [pc, #232]	; (8004874 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800478a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800478e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004790:	f7fd fa4a 	bl	8001c28 <HAL_GetTick>
 8004794:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004796:	e009      	b.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004798:	f7fd fa46 	bl	8001c28 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d902      	bls.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	74fb      	strb	r3, [r7, #19]
        break;
 80047aa:	e005      	b.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80047ac:	4b31      	ldr	r3, [pc, #196]	; (8004874 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d0ef      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80047b8:	7cfb      	ldrb	r3, [r7, #19]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d15c      	bne.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80047be:	4b2c      	ldr	r3, [pc, #176]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047c8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d01f      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80047d6:	697a      	ldr	r2, [r7, #20]
 80047d8:	429a      	cmp	r2, r3
 80047da:	d019      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80047dc:	4b24      	ldr	r3, [pc, #144]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80047e8:	4b21      	ldr	r3, [pc, #132]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047ee:	4a20      	ldr	r2, [pc, #128]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80047f8:	4b1d      	ldr	r3, [pc, #116]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80047fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047fe:	4a1c      	ldr	r2, [pc, #112]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004800:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004804:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004808:	4a19      	ldr	r2, [pc, #100]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	f003 0301 	and.w	r3, r3, #1
 8004816:	2b00      	cmp	r3, #0
 8004818:	d016      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800481a:	f7fd fa05 	bl	8001c28 <HAL_GetTick>
 800481e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004820:	e00b      	b.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004822:	f7fd fa01 	bl	8001c28 <HAL_GetTick>
 8004826:	4602      	mov	r2, r0
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	1ad3      	subs	r3, r2, r3
 800482c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004830:	4293      	cmp	r3, r2
 8004832:	d902      	bls.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	74fb      	strb	r3, [r7, #19]
            break;
 8004838:	e006      	b.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800483a:	4b0d      	ldr	r3, [pc, #52]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800483c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004840:	f003 0302 	and.w	r3, r3, #2
 8004844:	2b00      	cmp	r3, #0
 8004846:	d0ec      	beq.n	8004822 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8004848:	7cfb      	ldrb	r3, [r7, #19]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d10c      	bne.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800484e:	4b08      	ldr	r3, [pc, #32]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004854:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800485e:	4904      	ldr	r1, [pc, #16]	; (8004870 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004860:	4313      	orrs	r3, r2
 8004862:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004866:	e009      	b.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004868:	7cfb      	ldrb	r3, [r7, #19]
 800486a:	74bb      	strb	r3, [r7, #18]
 800486c:	e006      	b.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x264>
 800486e:	bf00      	nop
 8004870:	40021000 	.word	0x40021000
 8004874:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004878:	7cfb      	ldrb	r3, [r7, #19]
 800487a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800487c:	7c7b      	ldrb	r3, [r7, #17]
 800487e:	2b01      	cmp	r3, #1
 8004880:	d105      	bne.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004882:	4b9e      	ldr	r3, [pc, #632]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004886:	4a9d      	ldr	r2, [pc, #628]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004888:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800488c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0301 	and.w	r3, r3, #1
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00a      	beq.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800489a:	4b98      	ldr	r3, [pc, #608]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800489c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048a0:	f023 0203 	bic.w	r2, r3, #3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048a8:	4994      	ldr	r1, [pc, #592]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048aa:	4313      	orrs	r3, r2
 80048ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 0302 	and.w	r3, r3, #2
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d00a      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80048bc:	4b8f      	ldr	r3, [pc, #572]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048c2:	f023 020c 	bic.w	r2, r3, #12
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048ca:	498c      	ldr	r1, [pc, #560]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048cc:	4313      	orrs	r3, r2
 80048ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0304 	and.w	r3, r3, #4
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d00a      	beq.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80048de:	4b87      	ldr	r3, [pc, #540]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048e4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ec:	4983      	ldr	r1, [pc, #524]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80048ee:	4313      	orrs	r3, r2
 80048f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f003 0308 	and.w	r3, r3, #8
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d00a      	beq.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004900:	4b7e      	ldr	r3, [pc, #504]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004902:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004906:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800490e:	497b      	ldr	r1, [pc, #492]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004910:	4313      	orrs	r3, r2
 8004912:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0310 	and.w	r3, r3, #16
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00a      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004922:	4b76      	ldr	r3, [pc, #472]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004928:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004930:	4972      	ldr	r1, [pc, #456]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004932:	4313      	orrs	r3, r2
 8004934:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 0320 	and.w	r3, r3, #32
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00a      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004944:	4b6d      	ldr	r3, [pc, #436]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800494a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004952:	496a      	ldr	r1, [pc, #424]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004954:	4313      	orrs	r3, r2
 8004956:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00a      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004966:	4b65      	ldr	r3, [pc, #404]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004968:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800496c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004974:	4961      	ldr	r1, [pc, #388]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004976:	4313      	orrs	r3, r2
 8004978:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00a      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004988:	4b5c      	ldr	r3, [pc, #368]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800498a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800498e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004996:	4959      	ldr	r1, [pc, #356]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004998:	4313      	orrs	r3, r2
 800499a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d00a      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80049aa:	4b54      	ldr	r3, [pc, #336]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049b0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049b8:	4950      	ldr	r1, [pc, #320]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00a      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80049cc:	4b4b      	ldr	r3, [pc, #300]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049d2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049da:	4948      	ldr	r1, [pc, #288]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00a      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80049ee:	4b43      	ldr	r3, [pc, #268]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049f4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049fc:	493f      	ldr	r1, [pc, #252]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d028      	beq.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004a10:	4b3a      	ldr	r3, [pc, #232]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a16:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a1e:	4937      	ldr	r1, [pc, #220]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a20:	4313      	orrs	r3, r2
 8004a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a2a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a2e:	d106      	bne.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a30:	4b32      	ldr	r3, [pc, #200]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	4a31      	ldr	r2, [pc, #196]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a36:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a3a:	60d3      	str	r3, [r2, #12]
 8004a3c:	e011      	b.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a42:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a46:	d10c      	bne.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	3304      	adds	r3, #4
 8004a4c:	2101      	movs	r1, #1
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f000 f8c8 	bl	8004be4 <RCCEx_PLLSAI1_Config>
 8004a54:	4603      	mov	r3, r0
 8004a56:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004a58:	7cfb      	ldrb	r3, [r7, #19]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d001      	beq.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004a5e:	7cfb      	ldrb	r3, [r7, #19]
 8004a60:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d028      	beq.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a6e:	4b23      	ldr	r3, [pc, #140]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a74:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a7c:	491f      	ldr	r1, [pc, #124]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a88:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004a8c:	d106      	bne.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a8e:	4b1b      	ldr	r3, [pc, #108]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	4a1a      	ldr	r2, [pc, #104]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004a94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a98:	60d3      	str	r3, [r2, #12]
 8004a9a:	e011      	b.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aa0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004aa4:	d10c      	bne.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	3304      	adds	r3, #4
 8004aaa:	2101      	movs	r1, #1
 8004aac:	4618      	mov	r0, r3
 8004aae:	f000 f899 	bl	8004be4 <RCCEx_PLLSAI1_Config>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ab6:	7cfb      	ldrb	r3, [r7, #19]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d001      	beq.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004abc:	7cfb      	ldrb	r3, [r7, #19]
 8004abe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d02b      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004acc:	4b0b      	ldr	r3, [pc, #44]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ad2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ada:	4908      	ldr	r1, [pc, #32]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004adc:	4313      	orrs	r3, r2
 8004ade:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ae6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004aea:	d109      	bne.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aec:	4b03      	ldr	r3, [pc, #12]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	4a02      	ldr	r2, [pc, #8]	; (8004afc <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004af2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004af6:	60d3      	str	r3, [r2, #12]
 8004af8:	e014      	b.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8004afa:	bf00      	nop
 8004afc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b04:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004b08:	d10c      	bne.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	3304      	adds	r3, #4
 8004b0e:	2101      	movs	r1, #1
 8004b10:	4618      	mov	r0, r3
 8004b12:	f000 f867 	bl	8004be4 <RCCEx_PLLSAI1_Config>
 8004b16:	4603      	mov	r3, r0
 8004b18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b1a:	7cfb      	ldrb	r3, [r7, #19]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d001      	beq.n	8004b24 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8004b20:	7cfb      	ldrb	r3, [r7, #19]
 8004b22:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d02f      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b30:	4b2b      	ldr	r3, [pc, #172]	; (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b36:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b3e:	4928      	ldr	r1, [pc, #160]	; (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b4a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004b4e:	d10d      	bne.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	3304      	adds	r3, #4
 8004b54:	2102      	movs	r1, #2
 8004b56:	4618      	mov	r0, r3
 8004b58:	f000 f844 	bl	8004be4 <RCCEx_PLLSAI1_Config>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b60:	7cfb      	ldrb	r3, [r7, #19]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d014      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004b66:	7cfb      	ldrb	r3, [r7, #19]
 8004b68:	74bb      	strb	r3, [r7, #18]
 8004b6a:	e011      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b70:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004b74:	d10c      	bne.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	3320      	adds	r3, #32
 8004b7a:	2102      	movs	r1, #2
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f000 f921 	bl	8004dc4 <RCCEx_PLLSAI2_Config>
 8004b82:	4603      	mov	r3, r0
 8004b84:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004b86:	7cfb      	ldrb	r3, [r7, #19]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d001      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004b8c:	7cfb      	ldrb	r3, [r7, #19]
 8004b8e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00a      	beq.n	8004bb2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004b9c:	4b10      	ldr	r3, [pc, #64]	; (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004baa:	490d      	ldr	r1, [pc, #52]	; (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004bac:	4313      	orrs	r3, r2
 8004bae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00b      	beq.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004bbe:	4b08      	ldr	r3, [pc, #32]	; (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bc4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004bce:	4904      	ldr	r1, [pc, #16]	; (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004bd6:	7cbb      	ldrb	r3, [r7, #18]
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3718      	adds	r7, #24
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	40021000 	.word	0x40021000

08004be4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004bf2:	4b73      	ldr	r3, [pc, #460]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004bf4:	68db      	ldr	r3, [r3, #12]
 8004bf6:	f003 0303 	and.w	r3, r3, #3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d018      	beq.n	8004c30 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004bfe:	4b70      	ldr	r3, [pc, #448]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c00:	68db      	ldr	r3, [r3, #12]
 8004c02:	f003 0203 	and.w	r2, r3, #3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d10d      	bne.n	8004c2a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
       ||
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d009      	beq.n	8004c2a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004c16:	4b6a      	ldr	r3, [pc, #424]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	091b      	lsrs	r3, r3, #4
 8004c1c:	f003 0307 	and.w	r3, r3, #7
 8004c20:	1c5a      	adds	r2, r3, #1
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685b      	ldr	r3, [r3, #4]
       ||
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d044      	beq.n	8004cb4 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	73fb      	strb	r3, [r7, #15]
 8004c2e:	e041      	b.n	8004cb4 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2b02      	cmp	r3, #2
 8004c36:	d00c      	beq.n	8004c52 <RCCEx_PLLSAI1_Config+0x6e>
 8004c38:	2b03      	cmp	r3, #3
 8004c3a:	d013      	beq.n	8004c64 <RCCEx_PLLSAI1_Config+0x80>
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d120      	bne.n	8004c82 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c40:	4b5f      	ldr	r3, [pc, #380]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d11d      	bne.n	8004c88 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c50:	e01a      	b.n	8004c88 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c52:	4b5b      	ldr	r3, [pc, #364]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d116      	bne.n	8004c8c <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c62:	e013      	b.n	8004c8c <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c64:	4b56      	ldr	r3, [pc, #344]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d10f      	bne.n	8004c90 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c70:	4b53      	ldr	r3, [pc, #332]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d109      	bne.n	8004c90 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c80:	e006      	b.n	8004c90 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	73fb      	strb	r3, [r7, #15]
      break;
 8004c86:	e004      	b.n	8004c92 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004c88:	bf00      	nop
 8004c8a:	e002      	b.n	8004c92 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004c8c:	bf00      	nop
 8004c8e:	e000      	b.n	8004c92 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004c90:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c92:	7bfb      	ldrb	r3, [r7, #15]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d10d      	bne.n	8004cb4 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c98:	4b49      	ldr	r3, [pc, #292]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6819      	ldr	r1, [r3, #0]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	3b01      	subs	r3, #1
 8004caa:	011b      	lsls	r3, r3, #4
 8004cac:	430b      	orrs	r3, r1
 8004cae:	4944      	ldr	r1, [pc, #272]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004cb4:	7bfb      	ldrb	r3, [r7, #15]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d17d      	bne.n	8004db6 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004cba:	4b41      	ldr	r3, [pc, #260]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a40      	ldr	r2, [pc, #256]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004cc0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004cc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cc6:	f7fc ffaf 	bl	8001c28 <HAL_GetTick>
 8004cca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ccc:	e009      	b.n	8004ce2 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004cce:	f7fc ffab 	bl	8001c28 <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d902      	bls.n	8004ce2 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	73fb      	strb	r3, [r7, #15]
        break;
 8004ce0:	e005      	b.n	8004cee <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ce2:	4b37      	ldr	r3, [pc, #220]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1ef      	bne.n	8004cce <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004cee:	7bfb      	ldrb	r3, [r7, #15]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d160      	bne.n	8004db6 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d111      	bne.n	8004d1e <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004cfa:	4b31      	ldr	r3, [pc, #196]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004cfc:	691b      	ldr	r3, [r3, #16]
 8004cfe:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004d02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	6892      	ldr	r2, [r2, #8]
 8004d0a:	0211      	lsls	r1, r2, #8
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	68d2      	ldr	r2, [r2, #12]
 8004d10:	0912      	lsrs	r2, r2, #4
 8004d12:	0452      	lsls	r2, r2, #17
 8004d14:	430a      	orrs	r2, r1
 8004d16:	492a      	ldr	r1, [pc, #168]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	610b      	str	r3, [r1, #16]
 8004d1c:	e027      	b.n	8004d6e <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d112      	bne.n	8004d4a <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d24:	4b26      	ldr	r3, [pc, #152]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d26:	691b      	ldr	r3, [r3, #16]
 8004d28:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004d2c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	6892      	ldr	r2, [r2, #8]
 8004d34:	0211      	lsls	r1, r2, #8
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	6912      	ldr	r2, [r2, #16]
 8004d3a:	0852      	lsrs	r2, r2, #1
 8004d3c:	3a01      	subs	r2, #1
 8004d3e:	0552      	lsls	r2, r2, #21
 8004d40:	430a      	orrs	r2, r1
 8004d42:	491f      	ldr	r1, [pc, #124]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d44:	4313      	orrs	r3, r2
 8004d46:	610b      	str	r3, [r1, #16]
 8004d48:	e011      	b.n	8004d6e <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004d4a:	4b1d      	ldr	r3, [pc, #116]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d4c:	691b      	ldr	r3, [r3, #16]
 8004d4e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004d52:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	6892      	ldr	r2, [r2, #8]
 8004d5a:	0211      	lsls	r1, r2, #8
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	6952      	ldr	r2, [r2, #20]
 8004d60:	0852      	lsrs	r2, r2, #1
 8004d62:	3a01      	subs	r2, #1
 8004d64:	0652      	lsls	r2, r2, #25
 8004d66:	430a      	orrs	r2, r1
 8004d68:	4915      	ldr	r1, [pc, #84]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004d6e:	4b14      	ldr	r3, [pc, #80]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a13      	ldr	r2, [pc, #76]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d74:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004d78:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d7a:	f7fc ff55 	bl	8001c28 <HAL_GetTick>
 8004d7e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d80:	e009      	b.n	8004d96 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004d82:	f7fc ff51 	bl	8001c28 <HAL_GetTick>
 8004d86:	4602      	mov	r2, r0
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d902      	bls.n	8004d96 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	73fb      	strb	r3, [r7, #15]
          break;
 8004d94:	e005      	b.n	8004da2 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004d96:	4b0a      	ldr	r3, [pc, #40]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d0ef      	beq.n	8004d82 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8004da2:	7bfb      	ldrb	r3, [r7, #15]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d106      	bne.n	8004db6 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004da8:	4b05      	ldr	r3, [pc, #20]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004daa:	691a      	ldr	r2, [r3, #16]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	4903      	ldr	r1, [pc, #12]	; (8004dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	40021000 	.word	0x40021000

08004dc4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004dd2:	4b68      	ldr	r3, [pc, #416]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d018      	beq.n	8004e10 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004dde:	4b65      	ldr	r3, [pc, #404]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	f003 0203 	and.w	r2, r3, #3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d10d      	bne.n	8004e0a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
       ||
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d009      	beq.n	8004e0a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004df6:	4b5f      	ldr	r3, [pc, #380]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004df8:	68db      	ldr	r3, [r3, #12]
 8004dfa:	091b      	lsrs	r3, r3, #4
 8004dfc:	f003 0307 	and.w	r3, r3, #7
 8004e00:	1c5a      	adds	r2, r3, #1
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
       ||
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d044      	beq.n	8004e94 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	73fb      	strb	r3, [r7, #15]
 8004e0e:	e041      	b.n	8004e94 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d00c      	beq.n	8004e32 <RCCEx_PLLSAI2_Config+0x6e>
 8004e18:	2b03      	cmp	r3, #3
 8004e1a:	d013      	beq.n	8004e44 <RCCEx_PLLSAI2_Config+0x80>
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d120      	bne.n	8004e62 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e20:	4b54      	ldr	r3, [pc, #336]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0302 	and.w	r3, r3, #2
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d11d      	bne.n	8004e68 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e30:	e01a      	b.n	8004e68 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e32:	4b50      	ldr	r3, [pc, #320]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d116      	bne.n	8004e6c <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e42:	e013      	b.n	8004e6c <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004e44:	4b4b      	ldr	r3, [pc, #300]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d10f      	bne.n	8004e70 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004e50:	4b48      	ldr	r3, [pc, #288]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d109      	bne.n	8004e70 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004e60:	e006      	b.n	8004e70 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	73fb      	strb	r3, [r7, #15]
      break;
 8004e66:	e004      	b.n	8004e72 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004e68:	bf00      	nop
 8004e6a:	e002      	b.n	8004e72 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004e6c:	bf00      	nop
 8004e6e:	e000      	b.n	8004e72 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004e70:	bf00      	nop
    }

    if(status == HAL_OK)
 8004e72:	7bfb      	ldrb	r3, [r7, #15]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d10d      	bne.n	8004e94 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004e78:	4b3e      	ldr	r3, [pc, #248]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6819      	ldr	r1, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	3b01      	subs	r3, #1
 8004e8a:	011b      	lsls	r3, r3, #4
 8004e8c:	430b      	orrs	r3, r1
 8004e8e:	4939      	ldr	r1, [pc, #228]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e90:	4313      	orrs	r3, r2
 8004e92:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004e94:	7bfb      	ldrb	r3, [r7, #15]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d167      	bne.n	8004f6a <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004e9a:	4b36      	ldr	r3, [pc, #216]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a35      	ldr	r2, [pc, #212]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ea0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ea4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ea6:	f7fc febf 	bl	8001c28 <HAL_GetTick>
 8004eaa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004eac:	e009      	b.n	8004ec2 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004eae:	f7fc febb 	bl	8001c28 <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d902      	bls.n	8004ec2 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	73fb      	strb	r3, [r7, #15]
        break;
 8004ec0:	e005      	b.n	8004ece <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ec2:	4b2c      	ldr	r3, [pc, #176]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1ef      	bne.n	8004eae <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004ece:	7bfb      	ldrb	r3, [r7, #15]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d14a      	bne.n	8004f6a <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d111      	bne.n	8004efe <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004eda:	4b26      	ldr	r3, [pc, #152]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004ee2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	6892      	ldr	r2, [r2, #8]
 8004eea:	0211      	lsls	r1, r2, #8
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	68d2      	ldr	r2, [r2, #12]
 8004ef0:	0912      	lsrs	r2, r2, #4
 8004ef2:	0452      	lsls	r2, r2, #17
 8004ef4:	430a      	orrs	r2, r1
 8004ef6:	491f      	ldr	r1, [pc, #124]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	614b      	str	r3, [r1, #20]
 8004efc:	e011      	b.n	8004f22 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004efe:	4b1d      	ldr	r3, [pc, #116]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f00:	695b      	ldr	r3, [r3, #20]
 8004f02:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004f06:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	6892      	ldr	r2, [r2, #8]
 8004f0e:	0211      	lsls	r1, r2, #8
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	6912      	ldr	r2, [r2, #16]
 8004f14:	0852      	lsrs	r2, r2, #1
 8004f16:	3a01      	subs	r2, #1
 8004f18:	0652      	lsls	r2, r2, #25
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	4915      	ldr	r1, [pc, #84]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004f22:	4b14      	ldr	r3, [pc, #80]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a13      	ldr	r2, [pc, #76]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f2c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f2e:	f7fc fe7b 	bl	8001c28 <HAL_GetTick>
 8004f32:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f34:	e009      	b.n	8004f4a <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004f36:	f7fc fe77 	bl	8001c28 <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	2b02      	cmp	r3, #2
 8004f42:	d902      	bls.n	8004f4a <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	73fb      	strb	r3, [r7, #15]
          break;
 8004f48:	e005      	b.n	8004f56 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004f4a:	4b0a      	ldr	r3, [pc, #40]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d0ef      	beq.n	8004f36 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8004f56:	7bfb      	ldrb	r3, [r7, #15]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d106      	bne.n	8004f6a <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004f5c:	4b05      	ldr	r3, [pc, #20]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f5e:	695a      	ldr	r2, [r3, #20]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	695b      	ldr	r3, [r3, #20]
 8004f64:	4903      	ldr	r1, [pc, #12]	; (8004f74 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004f66:	4313      	orrs	r3, r2
 8004f68:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004f6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f6c:	4618      	mov	r0, r3
 8004f6e:	3710      	adds	r7, #16
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	40021000 	.word	0x40021000

08004f78 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d101      	bne.n	8004f8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e095      	b.n	80050b6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d108      	bne.n	8004fa4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f9a:	d009      	beq.n	8004fb0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	61da      	str	r2, [r3, #28]
 8004fa2:	e005      	b.n	8004fb0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d106      	bne.n	8004fd0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f7fc faf6 	bl	80015bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fe6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ff0:	d902      	bls.n	8004ff8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	60fb      	str	r3, [r7, #12]
 8004ff6:	e002      	b.n	8004ffe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004ff8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ffc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	68db      	ldr	r3, [r3, #12]
 8005002:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005006:	d007      	beq.n	8005018 <HAL_SPI_Init+0xa0>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005010:	d002      	beq.n	8005018 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2200      	movs	r2, #0
 8005016:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005028:	431a      	orrs	r2, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	f003 0302 	and.w	r3, r3, #2
 8005032:	431a      	orrs	r2, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	695b      	ldr	r3, [r3, #20]
 8005038:	f003 0301 	and.w	r3, r3, #1
 800503c:	431a      	orrs	r2, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	699b      	ldr	r3, [r3, #24]
 8005042:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005046:	431a      	orrs	r2, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	69db      	ldr	r3, [r3, #28]
 800504c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005050:	431a      	orrs	r2, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800505a:	ea42 0103 	orr.w	r1, r2, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005062:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	430a      	orrs	r2, r1
 800506c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	699b      	ldr	r3, [r3, #24]
 8005072:	0c1b      	lsrs	r3, r3, #16
 8005074:	f003 0204 	and.w	r2, r3, #4
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507c:	f003 0310 	and.w	r3, r3, #16
 8005080:	431a      	orrs	r2, r3
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005086:	f003 0308 	and.w	r3, r3, #8
 800508a:	431a      	orrs	r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005094:	ea42 0103 	orr.w	r1, r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	430a      	orrs	r2, r1
 80050a4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2200      	movs	r2, #0
 80050aa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80050b4:	2300      	movs	r3, #0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3710      	adds	r7, #16
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}

080050be <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050be:	b580      	push	{r7, lr}
 80050c0:	b088      	sub	sp, #32
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	60f8      	str	r0, [r7, #12]
 80050c6:	60b9      	str	r1, [r7, #8]
 80050c8:	603b      	str	r3, [r7, #0]
 80050ca:	4613      	mov	r3, r2
 80050cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80050ce:	2300      	movs	r3, #0
 80050d0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d101      	bne.n	80050e0 <HAL_SPI_Transmit+0x22>
 80050dc:	2302      	movs	r3, #2
 80050de:	e158      	b.n	8005392 <HAL_SPI_Transmit+0x2d4>
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050e8:	f7fc fd9e 	bl	8001c28 <HAL_GetTick>
 80050ec:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80050ee:	88fb      	ldrh	r3, [r7, #6]
 80050f0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d002      	beq.n	8005104 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80050fe:	2302      	movs	r3, #2
 8005100:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005102:	e13d      	b.n	8005380 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d002      	beq.n	8005110 <HAL_SPI_Transmit+0x52>
 800510a:	88fb      	ldrh	r3, [r7, #6]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d102      	bne.n	8005116 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005114:	e134      	b.n	8005380 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2203      	movs	r2, #3
 800511a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	68ba      	ldr	r2, [r7, #8]
 8005128:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	88fa      	ldrh	r2, [r7, #6]
 800512e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	88fa      	ldrh	r2, [r7, #6]
 8005134:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2200      	movs	r2, #0
 8005140:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2200      	movs	r2, #0
 8005150:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2200      	movs	r2, #0
 8005156:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005160:	d10f      	bne.n	8005182 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005170:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005180:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800518c:	2b40      	cmp	r3, #64	; 0x40
 800518e:	d007      	beq.n	80051a0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800519e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80051a8:	d94b      	bls.n	8005242 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d002      	beq.n	80051b8 <HAL_SPI_Transmit+0xfa>
 80051b2:	8afb      	ldrh	r3, [r7, #22]
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d13e      	bne.n	8005236 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051bc:	881a      	ldrh	r2, [r3, #0]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c8:	1c9a      	adds	r2, r3, #2
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051d2:	b29b      	uxth	r3, r3
 80051d4:	3b01      	subs	r3, #1
 80051d6:	b29a      	uxth	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80051dc:	e02b      	b.n	8005236 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	f003 0302 	and.w	r3, r3, #2
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d112      	bne.n	8005212 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f0:	881a      	ldrh	r2, [r3, #0]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051fc:	1c9a      	adds	r2, r3, #2
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005206:	b29b      	uxth	r3, r3
 8005208:	3b01      	subs	r3, #1
 800520a:	b29a      	uxth	r2, r3
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005210:	e011      	b.n	8005236 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005212:	f7fc fd09 	bl	8001c28 <HAL_GetTick>
 8005216:	4602      	mov	r2, r0
 8005218:	69bb      	ldr	r3, [r7, #24]
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	683a      	ldr	r2, [r7, #0]
 800521e:	429a      	cmp	r2, r3
 8005220:	d803      	bhi.n	800522a <HAL_SPI_Transmit+0x16c>
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005228:	d102      	bne.n	8005230 <HAL_SPI_Transmit+0x172>
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d102      	bne.n	8005236 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005234:	e0a4      	b.n	8005380 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800523a:	b29b      	uxth	r3, r3
 800523c:	2b00      	cmp	r3, #0
 800523e:	d1ce      	bne.n	80051de <HAL_SPI_Transmit+0x120>
 8005240:	e07c      	b.n	800533c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d002      	beq.n	8005250 <HAL_SPI_Transmit+0x192>
 800524a:	8afb      	ldrh	r3, [r7, #22]
 800524c:	2b01      	cmp	r3, #1
 800524e:	d170      	bne.n	8005332 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005254:	b29b      	uxth	r3, r3
 8005256:	2b01      	cmp	r3, #1
 8005258:	d912      	bls.n	8005280 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800525e:	881a      	ldrh	r2, [r3, #0]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800526a:	1c9a      	adds	r2, r3, #2
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005274:	b29b      	uxth	r3, r3
 8005276:	3b02      	subs	r3, #2
 8005278:	b29a      	uxth	r2, r3
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800527e:	e058      	b.n	8005332 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	330c      	adds	r3, #12
 800528a:	7812      	ldrb	r2, [r2, #0]
 800528c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005292:	1c5a      	adds	r2, r3, #1
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800529c:	b29b      	uxth	r3, r3
 800529e:	3b01      	subs	r3, #1
 80052a0:	b29a      	uxth	r2, r3
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80052a6:	e044      	b.n	8005332 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	f003 0302 	and.w	r3, r3, #2
 80052b2:	2b02      	cmp	r3, #2
 80052b4:	d12b      	bne.n	800530e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d912      	bls.n	80052e6 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c4:	881a      	ldrh	r2, [r3, #0]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d0:	1c9a      	adds	r2, r3, #2
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052da:	b29b      	uxth	r3, r3
 80052dc:	3b02      	subs	r3, #2
 80052de:	b29a      	uxth	r2, r3
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80052e4:	e025      	b.n	8005332 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	330c      	adds	r3, #12
 80052f0:	7812      	ldrb	r2, [r2, #0]
 80052f2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052f8:	1c5a      	adds	r2, r3, #1
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005302:	b29b      	uxth	r3, r3
 8005304:	3b01      	subs	r3, #1
 8005306:	b29a      	uxth	r2, r3
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800530c:	e011      	b.n	8005332 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800530e:	f7fc fc8b 	bl	8001c28 <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	683a      	ldr	r2, [r7, #0]
 800531a:	429a      	cmp	r2, r3
 800531c:	d803      	bhi.n	8005326 <HAL_SPI_Transmit+0x268>
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005324:	d102      	bne.n	800532c <HAL_SPI_Transmit+0x26e>
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d102      	bne.n	8005332 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005330:	e026      	b.n	8005380 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005336:	b29b      	uxth	r3, r3
 8005338:	2b00      	cmp	r3, #0
 800533a:	d1b5      	bne.n	80052a8 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800533c:	69ba      	ldr	r2, [r7, #24]
 800533e:	6839      	ldr	r1, [r7, #0]
 8005340:	68f8      	ldr	r0, [r7, #12]
 8005342:	f000 fbdf 	bl	8005b04 <SPI_EndRxTxTransaction>
 8005346:	4603      	mov	r3, r0
 8005348:	2b00      	cmp	r3, #0
 800534a:	d002      	beq.n	8005352 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2220      	movs	r2, #32
 8005350:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d10a      	bne.n	8005370 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800535a:	2300      	movs	r3, #0
 800535c:	613b      	str	r3, [r7, #16]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	613b      	str	r3, [r7, #16]
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	613b      	str	r3, [r7, #16]
 800536e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005374:	2b00      	cmp	r3, #0
 8005376:	d002      	beq.n	800537e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	77fb      	strb	r3, [r7, #31]
 800537c:	e000      	b.n	8005380 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800537e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005390:	7ffb      	ldrb	r3, [r7, #31]
}
 8005392:	4618      	mov	r0, r3
 8005394:	3720      	adds	r7, #32
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
	...

0800539c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b086      	sub	sp, #24
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	4613      	mov	r3, r2
 80053a8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80053aa:	2300      	movs	r3, #0
 80053ac:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d101      	bne.n	80053bc <HAL_SPI_Transmit_DMA+0x20>
 80053b8:	2302      	movs	r3, #2
 80053ba:	e0d8      	b.n	800556e <HAL_SPI_Transmit_DMA+0x1d2>
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2201      	movs	r2, #1
 80053c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d002      	beq.n	80053d6 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80053d0:	2302      	movs	r3, #2
 80053d2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80053d4:	e0c6      	b.n	8005564 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d002      	beq.n	80053e2 <HAL_SPI_Transmit_DMA+0x46>
 80053dc:	88fb      	ldrh	r3, [r7, #6]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d102      	bne.n	80053e8 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80053e6:	e0bd      	b.n	8005564 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2203      	movs	r2, #3
 80053ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	2200      	movs	r2, #0
 80053f4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	68ba      	ldr	r2, [r7, #8]
 80053fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	88fa      	ldrh	r2, [r7, #6]
 8005400:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	88fa      	ldrh	r2, [r7, #6]
 8005406:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2200      	movs	r2, #0
 800540c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	2200      	movs	r2, #0
 8005412:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2200      	movs	r2, #0
 8005418:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2200      	movs	r2, #0
 800541e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2200      	movs	r2, #0
 8005426:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005432:	d10f      	bne.n	8005454 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005442:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005452:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005458:	4a47      	ldr	r2, [pc, #284]	; (8005578 <HAL_SPI_Transmit_DMA+0x1dc>)
 800545a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005460:	4a46      	ldr	r2, [pc, #280]	; (800557c <HAL_SPI_Transmit_DMA+0x1e0>)
 8005462:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005468:	4a45      	ldr	r2, [pc, #276]	; (8005580 <HAL_SPI_Transmit_DMA+0x1e4>)
 800546a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005470:	2200      	movs	r2, #0
 8005472:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	685a      	ldr	r2, [r3, #4]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005482:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800548c:	d82d      	bhi.n	80054ea <HAL_SPI_Transmit_DMA+0x14e>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005498:	d127      	bne.n	80054ea <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800549e:	b29b      	uxth	r3, r3
 80054a0:	f003 0301 	and.w	r3, r3, #1
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d10f      	bne.n	80054c8 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	685a      	ldr	r2, [r3, #4]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80054b6:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054bc:	b29b      	uxth	r3, r3
 80054be:	085b      	lsrs	r3, r3, #1
 80054c0:	b29a      	uxth	r2, r3
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80054c6:	e010      	b.n	80054ea <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685a      	ldr	r2, [r3, #4]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054d6:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054dc:	b29b      	uxth	r3, r3
 80054de:	085b      	lsrs	r3, r3, #1
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	3301      	adds	r3, #1
 80054e4:	b29a      	uxth	r2, r3
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f2:	4619      	mov	r1, r3
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	330c      	adds	r3, #12
 80054fa:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005500:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005502:	f7fd ff33 	bl	800336c <HAL_DMA_Start_IT>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00c      	beq.n	8005526 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005510:	f043 0210 	orr.w	r2, r3, #16
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8005524:	e01e      	b.n	8005564 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005530:	2b40      	cmp	r3, #64	; 0x40
 8005532:	d007      	beq.n	8005544 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005542:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	685a      	ldr	r2, [r3, #4]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f042 0220 	orr.w	r2, r2, #32
 8005552:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	685a      	ldr	r2, [r3, #4]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f042 0202 	orr.w	r2, r2, #2
 8005562:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800556c:	7dfb      	ldrb	r3, [r7, #23]
}
 800556e:	4618      	mov	r0, r3
 8005570:	3718      	adds	r7, #24
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	08005853 	.word	0x08005853
 800557c:	080057ad 	.word	0x080057ad
 8005580:	0800586f 	.word	0x0800586f

08005584 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b088      	sub	sp, #32
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	099b      	lsrs	r3, r3, #6
 80055a0:	f003 0301 	and.w	r3, r3, #1
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d10f      	bne.n	80055c8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80055a8:	69bb      	ldr	r3, [r7, #24]
 80055aa:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00a      	beq.n	80055c8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80055b2:	69fb      	ldr	r3, [r7, #28]
 80055b4:	099b      	lsrs	r3, r3, #6
 80055b6:	f003 0301 	and.w	r3, r3, #1
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d004      	beq.n	80055c8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	4798      	blx	r3
    return;
 80055c6:	e0d8      	b.n	800577a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	085b      	lsrs	r3, r3, #1
 80055cc:	f003 0301 	and.w	r3, r3, #1
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d00a      	beq.n	80055ea <HAL_SPI_IRQHandler+0x66>
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	09db      	lsrs	r3, r3, #7
 80055d8:	f003 0301 	and.w	r3, r3, #1
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d004      	beq.n	80055ea <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	4798      	blx	r3
    return;
 80055e8:	e0c7      	b.n	800577a <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80055ea:	69bb      	ldr	r3, [r7, #24]
 80055ec:	095b      	lsrs	r3, r3, #5
 80055ee:	f003 0301 	and.w	r3, r3, #1
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d10c      	bne.n	8005610 <HAL_SPI_IRQHandler+0x8c>
 80055f6:	69bb      	ldr	r3, [r7, #24]
 80055f8:	099b      	lsrs	r3, r3, #6
 80055fa:	f003 0301 	and.w	r3, r3, #1
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d106      	bne.n	8005610 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	0a1b      	lsrs	r3, r3, #8
 8005606:	f003 0301 	and.w	r3, r3, #1
 800560a:	2b00      	cmp	r3, #0
 800560c:	f000 80b5 	beq.w	800577a <HAL_SPI_IRQHandler+0x1f6>
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	095b      	lsrs	r3, r3, #5
 8005614:	f003 0301 	and.w	r3, r3, #1
 8005618:	2b00      	cmp	r3, #0
 800561a:	f000 80ae 	beq.w	800577a <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	099b      	lsrs	r3, r3, #6
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	2b00      	cmp	r3, #0
 8005628:	d023      	beq.n	8005672 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005630:	b2db      	uxtb	r3, r3
 8005632:	2b03      	cmp	r3, #3
 8005634:	d011      	beq.n	800565a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800563a:	f043 0204 	orr.w	r2, r3, #4
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005642:	2300      	movs	r3, #0
 8005644:	617b      	str	r3, [r7, #20]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	617b      	str	r3, [r7, #20]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	617b      	str	r3, [r7, #20]
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	e00b      	b.n	8005672 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800565a:	2300      	movs	r3, #0
 800565c:	613b      	str	r3, [r7, #16]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	613b      	str	r3, [r7, #16]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	613b      	str	r3, [r7, #16]
 800566e:	693b      	ldr	r3, [r7, #16]
        return;
 8005670:	e083      	b.n	800577a <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	095b      	lsrs	r3, r3, #5
 8005676:	f003 0301 	and.w	r3, r3, #1
 800567a:	2b00      	cmp	r3, #0
 800567c:	d014      	beq.n	80056a8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005682:	f043 0201 	orr.w	r2, r3, #1
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800568a:	2300      	movs	r3, #0
 800568c:	60fb      	str	r3, [r7, #12]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	60fb      	str	r3, [r7, #12]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056a4:	601a      	str	r2, [r3, #0]
 80056a6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	0a1b      	lsrs	r3, r3, #8
 80056ac:	f003 0301 	and.w	r3, r3, #1
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00c      	beq.n	80056ce <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056b8:	f043 0208 	orr.w	r2, r3, #8
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80056c0:	2300      	movs	r3, #0
 80056c2:	60bb      	str	r3, [r7, #8]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	60bb      	str	r3, [r7, #8]
 80056cc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d050      	beq.n	8005778 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	685a      	ldr	r2, [r3, #4]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80056e4:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2201      	movs	r2, #1
 80056ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	f003 0302 	and.w	r3, r3, #2
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d104      	bne.n	8005702 <HAL_SPI_IRQHandler+0x17e>
 80056f8:	69fb      	ldr	r3, [r7, #28]
 80056fa:	f003 0301 	and.w	r3, r3, #1
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d034      	beq.n	800576c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	685a      	ldr	r2, [r3, #4]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f022 0203 	bic.w	r2, r2, #3
 8005710:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005716:	2b00      	cmp	r3, #0
 8005718:	d011      	beq.n	800573e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800571e:	4a18      	ldr	r2, [pc, #96]	; (8005780 <HAL_SPI_IRQHandler+0x1fc>)
 8005720:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005726:	4618      	mov	r0, r3
 8005728:	f7fd fe80 	bl	800342c <HAL_DMA_Abort_IT>
 800572c:	4603      	mov	r3, r0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d005      	beq.n	800573e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005736:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005742:	2b00      	cmp	r3, #0
 8005744:	d016      	beq.n	8005774 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800574a:	4a0d      	ldr	r2, [pc, #52]	; (8005780 <HAL_SPI_IRQHandler+0x1fc>)
 800574c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005752:	4618      	mov	r0, r3
 8005754:	f7fd fe6a 	bl	800342c <HAL_DMA_Abort_IT>
 8005758:	4603      	mov	r3, r0
 800575a:	2b00      	cmp	r3, #0
 800575c:	d00a      	beq.n	8005774 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005762:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800576a:	e003      	b.n	8005774 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 f813 	bl	8005798 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005772:	e000      	b.n	8005776 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005774:	bf00      	nop
    return;
 8005776:	bf00      	nop
 8005778:	bf00      	nop
  }
}
 800577a:	3720      	adds	r7, #32
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}
 8005780:	080058af 	.word	0x080058af

08005784 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80057a0:	bf00      	nop
 80057a2:	370c      	adds	r7, #12
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b086      	sub	sp, #24
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057b8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80057ba:	f7fc fa35 	bl	8001c28 <HAL_GetTick>
 80057be:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 0320 	and.w	r3, r3, #32
 80057ca:	2b20      	cmp	r3, #32
 80057cc:	d03b      	beq.n	8005846 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	685a      	ldr	r2, [r3, #4]
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f022 0220 	bic.w	r2, r2, #32
 80057dc:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	685a      	ldr	r2, [r3, #4]
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f022 0202 	bic.w	r2, r2, #2
 80057ec:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80057ee:	693a      	ldr	r2, [r7, #16]
 80057f0:	2164      	movs	r1, #100	; 0x64
 80057f2:	6978      	ldr	r0, [r7, #20]
 80057f4:	f000 f986 	bl	8005b04 <SPI_EndRxTxTransaction>
 80057f8:	4603      	mov	r3, r0
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d005      	beq.n	800580a <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005802:	f043 0220 	orr.w	r2, r3, #32
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d10a      	bne.n	8005828 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005812:	2300      	movs	r3, #0
 8005814:	60fb      	str	r3, [r7, #12]
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	60fb      	str	r3, [r7, #12]
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	60fb      	str	r3, [r7, #12]
 8005826:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	2200      	movs	r2, #0
 800582c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	2201      	movs	r2, #1
 8005832:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800583a:	2b00      	cmp	r3, #0
 800583c:	d003      	beq.n	8005846 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800583e:	6978      	ldr	r0, [r7, #20]
 8005840:	f7ff ffaa 	bl	8005798 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005844:	e002      	b.n	800584c <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8005846:	6978      	ldr	r0, [r7, #20]
 8005848:	f7fb fc50 	bl	80010ec <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800584c:	3718      	adds	r7, #24
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}

08005852 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005852:	b580      	push	{r7, lr}
 8005854:	b084      	sub	sp, #16
 8005856:	af00      	add	r7, sp, #0
 8005858:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800585e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005860:	68f8      	ldr	r0, [r7, #12]
 8005862:	f7ff ff8f 	bl	8005784 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005866:	bf00      	nop
 8005868:	3710      	adds	r7, #16
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}

0800586e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800586e:	b580      	push	{r7, lr}
 8005870:	b084      	sub	sp, #16
 8005872:	af00      	add	r7, sp, #0
 8005874:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800587a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	685a      	ldr	r2, [r3, #4]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f022 0203 	bic.w	r2, r2, #3
 800588a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005890:	f043 0210 	orr.w	r2, r3, #16
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80058a0:	68f8      	ldr	r0, [r7, #12]
 80058a2:	f7ff ff79 	bl	8005798 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80058a6:	bf00      	nop
 80058a8:	3710      	adds	r7, #16
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}

080058ae <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058ae:	b580      	push	{r7, lr}
 80058b0:	b084      	sub	sp, #16
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058ba:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2200      	movs	r2, #0
 80058c8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80058ca:	68f8      	ldr	r0, [r7, #12]
 80058cc:	f7ff ff64 	bl	8005798 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80058d0:	bf00      	nop
 80058d2:	3710      	adds	r7, #16
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b088      	sub	sp, #32
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	603b      	str	r3, [r7, #0]
 80058e4:	4613      	mov	r3, r2
 80058e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80058e8:	f7fc f99e 	bl	8001c28 <HAL_GetTick>
 80058ec:	4602      	mov	r2, r0
 80058ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058f0:	1a9b      	subs	r3, r3, r2
 80058f2:	683a      	ldr	r2, [r7, #0]
 80058f4:	4413      	add	r3, r2
 80058f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80058f8:	f7fc f996 	bl	8001c28 <HAL_GetTick>
 80058fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80058fe:	4b39      	ldr	r3, [pc, #228]	; (80059e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	015b      	lsls	r3, r3, #5
 8005904:	0d1b      	lsrs	r3, r3, #20
 8005906:	69fa      	ldr	r2, [r7, #28]
 8005908:	fb02 f303 	mul.w	r3, r2, r3
 800590c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800590e:	e054      	b.n	80059ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005916:	d050      	beq.n	80059ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005918:	f7fc f986 	bl	8001c28 <HAL_GetTick>
 800591c:	4602      	mov	r2, r0
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	69fa      	ldr	r2, [r7, #28]
 8005924:	429a      	cmp	r2, r3
 8005926:	d902      	bls.n	800592e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d13d      	bne.n	80059aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	685a      	ldr	r2, [r3, #4]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800593c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005946:	d111      	bne.n	800596c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005950:	d004      	beq.n	800595c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800595a:	d107      	bne.n	800596c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800596a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005970:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005974:	d10f      	bne.n	8005996 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005984:	601a      	str	r2, [r3, #0]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005994:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2201      	movs	r2, #1
 800599a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e017      	b.n	80059da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d101      	bne.n	80059b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80059b0:	2300      	movs	r3, #0
 80059b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	3b01      	subs	r3, #1
 80059b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	689a      	ldr	r2, [r3, #8]
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	4013      	ands	r3, r2
 80059c4:	68ba      	ldr	r2, [r7, #8]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	bf0c      	ite	eq
 80059ca:	2301      	moveq	r3, #1
 80059cc:	2300      	movne	r3, #0
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	461a      	mov	r2, r3
 80059d2:	79fb      	ldrb	r3, [r7, #7]
 80059d4:	429a      	cmp	r2, r3
 80059d6:	d19b      	bne.n	8005910 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80059d8:	2300      	movs	r3, #0
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3720      	adds	r7, #32
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	20000004 	.word	0x20000004

080059e8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b088      	sub	sp, #32
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	607a      	str	r2, [r7, #4]
 80059f4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80059f6:	f7fc f917 	bl	8001c28 <HAL_GetTick>
 80059fa:	4602      	mov	r2, r0
 80059fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059fe:	1a9b      	subs	r3, r3, r2
 8005a00:	683a      	ldr	r2, [r7, #0]
 8005a02:	4413      	add	r3, r2
 8005a04:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005a06:	f7fc f90f 	bl	8001c28 <HAL_GetTick>
 8005a0a:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005a0c:	4b3c      	ldr	r3, [pc, #240]	; (8005b00 <SPI_WaitFifoStateUntilTimeout+0x118>)
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	4613      	mov	r3, r2
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	4413      	add	r3, r2
 8005a16:	00da      	lsls	r2, r3, #3
 8005a18:	1ad3      	subs	r3, r2, r3
 8005a1a:	0d1b      	lsrs	r3, r3, #20
 8005a1c:	69fa      	ldr	r2, [r7, #28]
 8005a1e:	fb02 f303 	mul.w	r3, r2, r3
 8005a22:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 8005a24:	e05f      	b.n	8005ae6 <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005a2c:	d106      	bne.n	8005a3c <SPI_WaitFifoStateUntilTimeout+0x54>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d103      	bne.n	8005a3c <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	330c      	adds	r3, #12
 8005a3a:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a42:	d050      	beq.n	8005ae6 <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a44:	f7fc f8f0 	bl	8001c28 <HAL_GetTick>
 8005a48:	4602      	mov	r2, r0
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	69fa      	ldr	r2, [r7, #28]
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d902      	bls.n	8005a5a <SPI_WaitFifoStateUntilTimeout+0x72>
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d13d      	bne.n	8005ad6 <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	685a      	ldr	r2, [r3, #4]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005a68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a72:	d111      	bne.n	8005a98 <SPI_WaitFifoStateUntilTimeout+0xb0>
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a7c:	d004      	beq.n	8005a88 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a86:	d107      	bne.n	8005a98 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005aa0:	d10f      	bne.n	8005ac2 <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ab0:	601a      	str	r2, [r3, #0]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ac0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005ad2:	2303      	movs	r3, #3
 8005ad4:	e010      	b.n	8005af8 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d101      	bne.n	8005ae0 <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 8005adc:	2300      	movs	r3, #0
 8005ade:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	3b01      	subs	r3, #1
 8005ae4:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	689a      	ldr	r2, [r3, #8]
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	4013      	ands	r3, r2
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	429a      	cmp	r2, r3
 8005af4:	d197      	bne.n	8005a26 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8005af6:	2300      	movs	r3, #0
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3720      	adds	r7, #32
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	20000004 	.word	0x20000004

08005b04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af02      	add	r7, sp, #8
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	9300      	str	r3, [sp, #0]
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005b1c:	68f8      	ldr	r0, [r7, #12]
 8005b1e:	f7ff ff63 	bl	80059e8 <SPI_WaitFifoStateUntilTimeout>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d007      	beq.n	8005b38 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b2c:	f043 0220 	orr.w	r2, r3, #32
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e027      	b.n	8005b88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	9300      	str	r3, [sp, #0]
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	2180      	movs	r1, #128	; 0x80
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	f7ff fec8 	bl	80058d8 <SPI_WaitFlagStateUntilTimeout>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d007      	beq.n	8005b5e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b52:	f043 0220 	orr.w	r2, r3, #32
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005b5a:	2303      	movs	r3, #3
 8005b5c:	e014      	b.n	8005b88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	9300      	str	r3, [sp, #0]
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	2200      	movs	r2, #0
 8005b66:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005b6a:	68f8      	ldr	r0, [r7, #12]
 8005b6c:	f7ff ff3c 	bl	80059e8 <SPI_WaitFifoStateUntilTimeout>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d007      	beq.n	8005b86 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b7a:	f043 0220 	orr.w	r2, r3, #32
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e000      	b.n	8005b88 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3710      	adds	r7, #16
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b082      	sub	sp, #8
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d101      	bne.n	8005ba2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e049      	b.n	8005c36 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d106      	bne.n	8005bbc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f7fb ff26 	bl	8001a08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2202      	movs	r2, #2
 8005bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	3304      	adds	r3, #4
 8005bcc:	4619      	mov	r1, r3
 8005bce:	4610      	mov	r0, r2
 8005bd0:	f000 fa4c 	bl	800606c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3708      	adds	r7, #8
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}
	...

08005c40 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b084      	sub	sp, #16
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d109      	bne.n	8005c64 <HAL_TIM_PWM_Start+0x24>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	bf14      	ite	ne
 8005c5c:	2301      	movne	r3, #1
 8005c5e:	2300      	moveq	r3, #0
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	e03c      	b.n	8005cde <HAL_TIM_PWM_Start+0x9e>
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	2b04      	cmp	r3, #4
 8005c68:	d109      	bne.n	8005c7e <HAL_TIM_PWM_Start+0x3e>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005c70:	b2db      	uxtb	r3, r3
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	bf14      	ite	ne
 8005c76:	2301      	movne	r3, #1
 8005c78:	2300      	moveq	r3, #0
 8005c7a:	b2db      	uxtb	r3, r3
 8005c7c:	e02f      	b.n	8005cde <HAL_TIM_PWM_Start+0x9e>
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	2b08      	cmp	r3, #8
 8005c82:	d109      	bne.n	8005c98 <HAL_TIM_PWM_Start+0x58>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	bf14      	ite	ne
 8005c90:	2301      	movne	r3, #1
 8005c92:	2300      	moveq	r3, #0
 8005c94:	b2db      	uxtb	r3, r3
 8005c96:	e022      	b.n	8005cde <HAL_TIM_PWM_Start+0x9e>
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	2b0c      	cmp	r3, #12
 8005c9c:	d109      	bne.n	8005cb2 <HAL_TIM_PWM_Start+0x72>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ca4:	b2db      	uxtb	r3, r3
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	bf14      	ite	ne
 8005caa:	2301      	movne	r3, #1
 8005cac:	2300      	moveq	r3, #0
 8005cae:	b2db      	uxtb	r3, r3
 8005cb0:	e015      	b.n	8005cde <HAL_TIM_PWM_Start+0x9e>
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	2b10      	cmp	r3, #16
 8005cb6:	d109      	bne.n	8005ccc <HAL_TIM_PWM_Start+0x8c>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005cbe:	b2db      	uxtb	r3, r3
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	bf14      	ite	ne
 8005cc4:	2301      	movne	r3, #1
 8005cc6:	2300      	moveq	r3, #0
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	e008      	b.n	8005cde <HAL_TIM_PWM_Start+0x9e>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	bf14      	ite	ne
 8005cd8:	2301      	movne	r3, #1
 8005cda:	2300      	moveq	r3, #0
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d001      	beq.n	8005ce6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e09c      	b.n	8005e20 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d104      	bne.n	8005cf6 <HAL_TIM_PWM_Start+0xb6>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2202      	movs	r2, #2
 8005cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005cf4:	e023      	b.n	8005d3e <HAL_TIM_PWM_Start+0xfe>
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	2b04      	cmp	r3, #4
 8005cfa:	d104      	bne.n	8005d06 <HAL_TIM_PWM_Start+0xc6>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2202      	movs	r2, #2
 8005d00:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d04:	e01b      	b.n	8005d3e <HAL_TIM_PWM_Start+0xfe>
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	2b08      	cmp	r3, #8
 8005d0a:	d104      	bne.n	8005d16 <HAL_TIM_PWM_Start+0xd6>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2202      	movs	r2, #2
 8005d10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d14:	e013      	b.n	8005d3e <HAL_TIM_PWM_Start+0xfe>
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	2b0c      	cmp	r3, #12
 8005d1a:	d104      	bne.n	8005d26 <HAL_TIM_PWM_Start+0xe6>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2202      	movs	r2, #2
 8005d20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d24:	e00b      	b.n	8005d3e <HAL_TIM_PWM_Start+0xfe>
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	2b10      	cmp	r3, #16
 8005d2a:	d104      	bne.n	8005d36 <HAL_TIM_PWM_Start+0xf6>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2202      	movs	r2, #2
 8005d30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d34:	e003      	b.n	8005d3e <HAL_TIM_PWM_Start+0xfe>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2202      	movs	r2, #2
 8005d3a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2201      	movs	r2, #1
 8005d44:	6839      	ldr	r1, [r7, #0]
 8005d46:	4618      	mov	r0, r3
 8005d48:	f000 fd00 	bl	800674c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a35      	ldr	r2, [pc, #212]	; (8005e28 <HAL_TIM_PWM_Start+0x1e8>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d013      	beq.n	8005d7e <HAL_TIM_PWM_Start+0x13e>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a34      	ldr	r2, [pc, #208]	; (8005e2c <HAL_TIM_PWM_Start+0x1ec>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d00e      	beq.n	8005d7e <HAL_TIM_PWM_Start+0x13e>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a32      	ldr	r2, [pc, #200]	; (8005e30 <HAL_TIM_PWM_Start+0x1f0>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d009      	beq.n	8005d7e <HAL_TIM_PWM_Start+0x13e>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a31      	ldr	r2, [pc, #196]	; (8005e34 <HAL_TIM_PWM_Start+0x1f4>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d004      	beq.n	8005d7e <HAL_TIM_PWM_Start+0x13e>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a2f      	ldr	r2, [pc, #188]	; (8005e38 <HAL_TIM_PWM_Start+0x1f8>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d101      	bne.n	8005d82 <HAL_TIM_PWM_Start+0x142>
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e000      	b.n	8005d84 <HAL_TIM_PWM_Start+0x144>
 8005d82:	2300      	movs	r3, #0
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d007      	beq.n	8005d98 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d96:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a22      	ldr	r2, [pc, #136]	; (8005e28 <HAL_TIM_PWM_Start+0x1e8>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d01d      	beq.n	8005dde <HAL_TIM_PWM_Start+0x19e>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005daa:	d018      	beq.n	8005dde <HAL_TIM_PWM_Start+0x19e>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a22      	ldr	r2, [pc, #136]	; (8005e3c <HAL_TIM_PWM_Start+0x1fc>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d013      	beq.n	8005dde <HAL_TIM_PWM_Start+0x19e>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a21      	ldr	r2, [pc, #132]	; (8005e40 <HAL_TIM_PWM_Start+0x200>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d00e      	beq.n	8005dde <HAL_TIM_PWM_Start+0x19e>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a1f      	ldr	r2, [pc, #124]	; (8005e44 <HAL_TIM_PWM_Start+0x204>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d009      	beq.n	8005dde <HAL_TIM_PWM_Start+0x19e>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a17      	ldr	r2, [pc, #92]	; (8005e2c <HAL_TIM_PWM_Start+0x1ec>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d004      	beq.n	8005dde <HAL_TIM_PWM_Start+0x19e>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a15      	ldr	r2, [pc, #84]	; (8005e30 <HAL_TIM_PWM_Start+0x1f0>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d115      	bne.n	8005e0a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	689a      	ldr	r2, [r3, #8]
 8005de4:	4b18      	ldr	r3, [pc, #96]	; (8005e48 <HAL_TIM_PWM_Start+0x208>)
 8005de6:	4013      	ands	r3, r2
 8005de8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2b06      	cmp	r3, #6
 8005dee:	d015      	beq.n	8005e1c <HAL_TIM_PWM_Start+0x1dc>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005df6:	d011      	beq.n	8005e1c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f042 0201 	orr.w	r2, r2, #1
 8005e06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e08:	e008      	b.n	8005e1c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f042 0201 	orr.w	r2, r2, #1
 8005e18:	601a      	str	r2, [r3, #0]
 8005e1a:	e000      	b.n	8005e1e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e1c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005e1e:	2300      	movs	r3, #0
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3710      	adds	r7, #16
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}
 8005e28:	40012c00 	.word	0x40012c00
 8005e2c:	40013400 	.word	0x40013400
 8005e30:	40014000 	.word	0x40014000
 8005e34:	40014400 	.word	0x40014400
 8005e38:	40014800 	.word	0x40014800
 8005e3c:	40000400 	.word	0x40000400
 8005e40:	40000800 	.word	0x40000800
 8005e44:	40000c00 	.word	0x40000c00
 8005e48:	00010007 	.word	0x00010007

08005e4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	60b9      	str	r1, [r7, #8]
 8005e56:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d101      	bne.n	8005e66 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005e62:	2302      	movs	r3, #2
 8005e64:	e0fd      	b.n	8006062 <HAL_TIM_PWM_ConfigChannel+0x216>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2b14      	cmp	r3, #20
 8005e72:	f200 80f0 	bhi.w	8006056 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8005e76:	a201      	add	r2, pc, #4	; (adr r2, 8005e7c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e7c:	08005ed1 	.word	0x08005ed1
 8005e80:	08006057 	.word	0x08006057
 8005e84:	08006057 	.word	0x08006057
 8005e88:	08006057 	.word	0x08006057
 8005e8c:	08005f11 	.word	0x08005f11
 8005e90:	08006057 	.word	0x08006057
 8005e94:	08006057 	.word	0x08006057
 8005e98:	08006057 	.word	0x08006057
 8005e9c:	08005f53 	.word	0x08005f53
 8005ea0:	08006057 	.word	0x08006057
 8005ea4:	08006057 	.word	0x08006057
 8005ea8:	08006057 	.word	0x08006057
 8005eac:	08005f93 	.word	0x08005f93
 8005eb0:	08006057 	.word	0x08006057
 8005eb4:	08006057 	.word	0x08006057
 8005eb8:	08006057 	.word	0x08006057
 8005ebc:	08005fd5 	.word	0x08005fd5
 8005ec0:	08006057 	.word	0x08006057
 8005ec4:	08006057 	.word	0x08006057
 8005ec8:	08006057 	.word	0x08006057
 8005ecc:	08006015 	.word	0x08006015
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68b9      	ldr	r1, [r7, #8]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f000 f962 	bl	80061a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	699a      	ldr	r2, [r3, #24]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f042 0208 	orr.w	r2, r2, #8
 8005eea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	699a      	ldr	r2, [r3, #24]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f022 0204 	bic.w	r2, r2, #4
 8005efa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6999      	ldr	r1, [r3, #24]
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	691a      	ldr	r2, [r3, #16]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	430a      	orrs	r2, r1
 8005f0c:	619a      	str	r2, [r3, #24]
      break;
 8005f0e:	e0a3      	b.n	8006058 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68b9      	ldr	r1, [r7, #8]
 8005f16:	4618      	mov	r0, r3
 8005f18:	f000 f9d2 	bl	80062c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	699a      	ldr	r2, [r3, #24]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005f2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	699a      	ldr	r2, [r3, #24]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	6999      	ldr	r1, [r3, #24]
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	021a      	lsls	r2, r3, #8
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	430a      	orrs	r2, r1
 8005f4e:	619a      	str	r2, [r3, #24]
      break;
 8005f50:	e082      	b.n	8006058 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68b9      	ldr	r1, [r7, #8]
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f000 fa3b 	bl	80063d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	69da      	ldr	r2, [r3, #28]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f042 0208 	orr.w	r2, r2, #8
 8005f6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	69da      	ldr	r2, [r3, #28]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f022 0204 	bic.w	r2, r2, #4
 8005f7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	69d9      	ldr	r1, [r3, #28]
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	691a      	ldr	r2, [r3, #16]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	430a      	orrs	r2, r1
 8005f8e:	61da      	str	r2, [r3, #28]
      break;
 8005f90:	e062      	b.n	8006058 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	68b9      	ldr	r1, [r7, #8]
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f000 faa3 	bl	80064e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	69da      	ldr	r2, [r3, #28]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005fac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	69da      	ldr	r2, [r3, #28]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	69d9      	ldr	r1, [r3, #28]
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	021a      	lsls	r2, r3, #8
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	430a      	orrs	r2, r1
 8005fd0:	61da      	str	r2, [r3, #28]
      break;
 8005fd2:	e041      	b.n	8006058 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68b9      	ldr	r1, [r7, #8]
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f000 faec 	bl	80065b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f042 0208 	orr.w	r2, r2, #8
 8005fee:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f022 0204 	bic.w	r2, r2, #4
 8005ffe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	691a      	ldr	r2, [r3, #16]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	430a      	orrs	r2, r1
 8006010:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006012:	e021      	b.n	8006058 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	68b9      	ldr	r1, [r7, #8]
 800601a:	4618      	mov	r0, r3
 800601c:	f000 fb30 	bl	8006680 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800602e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800603e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	021a      	lsls	r2, r3, #8
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	430a      	orrs	r2, r1
 8006052:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006054:	e000      	b.n	8006058 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006056:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2200      	movs	r2, #0
 800605c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3710      	adds	r7, #16
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
 800606a:	bf00      	nop

0800606c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800606c:	b480      	push	{r7}
 800606e:	b085      	sub	sp, #20
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a40      	ldr	r2, [pc, #256]	; (8006180 <TIM_Base_SetConfig+0x114>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d013      	beq.n	80060ac <TIM_Base_SetConfig+0x40>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800608a:	d00f      	beq.n	80060ac <TIM_Base_SetConfig+0x40>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	4a3d      	ldr	r2, [pc, #244]	; (8006184 <TIM_Base_SetConfig+0x118>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d00b      	beq.n	80060ac <TIM_Base_SetConfig+0x40>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	4a3c      	ldr	r2, [pc, #240]	; (8006188 <TIM_Base_SetConfig+0x11c>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d007      	beq.n	80060ac <TIM_Base_SetConfig+0x40>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4a3b      	ldr	r2, [pc, #236]	; (800618c <TIM_Base_SetConfig+0x120>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d003      	beq.n	80060ac <TIM_Base_SetConfig+0x40>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	4a3a      	ldr	r2, [pc, #232]	; (8006190 <TIM_Base_SetConfig+0x124>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d108      	bne.n	80060be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	68fa      	ldr	r2, [r7, #12]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a2f      	ldr	r2, [pc, #188]	; (8006180 <TIM_Base_SetConfig+0x114>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d01f      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060cc:	d01b      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a2c      	ldr	r2, [pc, #176]	; (8006184 <TIM_Base_SetConfig+0x118>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d017      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a2b      	ldr	r2, [pc, #172]	; (8006188 <TIM_Base_SetConfig+0x11c>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d013      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a2a      	ldr	r2, [pc, #168]	; (800618c <TIM_Base_SetConfig+0x120>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d00f      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	4a29      	ldr	r2, [pc, #164]	; (8006190 <TIM_Base_SetConfig+0x124>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d00b      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	4a28      	ldr	r2, [pc, #160]	; (8006194 <TIM_Base_SetConfig+0x128>)
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d007      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4a27      	ldr	r2, [pc, #156]	; (8006198 <TIM_Base_SetConfig+0x12c>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d003      	beq.n	8006106 <TIM_Base_SetConfig+0x9a>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	4a26      	ldr	r2, [pc, #152]	; (800619c <TIM_Base_SetConfig+0x130>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d108      	bne.n	8006118 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800610c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	68fa      	ldr	r2, [r7, #12]
 8006114:	4313      	orrs	r3, r2
 8006116:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	695b      	ldr	r3, [r3, #20]
 8006122:	4313      	orrs	r3, r2
 8006124:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	689a      	ldr	r2, [r3, #8]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	4a10      	ldr	r2, [pc, #64]	; (8006180 <TIM_Base_SetConfig+0x114>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d00f      	beq.n	8006164 <TIM_Base_SetConfig+0xf8>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a12      	ldr	r2, [pc, #72]	; (8006190 <TIM_Base_SetConfig+0x124>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d00b      	beq.n	8006164 <TIM_Base_SetConfig+0xf8>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	4a11      	ldr	r2, [pc, #68]	; (8006194 <TIM_Base_SetConfig+0x128>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d007      	beq.n	8006164 <TIM_Base_SetConfig+0xf8>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a10      	ldr	r2, [pc, #64]	; (8006198 <TIM_Base_SetConfig+0x12c>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d003      	beq.n	8006164 <TIM_Base_SetConfig+0xf8>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a0f      	ldr	r2, [pc, #60]	; (800619c <TIM_Base_SetConfig+0x130>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d103      	bne.n	800616c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	691a      	ldr	r2, [r3, #16]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	615a      	str	r2, [r3, #20]
}
 8006172:	bf00      	nop
 8006174:	3714      	adds	r7, #20
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop
 8006180:	40012c00 	.word	0x40012c00
 8006184:	40000400 	.word	0x40000400
 8006188:	40000800 	.word	0x40000800
 800618c:	40000c00 	.word	0x40000c00
 8006190:	40013400 	.word	0x40013400
 8006194:	40014000 	.word	0x40014000
 8006198:	40014400 	.word	0x40014400
 800619c:	40014800 	.word	0x40014800

080061a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b087      	sub	sp, #28
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6a1b      	ldr	r3, [r3, #32]
 80061ae:	f023 0201 	bic.w	r2, r3, #1
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	699b      	ldr	r3, [r3, #24]
 80061c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f023 0303 	bic.w	r3, r3, #3
 80061da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	f023 0302 	bic.w	r3, r3, #2
 80061ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	697a      	ldr	r2, [r7, #20]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	4a2c      	ldr	r2, [pc, #176]	; (80062ac <TIM_OC1_SetConfig+0x10c>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d00f      	beq.n	8006220 <TIM_OC1_SetConfig+0x80>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4a2b      	ldr	r2, [pc, #172]	; (80062b0 <TIM_OC1_SetConfig+0x110>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d00b      	beq.n	8006220 <TIM_OC1_SetConfig+0x80>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4a2a      	ldr	r2, [pc, #168]	; (80062b4 <TIM_OC1_SetConfig+0x114>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d007      	beq.n	8006220 <TIM_OC1_SetConfig+0x80>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a29      	ldr	r2, [pc, #164]	; (80062b8 <TIM_OC1_SetConfig+0x118>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d003      	beq.n	8006220 <TIM_OC1_SetConfig+0x80>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a28      	ldr	r2, [pc, #160]	; (80062bc <TIM_OC1_SetConfig+0x11c>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d10c      	bne.n	800623a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	f023 0308 	bic.w	r3, r3, #8
 8006226:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	697a      	ldr	r2, [r7, #20]
 800622e:	4313      	orrs	r3, r2
 8006230:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f023 0304 	bic.w	r3, r3, #4
 8006238:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	4a1b      	ldr	r2, [pc, #108]	; (80062ac <TIM_OC1_SetConfig+0x10c>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d00f      	beq.n	8006262 <TIM_OC1_SetConfig+0xc2>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	4a1a      	ldr	r2, [pc, #104]	; (80062b0 <TIM_OC1_SetConfig+0x110>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d00b      	beq.n	8006262 <TIM_OC1_SetConfig+0xc2>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a19      	ldr	r2, [pc, #100]	; (80062b4 <TIM_OC1_SetConfig+0x114>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d007      	beq.n	8006262 <TIM_OC1_SetConfig+0xc2>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	4a18      	ldr	r2, [pc, #96]	; (80062b8 <TIM_OC1_SetConfig+0x118>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d003      	beq.n	8006262 <TIM_OC1_SetConfig+0xc2>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	4a17      	ldr	r2, [pc, #92]	; (80062bc <TIM_OC1_SetConfig+0x11c>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d111      	bne.n	8006286 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006268:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006270:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	695b      	ldr	r3, [r3, #20]
 8006276:	693a      	ldr	r2, [r7, #16]
 8006278:	4313      	orrs	r3, r2
 800627a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	699b      	ldr	r3, [r3, #24]
 8006280:	693a      	ldr	r2, [r7, #16]
 8006282:	4313      	orrs	r3, r2
 8006284:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	68fa      	ldr	r2, [r7, #12]
 8006290:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	685a      	ldr	r2, [r3, #4]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	697a      	ldr	r2, [r7, #20]
 800629e:	621a      	str	r2, [r3, #32]
}
 80062a0:	bf00      	nop
 80062a2:	371c      	adds	r7, #28
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr
 80062ac:	40012c00 	.word	0x40012c00
 80062b0:	40013400 	.word	0x40013400
 80062b4:	40014000 	.word	0x40014000
 80062b8:	40014400 	.word	0x40014400
 80062bc:	40014800 	.word	0x40014800

080062c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b087      	sub	sp, #28
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
 80062c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6a1b      	ldr	r3, [r3, #32]
 80062ce:	f023 0210 	bic.w	r2, r3, #16
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a1b      	ldr	r3, [r3, #32]
 80062da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	699b      	ldr	r3, [r3, #24]
 80062e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80062ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80062f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	021b      	lsls	r3, r3, #8
 8006302:	68fa      	ldr	r2, [r7, #12]
 8006304:	4313      	orrs	r3, r2
 8006306:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	f023 0320 	bic.w	r3, r3, #32
 800630e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	689b      	ldr	r3, [r3, #8]
 8006314:	011b      	lsls	r3, r3, #4
 8006316:	697a      	ldr	r2, [r7, #20]
 8006318:	4313      	orrs	r3, r2
 800631a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	4a28      	ldr	r2, [pc, #160]	; (80063c0 <TIM_OC2_SetConfig+0x100>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d003      	beq.n	800632c <TIM_OC2_SetConfig+0x6c>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	4a27      	ldr	r2, [pc, #156]	; (80063c4 <TIM_OC2_SetConfig+0x104>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d10d      	bne.n	8006348 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006332:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	68db      	ldr	r3, [r3, #12]
 8006338:	011b      	lsls	r3, r3, #4
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	4313      	orrs	r3, r2
 800633e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006346:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	4a1d      	ldr	r2, [pc, #116]	; (80063c0 <TIM_OC2_SetConfig+0x100>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d00f      	beq.n	8006370 <TIM_OC2_SetConfig+0xb0>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4a1c      	ldr	r2, [pc, #112]	; (80063c4 <TIM_OC2_SetConfig+0x104>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d00b      	beq.n	8006370 <TIM_OC2_SetConfig+0xb0>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	4a1b      	ldr	r2, [pc, #108]	; (80063c8 <TIM_OC2_SetConfig+0x108>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d007      	beq.n	8006370 <TIM_OC2_SetConfig+0xb0>
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	4a1a      	ldr	r2, [pc, #104]	; (80063cc <TIM_OC2_SetConfig+0x10c>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d003      	beq.n	8006370 <TIM_OC2_SetConfig+0xb0>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	4a19      	ldr	r2, [pc, #100]	; (80063d0 <TIM_OC2_SetConfig+0x110>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d113      	bne.n	8006398 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006376:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800637e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	695b      	ldr	r3, [r3, #20]
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	693a      	ldr	r2, [r7, #16]
 8006388:	4313      	orrs	r3, r2
 800638a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	699b      	ldr	r3, [r3, #24]
 8006390:	009b      	lsls	r3, r3, #2
 8006392:	693a      	ldr	r2, [r7, #16]
 8006394:	4313      	orrs	r3, r2
 8006396:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	693a      	ldr	r2, [r7, #16]
 800639c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	68fa      	ldr	r2, [r7, #12]
 80063a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	685a      	ldr	r2, [r3, #4]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	697a      	ldr	r2, [r7, #20]
 80063b0:	621a      	str	r2, [r3, #32]
}
 80063b2:	bf00      	nop
 80063b4:	371c      	adds	r7, #28
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr
 80063be:	bf00      	nop
 80063c0:	40012c00 	.word	0x40012c00
 80063c4:	40013400 	.word	0x40013400
 80063c8:	40014000 	.word	0x40014000
 80063cc:	40014400 	.word	0x40014400
 80063d0:	40014800 	.word	0x40014800

080063d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b087      	sub	sp, #28
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
 80063dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6a1b      	ldr	r3, [r3, #32]
 80063e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6a1b      	ldr	r3, [r3, #32]
 80063ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	685b      	ldr	r3, [r3, #4]
 80063f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	69db      	ldr	r3, [r3, #28]
 80063fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006402:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006406:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f023 0303 	bic.w	r3, r3, #3
 800640e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68fa      	ldr	r2, [r7, #12]
 8006416:	4313      	orrs	r3, r2
 8006418:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006420:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	021b      	lsls	r3, r3, #8
 8006428:	697a      	ldr	r2, [r7, #20]
 800642a:	4313      	orrs	r3, r2
 800642c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a27      	ldr	r2, [pc, #156]	; (80064d0 <TIM_OC3_SetConfig+0xfc>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d003      	beq.n	800643e <TIM_OC3_SetConfig+0x6a>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	4a26      	ldr	r2, [pc, #152]	; (80064d4 <TIM_OC3_SetConfig+0x100>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d10d      	bne.n	800645a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006444:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	021b      	lsls	r3, r3, #8
 800644c:	697a      	ldr	r2, [r7, #20]
 800644e:	4313      	orrs	r3, r2
 8006450:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006458:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4a1c      	ldr	r2, [pc, #112]	; (80064d0 <TIM_OC3_SetConfig+0xfc>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d00f      	beq.n	8006482 <TIM_OC3_SetConfig+0xae>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	4a1b      	ldr	r2, [pc, #108]	; (80064d4 <TIM_OC3_SetConfig+0x100>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d00b      	beq.n	8006482 <TIM_OC3_SetConfig+0xae>
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	4a1a      	ldr	r2, [pc, #104]	; (80064d8 <TIM_OC3_SetConfig+0x104>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d007      	beq.n	8006482 <TIM_OC3_SetConfig+0xae>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	4a19      	ldr	r2, [pc, #100]	; (80064dc <TIM_OC3_SetConfig+0x108>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d003      	beq.n	8006482 <TIM_OC3_SetConfig+0xae>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	4a18      	ldr	r2, [pc, #96]	; (80064e0 <TIM_OC3_SetConfig+0x10c>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d113      	bne.n	80064aa <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006488:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006490:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	695b      	ldr	r3, [r3, #20]
 8006496:	011b      	lsls	r3, r3, #4
 8006498:	693a      	ldr	r2, [r7, #16]
 800649a:	4313      	orrs	r3, r2
 800649c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	699b      	ldr	r3, [r3, #24]
 80064a2:	011b      	lsls	r3, r3, #4
 80064a4:	693a      	ldr	r2, [r7, #16]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	693a      	ldr	r2, [r7, #16]
 80064ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	68fa      	ldr	r2, [r7, #12]
 80064b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	685a      	ldr	r2, [r3, #4]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	697a      	ldr	r2, [r7, #20]
 80064c2:	621a      	str	r2, [r3, #32]
}
 80064c4:	bf00      	nop
 80064c6:	371c      	adds	r7, #28
 80064c8:	46bd      	mov	sp, r7
 80064ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ce:	4770      	bx	lr
 80064d0:	40012c00 	.word	0x40012c00
 80064d4:	40013400 	.word	0x40013400
 80064d8:	40014000 	.word	0x40014000
 80064dc:	40014400 	.word	0x40014400
 80064e0:	40014800 	.word	0x40014800

080064e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b087      	sub	sp, #28
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
 80064ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6a1b      	ldr	r3, [r3, #32]
 80064f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6a1b      	ldr	r3, [r3, #32]
 80064fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	69db      	ldr	r3, [r3, #28]
 800650a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006512:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800651e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	021b      	lsls	r3, r3, #8
 8006526:	68fa      	ldr	r2, [r7, #12]
 8006528:	4313      	orrs	r3, r2
 800652a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006532:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	031b      	lsls	r3, r3, #12
 800653a:	693a      	ldr	r2, [r7, #16]
 800653c:	4313      	orrs	r3, r2
 800653e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	4a18      	ldr	r2, [pc, #96]	; (80065a4 <TIM_OC4_SetConfig+0xc0>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d00f      	beq.n	8006568 <TIM_OC4_SetConfig+0x84>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a17      	ldr	r2, [pc, #92]	; (80065a8 <TIM_OC4_SetConfig+0xc4>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d00b      	beq.n	8006568 <TIM_OC4_SetConfig+0x84>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a16      	ldr	r2, [pc, #88]	; (80065ac <TIM_OC4_SetConfig+0xc8>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d007      	beq.n	8006568 <TIM_OC4_SetConfig+0x84>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a15      	ldr	r2, [pc, #84]	; (80065b0 <TIM_OC4_SetConfig+0xcc>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d003      	beq.n	8006568 <TIM_OC4_SetConfig+0x84>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a14      	ldr	r2, [pc, #80]	; (80065b4 <TIM_OC4_SetConfig+0xd0>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d109      	bne.n	800657c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800656e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	695b      	ldr	r3, [r3, #20]
 8006574:	019b      	lsls	r3, r3, #6
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	4313      	orrs	r3, r2
 800657a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	697a      	ldr	r2, [r7, #20]
 8006580:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	685a      	ldr	r2, [r3, #4]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	693a      	ldr	r2, [r7, #16]
 8006594:	621a      	str	r2, [r3, #32]
}
 8006596:	bf00      	nop
 8006598:	371c      	adds	r7, #28
 800659a:	46bd      	mov	sp, r7
 800659c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a0:	4770      	bx	lr
 80065a2:	bf00      	nop
 80065a4:	40012c00 	.word	0x40012c00
 80065a8:	40013400 	.word	0x40013400
 80065ac:	40014000 	.word	0x40014000
 80065b0:	40014400 	.word	0x40014400
 80065b4:	40014800 	.word	0x40014800

080065b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b087      	sub	sp, #28
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a1b      	ldr	r3, [r3, #32]
 80065c6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6a1b      	ldr	r3, [r3, #32]
 80065d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68fa      	ldr	r2, [r7, #12]
 80065f2:	4313      	orrs	r3, r2
 80065f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80065fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	041b      	lsls	r3, r3, #16
 8006604:	693a      	ldr	r2, [r7, #16]
 8006606:	4313      	orrs	r3, r2
 8006608:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a17      	ldr	r2, [pc, #92]	; (800666c <TIM_OC5_SetConfig+0xb4>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d00f      	beq.n	8006632 <TIM_OC5_SetConfig+0x7a>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	4a16      	ldr	r2, [pc, #88]	; (8006670 <TIM_OC5_SetConfig+0xb8>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d00b      	beq.n	8006632 <TIM_OC5_SetConfig+0x7a>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a15      	ldr	r2, [pc, #84]	; (8006674 <TIM_OC5_SetConfig+0xbc>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d007      	beq.n	8006632 <TIM_OC5_SetConfig+0x7a>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	4a14      	ldr	r2, [pc, #80]	; (8006678 <TIM_OC5_SetConfig+0xc0>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d003      	beq.n	8006632 <TIM_OC5_SetConfig+0x7a>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a13      	ldr	r2, [pc, #76]	; (800667c <TIM_OC5_SetConfig+0xc4>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d109      	bne.n	8006646 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006638:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	695b      	ldr	r3, [r3, #20]
 800663e:	021b      	lsls	r3, r3, #8
 8006640:	697a      	ldr	r2, [r7, #20]
 8006642:	4313      	orrs	r3, r2
 8006644:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	697a      	ldr	r2, [r7, #20]
 800664a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	685a      	ldr	r2, [r3, #4]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	693a      	ldr	r2, [r7, #16]
 800665e:	621a      	str	r2, [r3, #32]
}
 8006660:	bf00      	nop
 8006662:	371c      	adds	r7, #28
 8006664:	46bd      	mov	sp, r7
 8006666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666a:	4770      	bx	lr
 800666c:	40012c00 	.word	0x40012c00
 8006670:	40013400 	.word	0x40013400
 8006674:	40014000 	.word	0x40014000
 8006678:	40014400 	.word	0x40014400
 800667c:	40014800 	.word	0x40014800

08006680 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006680:	b480      	push	{r7}
 8006682:	b087      	sub	sp, #28
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a1b      	ldr	r3, [r3, #32]
 800668e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80066ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	021b      	lsls	r3, r3, #8
 80066ba:	68fa      	ldr	r2, [r7, #12]
 80066bc:	4313      	orrs	r3, r2
 80066be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80066c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80066c8:	683b      	ldr	r3, [r7, #0]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	051b      	lsls	r3, r3, #20
 80066ce:	693a      	ldr	r2, [r7, #16]
 80066d0:	4313      	orrs	r3, r2
 80066d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	4a18      	ldr	r2, [pc, #96]	; (8006738 <TIM_OC6_SetConfig+0xb8>)
 80066d8:	4293      	cmp	r3, r2
 80066da:	d00f      	beq.n	80066fc <TIM_OC6_SetConfig+0x7c>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	4a17      	ldr	r2, [pc, #92]	; (800673c <TIM_OC6_SetConfig+0xbc>)
 80066e0:	4293      	cmp	r3, r2
 80066e2:	d00b      	beq.n	80066fc <TIM_OC6_SetConfig+0x7c>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	4a16      	ldr	r2, [pc, #88]	; (8006740 <TIM_OC6_SetConfig+0xc0>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d007      	beq.n	80066fc <TIM_OC6_SetConfig+0x7c>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	4a15      	ldr	r2, [pc, #84]	; (8006744 <TIM_OC6_SetConfig+0xc4>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d003      	beq.n	80066fc <TIM_OC6_SetConfig+0x7c>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	4a14      	ldr	r2, [pc, #80]	; (8006748 <TIM_OC6_SetConfig+0xc8>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d109      	bne.n	8006710 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006702:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	695b      	ldr	r3, [r3, #20]
 8006708:	029b      	lsls	r3, r3, #10
 800670a:	697a      	ldr	r2, [r7, #20]
 800670c:	4313      	orrs	r3, r2
 800670e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	697a      	ldr	r2, [r7, #20]
 8006714:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	68fa      	ldr	r2, [r7, #12]
 800671a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	685a      	ldr	r2, [r3, #4]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	621a      	str	r2, [r3, #32]
}
 800672a:	bf00      	nop
 800672c:	371c      	adds	r7, #28
 800672e:	46bd      	mov	sp, r7
 8006730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006734:	4770      	bx	lr
 8006736:	bf00      	nop
 8006738:	40012c00 	.word	0x40012c00
 800673c:	40013400 	.word	0x40013400
 8006740:	40014000 	.word	0x40014000
 8006744:	40014400 	.word	0x40014400
 8006748:	40014800 	.word	0x40014800

0800674c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800674c:	b480      	push	{r7}
 800674e:	b087      	sub	sp, #28
 8006750:	af00      	add	r7, sp, #0
 8006752:	60f8      	str	r0, [r7, #12]
 8006754:	60b9      	str	r1, [r7, #8]
 8006756:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	f003 031f 	and.w	r3, r3, #31
 800675e:	2201      	movs	r2, #1
 8006760:	fa02 f303 	lsl.w	r3, r2, r3
 8006764:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6a1a      	ldr	r2, [r3, #32]
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	43db      	mvns	r3, r3
 800676e:	401a      	ands	r2, r3
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	6a1a      	ldr	r2, [r3, #32]
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	f003 031f 	and.w	r3, r3, #31
 800677e:	6879      	ldr	r1, [r7, #4]
 8006780:	fa01 f303 	lsl.w	r3, r1, r3
 8006784:	431a      	orrs	r2, r3
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	621a      	str	r2, [r3, #32]
}
 800678a:	bf00      	nop
 800678c:	371c      	adds	r7, #28
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr
	...

08006798 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006798:	b480      	push	{r7}
 800679a:	b085      	sub	sp, #20
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
 80067a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d101      	bne.n	80067b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80067ac:	2302      	movs	r3, #2
 80067ae:	e068      	b.n	8006882 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2202      	movs	r2, #2
 80067bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	689b      	ldr	r3, [r3, #8]
 80067ce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a2e      	ldr	r2, [pc, #184]	; (8006890 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d004      	beq.n	80067e4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a2d      	ldr	r2, [pc, #180]	; (8006894 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d108      	bne.n	80067f6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80067ea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	68fa      	ldr	r2, [r7, #12]
 80067f2:	4313      	orrs	r3, r2
 80067f4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067fc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	68fa      	ldr	r2, [r7, #12]
 8006804:	4313      	orrs	r3, r2
 8006806:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	68fa      	ldr	r2, [r7, #12]
 800680e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a1e      	ldr	r2, [pc, #120]	; (8006890 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d01d      	beq.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006822:	d018      	beq.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a1b      	ldr	r2, [pc, #108]	; (8006898 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d013      	beq.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4a1a      	ldr	r2, [pc, #104]	; (800689c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d00e      	beq.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	4a18      	ldr	r2, [pc, #96]	; (80068a0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d009      	beq.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	4a13      	ldr	r2, [pc, #76]	; (8006894 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d004      	beq.n	8006856 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a14      	ldr	r2, [pc, #80]	; (80068a4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d10c      	bne.n	8006870 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800685c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	68ba      	ldr	r2, [r7, #8]
 8006864:	4313      	orrs	r3, r2
 8006866:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68ba      	ldr	r2, [r7, #8]
 800686e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006880:	2300      	movs	r3, #0
}
 8006882:	4618      	mov	r0, r3
 8006884:	3714      	adds	r7, #20
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
 800688e:	bf00      	nop
 8006890:	40012c00 	.word	0x40012c00
 8006894:	40013400 	.word	0x40013400
 8006898:	40000400 	.word	0x40000400
 800689c:	40000800 	.word	0x40000800
 80068a0:	40000c00 	.word	0x40000c00
 80068a4:	40014000 	.word	0x40014000

080068a8 <__errno>:
 80068a8:	4b01      	ldr	r3, [pc, #4]	; (80068b0 <__errno+0x8>)
 80068aa:	6818      	ldr	r0, [r3, #0]
 80068ac:	4770      	bx	lr
 80068ae:	bf00      	nop
 80068b0:	20000010 	.word	0x20000010

080068b4 <__libc_init_array>:
 80068b4:	b570      	push	{r4, r5, r6, lr}
 80068b6:	4e0d      	ldr	r6, [pc, #52]	; (80068ec <__libc_init_array+0x38>)
 80068b8:	4c0d      	ldr	r4, [pc, #52]	; (80068f0 <__libc_init_array+0x3c>)
 80068ba:	1ba4      	subs	r4, r4, r6
 80068bc:	10a4      	asrs	r4, r4, #2
 80068be:	2500      	movs	r5, #0
 80068c0:	42a5      	cmp	r5, r4
 80068c2:	d109      	bne.n	80068d8 <__libc_init_array+0x24>
 80068c4:	4e0b      	ldr	r6, [pc, #44]	; (80068f4 <__libc_init_array+0x40>)
 80068c6:	4c0c      	ldr	r4, [pc, #48]	; (80068f8 <__libc_init_array+0x44>)
 80068c8:	f000 fc28 	bl	800711c <_init>
 80068cc:	1ba4      	subs	r4, r4, r6
 80068ce:	10a4      	asrs	r4, r4, #2
 80068d0:	2500      	movs	r5, #0
 80068d2:	42a5      	cmp	r5, r4
 80068d4:	d105      	bne.n	80068e2 <__libc_init_array+0x2e>
 80068d6:	bd70      	pop	{r4, r5, r6, pc}
 80068d8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80068dc:	4798      	blx	r3
 80068de:	3501      	adds	r5, #1
 80068e0:	e7ee      	b.n	80068c0 <__libc_init_array+0xc>
 80068e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80068e6:	4798      	blx	r3
 80068e8:	3501      	adds	r5, #1
 80068ea:	e7f2      	b.n	80068d2 <__libc_init_array+0x1e>
 80068ec:	08007754 	.word	0x08007754
 80068f0:	08007754 	.word	0x08007754
 80068f4:	08007754 	.word	0x08007754
 80068f8:	08007758 	.word	0x08007758

080068fc <memcpy>:
 80068fc:	b510      	push	{r4, lr}
 80068fe:	1e43      	subs	r3, r0, #1
 8006900:	440a      	add	r2, r1
 8006902:	4291      	cmp	r1, r2
 8006904:	d100      	bne.n	8006908 <memcpy+0xc>
 8006906:	bd10      	pop	{r4, pc}
 8006908:	f811 4b01 	ldrb.w	r4, [r1], #1
 800690c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006910:	e7f7      	b.n	8006902 <memcpy+0x6>

08006912 <memset>:
 8006912:	4402      	add	r2, r0
 8006914:	4603      	mov	r3, r0
 8006916:	4293      	cmp	r3, r2
 8006918:	d100      	bne.n	800691c <memset+0xa>
 800691a:	4770      	bx	lr
 800691c:	f803 1b01 	strb.w	r1, [r3], #1
 8006920:	e7f9      	b.n	8006916 <memset+0x4>
	...

08006924 <siprintf>:
 8006924:	b40e      	push	{r1, r2, r3}
 8006926:	b500      	push	{lr}
 8006928:	b09c      	sub	sp, #112	; 0x70
 800692a:	ab1d      	add	r3, sp, #116	; 0x74
 800692c:	9002      	str	r0, [sp, #8]
 800692e:	9006      	str	r0, [sp, #24]
 8006930:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006934:	4809      	ldr	r0, [pc, #36]	; (800695c <siprintf+0x38>)
 8006936:	9107      	str	r1, [sp, #28]
 8006938:	9104      	str	r1, [sp, #16]
 800693a:	4909      	ldr	r1, [pc, #36]	; (8006960 <siprintf+0x3c>)
 800693c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006940:	9105      	str	r1, [sp, #20]
 8006942:	6800      	ldr	r0, [r0, #0]
 8006944:	9301      	str	r3, [sp, #4]
 8006946:	a902      	add	r1, sp, #8
 8006948:	f000 f866 	bl	8006a18 <_svfiprintf_r>
 800694c:	9b02      	ldr	r3, [sp, #8]
 800694e:	2200      	movs	r2, #0
 8006950:	701a      	strb	r2, [r3, #0]
 8006952:	b01c      	add	sp, #112	; 0x70
 8006954:	f85d eb04 	ldr.w	lr, [sp], #4
 8006958:	b003      	add	sp, #12
 800695a:	4770      	bx	lr
 800695c:	20000010 	.word	0x20000010
 8006960:	ffff0208 	.word	0xffff0208

08006964 <__ssputs_r>:
 8006964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006968:	688e      	ldr	r6, [r1, #8]
 800696a:	429e      	cmp	r6, r3
 800696c:	4682      	mov	sl, r0
 800696e:	460c      	mov	r4, r1
 8006970:	4690      	mov	r8, r2
 8006972:	4699      	mov	r9, r3
 8006974:	d837      	bhi.n	80069e6 <__ssputs_r+0x82>
 8006976:	898a      	ldrh	r2, [r1, #12]
 8006978:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800697c:	d031      	beq.n	80069e2 <__ssputs_r+0x7e>
 800697e:	6825      	ldr	r5, [r4, #0]
 8006980:	6909      	ldr	r1, [r1, #16]
 8006982:	1a6f      	subs	r7, r5, r1
 8006984:	6965      	ldr	r5, [r4, #20]
 8006986:	2302      	movs	r3, #2
 8006988:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800698c:	fb95 f5f3 	sdiv	r5, r5, r3
 8006990:	f109 0301 	add.w	r3, r9, #1
 8006994:	443b      	add	r3, r7
 8006996:	429d      	cmp	r5, r3
 8006998:	bf38      	it	cc
 800699a:	461d      	movcc	r5, r3
 800699c:	0553      	lsls	r3, r2, #21
 800699e:	d530      	bpl.n	8006a02 <__ssputs_r+0x9e>
 80069a0:	4629      	mov	r1, r5
 80069a2:	f000 fb21 	bl	8006fe8 <_malloc_r>
 80069a6:	4606      	mov	r6, r0
 80069a8:	b950      	cbnz	r0, 80069c0 <__ssputs_r+0x5c>
 80069aa:	230c      	movs	r3, #12
 80069ac:	f8ca 3000 	str.w	r3, [sl]
 80069b0:	89a3      	ldrh	r3, [r4, #12]
 80069b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069b6:	81a3      	strh	r3, [r4, #12]
 80069b8:	f04f 30ff 	mov.w	r0, #4294967295
 80069bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069c0:	463a      	mov	r2, r7
 80069c2:	6921      	ldr	r1, [r4, #16]
 80069c4:	f7ff ff9a 	bl	80068fc <memcpy>
 80069c8:	89a3      	ldrh	r3, [r4, #12]
 80069ca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80069ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069d2:	81a3      	strh	r3, [r4, #12]
 80069d4:	6126      	str	r6, [r4, #16]
 80069d6:	6165      	str	r5, [r4, #20]
 80069d8:	443e      	add	r6, r7
 80069da:	1bed      	subs	r5, r5, r7
 80069dc:	6026      	str	r6, [r4, #0]
 80069de:	60a5      	str	r5, [r4, #8]
 80069e0:	464e      	mov	r6, r9
 80069e2:	454e      	cmp	r6, r9
 80069e4:	d900      	bls.n	80069e8 <__ssputs_r+0x84>
 80069e6:	464e      	mov	r6, r9
 80069e8:	4632      	mov	r2, r6
 80069ea:	4641      	mov	r1, r8
 80069ec:	6820      	ldr	r0, [r4, #0]
 80069ee:	f000 fa93 	bl	8006f18 <memmove>
 80069f2:	68a3      	ldr	r3, [r4, #8]
 80069f4:	1b9b      	subs	r3, r3, r6
 80069f6:	60a3      	str	r3, [r4, #8]
 80069f8:	6823      	ldr	r3, [r4, #0]
 80069fa:	441e      	add	r6, r3
 80069fc:	6026      	str	r6, [r4, #0]
 80069fe:	2000      	movs	r0, #0
 8006a00:	e7dc      	b.n	80069bc <__ssputs_r+0x58>
 8006a02:	462a      	mov	r2, r5
 8006a04:	f000 fb4a 	bl	800709c <_realloc_r>
 8006a08:	4606      	mov	r6, r0
 8006a0a:	2800      	cmp	r0, #0
 8006a0c:	d1e2      	bne.n	80069d4 <__ssputs_r+0x70>
 8006a0e:	6921      	ldr	r1, [r4, #16]
 8006a10:	4650      	mov	r0, sl
 8006a12:	f000 fa9b 	bl	8006f4c <_free_r>
 8006a16:	e7c8      	b.n	80069aa <__ssputs_r+0x46>

08006a18 <_svfiprintf_r>:
 8006a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a1c:	461d      	mov	r5, r3
 8006a1e:	898b      	ldrh	r3, [r1, #12]
 8006a20:	061f      	lsls	r7, r3, #24
 8006a22:	b09d      	sub	sp, #116	; 0x74
 8006a24:	4680      	mov	r8, r0
 8006a26:	460c      	mov	r4, r1
 8006a28:	4616      	mov	r6, r2
 8006a2a:	d50f      	bpl.n	8006a4c <_svfiprintf_r+0x34>
 8006a2c:	690b      	ldr	r3, [r1, #16]
 8006a2e:	b96b      	cbnz	r3, 8006a4c <_svfiprintf_r+0x34>
 8006a30:	2140      	movs	r1, #64	; 0x40
 8006a32:	f000 fad9 	bl	8006fe8 <_malloc_r>
 8006a36:	6020      	str	r0, [r4, #0]
 8006a38:	6120      	str	r0, [r4, #16]
 8006a3a:	b928      	cbnz	r0, 8006a48 <_svfiprintf_r+0x30>
 8006a3c:	230c      	movs	r3, #12
 8006a3e:	f8c8 3000 	str.w	r3, [r8]
 8006a42:	f04f 30ff 	mov.w	r0, #4294967295
 8006a46:	e0c8      	b.n	8006bda <_svfiprintf_r+0x1c2>
 8006a48:	2340      	movs	r3, #64	; 0x40
 8006a4a:	6163      	str	r3, [r4, #20]
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	9309      	str	r3, [sp, #36]	; 0x24
 8006a50:	2320      	movs	r3, #32
 8006a52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006a56:	2330      	movs	r3, #48	; 0x30
 8006a58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a5c:	9503      	str	r5, [sp, #12]
 8006a5e:	f04f 0b01 	mov.w	fp, #1
 8006a62:	4637      	mov	r7, r6
 8006a64:	463d      	mov	r5, r7
 8006a66:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006a6a:	b10b      	cbz	r3, 8006a70 <_svfiprintf_r+0x58>
 8006a6c:	2b25      	cmp	r3, #37	; 0x25
 8006a6e:	d13e      	bne.n	8006aee <_svfiprintf_r+0xd6>
 8006a70:	ebb7 0a06 	subs.w	sl, r7, r6
 8006a74:	d00b      	beq.n	8006a8e <_svfiprintf_r+0x76>
 8006a76:	4653      	mov	r3, sl
 8006a78:	4632      	mov	r2, r6
 8006a7a:	4621      	mov	r1, r4
 8006a7c:	4640      	mov	r0, r8
 8006a7e:	f7ff ff71 	bl	8006964 <__ssputs_r>
 8006a82:	3001      	adds	r0, #1
 8006a84:	f000 80a4 	beq.w	8006bd0 <_svfiprintf_r+0x1b8>
 8006a88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a8a:	4453      	add	r3, sl
 8006a8c:	9309      	str	r3, [sp, #36]	; 0x24
 8006a8e:	783b      	ldrb	r3, [r7, #0]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	f000 809d 	beq.w	8006bd0 <_svfiprintf_r+0x1b8>
 8006a96:	2300      	movs	r3, #0
 8006a98:	f04f 32ff 	mov.w	r2, #4294967295
 8006a9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006aa0:	9304      	str	r3, [sp, #16]
 8006aa2:	9307      	str	r3, [sp, #28]
 8006aa4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006aa8:	931a      	str	r3, [sp, #104]	; 0x68
 8006aaa:	462f      	mov	r7, r5
 8006aac:	2205      	movs	r2, #5
 8006aae:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006ab2:	4850      	ldr	r0, [pc, #320]	; (8006bf4 <_svfiprintf_r+0x1dc>)
 8006ab4:	f7f9 fb94 	bl	80001e0 <memchr>
 8006ab8:	9b04      	ldr	r3, [sp, #16]
 8006aba:	b9d0      	cbnz	r0, 8006af2 <_svfiprintf_r+0xda>
 8006abc:	06d9      	lsls	r1, r3, #27
 8006abe:	bf44      	itt	mi
 8006ac0:	2220      	movmi	r2, #32
 8006ac2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006ac6:	071a      	lsls	r2, r3, #28
 8006ac8:	bf44      	itt	mi
 8006aca:	222b      	movmi	r2, #43	; 0x2b
 8006acc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006ad0:	782a      	ldrb	r2, [r5, #0]
 8006ad2:	2a2a      	cmp	r2, #42	; 0x2a
 8006ad4:	d015      	beq.n	8006b02 <_svfiprintf_r+0xea>
 8006ad6:	9a07      	ldr	r2, [sp, #28]
 8006ad8:	462f      	mov	r7, r5
 8006ada:	2000      	movs	r0, #0
 8006adc:	250a      	movs	r5, #10
 8006ade:	4639      	mov	r1, r7
 8006ae0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ae4:	3b30      	subs	r3, #48	; 0x30
 8006ae6:	2b09      	cmp	r3, #9
 8006ae8:	d94d      	bls.n	8006b86 <_svfiprintf_r+0x16e>
 8006aea:	b1b8      	cbz	r0, 8006b1c <_svfiprintf_r+0x104>
 8006aec:	e00f      	b.n	8006b0e <_svfiprintf_r+0xf6>
 8006aee:	462f      	mov	r7, r5
 8006af0:	e7b8      	b.n	8006a64 <_svfiprintf_r+0x4c>
 8006af2:	4a40      	ldr	r2, [pc, #256]	; (8006bf4 <_svfiprintf_r+0x1dc>)
 8006af4:	1a80      	subs	r0, r0, r2
 8006af6:	fa0b f000 	lsl.w	r0, fp, r0
 8006afa:	4318      	orrs	r0, r3
 8006afc:	9004      	str	r0, [sp, #16]
 8006afe:	463d      	mov	r5, r7
 8006b00:	e7d3      	b.n	8006aaa <_svfiprintf_r+0x92>
 8006b02:	9a03      	ldr	r2, [sp, #12]
 8006b04:	1d11      	adds	r1, r2, #4
 8006b06:	6812      	ldr	r2, [r2, #0]
 8006b08:	9103      	str	r1, [sp, #12]
 8006b0a:	2a00      	cmp	r2, #0
 8006b0c:	db01      	blt.n	8006b12 <_svfiprintf_r+0xfa>
 8006b0e:	9207      	str	r2, [sp, #28]
 8006b10:	e004      	b.n	8006b1c <_svfiprintf_r+0x104>
 8006b12:	4252      	negs	r2, r2
 8006b14:	f043 0302 	orr.w	r3, r3, #2
 8006b18:	9207      	str	r2, [sp, #28]
 8006b1a:	9304      	str	r3, [sp, #16]
 8006b1c:	783b      	ldrb	r3, [r7, #0]
 8006b1e:	2b2e      	cmp	r3, #46	; 0x2e
 8006b20:	d10c      	bne.n	8006b3c <_svfiprintf_r+0x124>
 8006b22:	787b      	ldrb	r3, [r7, #1]
 8006b24:	2b2a      	cmp	r3, #42	; 0x2a
 8006b26:	d133      	bne.n	8006b90 <_svfiprintf_r+0x178>
 8006b28:	9b03      	ldr	r3, [sp, #12]
 8006b2a:	1d1a      	adds	r2, r3, #4
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	9203      	str	r2, [sp, #12]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	bfb8      	it	lt
 8006b34:	f04f 33ff 	movlt.w	r3, #4294967295
 8006b38:	3702      	adds	r7, #2
 8006b3a:	9305      	str	r3, [sp, #20]
 8006b3c:	4d2e      	ldr	r5, [pc, #184]	; (8006bf8 <_svfiprintf_r+0x1e0>)
 8006b3e:	7839      	ldrb	r1, [r7, #0]
 8006b40:	2203      	movs	r2, #3
 8006b42:	4628      	mov	r0, r5
 8006b44:	f7f9 fb4c 	bl	80001e0 <memchr>
 8006b48:	b138      	cbz	r0, 8006b5a <_svfiprintf_r+0x142>
 8006b4a:	2340      	movs	r3, #64	; 0x40
 8006b4c:	1b40      	subs	r0, r0, r5
 8006b4e:	fa03 f000 	lsl.w	r0, r3, r0
 8006b52:	9b04      	ldr	r3, [sp, #16]
 8006b54:	4303      	orrs	r3, r0
 8006b56:	3701      	adds	r7, #1
 8006b58:	9304      	str	r3, [sp, #16]
 8006b5a:	7839      	ldrb	r1, [r7, #0]
 8006b5c:	4827      	ldr	r0, [pc, #156]	; (8006bfc <_svfiprintf_r+0x1e4>)
 8006b5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b62:	2206      	movs	r2, #6
 8006b64:	1c7e      	adds	r6, r7, #1
 8006b66:	f7f9 fb3b 	bl	80001e0 <memchr>
 8006b6a:	2800      	cmp	r0, #0
 8006b6c:	d038      	beq.n	8006be0 <_svfiprintf_r+0x1c8>
 8006b6e:	4b24      	ldr	r3, [pc, #144]	; (8006c00 <_svfiprintf_r+0x1e8>)
 8006b70:	bb13      	cbnz	r3, 8006bb8 <_svfiprintf_r+0x1a0>
 8006b72:	9b03      	ldr	r3, [sp, #12]
 8006b74:	3307      	adds	r3, #7
 8006b76:	f023 0307 	bic.w	r3, r3, #7
 8006b7a:	3308      	adds	r3, #8
 8006b7c:	9303      	str	r3, [sp, #12]
 8006b7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b80:	444b      	add	r3, r9
 8006b82:	9309      	str	r3, [sp, #36]	; 0x24
 8006b84:	e76d      	b.n	8006a62 <_svfiprintf_r+0x4a>
 8006b86:	fb05 3202 	mla	r2, r5, r2, r3
 8006b8a:	2001      	movs	r0, #1
 8006b8c:	460f      	mov	r7, r1
 8006b8e:	e7a6      	b.n	8006ade <_svfiprintf_r+0xc6>
 8006b90:	2300      	movs	r3, #0
 8006b92:	3701      	adds	r7, #1
 8006b94:	9305      	str	r3, [sp, #20]
 8006b96:	4619      	mov	r1, r3
 8006b98:	250a      	movs	r5, #10
 8006b9a:	4638      	mov	r0, r7
 8006b9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ba0:	3a30      	subs	r2, #48	; 0x30
 8006ba2:	2a09      	cmp	r2, #9
 8006ba4:	d903      	bls.n	8006bae <_svfiprintf_r+0x196>
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d0c8      	beq.n	8006b3c <_svfiprintf_r+0x124>
 8006baa:	9105      	str	r1, [sp, #20]
 8006bac:	e7c6      	b.n	8006b3c <_svfiprintf_r+0x124>
 8006bae:	fb05 2101 	mla	r1, r5, r1, r2
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	4607      	mov	r7, r0
 8006bb6:	e7f0      	b.n	8006b9a <_svfiprintf_r+0x182>
 8006bb8:	ab03      	add	r3, sp, #12
 8006bba:	9300      	str	r3, [sp, #0]
 8006bbc:	4622      	mov	r2, r4
 8006bbe:	4b11      	ldr	r3, [pc, #68]	; (8006c04 <_svfiprintf_r+0x1ec>)
 8006bc0:	a904      	add	r1, sp, #16
 8006bc2:	4640      	mov	r0, r8
 8006bc4:	f3af 8000 	nop.w
 8006bc8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006bcc:	4681      	mov	r9, r0
 8006bce:	d1d6      	bne.n	8006b7e <_svfiprintf_r+0x166>
 8006bd0:	89a3      	ldrh	r3, [r4, #12]
 8006bd2:	065b      	lsls	r3, r3, #25
 8006bd4:	f53f af35 	bmi.w	8006a42 <_svfiprintf_r+0x2a>
 8006bd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006bda:	b01d      	add	sp, #116	; 0x74
 8006bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006be0:	ab03      	add	r3, sp, #12
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	4622      	mov	r2, r4
 8006be6:	4b07      	ldr	r3, [pc, #28]	; (8006c04 <_svfiprintf_r+0x1ec>)
 8006be8:	a904      	add	r1, sp, #16
 8006bea:	4640      	mov	r0, r8
 8006bec:	f000 f882 	bl	8006cf4 <_printf_i>
 8006bf0:	e7ea      	b.n	8006bc8 <_svfiprintf_r+0x1b0>
 8006bf2:	bf00      	nop
 8006bf4:	08007720 	.word	0x08007720
 8006bf8:	08007726 	.word	0x08007726
 8006bfc:	0800772a 	.word	0x0800772a
 8006c00:	00000000 	.word	0x00000000
 8006c04:	08006965 	.word	0x08006965

08006c08 <_printf_common>:
 8006c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c0c:	4691      	mov	r9, r2
 8006c0e:	461f      	mov	r7, r3
 8006c10:	688a      	ldr	r2, [r1, #8]
 8006c12:	690b      	ldr	r3, [r1, #16]
 8006c14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	bfb8      	it	lt
 8006c1c:	4613      	movlt	r3, r2
 8006c1e:	f8c9 3000 	str.w	r3, [r9]
 8006c22:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c26:	4606      	mov	r6, r0
 8006c28:	460c      	mov	r4, r1
 8006c2a:	b112      	cbz	r2, 8006c32 <_printf_common+0x2a>
 8006c2c:	3301      	adds	r3, #1
 8006c2e:	f8c9 3000 	str.w	r3, [r9]
 8006c32:	6823      	ldr	r3, [r4, #0]
 8006c34:	0699      	lsls	r1, r3, #26
 8006c36:	bf42      	ittt	mi
 8006c38:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006c3c:	3302      	addmi	r3, #2
 8006c3e:	f8c9 3000 	strmi.w	r3, [r9]
 8006c42:	6825      	ldr	r5, [r4, #0]
 8006c44:	f015 0506 	ands.w	r5, r5, #6
 8006c48:	d107      	bne.n	8006c5a <_printf_common+0x52>
 8006c4a:	f104 0a19 	add.w	sl, r4, #25
 8006c4e:	68e3      	ldr	r3, [r4, #12]
 8006c50:	f8d9 2000 	ldr.w	r2, [r9]
 8006c54:	1a9b      	subs	r3, r3, r2
 8006c56:	42ab      	cmp	r3, r5
 8006c58:	dc28      	bgt.n	8006cac <_printf_common+0xa4>
 8006c5a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006c5e:	6822      	ldr	r2, [r4, #0]
 8006c60:	3300      	adds	r3, #0
 8006c62:	bf18      	it	ne
 8006c64:	2301      	movne	r3, #1
 8006c66:	0692      	lsls	r2, r2, #26
 8006c68:	d42d      	bmi.n	8006cc6 <_printf_common+0xbe>
 8006c6a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c6e:	4639      	mov	r1, r7
 8006c70:	4630      	mov	r0, r6
 8006c72:	47c0      	blx	r8
 8006c74:	3001      	adds	r0, #1
 8006c76:	d020      	beq.n	8006cba <_printf_common+0xb2>
 8006c78:	6823      	ldr	r3, [r4, #0]
 8006c7a:	68e5      	ldr	r5, [r4, #12]
 8006c7c:	f8d9 2000 	ldr.w	r2, [r9]
 8006c80:	f003 0306 	and.w	r3, r3, #6
 8006c84:	2b04      	cmp	r3, #4
 8006c86:	bf08      	it	eq
 8006c88:	1aad      	subeq	r5, r5, r2
 8006c8a:	68a3      	ldr	r3, [r4, #8]
 8006c8c:	6922      	ldr	r2, [r4, #16]
 8006c8e:	bf0c      	ite	eq
 8006c90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c94:	2500      	movne	r5, #0
 8006c96:	4293      	cmp	r3, r2
 8006c98:	bfc4      	itt	gt
 8006c9a:	1a9b      	subgt	r3, r3, r2
 8006c9c:	18ed      	addgt	r5, r5, r3
 8006c9e:	f04f 0900 	mov.w	r9, #0
 8006ca2:	341a      	adds	r4, #26
 8006ca4:	454d      	cmp	r5, r9
 8006ca6:	d11a      	bne.n	8006cde <_printf_common+0xd6>
 8006ca8:	2000      	movs	r0, #0
 8006caa:	e008      	b.n	8006cbe <_printf_common+0xb6>
 8006cac:	2301      	movs	r3, #1
 8006cae:	4652      	mov	r2, sl
 8006cb0:	4639      	mov	r1, r7
 8006cb2:	4630      	mov	r0, r6
 8006cb4:	47c0      	blx	r8
 8006cb6:	3001      	adds	r0, #1
 8006cb8:	d103      	bne.n	8006cc2 <_printf_common+0xba>
 8006cba:	f04f 30ff 	mov.w	r0, #4294967295
 8006cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cc2:	3501      	adds	r5, #1
 8006cc4:	e7c3      	b.n	8006c4e <_printf_common+0x46>
 8006cc6:	18e1      	adds	r1, r4, r3
 8006cc8:	1c5a      	adds	r2, r3, #1
 8006cca:	2030      	movs	r0, #48	; 0x30
 8006ccc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006cd0:	4422      	add	r2, r4
 8006cd2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006cd6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006cda:	3302      	adds	r3, #2
 8006cdc:	e7c5      	b.n	8006c6a <_printf_common+0x62>
 8006cde:	2301      	movs	r3, #1
 8006ce0:	4622      	mov	r2, r4
 8006ce2:	4639      	mov	r1, r7
 8006ce4:	4630      	mov	r0, r6
 8006ce6:	47c0      	blx	r8
 8006ce8:	3001      	adds	r0, #1
 8006cea:	d0e6      	beq.n	8006cba <_printf_common+0xb2>
 8006cec:	f109 0901 	add.w	r9, r9, #1
 8006cf0:	e7d8      	b.n	8006ca4 <_printf_common+0x9c>
	...

08006cf4 <_printf_i>:
 8006cf4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006cf8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006cfc:	460c      	mov	r4, r1
 8006cfe:	7e09      	ldrb	r1, [r1, #24]
 8006d00:	b085      	sub	sp, #20
 8006d02:	296e      	cmp	r1, #110	; 0x6e
 8006d04:	4617      	mov	r7, r2
 8006d06:	4606      	mov	r6, r0
 8006d08:	4698      	mov	r8, r3
 8006d0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d0c:	f000 80b3 	beq.w	8006e76 <_printf_i+0x182>
 8006d10:	d822      	bhi.n	8006d58 <_printf_i+0x64>
 8006d12:	2963      	cmp	r1, #99	; 0x63
 8006d14:	d036      	beq.n	8006d84 <_printf_i+0x90>
 8006d16:	d80a      	bhi.n	8006d2e <_printf_i+0x3a>
 8006d18:	2900      	cmp	r1, #0
 8006d1a:	f000 80b9 	beq.w	8006e90 <_printf_i+0x19c>
 8006d1e:	2958      	cmp	r1, #88	; 0x58
 8006d20:	f000 8083 	beq.w	8006e2a <_printf_i+0x136>
 8006d24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d28:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006d2c:	e032      	b.n	8006d94 <_printf_i+0xa0>
 8006d2e:	2964      	cmp	r1, #100	; 0x64
 8006d30:	d001      	beq.n	8006d36 <_printf_i+0x42>
 8006d32:	2969      	cmp	r1, #105	; 0x69
 8006d34:	d1f6      	bne.n	8006d24 <_printf_i+0x30>
 8006d36:	6820      	ldr	r0, [r4, #0]
 8006d38:	6813      	ldr	r3, [r2, #0]
 8006d3a:	0605      	lsls	r5, r0, #24
 8006d3c:	f103 0104 	add.w	r1, r3, #4
 8006d40:	d52a      	bpl.n	8006d98 <_printf_i+0xa4>
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	6011      	str	r1, [r2, #0]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	da03      	bge.n	8006d52 <_printf_i+0x5e>
 8006d4a:	222d      	movs	r2, #45	; 0x2d
 8006d4c:	425b      	negs	r3, r3
 8006d4e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006d52:	486f      	ldr	r0, [pc, #444]	; (8006f10 <_printf_i+0x21c>)
 8006d54:	220a      	movs	r2, #10
 8006d56:	e039      	b.n	8006dcc <_printf_i+0xd8>
 8006d58:	2973      	cmp	r1, #115	; 0x73
 8006d5a:	f000 809d 	beq.w	8006e98 <_printf_i+0x1a4>
 8006d5e:	d808      	bhi.n	8006d72 <_printf_i+0x7e>
 8006d60:	296f      	cmp	r1, #111	; 0x6f
 8006d62:	d020      	beq.n	8006da6 <_printf_i+0xb2>
 8006d64:	2970      	cmp	r1, #112	; 0x70
 8006d66:	d1dd      	bne.n	8006d24 <_printf_i+0x30>
 8006d68:	6823      	ldr	r3, [r4, #0]
 8006d6a:	f043 0320 	orr.w	r3, r3, #32
 8006d6e:	6023      	str	r3, [r4, #0]
 8006d70:	e003      	b.n	8006d7a <_printf_i+0x86>
 8006d72:	2975      	cmp	r1, #117	; 0x75
 8006d74:	d017      	beq.n	8006da6 <_printf_i+0xb2>
 8006d76:	2978      	cmp	r1, #120	; 0x78
 8006d78:	d1d4      	bne.n	8006d24 <_printf_i+0x30>
 8006d7a:	2378      	movs	r3, #120	; 0x78
 8006d7c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d80:	4864      	ldr	r0, [pc, #400]	; (8006f14 <_printf_i+0x220>)
 8006d82:	e055      	b.n	8006e30 <_printf_i+0x13c>
 8006d84:	6813      	ldr	r3, [r2, #0]
 8006d86:	1d19      	adds	r1, r3, #4
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	6011      	str	r1, [r2, #0]
 8006d8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d94:	2301      	movs	r3, #1
 8006d96:	e08c      	b.n	8006eb2 <_printf_i+0x1be>
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	6011      	str	r1, [r2, #0]
 8006d9c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006da0:	bf18      	it	ne
 8006da2:	b21b      	sxthne	r3, r3
 8006da4:	e7cf      	b.n	8006d46 <_printf_i+0x52>
 8006da6:	6813      	ldr	r3, [r2, #0]
 8006da8:	6825      	ldr	r5, [r4, #0]
 8006daa:	1d18      	adds	r0, r3, #4
 8006dac:	6010      	str	r0, [r2, #0]
 8006dae:	0628      	lsls	r0, r5, #24
 8006db0:	d501      	bpl.n	8006db6 <_printf_i+0xc2>
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	e002      	b.n	8006dbc <_printf_i+0xc8>
 8006db6:	0668      	lsls	r0, r5, #25
 8006db8:	d5fb      	bpl.n	8006db2 <_printf_i+0xbe>
 8006dba:	881b      	ldrh	r3, [r3, #0]
 8006dbc:	4854      	ldr	r0, [pc, #336]	; (8006f10 <_printf_i+0x21c>)
 8006dbe:	296f      	cmp	r1, #111	; 0x6f
 8006dc0:	bf14      	ite	ne
 8006dc2:	220a      	movne	r2, #10
 8006dc4:	2208      	moveq	r2, #8
 8006dc6:	2100      	movs	r1, #0
 8006dc8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006dcc:	6865      	ldr	r5, [r4, #4]
 8006dce:	60a5      	str	r5, [r4, #8]
 8006dd0:	2d00      	cmp	r5, #0
 8006dd2:	f2c0 8095 	blt.w	8006f00 <_printf_i+0x20c>
 8006dd6:	6821      	ldr	r1, [r4, #0]
 8006dd8:	f021 0104 	bic.w	r1, r1, #4
 8006ddc:	6021      	str	r1, [r4, #0]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d13d      	bne.n	8006e5e <_printf_i+0x16a>
 8006de2:	2d00      	cmp	r5, #0
 8006de4:	f040 808e 	bne.w	8006f04 <_printf_i+0x210>
 8006de8:	4665      	mov	r5, ip
 8006dea:	2a08      	cmp	r2, #8
 8006dec:	d10b      	bne.n	8006e06 <_printf_i+0x112>
 8006dee:	6823      	ldr	r3, [r4, #0]
 8006df0:	07db      	lsls	r3, r3, #31
 8006df2:	d508      	bpl.n	8006e06 <_printf_i+0x112>
 8006df4:	6923      	ldr	r3, [r4, #16]
 8006df6:	6862      	ldr	r2, [r4, #4]
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	bfde      	ittt	le
 8006dfc:	2330      	movle	r3, #48	; 0x30
 8006dfe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e02:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e06:	ebac 0305 	sub.w	r3, ip, r5
 8006e0a:	6123      	str	r3, [r4, #16]
 8006e0c:	f8cd 8000 	str.w	r8, [sp]
 8006e10:	463b      	mov	r3, r7
 8006e12:	aa03      	add	r2, sp, #12
 8006e14:	4621      	mov	r1, r4
 8006e16:	4630      	mov	r0, r6
 8006e18:	f7ff fef6 	bl	8006c08 <_printf_common>
 8006e1c:	3001      	adds	r0, #1
 8006e1e:	d14d      	bne.n	8006ebc <_printf_i+0x1c8>
 8006e20:	f04f 30ff 	mov.w	r0, #4294967295
 8006e24:	b005      	add	sp, #20
 8006e26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e2a:	4839      	ldr	r0, [pc, #228]	; (8006f10 <_printf_i+0x21c>)
 8006e2c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006e30:	6813      	ldr	r3, [r2, #0]
 8006e32:	6821      	ldr	r1, [r4, #0]
 8006e34:	1d1d      	adds	r5, r3, #4
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	6015      	str	r5, [r2, #0]
 8006e3a:	060a      	lsls	r2, r1, #24
 8006e3c:	d50b      	bpl.n	8006e56 <_printf_i+0x162>
 8006e3e:	07ca      	lsls	r2, r1, #31
 8006e40:	bf44      	itt	mi
 8006e42:	f041 0120 	orrmi.w	r1, r1, #32
 8006e46:	6021      	strmi	r1, [r4, #0]
 8006e48:	b91b      	cbnz	r3, 8006e52 <_printf_i+0x15e>
 8006e4a:	6822      	ldr	r2, [r4, #0]
 8006e4c:	f022 0220 	bic.w	r2, r2, #32
 8006e50:	6022      	str	r2, [r4, #0]
 8006e52:	2210      	movs	r2, #16
 8006e54:	e7b7      	b.n	8006dc6 <_printf_i+0xd2>
 8006e56:	064d      	lsls	r5, r1, #25
 8006e58:	bf48      	it	mi
 8006e5a:	b29b      	uxthmi	r3, r3
 8006e5c:	e7ef      	b.n	8006e3e <_printf_i+0x14a>
 8006e5e:	4665      	mov	r5, ip
 8006e60:	fbb3 f1f2 	udiv	r1, r3, r2
 8006e64:	fb02 3311 	mls	r3, r2, r1, r3
 8006e68:	5cc3      	ldrb	r3, [r0, r3]
 8006e6a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006e6e:	460b      	mov	r3, r1
 8006e70:	2900      	cmp	r1, #0
 8006e72:	d1f5      	bne.n	8006e60 <_printf_i+0x16c>
 8006e74:	e7b9      	b.n	8006dea <_printf_i+0xf6>
 8006e76:	6813      	ldr	r3, [r2, #0]
 8006e78:	6825      	ldr	r5, [r4, #0]
 8006e7a:	6961      	ldr	r1, [r4, #20]
 8006e7c:	1d18      	adds	r0, r3, #4
 8006e7e:	6010      	str	r0, [r2, #0]
 8006e80:	0628      	lsls	r0, r5, #24
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	d501      	bpl.n	8006e8a <_printf_i+0x196>
 8006e86:	6019      	str	r1, [r3, #0]
 8006e88:	e002      	b.n	8006e90 <_printf_i+0x19c>
 8006e8a:	066a      	lsls	r2, r5, #25
 8006e8c:	d5fb      	bpl.n	8006e86 <_printf_i+0x192>
 8006e8e:	8019      	strh	r1, [r3, #0]
 8006e90:	2300      	movs	r3, #0
 8006e92:	6123      	str	r3, [r4, #16]
 8006e94:	4665      	mov	r5, ip
 8006e96:	e7b9      	b.n	8006e0c <_printf_i+0x118>
 8006e98:	6813      	ldr	r3, [r2, #0]
 8006e9a:	1d19      	adds	r1, r3, #4
 8006e9c:	6011      	str	r1, [r2, #0]
 8006e9e:	681d      	ldr	r5, [r3, #0]
 8006ea0:	6862      	ldr	r2, [r4, #4]
 8006ea2:	2100      	movs	r1, #0
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	f7f9 f99b 	bl	80001e0 <memchr>
 8006eaa:	b108      	cbz	r0, 8006eb0 <_printf_i+0x1bc>
 8006eac:	1b40      	subs	r0, r0, r5
 8006eae:	6060      	str	r0, [r4, #4]
 8006eb0:	6863      	ldr	r3, [r4, #4]
 8006eb2:	6123      	str	r3, [r4, #16]
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006eba:	e7a7      	b.n	8006e0c <_printf_i+0x118>
 8006ebc:	6923      	ldr	r3, [r4, #16]
 8006ebe:	462a      	mov	r2, r5
 8006ec0:	4639      	mov	r1, r7
 8006ec2:	4630      	mov	r0, r6
 8006ec4:	47c0      	blx	r8
 8006ec6:	3001      	adds	r0, #1
 8006ec8:	d0aa      	beq.n	8006e20 <_printf_i+0x12c>
 8006eca:	6823      	ldr	r3, [r4, #0]
 8006ecc:	079b      	lsls	r3, r3, #30
 8006ece:	d413      	bmi.n	8006ef8 <_printf_i+0x204>
 8006ed0:	68e0      	ldr	r0, [r4, #12]
 8006ed2:	9b03      	ldr	r3, [sp, #12]
 8006ed4:	4298      	cmp	r0, r3
 8006ed6:	bfb8      	it	lt
 8006ed8:	4618      	movlt	r0, r3
 8006eda:	e7a3      	b.n	8006e24 <_printf_i+0x130>
 8006edc:	2301      	movs	r3, #1
 8006ede:	464a      	mov	r2, r9
 8006ee0:	4639      	mov	r1, r7
 8006ee2:	4630      	mov	r0, r6
 8006ee4:	47c0      	blx	r8
 8006ee6:	3001      	adds	r0, #1
 8006ee8:	d09a      	beq.n	8006e20 <_printf_i+0x12c>
 8006eea:	3501      	adds	r5, #1
 8006eec:	68e3      	ldr	r3, [r4, #12]
 8006eee:	9a03      	ldr	r2, [sp, #12]
 8006ef0:	1a9b      	subs	r3, r3, r2
 8006ef2:	42ab      	cmp	r3, r5
 8006ef4:	dcf2      	bgt.n	8006edc <_printf_i+0x1e8>
 8006ef6:	e7eb      	b.n	8006ed0 <_printf_i+0x1dc>
 8006ef8:	2500      	movs	r5, #0
 8006efa:	f104 0919 	add.w	r9, r4, #25
 8006efe:	e7f5      	b.n	8006eec <_printf_i+0x1f8>
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d1ac      	bne.n	8006e5e <_printf_i+0x16a>
 8006f04:	7803      	ldrb	r3, [r0, #0]
 8006f06:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f0a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f0e:	e76c      	b.n	8006dea <_printf_i+0xf6>
 8006f10:	08007731 	.word	0x08007731
 8006f14:	08007742 	.word	0x08007742

08006f18 <memmove>:
 8006f18:	4288      	cmp	r0, r1
 8006f1a:	b510      	push	{r4, lr}
 8006f1c:	eb01 0302 	add.w	r3, r1, r2
 8006f20:	d807      	bhi.n	8006f32 <memmove+0x1a>
 8006f22:	1e42      	subs	r2, r0, #1
 8006f24:	4299      	cmp	r1, r3
 8006f26:	d00a      	beq.n	8006f3e <memmove+0x26>
 8006f28:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f2c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006f30:	e7f8      	b.n	8006f24 <memmove+0xc>
 8006f32:	4283      	cmp	r3, r0
 8006f34:	d9f5      	bls.n	8006f22 <memmove+0xa>
 8006f36:	1881      	adds	r1, r0, r2
 8006f38:	1ad2      	subs	r2, r2, r3
 8006f3a:	42d3      	cmn	r3, r2
 8006f3c:	d100      	bne.n	8006f40 <memmove+0x28>
 8006f3e:	bd10      	pop	{r4, pc}
 8006f40:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f44:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006f48:	e7f7      	b.n	8006f3a <memmove+0x22>
	...

08006f4c <_free_r>:
 8006f4c:	b538      	push	{r3, r4, r5, lr}
 8006f4e:	4605      	mov	r5, r0
 8006f50:	2900      	cmp	r1, #0
 8006f52:	d045      	beq.n	8006fe0 <_free_r+0x94>
 8006f54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f58:	1f0c      	subs	r4, r1, #4
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	bfb8      	it	lt
 8006f5e:	18e4      	addlt	r4, r4, r3
 8006f60:	f000 f8d2 	bl	8007108 <__malloc_lock>
 8006f64:	4a1f      	ldr	r2, [pc, #124]	; (8006fe4 <_free_r+0x98>)
 8006f66:	6813      	ldr	r3, [r2, #0]
 8006f68:	4610      	mov	r0, r2
 8006f6a:	b933      	cbnz	r3, 8006f7a <_free_r+0x2e>
 8006f6c:	6063      	str	r3, [r4, #4]
 8006f6e:	6014      	str	r4, [r2, #0]
 8006f70:	4628      	mov	r0, r5
 8006f72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f76:	f000 b8c8 	b.w	800710a <__malloc_unlock>
 8006f7a:	42a3      	cmp	r3, r4
 8006f7c:	d90c      	bls.n	8006f98 <_free_r+0x4c>
 8006f7e:	6821      	ldr	r1, [r4, #0]
 8006f80:	1862      	adds	r2, r4, r1
 8006f82:	4293      	cmp	r3, r2
 8006f84:	bf04      	itt	eq
 8006f86:	681a      	ldreq	r2, [r3, #0]
 8006f88:	685b      	ldreq	r3, [r3, #4]
 8006f8a:	6063      	str	r3, [r4, #4]
 8006f8c:	bf04      	itt	eq
 8006f8e:	1852      	addeq	r2, r2, r1
 8006f90:	6022      	streq	r2, [r4, #0]
 8006f92:	6004      	str	r4, [r0, #0]
 8006f94:	e7ec      	b.n	8006f70 <_free_r+0x24>
 8006f96:	4613      	mov	r3, r2
 8006f98:	685a      	ldr	r2, [r3, #4]
 8006f9a:	b10a      	cbz	r2, 8006fa0 <_free_r+0x54>
 8006f9c:	42a2      	cmp	r2, r4
 8006f9e:	d9fa      	bls.n	8006f96 <_free_r+0x4a>
 8006fa0:	6819      	ldr	r1, [r3, #0]
 8006fa2:	1858      	adds	r0, r3, r1
 8006fa4:	42a0      	cmp	r0, r4
 8006fa6:	d10b      	bne.n	8006fc0 <_free_r+0x74>
 8006fa8:	6820      	ldr	r0, [r4, #0]
 8006faa:	4401      	add	r1, r0
 8006fac:	1858      	adds	r0, r3, r1
 8006fae:	4282      	cmp	r2, r0
 8006fb0:	6019      	str	r1, [r3, #0]
 8006fb2:	d1dd      	bne.n	8006f70 <_free_r+0x24>
 8006fb4:	6810      	ldr	r0, [r2, #0]
 8006fb6:	6852      	ldr	r2, [r2, #4]
 8006fb8:	605a      	str	r2, [r3, #4]
 8006fba:	4401      	add	r1, r0
 8006fbc:	6019      	str	r1, [r3, #0]
 8006fbe:	e7d7      	b.n	8006f70 <_free_r+0x24>
 8006fc0:	d902      	bls.n	8006fc8 <_free_r+0x7c>
 8006fc2:	230c      	movs	r3, #12
 8006fc4:	602b      	str	r3, [r5, #0]
 8006fc6:	e7d3      	b.n	8006f70 <_free_r+0x24>
 8006fc8:	6820      	ldr	r0, [r4, #0]
 8006fca:	1821      	adds	r1, r4, r0
 8006fcc:	428a      	cmp	r2, r1
 8006fce:	bf04      	itt	eq
 8006fd0:	6811      	ldreq	r1, [r2, #0]
 8006fd2:	6852      	ldreq	r2, [r2, #4]
 8006fd4:	6062      	str	r2, [r4, #4]
 8006fd6:	bf04      	itt	eq
 8006fd8:	1809      	addeq	r1, r1, r0
 8006fda:	6021      	streq	r1, [r4, #0]
 8006fdc:	605c      	str	r4, [r3, #4]
 8006fde:	e7c7      	b.n	8006f70 <_free_r+0x24>
 8006fe0:	bd38      	pop	{r3, r4, r5, pc}
 8006fe2:	bf00      	nop
 8006fe4:	20000094 	.word	0x20000094

08006fe8 <_malloc_r>:
 8006fe8:	b570      	push	{r4, r5, r6, lr}
 8006fea:	1ccd      	adds	r5, r1, #3
 8006fec:	f025 0503 	bic.w	r5, r5, #3
 8006ff0:	3508      	adds	r5, #8
 8006ff2:	2d0c      	cmp	r5, #12
 8006ff4:	bf38      	it	cc
 8006ff6:	250c      	movcc	r5, #12
 8006ff8:	2d00      	cmp	r5, #0
 8006ffa:	4606      	mov	r6, r0
 8006ffc:	db01      	blt.n	8007002 <_malloc_r+0x1a>
 8006ffe:	42a9      	cmp	r1, r5
 8007000:	d903      	bls.n	800700a <_malloc_r+0x22>
 8007002:	230c      	movs	r3, #12
 8007004:	6033      	str	r3, [r6, #0]
 8007006:	2000      	movs	r0, #0
 8007008:	bd70      	pop	{r4, r5, r6, pc}
 800700a:	f000 f87d 	bl	8007108 <__malloc_lock>
 800700e:	4a21      	ldr	r2, [pc, #132]	; (8007094 <_malloc_r+0xac>)
 8007010:	6814      	ldr	r4, [r2, #0]
 8007012:	4621      	mov	r1, r4
 8007014:	b991      	cbnz	r1, 800703c <_malloc_r+0x54>
 8007016:	4c20      	ldr	r4, [pc, #128]	; (8007098 <_malloc_r+0xb0>)
 8007018:	6823      	ldr	r3, [r4, #0]
 800701a:	b91b      	cbnz	r3, 8007024 <_malloc_r+0x3c>
 800701c:	4630      	mov	r0, r6
 800701e:	f000 f863 	bl	80070e8 <_sbrk_r>
 8007022:	6020      	str	r0, [r4, #0]
 8007024:	4629      	mov	r1, r5
 8007026:	4630      	mov	r0, r6
 8007028:	f000 f85e 	bl	80070e8 <_sbrk_r>
 800702c:	1c43      	adds	r3, r0, #1
 800702e:	d124      	bne.n	800707a <_malloc_r+0x92>
 8007030:	230c      	movs	r3, #12
 8007032:	6033      	str	r3, [r6, #0]
 8007034:	4630      	mov	r0, r6
 8007036:	f000 f868 	bl	800710a <__malloc_unlock>
 800703a:	e7e4      	b.n	8007006 <_malloc_r+0x1e>
 800703c:	680b      	ldr	r3, [r1, #0]
 800703e:	1b5b      	subs	r3, r3, r5
 8007040:	d418      	bmi.n	8007074 <_malloc_r+0x8c>
 8007042:	2b0b      	cmp	r3, #11
 8007044:	d90f      	bls.n	8007066 <_malloc_r+0x7e>
 8007046:	600b      	str	r3, [r1, #0]
 8007048:	50cd      	str	r5, [r1, r3]
 800704a:	18cc      	adds	r4, r1, r3
 800704c:	4630      	mov	r0, r6
 800704e:	f000 f85c 	bl	800710a <__malloc_unlock>
 8007052:	f104 000b 	add.w	r0, r4, #11
 8007056:	1d23      	adds	r3, r4, #4
 8007058:	f020 0007 	bic.w	r0, r0, #7
 800705c:	1ac3      	subs	r3, r0, r3
 800705e:	d0d3      	beq.n	8007008 <_malloc_r+0x20>
 8007060:	425a      	negs	r2, r3
 8007062:	50e2      	str	r2, [r4, r3]
 8007064:	e7d0      	b.n	8007008 <_malloc_r+0x20>
 8007066:	428c      	cmp	r4, r1
 8007068:	684b      	ldr	r3, [r1, #4]
 800706a:	bf16      	itet	ne
 800706c:	6063      	strne	r3, [r4, #4]
 800706e:	6013      	streq	r3, [r2, #0]
 8007070:	460c      	movne	r4, r1
 8007072:	e7eb      	b.n	800704c <_malloc_r+0x64>
 8007074:	460c      	mov	r4, r1
 8007076:	6849      	ldr	r1, [r1, #4]
 8007078:	e7cc      	b.n	8007014 <_malloc_r+0x2c>
 800707a:	1cc4      	adds	r4, r0, #3
 800707c:	f024 0403 	bic.w	r4, r4, #3
 8007080:	42a0      	cmp	r0, r4
 8007082:	d005      	beq.n	8007090 <_malloc_r+0xa8>
 8007084:	1a21      	subs	r1, r4, r0
 8007086:	4630      	mov	r0, r6
 8007088:	f000 f82e 	bl	80070e8 <_sbrk_r>
 800708c:	3001      	adds	r0, #1
 800708e:	d0cf      	beq.n	8007030 <_malloc_r+0x48>
 8007090:	6025      	str	r5, [r4, #0]
 8007092:	e7db      	b.n	800704c <_malloc_r+0x64>
 8007094:	20000094 	.word	0x20000094
 8007098:	20000098 	.word	0x20000098

0800709c <_realloc_r>:
 800709c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800709e:	4607      	mov	r7, r0
 80070a0:	4614      	mov	r4, r2
 80070a2:	460e      	mov	r6, r1
 80070a4:	b921      	cbnz	r1, 80070b0 <_realloc_r+0x14>
 80070a6:	4611      	mov	r1, r2
 80070a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80070ac:	f7ff bf9c 	b.w	8006fe8 <_malloc_r>
 80070b0:	b922      	cbnz	r2, 80070bc <_realloc_r+0x20>
 80070b2:	f7ff ff4b 	bl	8006f4c <_free_r>
 80070b6:	4625      	mov	r5, r4
 80070b8:	4628      	mov	r0, r5
 80070ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070bc:	f000 f826 	bl	800710c <_malloc_usable_size_r>
 80070c0:	42a0      	cmp	r0, r4
 80070c2:	d20f      	bcs.n	80070e4 <_realloc_r+0x48>
 80070c4:	4621      	mov	r1, r4
 80070c6:	4638      	mov	r0, r7
 80070c8:	f7ff ff8e 	bl	8006fe8 <_malloc_r>
 80070cc:	4605      	mov	r5, r0
 80070ce:	2800      	cmp	r0, #0
 80070d0:	d0f2      	beq.n	80070b8 <_realloc_r+0x1c>
 80070d2:	4631      	mov	r1, r6
 80070d4:	4622      	mov	r2, r4
 80070d6:	f7ff fc11 	bl	80068fc <memcpy>
 80070da:	4631      	mov	r1, r6
 80070dc:	4638      	mov	r0, r7
 80070de:	f7ff ff35 	bl	8006f4c <_free_r>
 80070e2:	e7e9      	b.n	80070b8 <_realloc_r+0x1c>
 80070e4:	4635      	mov	r5, r6
 80070e6:	e7e7      	b.n	80070b8 <_realloc_r+0x1c>

080070e8 <_sbrk_r>:
 80070e8:	b538      	push	{r3, r4, r5, lr}
 80070ea:	4c06      	ldr	r4, [pc, #24]	; (8007104 <_sbrk_r+0x1c>)
 80070ec:	2300      	movs	r3, #0
 80070ee:	4605      	mov	r5, r0
 80070f0:	4608      	mov	r0, r1
 80070f2:	6023      	str	r3, [r4, #0]
 80070f4:	f7fa fbb6 	bl	8001864 <_sbrk>
 80070f8:	1c43      	adds	r3, r0, #1
 80070fa:	d102      	bne.n	8007102 <_sbrk_r+0x1a>
 80070fc:	6823      	ldr	r3, [r4, #0]
 80070fe:	b103      	cbz	r3, 8007102 <_sbrk_r+0x1a>
 8007100:	602b      	str	r3, [r5, #0]
 8007102:	bd38      	pop	{r3, r4, r5, pc}
 8007104:	200042d8 	.word	0x200042d8

08007108 <__malloc_lock>:
 8007108:	4770      	bx	lr

0800710a <__malloc_unlock>:
 800710a:	4770      	bx	lr

0800710c <_malloc_usable_size_r>:
 800710c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007110:	1f18      	subs	r0, r3, #4
 8007112:	2b00      	cmp	r3, #0
 8007114:	bfbc      	itt	lt
 8007116:	580b      	ldrlt	r3, [r1, r0]
 8007118:	18c0      	addlt	r0, r0, r3
 800711a:	4770      	bx	lr

0800711c <_init>:
 800711c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800711e:	bf00      	nop
 8007120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007122:	bc08      	pop	{r3}
 8007124:	469e      	mov	lr, r3
 8007126:	4770      	bx	lr

08007128 <_fini>:
 8007128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800712a:	bf00      	nop
 800712c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800712e:	bc08      	pop	{r3}
 8007130:	469e      	mov	lr, r3
 8007132:	4770      	bx	lr
