<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: The &#39;final&#39; keyword should be reserved
should_fail: 1
tags: 5.6.2
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/generated/keywords
top_module: 
files: <a href="../../../../tests/generated/keywords/5.6.2--keyword_final.sv.html" target="file-frame">tests/generated/keywords/5.6.2--keyword_final.sv</a>
time_elapsed: 0.084s
</pre>
<pre class="log">
user_time: 0.070412
system_time: 0.013559
ram_usage: 11660

%Error: <a href="../../../../tests/generated/keywords/5.6.2--keyword_final.sv.html#l-8" target="file-frame">tests/generated/keywords/5.6.2--keyword_final.sv:8</a>: Unexpected &#39;final&#39;: &#39;final&#39; is a SystemVerilog keyword misused as an identifier.
        ... Suggest modify the Verilog-2001 code to avoid SV keywords, or use `begin_keywords or --language.
    bit final;
        ^~~~~
%Error: Exiting due to 1 error(s)

</pre>
</body>