$date
	Fri Jun 16 18:50:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var reg 1 ! a $end
$upscope $end
$scope module mux_tb $end
$var reg 1 " b $end
$upscope $end
$scope module mux_tb $end
$var reg 1 # c $end
$upscope $end
$scope module mux_tb $end
$var reg 1 $ d $end
$upscope $end
$scope module mux_tb $end
$var reg 2 % sel [1:0] $end
$upscope $end
$scope module mux_tb $end
$var wire 1 & out $end
$upscope $end
$scope module mux_tb $end
$var reg 1 ' Fault_Indicator $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
1&
bx %
1$
0#
1"
0!
$end
#5
b1 %
1'
#10
0&
b10 %
0'
#15
1&
b11 %
#20
0&
0$
1#
0"
1!
#25
b1 %
#30
1&
b10 %
#35
b0 %
#40
