#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Fri Jan 27 18:16:02 2017
# Process ID: 16491
# Log file: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/planAhead.log
# Journal file: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
create_project project_1 . -part xc6slx45tcsg324-3N
add_files -norecurse -scan_for_includes {/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc}
add_files -norecurse -scan_for_includes {/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.v /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.v /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.v
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v
update_compile_order -fileset sources_1
remove_files /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.v
add_files -norecurse -scan_for_includes /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v
add_files -norecurse -scan_for_includes /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97_block.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_rtl_design -name rtl_1
Design is defaulting to project part: xc6slx45tcsg324-3N
Using Verific elaboration
Parsing VHDL file "/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v" into library work
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97cmd.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97cmd.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ac97cmd.edif ...
ngc2edif: Total memory usage is 113708 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'work', file 'ac97cmd_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
ERROR: [Netlist 29-77] Could not replace (cell 'ac97cmd', library 'work', file 'ac97cmd_block.v') with (cell 'ac97cmd', library 'ac97cmd_lib', file 'ac97cmd.ngc') because of a port interface mismatch; bus port 'cmd_addr' on the replacing cell does not match the bit-width of scalar port 'cmd_addr' on the original cell.
ERROR: [Designutils 20-60] Please ensure the connections to this cell instantiation have the correct bit-width.
ERROR: [Designutils 20-55] Failed to resolve instance 'controller'.  This instance will appear as a black box. [/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v:8]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus latch_cmd_addr[19 : 0] on block ac97 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ac97.edif ...
ngc2edif: Total memory usage is 114328 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'work', file 'ac97_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockRegion.xml
Loading clock buffers from /home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockBuffers.xml
Loading package pin functions from /home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lxt/xc6slx45t/csg324/Package.xml
Loading io standards from /home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 2 instances

Phase 0 | Netlist Checksum: e6213358
open_rtl_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2944.547 ; gain = 189.332
ERROR: [Common 17-39] 'open_rtl_design' failed due to earlier errors.
refresh_design
Using Verific elaboration
Parsing VHDL file "/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v" into library work
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97cmd.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97cmd.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ac97cmd.edif ...
ngc2edif: Total memory usage is 113748 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'work', file 'ac97cmd_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus latch_cmd_addr[19 : 0] on block ac97 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ac97.edif ...
ngc2edif: Total memory usage is 114328 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'work', file 'ac97_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
refresh_design
Using Verific elaboration
Parsing VHDL file "/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v" into library work
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97cmd.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97cmd.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ac97cmd.edif ...
ngc2edif: Total memory usage is 113748 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'work', file 'ac97cmd_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus latch_cmd_addr[19 : 0] on block ac97 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ac97.edif ...
ngc2edif: Total memory usage is 114332 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'work', file 'ac97_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
refresh_design
Using Verific elaboration
Parsing VHDL file "/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v" into library work
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97cmd.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97cmd.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ac97cmd.edif ...
ngc2edif: Total memory usage is 113740 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'work', file 'ac97cmd_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus latch_cmd_addr[19 : 0] on block ac97 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ac97.edif ...
ngc2edif: Total memory usage is 114332 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'work', file 'ac97_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
launch_runs synth_1
[Fri Jan 27 18:35:47 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
refresh_design
Using Verific elaboration
Parsing VHDL file "/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v" into library work
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97cmd.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97cmd.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ac97cmd.edif ...
ngc2edif: Total memory usage is 113744 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'work', file 'ac97cmd_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus latch_cmd_addr[19 : 0] on block ac97 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ac97.edif ...
ngc2edif: Total memory usage is 114328 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'work', file 'ac97_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
reset_run synth_1
launch_runs synth_1
[Fri Jan 27 18:36:50 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
refresh_design
Using Verific elaboration
Parsing VHDL file "/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v" into library work
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97cmd.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97cmd.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ac97cmd.edif ...
ngc2edif: Total memory usage is 113740 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'work', file 'ac97cmd_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus latch_cmd_addr[19 : 0] on block ac97 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ac97.edif ...
ngc2edif: Total memory usage is 114328 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'work', file 'ac97_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
set_property used_in_synthesis false [get_files  /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc]
update_compile_order -fileset sources_1
set_property used_in_synthesis false [get_files  /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc]
update_compile_order -fileset sources_1
refresh_design
Using Verific elaboration
Parsing VHDL file "/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'ac97cmd' instantiated as 'controller' [/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v:9]
Resolution: File names need to match cell names: an EDIF definition will be found in ac97cmd.edf; an HDL definition may be placed in any Verilog/VHDL file.
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'ac97' instantiated as 'datapath' [/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97_block.v:17]
Resolution: File names need to match cell names: an EDIF definition will be found in ac97.edf; an HDL definition may be placed in any Verilog/VHDL file.
reset_run synth_1
launch_runs synth_1
[Fri Jan 27 18:38:21 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
set_property used_in_synthesis true [get_files  /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc]
update_compile_order -fileset sources_1
set_property used_in_synthesis true [get_files  /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc]
update_compile_order -fileset sources_1
refresh_design
Using Verific elaboration
Parsing VHDL file "/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v" into library work
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97cmd.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97cmd.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ac97cmd.edif ...
ngc2edif: Total memory usage is 113740 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'work', file 'ac97cmd_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus latch_cmd_addr[19 : 0] on block ac97 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ac97.edif ...
ngc2edif: Total memory usage is 114336 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'work', file 'ac97_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
refresh_design
Using Verific elaboration
Parsing VHDL file "/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v" into library work
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97cmd.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97cmd.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ac97cmd.edif ...
ngc2edif: Total memory usage is 113744 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'work', file 'ac97cmd_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus latch_cmd_addr[19 : 0] on block ac97 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ac97.edif ...
ngc2edif: Total memory usage is 114332 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'work', file 'ac97_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
reset_run synth_1
launch_runs synth_1
[Fri Jan 27 18:46:59 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
update_compile_order -fileset sources_1
refresh_design
Using Verific elaboration
Parsing VHDL file "/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'ac97cmd_block' instantiated as 'controller' [/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v:30]
Resolution: File names need to match cell names: an EDIF definition will be found in ac97cmd_block.edf; an HDL definition may be placed in any Verilog/VHDL file.
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus latch_cmd_addr[19 : 0] on block ac97 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ac97.edif ...
ngc2edif: Total memory usage is 114332 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'work', file 'ac97_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
refresh_design
Using Verific elaboration
Parsing VHDL file "/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'ac97cmd_block' instantiated as 'controller' [/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v:30]
Resolution: File names need to match cell names: an EDIF definition will be found in ac97cmd_block.edf; an HDL definition may be placed in any Verilog/VHDL file.
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus latch_cmd_addr[19 : 0] on block ac97 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ac97.edif ...
ngc2edif: Total memory usage is 114332 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'work', file 'ac97_block.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
reset_run synth_1
launch_runs synth_1
[Fri Jan 27 18:50:10 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
remove_files /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd_block.v
add_files -norecurse -scan_for_includes /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
Using Verific elaboration
Parsing VHDL file "/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v" into library work
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97cmd.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97cmd.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ac97cmd.edif ...
ngc2edif: Total memory usage is 113740 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'work', file 'ac97cmd.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus latch_cmd_addr[19 : 0] on block ac97 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ac97.edif ...
ngc2edif: Total memory usage is 114332 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'work', file 'rt_audio_controller.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
remove_files /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97_block.v
add_files -norecurse -scan_for_includes /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.v
update_compile_order -fileset sources_1
refresh_design
Using Verific elaboration
Parsing VHDL file "/home/diego/EDA/Xilinx/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.v" into library work
Analyzing Verilog file "/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/rt_audio_controller.v" into library work
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97cmd.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97cmd.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ac97cmd.edif ...
ngc2edif: Total memory usage is 113740 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'work', file 'ac97cmd.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97cmd.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus latch_cmd_addr[19 : 0] on block ac97 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ac97.edif ...
ngc2edif: Total memory usage is 114328 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'work', file 'ac97.v')
Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-16491-alienwarex/ngc2edif/ac97.edif]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
reset_run synth_1
launch_runs synth_1
[Fri Jan 27 18:55:52 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc6slx45tcsg324-3N
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rt_audio_controller.ngc ...
WARNING:NetListWriters:298 - No output is written to rt_audio_controller.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rt_audio_controller.edif ...
ngc2edif: Total memory usage is 113716 kilobytes

Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Finished Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97cmd.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97cmd.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ac97cmd.edif ...
ngc2edif: Total memory usage is 113744 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus latch_cmd_addr[19 : 0] on block ac97 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ac97.edif ...
ngc2edif: Total memory usage is 114328 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. controller/ac97_ready_sig_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_13_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_3_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_data_5_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_14_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_4_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_data_6_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_15_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_5_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_data_7_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_10_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_0_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_16_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_6_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_data_8_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_11_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_1_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_17_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_data_9_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_7_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_12_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_2_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_8_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_13_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_3_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_9_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_14_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_4_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_addr_0_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_15_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_5_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_data_10_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_addr_1_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_16_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_6_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_data_11_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_addr_2_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/R_out_17_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_7_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_data_12_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_addr_3_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_8_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/latching_cmd_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_data_13_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_data_0_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_addr_4_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/L_out_9_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_data_14_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_data_1_IBUF 
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. datapath/cmd_addr_5_IBUF 
INFO: [Common 17-14] Message 'Opt 31-32' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_addr_7_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_addr_6_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_addr_5_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_addr_4_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_addr_3_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_addr_2_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_addr_1_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_addr_0_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_15_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_14_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_13_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_12_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_11_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_10_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_9_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_8_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_7_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_6_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_5_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_4_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_3_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_2_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_1_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/cmd_data_0_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. controller/latching_cmd_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/L_in_9_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_11_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_12_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_13_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_0_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_14_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_1_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_15_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/L_in_10_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_2_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_16_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/L_in_11_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_3_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_17_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/L_in_12_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_4_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/L_in_0_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/L_in_13_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_5_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/L_in_1_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/L_in_14_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_6_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/L_in_2_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/L_in_15_OBUF 
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. datapath/R_in_7_OBUF 
INFO: [Common 17-14] Message 'Opt 31-33' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 3 instances
  INV => LUT1: 2 instances

Phase 0 | Netlist Checksum: 1589dd20
open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2951.418 ; gain = 0.000
launch_runs impl_1
[Fri Jan 27 18:57:26 2017] Launched impl_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Jan 27 19:03:10 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc6slx45tcsg324-3N
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rt_audio_controller.ngc ...
WARNING:NetListWriters:298 - No output is written to rt_audio_controller.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rt_audio_controller.edif ...
ngc2edif: Total memory usage is 113720 kilobytes

Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Finished Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 3 instances
  INV => LUT1: 2 instances

Phase 0 | Netlist Checksum: f167a7b8
launch_runs impl_1
[Fri Jan 27 19:03:48 2017] Launched impl_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Jan 27 19:05:45 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc6slx45tcsg324-3N
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rt_audio_controller.ngc ...
WARNING:NetListWriters:298 - No output is written to rt_audio_controller.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rt_audio_controller.edif ...
ngc2edif: Total memory usage is 113724 kilobytes

Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Finished Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 3 instances
  INV => LUT1: 2 instances

Phase 0 | Netlist Checksum: f167a7b8
reset_run synth_1
launch_runs synth_1
[Fri Jan 27 19:06:26 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc6slx45tcsg324-3N
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rt_audio_controller.ngc ...
WARNING:NetListWriters:298 - No output is written to rt_audio_controller.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rt_audio_controller.edif ...
ngc2edif: Total memory usage is 113724 kilobytes

Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Finished Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 3 instances
  INV => LUT1: 2 instances

Phase 0 | Netlist Checksum: f167a7b8
launch_runs impl_1
[Fri Jan 27 19:07:25 2017] Launched impl_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/impl_1/runme.log
refresh_design
Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Finished Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97cmd.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97cmd.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ac97cmd.edif ...
ngc2edif: Total memory usage is 113740 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Opt 31-35] Removing redundant IBUF, controller/clk_IBUF, from the path connected to top-level port: clk 
reset_run synth_1
launch_runs synth_1
[Fri Jan 27 19:16:49 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc6slx45tcsg324-3N
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rt_audio_controller.ngc ...
WARNING:NetListWriters:298 - No output is written to rt_audio_controller.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rt_audio_controller.edif ...
ngc2edif: Total memory usage is 113720 kilobytes

Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Finished Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 2 instances
  INV => LUT1: 2 instances

Phase 0 | Netlist Checksum: 9aa535cd
launch_runs impl_1
[Fri Jan 27 19:17:23 2017] Launched impl_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1
[Fri Jan 27 20:27:22 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc6slx45tcsg324-3N
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rt_audio_controller.ngc ...
WARNING:NetListWriters:298 - No output is written to rt_audio_controller.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rt_audio_controller.edif ...
ngc2edif: Total memory usage is 113716 kilobytes

Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Finished Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ac97.ngc ...
WARNING:NetListWriters:298 - No output is written to ac97.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus latch_cmd_addr[19 : 0] on block ac97 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ac97.edif ...
ngc2edif: Total memory usage is 114328 kilobytes

Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  INV => LUT1: 2 instances

Phase 0 | Netlist Checksum: 00b507e8
launch_runs impl_1
[Fri Jan 27 20:28:25 2017] Launched impl_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Jan 27 20:58:49 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc6slx45tcsg324-3N
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rt_audio_controller.ngc ...
WARNING:NetListWriters:298 - No output is written to rt_audio_controller.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rt_audio_controller.edif ...
ngc2edif: Total memory usage is 113720 kilobytes

Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Finished Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  INV => LUT1: 2 instances

Phase 0 | Netlist Checksum: 00b507e8
reset_run synth_1
launch_runs synth_1
[Fri Jan 27 21:02:14 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc6slx45tcsg324-3N
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rt_audio_controller.ngc ...
WARNING:NetListWriters:298 - No output is written to rt_audio_controller.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rt_audio_controller.edif ...
ngc2edif: Total memory usage is 113716 kilobytes

Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Finished Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
WARNING: [Opt 31-35] Removing redundant IBUF, controller/clk_IBUF, from the path connected to top-level port: clk 
WARNING: [Opt 31-35] Removing redundant IBUF, datapath/clk_IBUF, from the path connected to top-level port: clk 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  INV => LUT1: 2 instances

Phase 0 | Netlist Checksum: ecc71569
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Fri Jan 27 21:06:26 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc6slx45tcsg324-3N
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rt_audio_controller.ngc ...
WARNING:NetListWriters:298 - No output is written to rt_audio_controller.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rt_audio_controller.edif ...
ngc2edif: Total memory usage is 113716 kilobytes

Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Finished Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
WARNING: [Opt 31-35] Removing redundant IBUF, controller/clk_IBUF, from the path connected to top-level port: clk 
WARNING: [Opt 31-35] Removing redundant IBUF, datapath/clk_IBUF, from the path connected to top-level port: clk 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  INV => LUT1: 2 instances

Phase 0 | Netlist Checksum: ecc71569
launch_runs impl_1
[Fri Jan 27 21:07:07 2017] Launched impl_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
[Fri Jan 27 21:09:40 2017] Launched synth_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc6slx45tcsg324-3N
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rt_audio_controller.ngc ...
WARNING:NetListWriters:298 - No output is written to rt_audio_controller.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file rt_audio_controller.edif ...
ngc2edif: Total memory usage is 113720 kilobytes

Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Finished Parsing EDIF File [./project_1.data/cache/rt_audio_controller_ngc_c9e15a90.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97cmd.ngc' for (cell view 'ac97cmd', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97cmd_ngc_c47b5651.edif]
Reading core file '/home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/ac97.ngc' for (cell view 'ac97', library 'rt_audio_controller_lib', file 'rt_audio_controller.ngc')
Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
Finished Parsing EDIF File [./project_1.data/cache/ac97_ngc_c47b5651.edif]
WARNING: [Opt 31-35] Removing redundant IBUF, controller/clk_IBUF, from the path connected to top-level port: clk 
WARNING: [Opt 31-35] Removing redundant IBUF, datapath/clk_IBUF, from the path connected to top-level port: clk 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  INV => LUT1: 2 instances

Phase 0 | Netlist Checksum: 685a2127
launch_runs impl_1
[Fri Jan 27 21:10:40 2017] Launched impl_1...
Run output will be captured here: /home/diego/Documents/Finalized/examples/audio_ac97/AC97_IP/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting PlanAhead at Fri Jan 27 21:12:16 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
