#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Aug 28 20:49:44 2022
# Process ID: 19072
# Current directory: C:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6104 C:\Users\Kin\Desktop\FPGA\8_fifo_ip\8_fifo_ip\8_fifo_ip.xpr
# Log file: C:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip/vivado.log
# Journal file: C:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip/8_fifo_ip.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip/8_fifo_ip.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'fifo_generator_0_u'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip/8_fifo_ip.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_0_u'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1307.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_0_u UUID: d0a9f0c2-3f84-5eab-930e-e6244fc9e077 
Parsing XDC File [c:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip/8_fifo_ip.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo_generator_0_u/U0'
Finished Parsing XDC File [c:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip/8_fifo_ip.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'fifo_generator_0_u/U0'
Parsing XDC File [c:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip/8_fifo_ip.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0_u/inst'
Finished Parsing XDC File [c:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip/8_fifo_ip.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0_u/inst'
Parsing XDC File [c:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip/8_fifo_ip.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0_u/inst'
Finished Parsing XDC File [c:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip/8_fifo_ip.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0_u/inst'
Parsing XDC File [C:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip/8_fifo_ip.srcs/constrs_1/new/fifo_ip.xdc]
Finished Parsing XDC File [C:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip/8_fifo_ip.srcs/constrs_1/new/fifo_ip.xdc]
Parsing XDC File [c:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip/8_fifo_ip.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fifo_generator_0_u/U0'
Finished Parsing XDC File [c:/Users/Kin/Desktop/FPGA/8_fifo_ip/8_fifo_ip/8_fifo_ip.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'fifo_generator_0_u/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_generator_0_u/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_generator_0_u/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_generator_0_u/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'fifo_generator_0_u/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1996.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 72 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2048.719 ; gain = 998.941
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 28 20:50:39 2022...
