###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       176193   # Number of WRITE/WRITEP commands
num_reads_done                 =       447047   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       390516   # Number of read row buffer hits
num_read_cmds                  =       447048   # Number of READ/READP commands
num_writes_done                =       176204   # Number of read requests issued
num_write_row_hits             =       128992   # Number of write row buffer hits
num_act_cmds                   =       104056   # Number of ACT commands
num_pre_cmds                   =       104047   # Number of PRE commands
num_ondemand_pres              =        92166   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9385275   # Cyles of rank active rank.0
rank_active_cycles.1           =      9084627   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       614725   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       915373   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       576131   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3910   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1375   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1715   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          969   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          759   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1240   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2221   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2303   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3975   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28667   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           40   # Write cmd latency (cycles)
write_latency[20-39]           =          837   # Write cmd latency (cycles)
write_latency[40-59]           =         1437   # Write cmd latency (cycles)
write_latency[60-79]           =         4033   # Write cmd latency (cycles)
write_latency[80-99]           =         7989   # Write cmd latency (cycles)
write_latency[100-119]         =        10372   # Write cmd latency (cycles)
write_latency[120-139]         =        15285   # Write cmd latency (cycles)
write_latency[140-159]         =        14927   # Write cmd latency (cycles)
write_latency[160-179]         =        14011   # Write cmd latency (cycles)
write_latency[180-199]         =        12980   # Write cmd latency (cycles)
write_latency[200-]            =        94282   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       220292   # Read request latency (cycles)
read_latency[40-59]            =        70179   # Read request latency (cycles)
read_latency[60-79]            =        51821   # Read request latency (cycles)
read_latency[80-99]            =        16569   # Read request latency (cycles)
read_latency[100-119]          =        10943   # Read request latency (cycles)
read_latency[120-139]          =         8381   # Read request latency (cycles)
read_latency[140-159]          =         7035   # Read request latency (cycles)
read_latency[160-179]          =         5852   # Read request latency (cycles)
read_latency[180-199]          =         4638   # Read request latency (cycles)
read_latency[200-]             =        51336   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.79555e+08   # Write energy
read_energy                    =   1.8025e+09   # Read energy
act_energy                     =  2.84697e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.95068e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.39379e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85641e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66881e+09   # Active standby energy rank.1
average_read_latency           =      97.9249   # Average read request latency (cycles)
average_interarrival           =      16.0445   # Average request interarrival latency (cycles)
total_energy                   =  1.59311e+10   # Total energy (pJ)
average_power                  =      1593.11   # Average power (mW)
average_bandwidth              =      5.31841   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       178945   # Number of WRITE/WRITEP commands
num_reads_done                 =       449652   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       403616   # Number of read row buffer hits
num_read_cmds                  =       449656   # Number of READ/READP commands
num_writes_done                =       178956   # Number of read requests issued
num_write_row_hits             =       143015   # Number of write row buffer hits
num_act_cmds                   =        82214   # Number of ACT commands
num_pre_cmds                   =        82200   # Number of PRE commands
num_ondemand_pres              =        69058   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9282929   # Cyles of rank active rank.0
rank_active_cycles.1           =      9192458   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       717071   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       807542   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       580938   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4488   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1378   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1699   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          897   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          743   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1255   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2263   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2309   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         4054   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28590   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           60   # Write cmd latency (cycles)
write_latency[20-39]           =         1064   # Write cmd latency (cycles)
write_latency[40-59]           =         2338   # Write cmd latency (cycles)
write_latency[60-79]           =         6022   # Write cmd latency (cycles)
write_latency[80-99]           =        11045   # Write cmd latency (cycles)
write_latency[100-119]         =        13560   # Write cmd latency (cycles)
write_latency[120-139]         =        15889   # Write cmd latency (cycles)
write_latency[140-159]         =        13901   # Write cmd latency (cycles)
write_latency[160-179]         =        11990   # Write cmd latency (cycles)
write_latency[180-199]         =        11924   # Write cmd latency (cycles)
write_latency[200-]            =        91152   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       231968   # Read request latency (cycles)
read_latency[40-59]            =        73407   # Read request latency (cycles)
read_latency[60-79]            =        48514   # Read request latency (cycles)
read_latency[80-99]            =        15983   # Read request latency (cycles)
read_latency[100-119]          =        10357   # Read request latency (cycles)
read_latency[120-139]          =         7426   # Read request latency (cycles)
read_latency[140-159]          =         6257   # Read request latency (cycles)
read_latency[160-179]          =         4987   # Read request latency (cycles)
read_latency[180-199]          =         4110   # Read request latency (cycles)
read_latency[200-]             =        46643   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.93293e+08   # Write energy
read_energy                    =  1.81301e+09   # Read energy
act_energy                     =  2.24938e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.44194e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.8762e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79255e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73609e+09   # Active standby energy rank.1
average_read_latency           =      92.8571   # Average read request latency (cycles)
average_interarrival           =       15.908   # Average request interarrival latency (cycles)
total_energy                   =  1.58963e+10   # Total energy (pJ)
average_power                  =      1589.63   # Average power (mW)
average_bandwidth              =      5.36412   # Average bandwidth
