library ieee;
  use ieee.std_logic_1164.all;

entity jk_ff_tb is
end entity;

architecture testbench of jk_ff_tb is

  component jk_flipflop is
    port (
      J, K, clk, reset : in  std_logic;
      Q                : out std_logic
    );
  end component;

  -- signaldeklaration mit defaultwerten
  signal J, K, clk, reset : std_logic := '0';
  signal Q                : std_logic;

begin

  -- Instanziere das zu testende JK-Flip-Flop
  jk_ff_inst: jk_flipflop
    port map (
      J     => J,
      K     => K,
      clk   => clk,
      reset => reset,
      Q     => Q
    );

  -- Taktprozess der den Takt generiert und parallel zum Testprozess l√§uft
  clk_process: process
  begin
    clk <= '0';
    wait for 10 ns;
    clk <= '1';
    wait for 10 ns;
  end process;

  -- Testprozess der die Eingangsvariablen setzt
  testing: process
  begin

    --
    clk <= '0';
    wait for 10 ns;

    clk <= '1';
    wait for 10 ns;

    clk <= '0';
    wait for 10 ns;

    clk <= '1';
    wait for 10 ns;

    clk <= '0';
    wait for 10 ns;

    clk <= '1';
    wait for 10 ns;

    clk <= '0';
    wait for 10 ns;

    clk <= '1';
    wait for 10 ns;

    clk <= '0';
    wait for 10 ns;

  end process;

end architecture;
