<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>MediaTek Sampling Intel 5G Modem Solution
    </title>
    <!-- EXTERNAL STYLE SHEET -->
    <link rel="stylesheet" href="/css/B_style.css">
    <!-- OWL CAROUSEL -->
    <link rel="stylesheet" href="/css/owl.carousel.min.css">
    <link rel="stylesheet" href="/css/owl.theme.default.min.css">
    <!-- BOSSTRAP CSS FILE -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet"
        integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- INTEL ONLINE FONT CONECTIVITY  -->
    <link href="https://fonts.cdnfonts.com/css/intel-clear" rel="stylesheet">
    <!-- FONT AWASOME LINK -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css"
        integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg=="
        crossorigin="anonymous" referrerpolicy="no-referrer" />
</head>

<body>
    <div id="navbar"></div>
    <section style="background-color: #00285A;" class="h-100">
        <div class="b_container">
            <div class="row gx-0 py-5">
                <div class="col-lg-9 col-12 text-white order-2 order-lg-1 py-2">
                    <h1>5G Polar Intel® FPGA IP</h1>
                    <p>The 5G Polar Intel® FPGA IP implements a forward error correction (FEC) encoder and decoder based on polar codes compliant with the 3rd Generation Partnership Project (3GPP) 5G specification for integration into your wireless design. Polar codes represent an emerging class of error correction supporting the high throughput requirements for 5G new radio (NR).</p>
                    <a href="#" class="b_special_a">
                        5G Polar Intel® FPGA IP user guide ›
                    </a>
                </div>
                <div class="col-lg-3 col-12 order-1 order-lg-2">
                    <img src="/img/brijesh/image404.jpg" class="w-100">
                </div>
            </div>
            <ul class="mb-0 ps-0">
                <li class="" role="presentation">
                    <a href="B13_acceleration_broad.html" class="  text-decoration-none px-4 py-3 bg-light text-dark">Overview</a>
                </li>
            </ul>
        </div>
    </section>
    <section class="bg-light">
        <div class="col-md-8 col-lg-6 order-1  b_service_image m-auto py-5 b_container">
            <div>
            <a data-bs-toggle="modal" data-bs-target="#exampleModal1">
                <i class="fa-solid fa-up-right-and-down-left-from-center text-white b_service_icon"></i>
            </a>
            <img src="../img/brijesh/image405.png" class="w-100">
            <div class="modal fade" id="exampleModal1" tabindex="-1" aria-labelledby="exampleModalLabel" aria-hidden="true">
                <div class="modal-dialog w-100">
                    <div class="modal-content">
                        <div class="modal-body p-0">
                            <img src="../img/brijesh/image405.png" class="w-100">
                        </div>
                    </div>
                </div>
            </div>
            </div> 
        </div>
        <p class="text-center">Overview of the 5G Polar Intel® FPGA IP Encoder and Decoder.</p>
    </section>
    <section class="b_container py-5">
        <h2>Product Features</h2>
        <p><strong>IP Functionality</strong></p>
        <ul>
            <li>Encode and decode supported</li>
            <li>Run-time configurable code block length, code rate, frozen bit and parity check bit locations, optional re-configured for each code block</li>
            <li>Code block length can be 32, 64, 128, 256, 512 or 1024</li>
            <li>Optional built-in bit allocation with uplink Polar decoder or downlink Polar encoder</li>
            <li>Optional CRC, including CRC6, 11, 16, 24a, 24b and 24c</li>
            <li>Optional DCI format with RNTI scrambling for CRC24c</li>
            <li>Optional interleaving/de-interleaving</li>
            <li>Successive Cancellation List decoding scheme, compile-time configurable list size, choosing from 4 or 8</li>
            <li>Decoder output buffering allows the downstream to receive result while the decoder processes the next data block</li>
        </ul>
        <p><b>Performance specifications</b></p>
        <ul>
            <li>Complies with the 3GPP 5G Polar specification</li>
            <li>Performance figures detailed in the User Guide</li>
        </ul>
        <p><b>User and system interfaces</b></p>
        <ul>
            <li>Avalon®-Streaming (Avalon-ST) input and output interfaces</li>
        </ul>
        <p><b>Debug and test capabilities</b></p>
        <ul>
            <li>Provides C and MATLAB bit-accurate models for performance simulation and RTL test vector generation</li>
            <li>Testbench and example design available</li>
        </ul>
    </section>
    <section class="bg-light py-5">
        <div class="b_container">
            <h3>IP Status</h3>
            <table class="b_table1_responsive table">
                <tr class="text-center" style="background-color: #E9E9E9;">
                    <th class="border border-white w-50">Ordering Code</th>
                    <th class="border border-white w-50">Status</th>
                </tr>
                <tr>
                    <td class="border " style="border-color:#E9E9E9;">IP-5G-POLAR</td>
                    <td class="border  " style="border-color:#E9E9E9;">Production</td>
                </tr>
            </table>
        </div>
    </section>
    <section class="b_container py-5">
        <h2>Related Links</h2>
        <h5><strong>Supported Devices</strong></h5>
        <ul>
            <li class="p-2"><a href="#" class="b_special_a1">Agilex™ 5 FPGAs</a></li>
            <li class="p-2"><a href="#" class="b_special_a1">Agilex™ 5 FPGAs D-Series</a></li>
            <li class="p-2"><a href="#" class="b_special_a1">Agilex™ 5 FPGAs E-Series</a></li>
            <li class="p-2"><a href="#" class="b_special_a1">Agilex™ 7 FPGAs</a></li>
            <li class="p-2"><a href="#" class="b_special_a1">Stratix® 10 FPGAs</a></li>
            <li class="p-2"><a href="#" class="b_special_a1">Arria® 10 FPGAs</a></li>
        </ul>
    </section>
    <div id="footer"></div>
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js"
    integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous">
</script>
    <script>
        // navbar include  
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>
</body>
</html>