 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : des
Version: W-2024.09-SP2
Date   : Tue May  6 09:24:44 2025
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays = 17.00%

Information: Percent of CCS-based delays =  8.40%

  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 f
  U137/Y (NOR4X1_RVT)                                     0.17 &     0.38 r
  U205/Y (INVX0_RVT)                                      0.04 &     0.42 f
  U297/Y (NAND2X0_RVT)                                    0.07 &     0.49 r
  U296/Y (NAND3X0_RVT)                                    0.17 &     0.66 f
  U8/Y (NBUFFX4_RVT)                                      0.17 c     0.83 f
  U184/Y (AO22X1_RVT)                                     0.16 c     0.98 f
  rd1/Key_i[13] (desround)                                0.00       0.98 f
  rd1/kg1/previous_key[13] (key_gen)                      0.00       0.98 f
  rd1/kg1/U50/Y (AO222X1_RVT)                             0.14 &     1.12 f
  rd1/kg1/U1/Y (AO221X1_RVT)                              0.09 &     1.21 f
  rd1/kg1/new_key[4] (key_gen)                            0.00       1.21 f
  rd1/U49/Y (XOR2X1_RVT)                                  0.14 &     1.34 r
  rd1/s8_o[4] (desround)                                  0.00       1.34 r
  sbox8/stage1_input[4] (s8)                              0.00       1.34 r
  sbox8/U13/Y (INVX0_RVT)                                 0.04 &     1.38 f
  sbox8/U72/Y (AND2X1_RVT)                                0.08 &     1.46 f
  sbox8/U49/Y (NAND2X0_RVT)                               0.11 &     1.57 r
  sbox8/U18/Y (AND3X1_RVT)                                0.11 &     1.68 r
  sbox8/U19/Y (AND3X1_RVT)                                0.08 &     1.77 r
  sbox8/U95/Y (OA221X1_RVT)                               0.10 &     1.87 r
  sbox8/U94/Y (AND4X1_RVT)                                0.12 &     1.99 r
  sbox8/U35/Y (OAI21X1_RVT)                               0.11 &     2.11 f
  sbox8/U7/Y (AOI221X1_RVT)                               0.08 &     2.19 r
  sbox8/U93/Y (NAND4X0_RVT)                               0.21 &     2.40 f
  sbox8/stage1_output[1] (s8)                             0.00       2.40 f
  rd1/s8_i[1] (desround)                                  0.00       2.40 f
  rd1/U93/Y (XOR2X1_RVT)                                  0.19 &     2.59 r
  rd1/R_o_reg[17]/D (DFFARX1_RVT)                         0.00 &     2.59 r
  data arrival time                                                  2.59

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[17]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.08       9.72
  data required time                                                 9.72
  --------------------------------------------------------------------------
  data required time                                                 9.72
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (MET)                                                        7.13


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 f
  U137/Y (NOR4X1_RVT)                                     0.17 &     0.38 r
  U205/Y (INVX0_RVT)                                      0.04 &     0.42 f
  U297/Y (NAND2X0_RVT)                                    0.07 &     0.49 r
  U296/Y (NAND3X0_RVT)                                    0.17 &     0.66 f
  U8/Y (NBUFFX4_RVT)                                      0.17 c     0.83 f
  U183/Y (AO22X1_RVT)                                     0.15 c     0.97 f
  rd1/Key_i[0] (desround)                                 0.00       0.97 f
  rd1/kg1/previous_key[0] (key_gen)                       0.00       0.97 f
  rd1/kg1/U149/Y (AO222X1_RVT)                            0.13 &     1.10 f
  rd1/kg1/U142/Y (AO221X1_RVT)                            0.08 &     1.18 f
  rd1/kg1/new_key[18] (key_gen)                           0.00       1.18 f
  rd1/U4/Y (XOR2X1_RVT)                                   0.12 &     1.31 f
  rd1/s5_o[0] (desround)                                  0.00       1.31 f
  sbox5/stage1_input[0] (s5)                              0.00       1.31 f
  sbox5/U91/Y (NAND2X0_RVT)                               0.14 &     1.44 r
  sbox5/U71/Y (NAND2X0_RVT)                               0.13 &     1.58 f
  sbox5/U72/Y (INVX0_RVT)                                 0.12 &     1.70 r
  sbox5/U35/Y (OA222X1_RVT)                               0.14 &     1.84 r
  sbox5/U24/Y (OA21X1_RVT)                                0.07 &     1.92 r
  sbox5/U76/Y (NAND4X0_RVT)                               0.25 &     2.17 f
  sbox5/stage1_output[0] (s5)                             0.00       2.17 f
  rd1/s5_i[0] (desround)                                  0.00       2.17 f
  rd1/U85/Y (XOR2X1_RVT)                                  0.21 &     2.38 r
  rd1/R_o_reg[29]/D (DFFARX1_RVT)                         0.00 &     2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[29]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.08       9.72
  data required time                                                 9.72
  --------------------------------------------------------------------------
  data required time                                                 9.72
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (MET)                                                        7.33


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 f
  U137/Y (NOR4X1_RVT)                                     0.17 &     0.38 r
  U205/Y (INVX0_RVT)                                      0.04 &     0.42 f
  U297/Y (NAND2X0_RVT)                                    0.07 &     0.49 r
  U296/Y (NAND3X0_RVT)                                    0.17 &     0.66 f
  U8/Y (NBUFFX4_RVT)                                      0.17 c     0.83 f
  U182/Y (AO22X1_RVT)                                     0.16 c     0.98 f
  rd1/Key_i[15] (desround)                                0.00       0.98 f
  rd1/kg1/previous_key[15] (key_gen)                      0.00       0.98 f
  rd1/kg1/U53/Y (AO222X1_RVT)                             0.13 &     1.11 f
  rd1/kg1/U52/Y (AO221X1_RVT)                             0.09 &     1.20 f
  rd1/kg1/new_key[16] (key_gen)                           0.00       1.20 f
  rd1/U52/Y (XOR2X1_RVT)                                  0.16 &     1.36 r
  rd1/s6_o[4] (desround)                                  0.00       1.36 r
  sbox6/stage1_input[4] (s6)                              0.00       1.36 r
  sbox6/U67/Y (INVX1_RVT)                                 0.04 &     1.40 f
  sbox6/U48/Y (AND2X1_RVT)                                0.08 &     1.48 f
  sbox6/U62/Y (NAND2X0_RVT)                               0.07 &     1.55 r
  sbox6/U45/Y (INVX1_RVT)                                 0.03 &     1.58 f
  sbox6/U44/Y (AO21X1_RVT)                                0.07 &     1.65 f
  sbox6/U86/Y (INVX0_RVT)                                 0.04 &     1.69 r
  sbox6/U84/Y (NAND2X0_RVT)                               0.05 &     1.74 f
  sbox6/U94/Y (AOI222X1_RVT)                              0.13 &     1.87 r
  sbox6/U33/Y (AND4X1_RVT)                                0.11 &     1.99 r
  sbox6/U76/Y (NAND4X0_RVT)                               0.18 &     2.16 f
  sbox6/stage1_output[2] (s6)                             0.00       2.16 f
  rd1/s6_i[2] (desround)                                  0.00       2.16 f
  rd1/U14/Y (XOR2X1_RVT)                                  0.18 &     2.35 r
  rd1/R_o_reg[3]/D (DFFARX1_RVT)                          0.00 &     2.35 r
  data arrival time                                                  2.35

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[3]/CLK (DFFARX1_RVT)                        0.00       9.80 r
  library setup time                                     -0.08       9.72
  data required time                                                 9.72
  --------------------------------------------------------------------------
  data required time                                                 9.72
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                        7.38


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 f
  U137/Y (NOR4X1_RVT)                                     0.17 &     0.38 r
  U205/Y (INVX0_RVT)                                      0.04 &     0.42 f
  U297/Y (NAND2X0_RVT)                                    0.07 &     0.49 r
  U296/Y (NAND3X0_RVT)                                    0.17 &     0.66 f
  U8/Y (NBUFFX4_RVT)                                      0.17 c     0.83 f
  U303/Y (AO22X1_RVT)                                     0.16 c     0.98 f
  rd1/Key_i[29] (desround)                                0.00       0.98 f
  rd1/kg1/previous_key[29] (key_gen)                      0.00       0.98 f
  rd1/kg1/U105/Y (AO222X1_RVT)                            0.13 &     1.11 f
  rd1/kg1/U59/Y (AO221X1_RVT)                             0.09 &     1.20 f
  rd1/kg1/new_key[31] (key_gen)                           0.00       1.20 f
  rd1/U62/Y (XOR2X1_RVT)                                  0.14 &     1.34 r
  rd1/s3_o[1] (desround)                                  0.00       1.34 r
  sbox3/stage1_input[1] (s3)                              0.00       1.34 r
  sbox3/U66/Y (INVX1_RVT)                                 0.03 &     1.37 f
  sbox3/U92/Y (NAND2X0_RVT)                               0.12 &     1.49 r
  sbox3/U51/Y (NAND2X0_RVT)                               0.14 &     1.64 f
  sbox3/U30/Y (INVX1_RVT)                                 0.09 &     1.73 r
  sbox3/U62/Y (OA222X1_RVT)                               0.10 &     1.83 r
  sbox3/U61/Y (AND4X1_RVT)                                0.12 &     1.95 r
  sbox3/U20/Y (OA221X1_RVT)                               0.08 &     2.03 r
  sbox3/U72/Y (NAND4X0_RVT)                               0.13 &     2.17 f
  sbox3/stage1_output[2] (s3)                             0.00       2.17 f
  rd1/s3_i[2] (desround)                                  0.00       2.17 f
  rd1/U78/Y (XOR2X1_RVT)                                  0.16 &     2.32 r
  rd1/R_o_reg[16]/D (DFFARX1_RVT)                         0.00 &     2.32 r
  data arrival time                                                  2.32

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[16]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                        7.40


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 f
  U137/Y (NOR4X1_RVT)                                     0.17 &     0.38 r
  U205/Y (INVX0_RVT)                                      0.04 &     0.42 f
  U297/Y (NAND2X0_RVT)                                    0.07 &     0.49 r
  U296/Y (NAND3X0_RVT)                                    0.17 &     0.66 f
  U9/Y (NBUFFX2_RVT)                                      0.20 &     0.85 f
  U164/Y (AO22X1_RVT)                                     0.17 &     1.02 f
  rd1/Key_i[49] (desround)                                0.00       1.02 f
  rd1/kg1/previous_key[49] (key_gen)                      0.00       1.02 f
  rd1/kg1/U119/Y (AO222X1_RVT)                            0.11 &     1.12 f
  rd1/kg1/U5/Y (AO221X1_RVT)                              0.08 &     1.21 f
  rd1/kg1/new_key[42] (key_gen)                           0.00       1.21 f
  rd1/U65/Y (XOR2X1_RVT)                                  0.14 &     1.35 r
  rd1/s1_o[0] (desround)                                  0.00       1.35 r
  sbox1/stage1_input[0] (s1)                              0.00       1.35 r
  sbox1/U81/Y (INVX0_RVT)                                 0.04 &     1.38 f
  sbox1/U80/Y (NAND2X0_RVT)                               0.11 &     1.49 r
  sbox1/U42/Y (NAND2X0_RVT)                               0.13 &     1.62 f
  sbox1/U13/Y (INVX0_RVT)                                 0.09 &     1.71 r
  sbox1/U17/Y (NAND2X0_RVT)                               0.07 &     1.78 f
  sbox1/U12/Y (INVX0_RVT)                                 0.08 &     1.86 r
  sbox1/U34/Y (AO21X1_RVT)                                0.07 &     1.93 r
  sbox1/U33/Y (NAND3X0_RVT)                               0.07 &     1.99 f
  sbox1/U31/Y (AOI221X1_RVT)                              0.10 &     2.09 r
  sbox1/U84/Y (NAND4X0_RVT)                               0.08 &     2.18 f
  sbox1/stage1_output[3] (s1)                             0.00       2.18 f
  rd1/s1_i[3] (desround)                                  0.00       2.18 f
  rd1/U84/Y (XOR2X1_RVT)                                  0.13 &     2.31 r
  rd1/R_o_reg[23]/D (DFFARX1_RVT)                         0.00 &     2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[23]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (MET)                                                        7.42


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 f
  U137/Y (NOR4X1_RVT)                                     0.17 &     0.38 r
  U205/Y (INVX0_RVT)                                      0.04 &     0.42 f
  U297/Y (NAND2X0_RVT)                                    0.07 &     0.49 r
  U296/Y (NAND3X0_RVT)                                    0.17 &     0.66 f
  U9/Y (NBUFFX2_RVT)                                      0.20 &     0.85 f
  U174/Y (AO22X1_RVT)                                     0.18 &     1.03 f
  rd1/Key_i[4] (desround)                                 0.00       1.03 f
  rd1/kg1/previous_key[4] (key_gen)                       0.00       1.03 f
  rd1/kg1/U127/Y (AO222X1_RVT)                            0.13 &     1.16 f
  rd1/kg1/U44/Y (AO221X1_RVT)                             0.10 &     1.26 f
  rd1/kg1/new_key[15] (key_gen)                           0.00       1.26 f
  rd1/U36/Y (XOR2X1_RVT)                                  0.14 &     1.40 r
  rd1/s6_o[3] (desround)                                  0.00       1.40 r
  sbox6/stage1_input[3] (s6)                              0.00       1.40 r
  sbox6/U66/Y (INVX1_RVT)                                 0.03 &     1.43 f
  sbox6/U47/Y (AND2X1_RVT)                                0.07 &     1.51 f
  sbox6/U63/Y (NAND2X0_RVT)                               0.06 &     1.57 r
  sbox6/U30/Y (NAND2X0_RVT)                               0.07 &     1.64 f
  sbox6/U7/Y (INVX1_RVT)                                  0.05 &     1.69 r
  sbox6/U49/Y (OA22X1_RVT)                                0.08 &     1.77 r
  sbox6/U85/Y (OA21X1_RVT)                                0.07 &     1.84 r
  sbox6/U82/Y (OA221X1_RVT)                               0.08 &     1.93 r
  sbox6/U81/Y (NAND4X0_RVT)                               0.19 &     2.11 f
  sbox6/stage1_output[3] (s6)                             0.00       2.11 f
  rd1/s6_i[3] (desround)                                  0.00       2.11 f
  rd1/U83/Y (XOR2X1_RVT)                                  0.18 &     2.30 r
  rd1/R_o_reg[28]/D (DFFARX1_RVT)                         0.00 &     2.30 r
  data arrival time                                                  2.30

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[28]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.08       9.72
  data required time                                                 9.72
  --------------------------------------------------------------------------
  data required time                                                 9.72
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                        7.42


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 f
  U137/Y (NOR4X1_RVT)                                     0.17 &     0.38 r
  U205/Y (INVX0_RVT)                                      0.04 &     0.42 f
  U297/Y (NAND2X0_RVT)                                    0.07 &     0.49 r
  U296/Y (NAND3X0_RVT)                                    0.17 &     0.66 f
  U8/Y (NBUFFX4_RVT)                                      0.17 c     0.83 f
  U182/Y (AO22X1_RVT)                                     0.16 c     0.98 f
  rd1/Key_i[15] (desround)                                0.00       0.98 f
  rd1/kg1/previous_key[15] (key_gen)                      0.00       0.98 f
  rd1/kg1/U53/Y (AO222X1_RVT)                             0.13 &     1.11 f
  rd1/kg1/U52/Y (AO221X1_RVT)                             0.09 &     1.20 f
  rd1/kg1/new_key[16] (key_gen)                           0.00       1.20 f
  rd1/U52/Y (XOR2X1_RVT)                                  0.16 &     1.36 r
  rd1/s6_o[4] (desround)                                  0.00       1.36 r
  sbox6/stage1_input[4] (s6)                              0.00       1.36 r
  sbox6/U67/Y (INVX1_RVT)                                 0.04 &     1.40 f
  sbox6/U48/Y (AND2X1_RVT)                                0.08 &     1.48 f
  sbox6/U62/Y (NAND2X0_RVT)                               0.07 &     1.55 r
  sbox6/U45/Y (INVX1_RVT)                                 0.03 &     1.58 f
  sbox6/U44/Y (AO21X1_RVT)                                0.07 &     1.65 f
  sbox6/U86/Y (INVX0_RVT)                                 0.04 &     1.69 r
  sbox6/U84/Y (NAND2X0_RVT)                               0.05 &     1.74 f
  sbox6/U94/Y (AOI222X1_RVT)                              0.13 &     1.87 r
  sbox6/U33/Y (AND4X1_RVT)                                0.11 &     1.99 r
  sbox6/U78/Y (NAND4X0_RVT)                               0.14 &     2.13 f
  sbox6/stage1_output[0] (s6)                             0.00       2.13 f
  rd1/s6_i[0] (desround)                                  0.00       2.13 f
  rd1/U15/Y (XOR2X1_RVT)                                  0.17 &     2.30 r
  rd1/R_o_reg[13]/D (DFFARX1_RVT)                         0.00 &     2.30 r
  data arrival time                                                  2.30

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[13]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.08       9.72
  data required time                                                 9.72
  --------------------------------------------------------------------------
  data required time                                                 9.72
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                        7.43


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 f
  U137/Y (NOR4X1_RVT)                                     0.17 &     0.38 r
  U205/Y (INVX0_RVT)                                      0.04 &     0.42 f
  U297/Y (NAND2X0_RVT)                                    0.07 &     0.49 r
  U296/Y (NAND3X0_RVT)                                    0.17 &     0.66 f
  U9/Y (NBUFFX2_RVT)                                      0.20 &     0.85 f
  U177/Y (AO22X1_RVT)                                     0.18 &     1.03 f
  rd1/Key_i[40] (desround)                                0.00       1.03 f
  rd1/kg1/previous_key[40] (key_gen)                      0.00       1.03 f
  rd1/kg1/U101/Y (AO222X1_RVT)                            0.13 &     1.16 f
  rd1/kg1/U64/Y (AO221X1_RVT)                             0.10 &     1.26 f
  rd1/kg1/new_key[39] (key_gen)                           0.00       1.26 f
  rd1/U37/Y (XOR2X1_RVT)                                  0.16 &     1.42 r
  rd1/s2_o[3] (desround)                                  0.00       1.42 r
  sbox2/stage1_input[3] (s2)                              0.00       1.42 r
  sbox2/U75/Y (INVX1_RVT)                                 0.03 &     1.46 f
  sbox2/U56/Y (AND2X1_RVT)                                0.07 &     1.53 f
  sbox2/U67/Y (NAND2X0_RVT)                               0.10 &     1.63 r
  sbox2/U54/Y (NAND2X0_RVT)                               0.05 &     1.68 f
  sbox2/U52/Y (AOI221X1_RVT)                              0.16 &     1.84 r
  sbox2/U99/Y (OA221X1_RVT)                               0.08 &     1.92 r
  sbox2/U98/Y (INVX0_RVT)                                 0.03 &     1.95 f
  sbox2/U90/Y (AOI221X1_RVT)                              0.09 &     2.04 r
  sbox2/U89/Y (NAND4X0_RVT)                               0.10 &     2.14 f
  sbox2/stage1_output[0] (s2)                             0.00       2.14 f
  rd1/s2_i[0] (desround)                                  0.00       2.14 f
  rd1/U12/Y (XOR2X1_RVT)                                  0.15 &     2.30 r
  rd1/R_o_reg[14]/D (DFFARX1_RVT)                         0.00 &     2.30 r
  data arrival time                                                  2.30

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[14]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (MET)                                                        7.43


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 f
  U137/Y (NOR4X1_RVT)                                     0.17 &     0.38 r
  U205/Y (INVX0_RVT)                                      0.04 &     0.42 f
  U297/Y (NAND2X0_RVT)                                    0.07 &     0.49 r
  U296/Y (NAND3X0_RVT)                                    0.17 &     0.66 f
  U9/Y (NBUFFX2_RVT)                                      0.20 &     0.85 f
  U177/Y (AO22X1_RVT)                                     0.18 &     1.03 f
  rd1/Key_i[40] (desround)                                0.00       1.03 f
  rd1/kg1/previous_key[40] (key_gen)                      0.00       1.03 f
  rd1/kg1/U101/Y (AO222X1_RVT)                            0.13 &     1.16 f
  rd1/kg1/U64/Y (AO221X1_RVT)                             0.10 &     1.26 f
  rd1/kg1/new_key[39] (key_gen)                           0.00       1.26 f
  rd1/U37/Y (XOR2X1_RVT)                                  0.16 &     1.42 r
  rd1/s2_o[3] (desround)                                  0.00       1.42 r
  sbox2/stage1_input[3] (s2)                              0.00       1.42 r
  sbox2/U75/Y (INVX1_RVT)                                 0.03 &     1.46 f
  sbox2/U56/Y (AND2X1_RVT)                                0.07 &     1.53 f
  sbox2/U71/Y (NAND2X0_RVT)                               0.08 &     1.61 r
  sbox2/U32/Y (NAND2X0_RVT)                               0.09 &     1.70 f
  sbox2/U27/Y (INVX1_RVT)                                 0.04 &     1.74 r
  sbox2/U25/Y (NAND2X0_RVT)                               0.04 &     1.78 f
  sbox2/U4/Y (AOI221X1_RVT)                               0.15 &     1.94 r
  sbox2/U86/Y (NAND4X0_RVT)                               0.17 &     2.11 f
  sbox2/stage1_output[3] (s2)                             0.00       2.11 f
  rd1/s2_i[3] (desround)                                  0.00       2.11 f
  rd1/U10/Y (XOR2X1_RVT)                                  0.18 &     2.29 r
  rd1/R_o_reg[19]/D (DFFARX1_RVT)                         0.00 &     2.29 r
  data arrival time                                                  2.29

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[19]/CLK (DFFARX1_RVT)                       0.00       9.80 r
  library setup time                                     -0.08       9.72
  data required time                                                 9.72
  --------------------------------------------------------------------------
  data required time                                                 9.72
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        7.43


  Startpoint: stage1_iter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd1/R_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  stage1_iter_reg[0]/CLK (DFFARX1_RVT)                    0.00       0.00 r
  stage1_iter_reg[0]/Q (DFFARX1_RVT)                      0.20       0.20 f
  U137/Y (NOR4X1_RVT)                                     0.17 &     0.38 r
  U205/Y (INVX0_RVT)                                      0.04 &     0.42 f
  U297/Y (NAND2X0_RVT)                                    0.07 &     0.49 r
  U296/Y (NAND3X0_RVT)                                    0.17 &     0.66 f
  U9/Y (NBUFFX2_RVT)                                      0.20 &     0.85 f
  U177/Y (AO22X1_RVT)                                     0.18 &     1.03 f
  rd1/Key_i[40] (desround)                                0.00       1.03 f
  rd1/kg1/previous_key[40] (key_gen)                      0.00       1.03 f
  rd1/kg1/U101/Y (AO222X1_RVT)                            0.13 &     1.16 f
  rd1/kg1/U64/Y (AO221X1_RVT)                             0.10 &     1.26 f
  rd1/kg1/new_key[39] (key_gen)                           0.00       1.26 f
  rd1/U37/Y (XOR2X1_RVT)                                  0.16 &     1.42 r
  rd1/s2_o[3] (desround)                                  0.00       1.42 r
  sbox2/stage1_input[3] (s2)                              0.00       1.42 r
  sbox2/U75/Y (INVX1_RVT)                                 0.03 &     1.46 f
  sbox2/U79/Y (AND2X1_RVT)                                0.08 &     1.53 f
  sbox2/U66/Y (NAND2X0_RVT)                               0.10 &     1.63 r
  sbox2/U31/Y (NAND2X0_RVT)                               0.08 &     1.71 f
  sbox2/U11/Y (INVX1_RVT)                                 0.04 &     1.76 r
  sbox2/U24/Y (NAND2X0_RVT)                               0.04 &     1.80 f
  sbox2/U21/Y (AOI221X1_RVT)                              0.16 &     1.95 r
  sbox2/U84/Y (NAND4X0_RVT)                               0.16 &     2.11 f
  sbox2/stage1_output[2] (s2)                             0.00       2.11 f
  rd1/s2_i[2] (desround)                                  0.00       2.11 f
  rd1/U9/Y (XOR2X1_RVT)                                   0.18 &     2.29 r
  rd1/R_o_reg[4]/D (DFFARX1_RVT)                          0.00 &     2.29 r
  data arrival time                                                  2.29

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  rd1/R_o_reg[4]/CLK (DFFARX1_RVT)                        0.00       9.80 r
  library setup time                                     -0.08       9.72
  data required time                                                 9.72
  --------------------------------------------------------------------------
  data required time                                                 9.72
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (MET)                                                        7.44


1
