// Seed: 476675599
module module_0 (
    input  wor  id_0,
    output wor  id_1,
    output wire id_2
    , id_4
);
  assign id_1 = id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    output tri id_3,
    output tri0 id_4,
    output wor id_5,
    input supply0 id_6
);
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  module_0(
      id_2, id_5, id_3
  );
  pullup (1, 1'd0, 1, 1, id_5);
  tri1 id_16 = id_6;
  wire id_17;
endmodule
