# Hello FPGA from Project F

Project F brings FPGAs to life with [open-source](../LICENSE) Verilog designs you can learn from and build on.
Learn more at [projectf.io](https://projectf.io/) and follow [@WillFlux](https://twitter.com/WillFlux) for updates.

Hello is a three-part introduction to FPGA development with Verilog; currently available for two boards: the Arty A7 and Nexys Video.

* **Hello Arty**: [Designs](hello-arty) - [Blog 1](https://projectf.io/posts/hello-arty-1/) - [Blog 2](https://projectf.io/posts/hello-arty-2/)
* **Hello Nexys**: [Designs](hello-nexys) - [Blog 1](https://projectf.io/posts/hello-nexys-1/) - [Blog 2](https://projectf.io/posts/hello-nexys-2/)

The third part will be available in spring 2021.

For other designs from Project F, see the main [README](../README.md) or visit [projectf.io](https://projectf.io/).
