Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 24 18:54:28 2024
| Host         : pavilion-e79168 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file i2c_test_control_sets_placed.rpt
| Design       : i2c_test
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           20 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              31 |            9 |
| Yes          | No                    | No                     |             138 |           46 |
| Yes          | No                    | Yes                    |               9 |            2 |
| Yes          | Yes                   | No                     |             115 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |              Enable Signal              |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  p_0_in__0_0                | gc/player[15]_i_1_n_0                   | gc/player[12]_i_1_n_0                      |                1 |              2 |         2.00 |
|  i2c_master/i2c_clk_reg_n_0 | i2c_master/counter[7]_i_1_n_0           | i2c_master/counter[5]_i_1_n_0              |                1 |              3 |         3.00 |
| ~i2c_master/i2c_clk_reg_n_0 |                                         | i2c_master/sig                             |                1 |              3 |         3.00 |
|  drw/p_1_in                 | gc/drw/b_ptr0                           |                                            |                1 |              4 |         4.00 |
|  p_0_in__0_0                |                                         |                                            |                2 |              4 |         2.00 |
|  i2c_master/i2c_clk_reg_n_0 | i2c_master/counter[7]_i_1_n_0           |                                            |                4 |              5 |         1.25 |
|  p_0_in__0_0                | gc/player[15]_i_1_n_0                   |                                            |                2 |              5 |         2.50 |
|  p_0_in__0_0                | gc/bullets[5][31]_i_1_n_0               | gc/bullets[5][23]_i_1_n_0                  |                3 |              6 |         2.00 |
|  p_0_in__0_0                | gc/bullets[4][31]_i_1_n_0               | gc/bullets[4][23]_i_1_n_0                  |                3 |              6 |         2.00 |
|  p_0_in__0_0                | gc/bullets[2][31]_i_1_n_0               | gc/bullets[2][23]_i_1_n_0                  |                3 |              6 |         2.00 |
|  p_0_in__0_0                | gc/bullets[0][31]_i_1_n_0               | gc/bullets[0][23]_i_1_n_0                  |                3 |              6 |         2.00 |
|  p_0_in__0_0                | gc/bullets                              | gc/bullets[7][23]_i_1_n_0                  |                3 |              6 |         2.00 |
|  p_0_in__0_0                | gc/bullets[6][31]_i_1_n_0               | gc/bullets[6][23]_i_1_n_0                  |                3 |              6 |         2.00 |
|  p_0_in__0_0                | gc/bullets[3][31]_i_1_n_0               | gc/bullets[3][23]_i_1_n_0                  |                3 |              6 |         2.00 |
|  p_0_in__0_0                | gc/bullets[1][31]_i_1_n_0               | gc/bullets[1][23]_i_1_n_0                  |                3 |              6 |         2.00 |
|  drw/p_1_in                 | gc/drw/sel                              | gc/drw/address_in3[-1111111108]_i_1_n_0    |                5 |              8 |         1.60 |
|  drw/p_1_in                 | gc/drw/c_ptr0                           | gc/drw/c_ptr[10]_i_1_n_0                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG              | i2c_master/is_turned_off_reg[0]         | is_turned_off                              |                2 |              8 |         4.00 |
|  i2c_master/i2c_clk_reg_n_0 | i2c_master/saved_data[6]_i_1_n_0        |                                            |                2 |              9 |         4.50 |
|  drw/p_1_in                 |                                         |                                            |                6 |              9 |         1.50 |
|  i2c_master/i2c_clk_reg_n_0 | i2c_master/FSM_onehot_state[10]_i_1_n_0 | i2c_master/sig                             |                2 |              9 |         4.50 |
|  drw/p_1_in                 | gc/drw/lsr_ptr[10]_i_2_n_0              | gc/drw/lsr_ptr[10]_i_1_n_0                 |                3 |             11 |         3.67 |
|  drw/p_1_in                 | gc/drw/isr_ptr[10]_i_2_n_0              | gc/drw/isr_ptr[10]_i_1_n_0                 |                4 |             11 |         2.75 |
|  p_0_in__0_0                | gc/bullets[3][31]_i_1_n_0               |                                            |                3 |             12 |         4.00 |
|  p_0_in__0_0                | gc/bullets[1][31]_i_1_n_0               |                                            |                2 |             12 |         6.00 |
|  p_0_in__0_0                | gc/bullets                              |                                            |                3 |             12 |         4.00 |
|  p_0_in__0_0                | gc/bullets[6][31]_i_1_n_0               |                                            |                5 |             12 |         2.40 |
|  p_0_in__0_0                | gc/bullets[2][31]_i_1_n_0               |                                            |                3 |             12 |         4.00 |
|  p_0_in__0_0                | gc/bullets[0][31]_i_1_n_0               |                                            |                4 |             12 |         3.00 |
|  p_0_in__0_0                | gc/bullets[4][31]_i_1_n_0               |                                            |                5 |             12 |         2.40 |
|  p_0_in__0_0                | gc/bullets[5][31]_i_1_n_0               |                                            |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG              |                                         | i2c_master/counter_independent[15]_i_1_n_0 |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG              | i2c_master/E[0]                         | is_turned_off                              |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG              |                                         | i2c_master/i2c_clk                         |                5 |             16 |         3.20 |
|  drw/p_1_in                 | gc/drw/address_in__1                    |                                            |                7 |             19 |         2.71 |
|  clk_IBUF_BUFG              |                                         |                                            |               12 |             41 |         3.42 |
+-----------------------------+-----------------------------------------+--------------------------------------------+------------------+----------------+--------------+


