#Build: Synplify Pro D-2009.12A, Build 040R, Jan 20 2010
#install: C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A
#OS: Windows XP 5.1
#Hostname: WWW-D0CFDACD259

#Implementation: synthesis

#Sun Dec 28 03:39:38 2014

$ Start of Compile
#Sun Dec 28 03:39:38 2014

Synopsys Verilog Compiler, version comp475rc, Build 060R, built Jan 15 2010
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved

@I::"C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\proasic3.v"
@I::"C:\Actelprj\3116004982_zsy\hdl\HC85.v"
@I::"C:\Actelprj\3116004982_zsy\hdl\HC4511.v"
@I::"C:\Actelprj\3116004982_zsy\hdl\HC161.v"
@I::"C:\Actelprj\3116004982_zsy\component\work\zsy_cp1\zsy_cp1.v"
@I::"C:\Actelprj\3116004982_zsy\hdl\test_cp1.v"
Verilog syntax check successful!
Selecting top level module test_cp1
@W: CG730 :"C:\Actelprj\3116004982_zsy\hdl\test_cp1.v":3:7:3:14|Top level module test_cp1 has no ports

@N: CG364 :"C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\proasic3.v":1864:7:1864:9|Synthesizing module VCC

@N: CG364 :"C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\proasic3.v":1283:7:1283:9|Synthesizing module INV

@N: CG364 :"C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\proasic\proasic3.v":1163:7:1163:9|Synthesizing module GND

@N: CG364 :"C:\Actelprj\3116004982_zsy\hdl\HC85.v":1:7:1:10|Synthesizing module HC85

@N: CG364 :"C:\Actelprj\3116004982_zsy\hdl\HC4511.v":2:7:2:12|Synthesizing module HC4511

@N: CG179 :"C:\Actelprj\3116004982_zsy\hdl\HC4511.v":13:25:13:29|Removing redundant assignment
@W: CL118 :"C:\Actelprj\3116004982_zsy\hdl\HC4511.v":11:7:11:8|Latch generated from always block for signal SM_8S[7:0], probably caused by a missing assignment in an if or case stmt
@N: CG364 :"C:\Actelprj\3116004982_zsy\hdl\HC161.v":1:7:1:11|Synthesizing module HC161

@N: CG179 :"C:\Actelprj\3116004982_zsy\hdl\HC161.v":18:19:18:22|Removing redundant assignment
@N: CG364 :"C:\Actelprj\3116004982_zsy\component\work\zsy_cp1\zsy_cp1.v":5:7:5:13|Synthesizing module zsy_cp1

@N: CG364 :"C:\Actelprj\3116004982_zsy\hdl\test_cp1.v":3:7:3:14|Synthesizing module test_cp1

@W: CG532 :"C:\Actelprj\3116004982_zsy\hdl\test_cp1.v":8:1:8:7|Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored
@W: CG294 :"C:\Actelprj\3116004982_zsy\hdl\test_cp1.v":14:0:14:5|always block should contain at least one event control
@W: CG532 :"C:\Actelprj\3116004982_zsy\hdl\test_cp1.v":15:0:15:6|Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored
@W: CG532 :"C:\Actelprj\3116004982_zsy\hdl\test_cp1.v":21:0:21:6|Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored
@W: CS149 :"C:\Actelprj\3116004982_zsy\hdl\test_cp1.v":7:54:7:54|Port width mismatch for port Seg.  Formal has width 8, Actual 7
@W: CG133 :"C:\Actelprj\3116004982_zsy\hdl\test_cp1.v":4:10:4:10|No assignment to a
@W: CG133 :"C:\Actelprj\3116004982_zsy\hdl\test_cp1.v":4:12:4:12|No assignment to b
@W: CG133 :"C:\Actelprj\3116004982_zsy\hdl\test_cp1.v":5:5:5:6|No assignment to mr
@W: CL168 :"C:\Actelprj\3116004982_zsy\hdl\test_cp1.v":7:9:7:13|Pruning instance u_cp1 - not in use ...

@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 28 03:39:38 2014

###########################################################]
Synopsys Actel Technology Mapper, Version map500act, Build 058R, Built Jan 18 2010 09:16:23
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version D-2009.12A
@N: MF249 |Running in 32-bit mode.
@N: MF258 |Gated clock conversion disabled 


Available hyper_sources - for debug and ip models
	None Found

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished factoring (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished preparing to map (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB)

Finished technology mapping (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication
Finished restoring hierarchy (Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 56MB)

Writing Analyst data base C:\Actelprj\3116004982_zsy\synthesis\test_cp1.srm
Finished Writing Netlist Databases (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB)

Writing EDIF Netlist and constraint files
D-2009.12A
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 56MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 28 03:39:42 2014
#


Top view:               test_cp1
Library name:           PA3
Operating conditions:   COMWC-2 ( T = 70.0, V = 1.42, P = 1.30, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: NA






Interface Information 
*********************

		No IO constraint found 


##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A3P030_QFN68_-2
Report for cell test_cp1.verilog
  Core Cell usage:
              cell count     area count*area
               GND     1      0.0        0.0
               VCC     1      0.0        0.0


                   -----          ----------
             TOTAL     2                 0.0


  IO Cell usage:
              cell count
                   -----
             TOTAL     0


Core Cells         : 0 of 768 (0%)
IO Cells           : 0 of 83 (0%)
Mapper successful!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 28 03:39:42 2014

###########################################################]
