# verilog-divider


## Principle ##

![diagram](https://github.com/risclite/verilog-divider/blob/master/diagram.PNG)
