#!/usr/bin/env python3
"""
æµ‹è¯•ç«¯å£ä¸Šä¸‹æ–‡ä¼ é€’ä¿®å¤æ•ˆæœ
==================================================

è¿™ä¸ªè„šæœ¬ç”¨äºéªŒè¯ä¿®å¤åçš„ç«¯å£ä¸Šä¸‹æ–‡ä¼ é€’æœºåˆ¶æ˜¯å¦æ­£å¸¸å·¥ä½œ
"""

import asyncio
import logging
import sys
from pathlib import Path

# æ·»åŠ é¡¹ç›®æ ¹ç›®å½•åˆ°Pythonè·¯å¾„
sys.path.insert(0, str(Path(__file__).parent))

from core.port_validator import port_validator
from core.file_manager import CentralFileManager
from core.context_manager import FullContextManager


def test_port_extraction():
    """æµ‹è¯•ç«¯å£ä¿¡æ¯æå–"""
    print("ğŸ§ª æµ‹è¯•ç«¯å£ä¿¡æ¯æå–...")
    
    # æµ‹è¯•è®¾è®¡æ–‡ä»¶
    design_content = """
module alu_32bit (
    input  [31:0] a,        // æ“ä½œæ•°A
    input  [31:0] b,        // æ“ä½œæ•°B
    input  [3:0]  op,       // æ“ä½œç 
    output [31:0] result,   // ç»“æœ
    output        zero      // é›¶æ ‡å¿—
);

    assign result = (op == 4'b0000) ? a + b :
                   (op == 4'b0001) ? a - b :
                   (op == 4'b0010) ? a & b :
                   (op == 4'b0011) ? a | b :
                   (op == 4'b0100) ? a ^ b :
                   (op == 4'b0101) ? a << b[4:0] :
                   (op == 4'b0110) ? a >> b[4:0] :
                   32'b0;

    assign zero = (result == 32'b0) ? 1'b1 : 1'b0;

endmodule
"""
    
    # æå–ç«¯å£ä¿¡æ¯
    module_info = port_validator.extract_module_ports(design_content, "alu_32bit.v")
    
    if module_info:
        print(f"âœ… æˆåŠŸæå–æ¨¡å—ä¿¡æ¯:")
        print(f"   æ¨¡å—å: {module_info.name}")
        print(f"   ç«¯å£æ•°: {module_info.port_count}")
        print(f"   ç«¯å£åˆ—è¡¨:")
        for port in module_info.ports:
            print(f"     - {port.direction} [{port.width-1}:0] {port.name}")
        return module_info
    else:
        print("âŒ ç«¯å£ä¿¡æ¯æå–å¤±è´¥")
        return None


def test_port_validation():
    """æµ‹è¯•ç«¯å£éªŒè¯"""
    print("\nğŸ§ª æµ‹è¯•ç«¯å£éªŒè¯...")
    
    # è·å–è®¾è®¡æ¨¡å—ä¿¡æ¯
    module_info = test_port_extraction()
    if not module_info:
        return
    
    # æµ‹è¯•å°å†…å®¹ï¼ˆæœ‰é”™è¯¯çš„ç«¯å£è¿æ¥ï¼‰
    testbench_content = """
module testbench_alu_32bit;
    reg [31:0] a, b;
    reg [3:0] op;
    wire [31:0] result;
    wire carry_out;  // é”™è¯¯çš„ç«¯å£åï¼Œåº”è¯¥æ˜¯ zero
    
    // å®ä¾‹åŒ–ALU
    alu_32bit uut (
        .a(a),
        .b(b),
        .op(op),
        .result(result),
        .carry_out(carry_out)  // é”™è¯¯çš„ç«¯å£è¿æ¥
    );
    
    // æµ‹è¯•ä»£ç ...
    initial begin
        // æµ‹è¯•ç”¨ä¾‹
    end
endmodule
"""
    
    # éªŒè¯ç«¯å£ä¸€è‡´æ€§
    validation_result = port_validator.validate_testbench_ports(testbench_content, module_info)
    
    print(f"ç«¯å£éªŒè¯ç»“æœ:")
    print(f"   éªŒè¯é€šè¿‡: {validation_result.get('valid', False)}")
    print(f"   ç¼ºå¤±ç«¯å£: {validation_result.get('missing_ports', [])}")
    print(f"   å¤šä½™ç«¯å£: {validation_result.get('extra_ports', [])}")
    
    # ç”Ÿæˆè¯¦ç»†æŠ¥å‘Š
    report = port_validator.generate_port_report(validation_result)
    print(f"\nè¯¦ç»†æŠ¥å‘Š:\n{report}")
    
    return validation_result


def test_auto_fix():
    """æµ‹è¯•è‡ªåŠ¨ä¿®å¤"""
    print("\nğŸ§ª æµ‹è¯•è‡ªåŠ¨ä¿®å¤...")
    
    # è·å–è®¾è®¡æ¨¡å—ä¿¡æ¯
    module_info = test_port_extraction()
    if not module_info:
        return
    
    # æœ‰é”™è¯¯çš„æµ‹è¯•å°å†…å®¹
    testbench_content = """
module testbench_alu_32bit;
    reg [31:0] a, b;
    reg [3:0] op;
    wire [31:0] result;
    wire carry_out;
    
    // å®ä¾‹åŒ–ALUï¼ˆæœ‰é”™è¯¯çš„ç«¯å£è¿æ¥ï¼‰
    alu_32bit uut (
        .a(a),
        .b(b),
        .op(op),
        .result(result),
        .carry_out(carry_out)  // é”™è¯¯çš„ç«¯å£
    );
    
    initial begin
        $display("Testing ALU...");
    end
endmodule
"""
    
    # è‡ªåŠ¨ä¿®å¤
    fixed_content = port_validator.auto_fix_testbench_ports(testbench_content, module_info)
    
    if fixed_content:
        print("âœ… è‡ªåŠ¨ä¿®å¤æˆåŠŸ!")
        print("ä¿®å¤åçš„æµ‹è¯•å°å†…å®¹:")
        print(fixed_content)
        
        # éªŒè¯ä¿®å¤åçš„å†…å®¹
        validation_result = port_validator.validate_testbench_ports(fixed_content, module_info)
        print(f"\nä¿®å¤åéªŒè¯ç»“æœ: {validation_result['valid']}")
        
        return fixed_content
    else:
        print("âŒ è‡ªåŠ¨ä¿®å¤å¤±è´¥")
        return None


def test_file_manager_integration():
    """æµ‹è¯•æ–‡ä»¶ç®¡ç†å™¨é›†æˆ"""
    print("\nğŸ§ª æµ‹è¯•æ–‡ä»¶ç®¡ç†å™¨é›†æˆ...")
    
    # åˆ›å»ºæ–‡ä»¶ç®¡ç†å™¨
    file_manager = CentralFileManager()
    
    # è®¾è®¡æ–‡ä»¶å†…å®¹
    design_content = """
module alu_32bit (
    input  [31:0] a,
    input  [31:0] b,
    input  [3:0]  op,
    output [31:0] result,
    output        zero
);
    assign result = (op == 4'b0000) ? a + b : 32'b0;
    assign zero = (result == 32'b0) ? 1'b1 : 1'b0;
endmodule
"""
    
    # ä¿å­˜è®¾è®¡æ–‡ä»¶
    design_ref = file_manager.save_file(
        content=design_content,
        filename="alu_32bit.v",
        file_type="verilog",
        created_by="test_agent",
        description="32ä½ALUè®¾è®¡"
    )
    
    print(f"âœ… è®¾è®¡æ–‡ä»¶å·²ä¿å­˜:")
    print(f"   æ–‡ä»¶ID: {design_ref.file_id}")
    print(f"   ç«¯å£ä¿¡æ¯: {design_ref.port_info}")
    
    # è·å–ç«¯å£ä¿¡æ¯
    port_info = file_manager.get_design_port_info("alu_32bit")
    if port_info:
        print(f"âœ… æˆåŠŸè·å–ç«¯å£ä¿¡æ¯:")
        print(f"   æ¨¡å—å: {port_info['module_name']}")
        print(f"   ç«¯å£æ•°: {port_info['port_count']}")
    
    return design_ref


def test_context_manager_integration():
    """æµ‹è¯•ä¸Šä¸‹æ–‡ç®¡ç†å™¨é›†æˆ"""
    print("\nğŸ§ª æµ‹è¯•ä¸Šä¸‹æ–‡ç®¡ç†å™¨é›†æˆ...")
    
    # åˆ›å»ºä¸Šä¸‹æ–‡ç®¡ç†å™¨
    context_manager = FullContextManager("test_session")
    context_manager.start_new_iteration(1)
    
    # æ·»åŠ ç«¯å£ä¿¡æ¯
    port_info = {
        "module_name": "alu_32bit",
        "ports": [
            {"name": "a", "direction": "input", "width": 32},
            {"name": "b", "direction": "input", "width": 32},
            {"name": "op", "direction": "input", "width": 4},
            {"name": "result", "direction": "output", "width": 32},
            {"name": "zero", "direction": "output", "width": 1}
        ],
        "port_count": 5
    }
    
    context_manager.add_port_info("alu_32bit", port_info)
    
    # è·å–ç«¯å£ä¿¡æ¯
    retrieved_port_info = context_manager.get_port_info("alu_32bit")
    if retrieved_port_info:
        print(f"âœ… ä¸Šä¸‹æ–‡ç®¡ç†å™¨ç«¯å£ä¿¡æ¯:")
        print(f"   æ¨¡å—å: {retrieved_port_info['module_name']}")
        print(f"   ç«¯å£æ•°: {retrieved_port_info['port_count']}")
    
    # æµ‹è¯•ç«¯å£éªŒè¯
    testbench_content = """
module testbench;
    alu_32bit uut (
        .a(a),
        .b(b),
        .op(op),
        .result(result),
        .zero(zero)
    );
endmodule
"""
    
    validation_result = context_manager.validate_port_consistency("alu_32bit", testbench_content)
    print(f"âœ… ç«¯å£ä¸€è‡´æ€§éªŒè¯: {validation_result['valid']}")
    
    return context_manager


async def main():
    """ä¸»æµ‹è¯•å‡½æ•°"""
    print("ğŸš€ å¼€å§‹æµ‹è¯•ç«¯å£ä¸Šä¸‹æ–‡ä¼ é€’ä¿®å¤æ•ˆæœ")
    print("=" * 50)
    
    # æµ‹è¯•ç«¯å£æå–
    test_port_extraction()
    
    # æµ‹è¯•ç«¯å£éªŒè¯
    test_port_validation()
    
    # æµ‹è¯•è‡ªåŠ¨ä¿®å¤
    test_auto_fix()
    
    # æµ‹è¯•æ–‡ä»¶ç®¡ç†å™¨é›†æˆ
    test_file_manager_integration()
    
    # æµ‹è¯•ä¸Šä¸‹æ–‡ç®¡ç†å™¨é›†æˆ
    test_context_manager_integration()
    
    print("\n" + "=" * 50)
    print("âœ… æ‰€æœ‰æµ‹è¯•å®Œæˆ!")


if __name__ == "__main__":
    # è®¾ç½®æ—¥å¿—
    logging.basicConfig(level=logging.INFO)
    
    # è¿è¡Œæµ‹è¯•
    asyncio.run(main()) 