#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 28 14:28:15 2022
# Process ID: 16204
# Current directory: C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.runs/synth_1
# Command line: vivado.exe -log newtop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source newtop.tcl
# Log file: C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.runs/synth_1/newtop.vds
# Journal file: C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source newtop.tcl -notrace
Command: synth_design -top newtop -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2600
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.699 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'newtop' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/new/newtop.vhd:50]
INFO: [Synth 8-638] synthesizing module 'switch_to_message' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/switch_to_message.vhd:46]
	Parameter default_length bound to: 63 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'switch_to_message' (1#1) [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/switch_to_message.vhd:46]
INFO: [Synth 8-638] synthesizing module 'alphabet_to_code' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/alphabet_to_code.vhd:53]
	Parameter text_length_i bound to: 64 - type: integer 
WARNING: [Synth 8-614] signal 'code' is read in the process but is not in the sensitivity list [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/alphabet_to_code.vhd:61]
INFO: [Synth 8-638] synthesizing module 'char_to_code' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/char_to_code.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'char_to_code' (2#1) [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/char_to_code.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'alphabet_to_code' (3#1) [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/alphabet_to_code.vhd:53]
INFO: [Synth 8-638] synthesizing module 'move_text' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/move_text.vhd:53]
	Parameter default_speed bound to: 50000000 - type: integer 
	Parameter code_length_i bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clock_enable' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (4#1) [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/clock_enable.vhd:36]
WARNING: [Synth 8-614] signal 'code' is read in the process but is not in the sensitivity list [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/move_text.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'move_text' (5#1) [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/move_text.vhd:53]
INFO: [Synth 8-638] synthesizing module 'driver_7seg_8characters' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/driver_7seg_8characters.vhd:66]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (5#1) [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (6#1) [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'alphabet_7seg' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/alphabet_7seg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'alphabet_7seg' (7#1) [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/alphabet_7seg.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'driver_7seg_8characters' (8#1) [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/driver_7seg_8characters.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'newtop' (9#1) [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/new/newtop.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.699 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1000.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/constrs_1/imports/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/constrs_1/imports/new/nexys-a7-50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/constrs_1/imports/new/nexys-a7-50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/newtop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/newtop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1000.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.699 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'text_o_reg[14]' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/switch_to_message.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'text_o_reg[13]' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/switch_to_message.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'text_o_reg[12]' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/switch_to_message.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'text_o_reg[11]' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/switch_to_message.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'text_o_reg[10]' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/switch_to_message.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'text_o_reg[9]' [C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.srcs/sources_1/imports/new/switch_to_message.vhd:81]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 65    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 5     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   3 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 65    
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------+------------------------------+---------------+----------------+
|Module Name   | RTL Object                   | Depth x Width | Implemented As | 
+--------------+------------------------------+---------------+----------------+
|char_to_code  | code_o                       | 128x6         | LUT            | 
|alphabet_7seg | seg_o                        | 64x7          | LUT            | 
|newtop        | alphabet/alphabet2seg/code_o | 128x6         | LUT            | 
|newtop        | driver/alphabet2seg/seg_o    | 64x7          | LUT            | 
+--------------+------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.699 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1010.477 ; gain = 9.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1010.477 ; gain = 9.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1010.477 ; gain = 9.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1010.477 ; gain = 9.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1010.477 ; gain = 9.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1010.477 ; gain = 9.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1010.477 ; gain = 9.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|newtop      | move/code_reg[62][5] | 55     | 6     | YES          | NO                 | YES               | 0      | 12      | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    16|
|3     |LUT1    |     2|
|4     |LUT2    |     9|
|5     |LUT3    |    10|
|6     |LUT4    |     5|
|7     |LUT5    |     5|
|8     |LUT6    |    27|
|9     |MUXF7   |     6|
|10    |SRLC32E |    12|
|11    |FDRE    |   182|
|12    |FDSE    |    19|
|13    |IBUF    |     2|
|14    |OBUF    |    15|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1010.477 ; gain = 9.777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1010.477 ; gain = 9.777
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1010.477 ; gain = 9.777
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1010.477 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1014.395 ; gain = 13.695
INFO: [Common 17-1381] The checkpoint 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220427/Test5/Test5.runs/synth_1/newtop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file newtop_utilization_synth.rpt -pb newtop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 14:28:45 2022...
