pathIdx,startPoint,endPoint,genericPD,pathLength
1,instr_sub_reg_clk,reg_op1_reg_31__D,2006.0,22
2,instr_sub_reg_clk,reg_op1_reg_30__D,2006.0,22
3,instr_sub_reg_clk,reg_op1_reg_29__D,2006.0,22
4,instr_sub_reg_clk,reg_op1_reg_28__D,2006.0,22
5,instr_sub_reg_clk,reg_op1_reg_27__D,2006.0,22
6,instr_sub_reg_clk,reg_op1_reg_26__D,2006.0,22
7,instr_sub_reg_clk,reg_op1_reg_25__D,2006.0,22
8,instr_sub_reg_clk,reg_op1_reg_24__D,2006.0,22
9,instr_sub_reg_clk,reg_op1_reg_23__D,2006.0,22
10,instr_sub_reg_clk,reg_op1_reg_22__D,2006.0,22
11,instr_sub_reg_clk,reg_op1_reg_21__D,2006.0,22
12,instr_sub_reg_clk,reg_op1_reg_20__D,2006.0,22
13,instr_sub_reg_clk,reg_op1_reg_19__D,2006.0,22
14,instr_sub_reg_clk,reg_op1_reg_18__D,2006.0,22
15,instr_sub_reg_clk,reg_op1_reg_17__D,2006.0,22
16,instr_sub_reg_clk,reg_op1_reg_16__D,2006.0,22
17,instr_sub_reg_clk,reg_op1_reg_15__D,2006.0,22
18,instr_sub_reg_clk,reg_op1_reg_14__D,2006.0,22
19,instr_sub_reg_clk,reg_op1_reg_13__D,2006.0,22
20,instr_sub_reg_clk,reg_op1_reg_12__D,2006.0,22
21,instr_sub_reg_clk,reg_op1_reg_11__D,2006.0,22
22,instr_sub_reg_clk,reg_op1_reg_10__D,2006.0,22
23,instr_sub_reg_clk,reg_op1_reg_9__D,2006.0,22
24,instr_sub_reg_clk,reg_op1_reg_8__D,2006.0,22
25,instr_sub_reg_clk,reg_op1_reg_7__D,2006.0,22
26,instr_sub_reg_clk,reg_op1_reg_6__D,2006.0,22
27,instr_sub_reg_clk,reg_op1_reg_5__D,2006.0,22
28,instr_sub_reg_clk,reg_op1_reg_4__D,2006.0,22
29,instr_sub_reg_clk,reg_op1_reg_3__D,2006.0,22
30,instr_sub_reg_clk,reg_op1_reg_2__D,2006.0,22
31,instr_sub_reg_clk,reg_op1_reg_1__D,2006.0,22
32,instr_sub_reg_clk,reg_op1_reg_0__D,2006.0,22
33,reg_op1_reg_0__clk,decoder_trigger_reg_D,1912.0,24
34,reg_op1_reg_0__clk,latched_store_reg_D,1860.0,23
35,reg_op1_reg_0__clk,mem_do_rinst_reg_D,1808.0,22
36,reg_op1_reg_0__clk,latched_branch_reg_D,1808.0,22
37,reg_op1_reg_0__clk,alu_out_q_reg_0__D,1705.0,21
38,instr_sub_reg_clk,reg_op2_reg_31__D,1672.0,17
39,instr_sub_reg_clk,reg_op2_reg_30__D,1672.0,17
40,instr_sub_reg_clk,reg_op2_reg_29__D,1672.0,17
41,instr_sub_reg_clk,reg_op2_reg_28__D,1672.0,17
42,instr_sub_reg_clk,reg_op2_reg_27__D,1672.0,17
43,instr_sub_reg_clk,reg_op2_reg_26__D,1672.0,17
44,instr_sub_reg_clk,reg_op2_reg_25__D,1672.0,17
45,instr_sub_reg_clk,reg_op2_reg_24__D,1672.0,17
46,instr_sub_reg_clk,reg_op2_reg_23__D,1672.0,17
47,instr_sub_reg_clk,reg_op2_reg_22__D,1672.0,17
48,instr_sub_reg_clk,reg_op2_reg_21__D,1672.0,17
49,instr_sub_reg_clk,reg_op2_reg_20__D,1672.0,17
50,instr_sub_reg_clk,reg_op2_reg_19__D,1672.0,17
51,instr_sub_reg_clk,reg_op2_reg_18__D,1672.0,17
52,instr_sub_reg_clk,reg_op2_reg_17__D,1672.0,17
53,instr_sub_reg_clk,reg_op2_reg_16__D,1672.0,17
54,instr_sub_reg_clk,reg_op2_reg_15__D,1672.0,17
55,instr_sub_reg_clk,reg_op2_reg_14__D,1672.0,17
56,instr_sub_reg_clk,reg_op2_reg_13__D,1672.0,17
57,instr_sub_reg_clk,reg_op2_reg_12__D,1672.0,17
58,instr_sub_reg_clk,reg_op2_reg_11__D,1672.0,17
59,instr_sub_reg_clk,reg_op2_reg_10__D,1672.0,17
60,instr_sub_reg_clk,reg_op2_reg_9__D,1672.0,17
61,instr_sub_reg_clk,reg_op2_reg_8__D,1672.0,17
62,instr_sub_reg_clk,reg_op2_reg_7__D,1672.0,17
63,instr_sub_reg_clk,reg_op2_reg_6__D,1672.0,17
64,instr_sub_reg_clk,reg_op2_reg_5__D,1672.0,17
65,instr_jal_reg_clk,reg_next_pc_reg_31__D,1632.0,17
66,instr_jal_reg_clk,reg_next_pc_reg_30__D,1632.0,17
67,instr_jal_reg_clk,reg_next_pc_reg_29__D,1632.0,17
68,instr_jal_reg_clk,reg_next_pc_reg_28__D,1632.0,17
69,instr_jal_reg_clk,reg_next_pc_reg_27__D,1632.0,17
70,instr_jal_reg_clk,reg_next_pc_reg_26__D,1632.0,17
71,instr_jal_reg_clk,reg_next_pc_reg_25__D,1632.0,17
72,instr_jal_reg_clk,reg_next_pc_reg_24__D,1632.0,17
73,instr_jal_reg_clk,reg_next_pc_reg_23__D,1632.0,17
74,instr_jal_reg_clk,reg_next_pc_reg_22__D,1632.0,17
75,instr_jal_reg_clk,reg_next_pc_reg_21__D,1632.0,17
76,instr_jal_reg_clk,reg_next_pc_reg_20__D,1632.0,17
77,instr_jal_reg_clk,reg_next_pc_reg_19__D,1632.0,17
78,instr_jal_reg_clk,reg_next_pc_reg_18__D,1632.0,17
79,instr_jal_reg_clk,reg_next_pc_reg_17__D,1632.0,17
80,instr_sub_reg_clk,alu_out_q_reg_31__D,1603.0,17
81,instr_sub_reg_clk,alu_out_q_reg_30__D,1603.0,17
82,instr_sub_reg_clk,alu_out_q_reg_29__D,1603.0,17
83,instr_sub_reg_clk,alu_out_q_reg_28__D,1603.0,17
84,instr_sub_reg_clk,alu_out_q_reg_27__D,1603.0,17
85,instr_sub_reg_clk,alu_out_q_reg_26__D,1603.0,17
86,instr_sub_reg_clk,alu_out_q_reg_25__D,1603.0,17
87,instr_sub_reg_clk,alu_out_q_reg_24__D,1603.0,17
88,instr_sub_reg_clk,alu_out_q_reg_23__D,1603.0,17
89,instr_sub_reg_clk,alu_out_q_reg_22__D,1603.0,17
90,instr_sub_reg_clk,alu_out_q_reg_21__D,1603.0,17
91,instr_sub_reg_clk,alu_out_q_reg_20__D,1603.0,17
92,instr_sub_reg_clk,alu_out_q_reg_19__D,1603.0,17
93,instr_sub_reg_clk,alu_out_q_reg_18__D,1603.0,17
94,instr_sub_reg_clk,alu_out_q_reg_17__D,1603.0,17
95,instr_sub_reg_clk,alu_out_q_reg_15__D,1511.0,16
96,instr_sub_reg_clk,alu_out_q_reg_14__D,1511.0,16
97,instr_sub_reg_clk,alu_out_q_reg_13__D,1511.0,16
98,instr_sub_reg_clk,alu_out_q_reg_12__D,1511.0,16
99,instr_sub_reg_clk,alu_out_q_reg_11__D,1511.0,16
100,instr_sub_reg_clk,alu_out_q_reg_10__D,1511.0,16
101,instr_sub_reg_clk,alu_out_q_reg_9__D,1511.0,16
102,reg_pc_reg_2__clk,reg_out_reg_31__D,1492.0,16
103,reg_pc_reg_2__clk,reg_out_reg_30__D,1492.0,16
104,reg_pc_reg_2__clk,reg_out_reg_29__D,1492.0,16
105,reg_pc_reg_2__clk,reg_out_reg_28__D,1492.0,16
106,reg_pc_reg_2__clk,reg_out_reg_27__D,1492.0,16
107,reg_pc_reg_2__clk,reg_out_reg_26__D,1492.0,16
108,reg_pc_reg_2__clk,reg_out_reg_25__D,1492.0,16
109,reg_pc_reg_2__clk,reg_out_reg_24__D,1492.0,16
110,reg_pc_reg_2__clk,reg_out_reg_23__D,1492.0,16
111,reg_pc_reg_2__clk,reg_out_reg_22__D,1492.0,16
112,reg_pc_reg_2__clk,reg_out_reg_21__D,1492.0,16
113,reg_pc_reg_2__clk,reg_out_reg_20__D,1492.0,16
114,reg_pc_reg_2__clk,reg_out_reg_19__D,1492.0,16
115,reg_pc_reg_2__clk,reg_out_reg_18__D,1492.0,16
116,reg_pc_reg_2__clk,reg_out_reg_17__D,1492.0,16
117,instr_jal_reg_clk,reg_next_pc_reg_16__D,1477.0,15
118,instr_sub_reg_clk,alu_out_q_reg_16__D,1448.0,15
119,instr_jal_reg_clk,reg_next_pc_reg_15__D,1409.0,15
120,instr_jal_reg_clk,reg_next_pc_reg_14__D,1409.0,15
121,instr_jal_reg_clk,reg_next_pc_reg_13__D,1409.0,15
122,instr_jal_reg_clk,reg_next_pc_reg_12__D,1409.0,15
123,instr_jal_reg_clk,reg_next_pc_reg_11__D,1409.0,15
124,instr_jal_reg_clk,reg_next_pc_reg_10__D,1409.0,15
125,instr_jal_reg_clk,reg_next_pc_reg_9__D,1409.0,15
126,reg_pc_reg_2__clk,reg_out_reg_14__D,1407.0,16
127,reg_pc_reg_2__clk,reg_out_reg_13__D,1407.0,16
128,reg_pc_reg_2__clk,reg_out_reg_12__D,1407.0,16
129,reg_pc_reg_2__clk,reg_out_reg_11__D,1407.0,16
130,reg_pc_reg_2__clk,reg_out_reg_10__D,1407.0,16
131,reg_pc_reg_2__clk,reg_out_reg_9__D,1407.0,16
132,mem_do_rinst_reg_clk,mem_wordsize_reg_1__D,1362.0,15
133,mem_do_rinst_reg_clk,mem_wordsize_reg_0__D,1362.0,15
134,instr_sub_reg_clk,alu_out_q_reg_8__D,1356.0,14
135,reg_pc_reg_2__clk,reg_out_reg_15__D,1338.0,15
136,reg_pc_reg_2__clk,reg_out_reg_16__D,1337.0,14
137,instr_sub_reg_clk,alu_out_q_reg_7__D,1311.0,14
138,instr_sub_reg_clk,alu_out_q_reg_6__D,1311.0,14
139,instr_sub_reg_clk,alu_out_q_reg_5__D,1311.0,14
140,instr_sub_reg_clk,cpu_state_reg_2__D,1308.0,14
141,mem_do_rinst_reg_clk,cpu_state_reg_7__D,1303.0,15
142,mem_do_rinst_reg_clk,cpu_state_reg_3__D,1303.0,15
143,mem_do_rinst_reg_clk,cpu_state_reg_0__D,1303.0,15
144,instr_sub_reg_clk,alu_out_q_reg_3__D,1285.0,14
145,mem_do_rinst_reg_clk,cpu_state_reg_6__D,1278.0,15
146,reg_pc_reg_2__clk,reg_out_reg_6__D,1272.0,15
147,reg_pc_reg_2__clk,reg_out_reg_5__D,1272.0,15
148,mem_do_rinst_reg_clk,latched_is_lu_reg_D,1263.0,14
149,mem_do_rinst_reg_clk,latched_is_lh_reg_D,1263.0,14
150,mem_do_rinst_reg_clk,latched_is_lb_reg_D,1263.0,14
151,instr_jal_reg_clk,reg_next_pc_reg_8__D,1254.0,13
152,reg_pc_reg_2__clk,reg_out_reg_8__D,1252.0,14
153,instr_sub_reg_clk,cpu_state_reg_1__D,1239.0,13
154,instr_sub_reg_clk,reg_op2_reg_4__D,1228.0,12
155,instr_sub_reg_clk,reg_op2_reg_3__D,1228.0,12
156,instr_sub_reg_clk,reg_op2_reg_2__D,1228.0,12
157,instr_sub_reg_clk,reg_op2_reg_1__D,1228.0,12
158,instr_sub_reg_clk,reg_op2_reg_0__D,1228.0,12
159,mem_do_rinst_reg_clk,decoded_rd_reg_4__D,1221.0,12
160,mem_do_rinst_reg_clk,decoded_rd_reg_3__D,1221.0,12
161,mem_do_rinst_reg_clk,decoded_rd_reg_2__D,1221.0,12
162,mem_do_rinst_reg_clk,decoded_rd_reg_1__D,1221.0,12
163,mem_do_rinst_reg_clk,decoded_rd_reg_0__D,1221.0,12
164,mem_do_rinst_reg_clk,decoded_imm_j_reg_20__D,1221.0,12
165,mem_do_rinst_reg_clk,decoded_imm_j_reg_19__D,1221.0,12
166,mem_do_rinst_reg_clk,decoded_imm_j_reg_18__D,1221.0,12
167,mem_do_rinst_reg_clk,decoded_imm_j_reg_17__D,1221.0,12
168,mem_do_rinst_reg_clk,decoded_imm_j_reg_16__D,1221.0,12
169,mem_do_rinst_reg_clk,decoded_imm_j_reg_15__D,1221.0,12
170,mem_do_rinst_reg_clk,decoded_imm_j_reg_11__D,1221.0,12
171,mem_do_rinst_reg_clk,decoded_imm_j_reg_10__D,1221.0,12
172,mem_do_rinst_reg_clk,decoded_imm_j_reg_9__D,1221.0,12
173,mem_do_rinst_reg_clk,decoded_imm_j_reg_8__D,1221.0,12
174,mem_do_rinst_reg_clk,decoded_imm_j_reg_7__D,1221.0,12
175,mem_do_rinst_reg_clk,decoded_imm_j_reg_6__D,1221.0,12
176,mem_do_rinst_reg_clk,decoded_imm_j_reg_5__D,1221.0,12
177,mem_do_rinst_reg_clk,decoded_imm_j_reg_4__D,1221.0,12
178,mem_do_rinst_reg_clk,decoded_imm_j_reg_3__D,1221.0,12
179,mem_do_rinst_reg_clk,decoded_imm_j_reg_2__D,1221.0,12
180,mem_do_rinst_reg_clk,decoded_imm_j_reg_1__D,1221.0,12
181,cpu_state_reg_2__clk,cpuregs_reg_19__31__D,1206.0,11
182,cpu_state_reg_2__clk,cpuregs_reg_19__30__D,1206.0,11
183,cpu_state_reg_2__clk,cpuregs_reg_19__29__D,1206.0,11
184,cpu_state_reg_2__clk,cpuregs_reg_19__28__D,1206.0,11
185,cpu_state_reg_2__clk,cpuregs_reg_19__27__D,1206.0,11
186,cpu_state_reg_2__clk,cpuregs_reg_19__26__D,1206.0,11
187,cpu_state_reg_2__clk,cpuregs_reg_19__25__D,1206.0,11
188,cpu_state_reg_2__clk,cpuregs_reg_19__24__D,1206.0,11
189,cpu_state_reg_2__clk,cpuregs_reg_19__23__D,1206.0,11
190,cpu_state_reg_2__clk,cpuregs_reg_19__22__D,1206.0,11
191,cpu_state_reg_2__clk,cpuregs_reg_19__21__D,1206.0,11
192,cpu_state_reg_2__clk,cpuregs_reg_19__20__D,1206.0,11
193,cpu_state_reg_2__clk,cpuregs_reg_19__19__D,1206.0,11
194,cpu_state_reg_2__clk,cpuregs_reg_19__18__D,1206.0,11
195,cpu_state_reg_2__clk,cpuregs_reg_19__17__D,1206.0,11
196,cpu_state_reg_2__clk,cpuregs_reg_19__16__D,1206.0,11
197,cpu_state_reg_2__clk,cpuregs_reg_19__15__D,1206.0,11
198,cpu_state_reg_2__clk,cpuregs_reg_19__14__D,1206.0,11
199,cpu_state_reg_2__clk,cpuregs_reg_19__13__D,1206.0,11
200,cpu_state_reg_2__clk,cpuregs_reg_19__12__D,1206.0,11
201,cpu_state_reg_2__clk,cpuregs_reg_19__11__D,1206.0,11
202,cpu_state_reg_2__clk,cpuregs_reg_19__10__D,1206.0,11
203,cpu_state_reg_2__clk,cpuregs_reg_19__9__D,1206.0,11
204,cpu_state_reg_2__clk,cpuregs_reg_19__8__D,1206.0,11
205,cpu_state_reg_2__clk,cpuregs_reg_19__7__D,1206.0,11
206,cpu_state_reg_2__clk,cpuregs_reg_19__6__D,1206.0,11
207,cpu_state_reg_2__clk,cpuregs_reg_19__5__D,1206.0,11
208,cpu_state_reg_2__clk,cpuregs_reg_19__4__D,1206.0,11
209,cpu_state_reg_2__clk,cpuregs_reg_19__3__D,1206.0,11
210,cpu_state_reg_2__clk,cpuregs_reg_19__2__D,1206.0,11
211,cpu_state_reg_2__clk,cpuregs_reg_19__1__D,1206.0,11
212,cpu_state_reg_2__clk,cpuregs_reg_19__0__D,1206.0,11
213,cpu_state_reg_2__clk,cpuregs_reg_18__31__D,1206.0,11
214,cpu_state_reg_2__clk,cpuregs_reg_18__30__D,1206.0,11
215,cpu_state_reg_2__clk,cpuregs_reg_18__29__D,1206.0,11
216,cpu_state_reg_2__clk,cpuregs_reg_18__28__D,1206.0,11
217,cpu_state_reg_2__clk,cpuregs_reg_18__27__D,1206.0,11
218,cpu_state_reg_2__clk,cpuregs_reg_18__26__D,1206.0,11
219,cpu_state_reg_2__clk,cpuregs_reg_18__25__D,1206.0,11
220,cpu_state_reg_2__clk,cpuregs_reg_18__24__D,1206.0,11
221,cpu_state_reg_2__clk,cpuregs_reg_18__23__D,1206.0,11
222,cpu_state_reg_2__clk,cpuregs_reg_18__22__D,1206.0,11
223,cpu_state_reg_2__clk,cpuregs_reg_18__21__D,1206.0,11
224,cpu_state_reg_2__clk,cpuregs_reg_18__20__D,1206.0,11
225,cpu_state_reg_2__clk,cpuregs_reg_18__19__D,1206.0,11
226,cpu_state_reg_2__clk,cpuregs_reg_18__18__D,1206.0,11
227,cpu_state_reg_2__clk,cpuregs_reg_18__17__D,1206.0,11
228,cpu_state_reg_2__clk,cpuregs_reg_18__16__D,1206.0,11
229,cpu_state_reg_2__clk,cpuregs_reg_18__15__D,1206.0,11
230,cpu_state_reg_2__clk,cpuregs_reg_18__14__D,1206.0,11
231,cpu_state_reg_2__clk,cpuregs_reg_18__13__D,1206.0,11
232,cpu_state_reg_2__clk,cpuregs_reg_18__12__D,1206.0,11
233,cpu_state_reg_2__clk,cpuregs_reg_18__11__D,1206.0,11
234,cpu_state_reg_2__clk,cpuregs_reg_18__10__D,1206.0,11
235,cpu_state_reg_2__clk,cpuregs_reg_18__9__D,1206.0,11
236,cpu_state_reg_2__clk,cpuregs_reg_18__8__D,1206.0,11
237,cpu_state_reg_2__clk,cpuregs_reg_18__7__D,1206.0,11
238,cpu_state_reg_2__clk,cpuregs_reg_18__6__D,1206.0,11
239,cpu_state_reg_2__clk,cpuregs_reg_18__5__D,1206.0,11
240,cpu_state_reg_2__clk,cpuregs_reg_18__4__D,1206.0,11
241,cpu_state_reg_2__clk,cpuregs_reg_18__3__D,1206.0,11
242,cpu_state_reg_2__clk,cpuregs_reg_18__2__D,1206.0,11
243,cpu_state_reg_2__clk,cpuregs_reg_18__1__D,1206.0,11
244,cpu_state_reg_2__clk,cpuregs_reg_18__0__D,1206.0,11
245,cpu_state_reg_2__clk,cpuregs_reg_17__31__D,1206.0,11
246,cpu_state_reg_2__clk,cpuregs_reg_17__30__D,1206.0,11
247,cpu_state_reg_2__clk,cpuregs_reg_17__29__D,1206.0,11
248,cpu_state_reg_2__clk,cpuregs_reg_17__28__D,1206.0,11
249,cpu_state_reg_2__clk,cpuregs_reg_17__27__D,1206.0,11
250,cpu_state_reg_2__clk,cpuregs_reg_17__26__D,1206.0,11
251,cpu_state_reg_2__clk,cpuregs_reg_17__25__D,1206.0,11
252,cpu_state_reg_2__clk,cpuregs_reg_17__24__D,1206.0,11
253,cpu_state_reg_2__clk,cpuregs_reg_17__23__D,1206.0,11
254,cpu_state_reg_2__clk,cpuregs_reg_17__22__D,1206.0,11
255,cpu_state_reg_2__clk,cpuregs_reg_17__21__D,1206.0,11
256,cpu_state_reg_2__clk,cpuregs_reg_17__20__D,1206.0,11
257,cpu_state_reg_2__clk,cpuregs_reg_17__19__D,1206.0,11
258,cpu_state_reg_2__clk,cpuregs_reg_17__18__D,1206.0,11
259,cpu_state_reg_2__clk,cpuregs_reg_17__17__D,1206.0,11
260,cpu_state_reg_2__clk,cpuregs_reg_17__16__D,1206.0,11
261,cpu_state_reg_2__clk,cpuregs_reg_17__15__D,1206.0,11
262,cpu_state_reg_2__clk,cpuregs_reg_17__14__D,1206.0,11
263,cpu_state_reg_2__clk,cpuregs_reg_17__13__D,1206.0,11
264,cpu_state_reg_2__clk,cpuregs_reg_17__12__D,1206.0,11
265,cpu_state_reg_2__clk,cpuregs_reg_17__11__D,1206.0,11
266,cpu_state_reg_2__clk,cpuregs_reg_17__10__D,1206.0,11
267,cpu_state_reg_2__clk,cpuregs_reg_17__9__D,1206.0,11
268,cpu_state_reg_2__clk,cpuregs_reg_17__8__D,1206.0,11
269,cpu_state_reg_2__clk,cpuregs_reg_17__7__D,1206.0,11
270,cpu_state_reg_2__clk,cpuregs_reg_17__6__D,1206.0,11
271,cpu_state_reg_2__clk,cpuregs_reg_17__5__D,1206.0,11
272,cpu_state_reg_2__clk,cpuregs_reg_17__4__D,1206.0,11
273,cpu_state_reg_2__clk,cpuregs_reg_17__3__D,1206.0,11
274,cpu_state_reg_2__clk,cpuregs_reg_17__2__D,1206.0,11
275,cpu_state_reg_2__clk,cpuregs_reg_17__1__D,1206.0,11
276,cpu_state_reg_2__clk,cpuregs_reg_17__0__D,1206.0,11
277,cpu_state_reg_2__clk,cpuregs_reg_16__31__D,1206.0,11
278,cpu_state_reg_2__clk,cpuregs_reg_16__30__D,1206.0,11
279,cpu_state_reg_2__clk,cpuregs_reg_16__29__D,1206.0,11
280,cpu_state_reg_2__clk,cpuregs_reg_16__28__D,1206.0,11
281,cpu_state_reg_2__clk,cpuregs_reg_16__27__D,1206.0,11
282,cpu_state_reg_2__clk,cpuregs_reg_16__26__D,1206.0,11
283,cpu_state_reg_2__clk,cpuregs_reg_16__25__D,1206.0,11
284,cpu_state_reg_2__clk,cpuregs_reg_16__24__D,1206.0,11
285,cpu_state_reg_2__clk,cpuregs_reg_16__23__D,1206.0,11
286,cpu_state_reg_2__clk,cpuregs_reg_16__22__D,1206.0,11
287,cpu_state_reg_2__clk,cpuregs_reg_16__21__D,1206.0,11
288,cpu_state_reg_2__clk,cpuregs_reg_16__20__D,1206.0,11
289,cpu_state_reg_2__clk,cpuregs_reg_16__19__D,1206.0,11
290,cpu_state_reg_2__clk,cpuregs_reg_16__18__D,1206.0,11
291,cpu_state_reg_2__clk,cpuregs_reg_16__17__D,1206.0,11
292,cpu_state_reg_2__clk,cpuregs_reg_16__16__D,1206.0,11
293,cpu_state_reg_2__clk,cpuregs_reg_16__15__D,1206.0,11
294,cpu_state_reg_2__clk,cpuregs_reg_16__14__D,1206.0,11
295,cpu_state_reg_2__clk,cpuregs_reg_16__13__D,1206.0,11
296,cpu_state_reg_2__clk,cpuregs_reg_16__12__D,1206.0,11
297,cpu_state_reg_2__clk,cpuregs_reg_16__11__D,1206.0,11
298,cpu_state_reg_2__clk,cpuregs_reg_16__10__D,1206.0,11
299,cpu_state_reg_2__clk,cpuregs_reg_16__9__D,1206.0,11
300,cpu_state_reg_2__clk,cpuregs_reg_16__8__D,1206.0,11
301,cpu_state_reg_2__clk,cpuregs_reg_16__7__D,1206.0,11
302,cpu_state_reg_2__clk,cpuregs_reg_16__6__D,1206.0,11
303,cpu_state_reg_2__clk,cpuregs_reg_16__5__D,1206.0,11
304,cpu_state_reg_2__clk,cpuregs_reg_16__4__D,1206.0,11
305,cpu_state_reg_2__clk,cpuregs_reg_16__3__D,1206.0,11
306,cpu_state_reg_2__clk,cpuregs_reg_16__2__D,1206.0,11
307,cpu_state_reg_2__clk,cpuregs_reg_16__1__D,1206.0,11
308,cpu_state_reg_2__clk,cpuregs_reg_16__0__D,1206.0,11
309,cpu_state_reg_2__clk,cpuregs_reg_3__31__D,1206.0,11
310,cpu_state_reg_2__clk,cpuregs_reg_3__30__D,1206.0,11
311,cpu_state_reg_2__clk,cpuregs_reg_3__29__D,1206.0,11
312,cpu_state_reg_2__clk,cpuregs_reg_3__28__D,1206.0,11
313,cpu_state_reg_2__clk,cpuregs_reg_3__27__D,1206.0,11
314,cpu_state_reg_2__clk,cpuregs_reg_3__26__D,1206.0,11
315,cpu_state_reg_2__clk,cpuregs_reg_3__25__D,1206.0,11
316,cpu_state_reg_2__clk,cpuregs_reg_3__24__D,1206.0,11
317,cpu_state_reg_2__clk,cpuregs_reg_3__23__D,1206.0,11
318,cpu_state_reg_2__clk,cpuregs_reg_3__22__D,1206.0,11
319,cpu_state_reg_2__clk,cpuregs_reg_3__21__D,1206.0,11
320,cpu_state_reg_2__clk,cpuregs_reg_3__20__D,1206.0,11
321,cpu_state_reg_2__clk,cpuregs_reg_3__19__D,1206.0,11
322,cpu_state_reg_2__clk,cpuregs_reg_3__18__D,1206.0,11
323,cpu_state_reg_2__clk,cpuregs_reg_3__17__D,1206.0,11
324,cpu_state_reg_2__clk,cpuregs_reg_3__16__D,1206.0,11
325,cpu_state_reg_2__clk,cpuregs_reg_3__15__D,1206.0,11
326,cpu_state_reg_2__clk,cpuregs_reg_3__14__D,1206.0,11
327,cpu_state_reg_2__clk,cpuregs_reg_3__13__D,1206.0,11
328,cpu_state_reg_2__clk,cpuregs_reg_3__12__D,1206.0,11
329,cpu_state_reg_2__clk,cpuregs_reg_3__11__D,1206.0,11
330,cpu_state_reg_2__clk,cpuregs_reg_3__10__D,1206.0,11
331,cpu_state_reg_2__clk,cpuregs_reg_3__9__D,1206.0,11
332,cpu_state_reg_2__clk,cpuregs_reg_3__8__D,1206.0,11
333,cpu_state_reg_2__clk,cpuregs_reg_3__7__D,1206.0,11
334,cpu_state_reg_2__clk,cpuregs_reg_3__6__D,1206.0,11
335,cpu_state_reg_2__clk,cpuregs_reg_3__5__D,1206.0,11
336,cpu_state_reg_2__clk,cpuregs_reg_3__4__D,1206.0,11
337,cpu_state_reg_2__clk,cpuregs_reg_3__3__D,1206.0,11
338,cpu_state_reg_2__clk,cpuregs_reg_3__2__D,1206.0,11
339,cpu_state_reg_2__clk,cpuregs_reg_3__1__D,1206.0,11
340,cpu_state_reg_2__clk,cpuregs_reg_3__0__D,1206.0,11
341,cpu_state_reg_2__clk,cpuregs_reg_2__31__D,1206.0,11
342,cpu_state_reg_2__clk,cpuregs_reg_2__30__D,1206.0,11
343,cpu_state_reg_2__clk,cpuregs_reg_2__29__D,1206.0,11
344,cpu_state_reg_2__clk,cpuregs_reg_2__28__D,1206.0,11
345,cpu_state_reg_2__clk,cpuregs_reg_2__27__D,1206.0,11
346,cpu_state_reg_2__clk,cpuregs_reg_2__26__D,1206.0,11
347,cpu_state_reg_2__clk,cpuregs_reg_2__25__D,1206.0,11
348,cpu_state_reg_2__clk,cpuregs_reg_2__24__D,1206.0,11
349,cpu_state_reg_2__clk,cpuregs_reg_2__23__D,1206.0,11
350,cpu_state_reg_2__clk,cpuregs_reg_2__22__D,1206.0,11
351,cpu_state_reg_2__clk,cpuregs_reg_2__21__D,1206.0,11
352,cpu_state_reg_2__clk,cpuregs_reg_2__20__D,1206.0,11
353,cpu_state_reg_2__clk,cpuregs_reg_2__19__D,1206.0,11
354,cpu_state_reg_2__clk,cpuregs_reg_2__18__D,1206.0,11
355,cpu_state_reg_2__clk,cpuregs_reg_2__17__D,1206.0,11
356,cpu_state_reg_2__clk,cpuregs_reg_2__16__D,1206.0,11
357,cpu_state_reg_2__clk,cpuregs_reg_2__15__D,1206.0,11
358,cpu_state_reg_2__clk,cpuregs_reg_2__14__D,1206.0,11
359,cpu_state_reg_2__clk,cpuregs_reg_2__13__D,1206.0,11
360,cpu_state_reg_2__clk,cpuregs_reg_2__12__D,1206.0,11
361,cpu_state_reg_2__clk,cpuregs_reg_2__11__D,1206.0,11
362,cpu_state_reg_2__clk,cpuregs_reg_2__10__D,1206.0,11
363,cpu_state_reg_2__clk,cpuregs_reg_2__9__D,1206.0,11
364,cpu_state_reg_2__clk,cpuregs_reg_2__8__D,1206.0,11
365,cpu_state_reg_2__clk,cpuregs_reg_2__7__D,1206.0,11
366,cpu_state_reg_2__clk,cpuregs_reg_2__6__D,1206.0,11
367,cpu_state_reg_2__clk,cpuregs_reg_2__5__D,1206.0,11
368,cpu_state_reg_2__clk,cpuregs_reg_2__4__D,1206.0,11
369,cpu_state_reg_2__clk,cpuregs_reg_2__3__D,1206.0,11
370,cpu_state_reg_2__clk,cpuregs_reg_2__2__D,1206.0,11
371,cpu_state_reg_2__clk,cpuregs_reg_2__1__D,1206.0,11
372,cpu_state_reg_2__clk,cpuregs_reg_2__0__D,1206.0,11
373,instr_jal_reg_clk,reg_next_pc_reg_7__D,1205.0,13
374,instr_jal_reg_clk,reg_next_pc_reg_6__D,1205.0,13
375,instr_jal_reg_clk,reg_next_pc_reg_5__D,1205.0,13
376,reg_pc_reg_10__clk,cpuregs_reg_31__31__D,1192.0,12
377,reg_pc_reg_10__clk,cpuregs_reg_31__30__D,1192.0,12
378,reg_pc_reg_10__clk,cpuregs_reg_31__29__D,1192.0,12
379,reg_pc_reg_10__clk,cpuregs_reg_31__28__D,1192.0,12
380,reg_pc_reg_10__clk,cpuregs_reg_31__27__D,1192.0,12
381,reg_pc_reg_10__clk,cpuregs_reg_31__26__D,1192.0,12
382,reg_pc_reg_10__clk,cpuregs_reg_31__25__D,1192.0,12
383,reg_pc_reg_10__clk,cpuregs_reg_31__24__D,1192.0,12
384,reg_pc_reg_10__clk,cpuregs_reg_31__23__D,1192.0,12
385,reg_pc_reg_10__clk,cpuregs_reg_31__22__D,1192.0,12
386,reg_pc_reg_10__clk,cpuregs_reg_31__21__D,1192.0,12
387,reg_pc_reg_10__clk,cpuregs_reg_31__20__D,1192.0,12
388,reg_pc_reg_10__clk,cpuregs_reg_31__18__D,1192.0,12
389,reg_pc_reg_10__clk,cpuregs_reg_30__31__D,1192.0,12
390,reg_pc_reg_10__clk,cpuregs_reg_30__30__D,1192.0,12
391,reg_pc_reg_10__clk,cpuregs_reg_30__29__D,1192.0,12
392,reg_pc_reg_10__clk,cpuregs_reg_30__28__D,1192.0,12
393,reg_pc_reg_10__clk,cpuregs_reg_30__27__D,1192.0,12
394,reg_pc_reg_10__clk,cpuregs_reg_30__26__D,1192.0,12
395,reg_pc_reg_10__clk,cpuregs_reg_30__25__D,1192.0,12
396,reg_pc_reg_10__clk,cpuregs_reg_30__24__D,1192.0,12
397,reg_pc_reg_10__clk,cpuregs_reg_30__23__D,1192.0,12
398,reg_pc_reg_10__clk,cpuregs_reg_30__22__D,1192.0,12
399,reg_pc_reg_10__clk,cpuregs_reg_30__21__D,1192.0,12
400,reg_pc_reg_10__clk,cpuregs_reg_30__20__D,1192.0,12
401,reg_pc_reg_10__clk,cpuregs_reg_30__18__D,1192.0,12
402,reg_pc_reg_10__clk,cpuregs_reg_29__31__D,1192.0,12
403,reg_pc_reg_10__clk,cpuregs_reg_29__30__D,1192.0,12
404,reg_pc_reg_10__clk,cpuregs_reg_29__29__D,1192.0,12
405,reg_pc_reg_10__clk,cpuregs_reg_29__28__D,1192.0,12
406,reg_pc_reg_10__clk,cpuregs_reg_29__27__D,1192.0,12
407,reg_pc_reg_10__clk,cpuregs_reg_29__26__D,1192.0,12
408,reg_pc_reg_10__clk,cpuregs_reg_29__25__D,1192.0,12
409,reg_pc_reg_10__clk,cpuregs_reg_29__24__D,1192.0,12
410,reg_pc_reg_10__clk,cpuregs_reg_29__23__D,1192.0,12
411,reg_pc_reg_10__clk,cpuregs_reg_29__22__D,1192.0,12
412,reg_pc_reg_10__clk,cpuregs_reg_29__21__D,1192.0,12
413,reg_pc_reg_10__clk,cpuregs_reg_29__20__D,1192.0,12
414,reg_pc_reg_10__clk,cpuregs_reg_29__18__D,1192.0,12
415,reg_pc_reg_10__clk,cpuregs_reg_28__31__D,1192.0,12
416,reg_pc_reg_10__clk,cpuregs_reg_28__30__D,1192.0,12
417,reg_pc_reg_10__clk,cpuregs_reg_28__29__D,1192.0,12
418,reg_pc_reg_10__clk,cpuregs_reg_28__28__D,1192.0,12
419,reg_pc_reg_10__clk,cpuregs_reg_28__27__D,1192.0,12
420,reg_pc_reg_10__clk,cpuregs_reg_28__26__D,1192.0,12
421,reg_pc_reg_10__clk,cpuregs_reg_28__25__D,1192.0,12
422,reg_pc_reg_10__clk,cpuregs_reg_28__24__D,1192.0,12
423,reg_pc_reg_10__clk,cpuregs_reg_28__23__D,1192.0,12
424,reg_pc_reg_10__clk,cpuregs_reg_28__22__D,1192.0,12
425,reg_pc_reg_10__clk,cpuregs_reg_28__21__D,1192.0,12
426,reg_pc_reg_10__clk,cpuregs_reg_28__20__D,1192.0,12
427,reg_pc_reg_10__clk,cpuregs_reg_28__18__D,1192.0,12
428,reg_pc_reg_10__clk,cpuregs_reg_27__31__D,1192.0,12
429,reg_pc_reg_10__clk,cpuregs_reg_27__30__D,1192.0,12
430,reg_pc_reg_10__clk,cpuregs_reg_27__29__D,1192.0,12
431,reg_pc_reg_10__clk,cpuregs_reg_27__28__D,1192.0,12
432,reg_pc_reg_10__clk,cpuregs_reg_27__27__D,1192.0,12
433,reg_pc_reg_10__clk,cpuregs_reg_27__26__D,1192.0,12
434,reg_pc_reg_10__clk,cpuregs_reg_27__25__D,1192.0,12
435,reg_pc_reg_10__clk,cpuregs_reg_27__24__D,1192.0,12
436,reg_pc_reg_10__clk,cpuregs_reg_27__23__D,1192.0,12
437,reg_pc_reg_10__clk,cpuregs_reg_27__22__D,1192.0,12
438,reg_pc_reg_10__clk,cpuregs_reg_27__21__D,1192.0,12
439,reg_pc_reg_10__clk,cpuregs_reg_27__20__D,1192.0,12
440,reg_pc_reg_10__clk,cpuregs_reg_27__18__D,1192.0,12
441,reg_pc_reg_10__clk,cpuregs_reg_26__31__D,1192.0,12
442,reg_pc_reg_10__clk,cpuregs_reg_26__30__D,1192.0,12
443,reg_pc_reg_10__clk,cpuregs_reg_26__29__D,1192.0,12
444,reg_pc_reg_10__clk,cpuregs_reg_26__28__D,1192.0,12
445,reg_pc_reg_10__clk,cpuregs_reg_26__27__D,1192.0,12
446,reg_pc_reg_10__clk,cpuregs_reg_26__26__D,1192.0,12
447,reg_pc_reg_10__clk,cpuregs_reg_26__25__D,1192.0,12
448,reg_pc_reg_10__clk,cpuregs_reg_26__24__D,1192.0,12
449,reg_pc_reg_10__clk,cpuregs_reg_26__23__D,1192.0,12
450,reg_pc_reg_10__clk,cpuregs_reg_26__22__D,1192.0,12
451,reg_pc_reg_10__clk,cpuregs_reg_26__21__D,1192.0,12
452,reg_pc_reg_10__clk,cpuregs_reg_26__20__D,1192.0,12
453,reg_pc_reg_10__clk,cpuregs_reg_26__18__D,1192.0,12
454,reg_pc_reg_10__clk,cpuregs_reg_25__31__D,1192.0,12
455,reg_pc_reg_10__clk,cpuregs_reg_25__30__D,1192.0,12
456,reg_pc_reg_10__clk,cpuregs_reg_25__29__D,1192.0,12
457,reg_pc_reg_10__clk,cpuregs_reg_25__28__D,1192.0,12
458,reg_pc_reg_10__clk,cpuregs_reg_25__27__D,1192.0,12
459,reg_pc_reg_10__clk,cpuregs_reg_25__26__D,1192.0,12
460,reg_pc_reg_10__clk,cpuregs_reg_25__25__D,1192.0,12
461,reg_pc_reg_10__clk,cpuregs_reg_25__24__D,1192.0,12
462,reg_pc_reg_10__clk,cpuregs_reg_25__23__D,1192.0,12
463,reg_pc_reg_10__clk,cpuregs_reg_25__22__D,1192.0,12
464,reg_pc_reg_10__clk,cpuregs_reg_25__21__D,1192.0,12
465,reg_pc_reg_10__clk,cpuregs_reg_25__20__D,1192.0,12
466,reg_pc_reg_10__clk,cpuregs_reg_25__18__D,1192.0,12
467,reg_pc_reg_10__clk,cpuregs_reg_24__31__D,1192.0,12
468,reg_pc_reg_10__clk,cpuregs_reg_24__30__D,1192.0,12
469,reg_pc_reg_10__clk,cpuregs_reg_24__29__D,1192.0,12
470,reg_pc_reg_10__clk,cpuregs_reg_24__28__D,1192.0,12
471,reg_pc_reg_10__clk,cpuregs_reg_24__27__D,1192.0,12
472,reg_pc_reg_10__clk,cpuregs_reg_24__26__D,1192.0,12
473,reg_pc_reg_10__clk,cpuregs_reg_24__25__D,1192.0,12
474,reg_pc_reg_10__clk,cpuregs_reg_24__24__D,1192.0,12
475,reg_pc_reg_10__clk,cpuregs_reg_24__23__D,1192.0,12
476,reg_pc_reg_10__clk,cpuregs_reg_24__22__D,1192.0,12
477,reg_pc_reg_10__clk,cpuregs_reg_24__21__D,1192.0,12
478,reg_pc_reg_10__clk,cpuregs_reg_24__20__D,1192.0,12
479,reg_pc_reg_10__clk,cpuregs_reg_24__18__D,1192.0,12
480,reg_pc_reg_10__clk,cpuregs_reg_23__31__D,1192.0,12
481,reg_pc_reg_10__clk,cpuregs_reg_23__30__D,1192.0,12
482,reg_pc_reg_10__clk,cpuregs_reg_23__29__D,1192.0,12
483,reg_pc_reg_10__clk,cpuregs_reg_23__28__D,1192.0,12
484,reg_pc_reg_10__clk,cpuregs_reg_23__27__D,1192.0,12
485,reg_pc_reg_10__clk,cpuregs_reg_23__26__D,1192.0,12
486,reg_pc_reg_10__clk,cpuregs_reg_23__25__D,1192.0,12
487,reg_pc_reg_10__clk,cpuregs_reg_23__24__D,1192.0,12
488,reg_pc_reg_10__clk,cpuregs_reg_23__23__D,1192.0,12
489,reg_pc_reg_10__clk,cpuregs_reg_23__22__D,1192.0,12
490,reg_pc_reg_10__clk,cpuregs_reg_23__21__D,1192.0,12
491,reg_pc_reg_10__clk,cpuregs_reg_23__20__D,1192.0,12
492,reg_pc_reg_10__clk,cpuregs_reg_23__18__D,1192.0,12
493,reg_pc_reg_10__clk,cpuregs_reg_22__31__D,1192.0,12
494,reg_pc_reg_10__clk,cpuregs_reg_22__30__D,1192.0,12
495,reg_pc_reg_10__clk,cpuregs_reg_22__29__D,1192.0,12
496,reg_pc_reg_10__clk,cpuregs_reg_22__28__D,1192.0,12
497,reg_pc_reg_10__clk,cpuregs_reg_22__27__D,1192.0,12
498,reg_pc_reg_10__clk,cpuregs_reg_22__26__D,1192.0,12
499,reg_pc_reg_10__clk,cpuregs_reg_22__25__D,1192.0,12
500,reg_pc_reg_10__clk,cpuregs_reg_22__24__D,1192.0,12
501,reg_pc_reg_10__clk,cpuregs_reg_22__23__D,1192.0,12
502,reg_pc_reg_10__clk,cpuregs_reg_22__22__D,1192.0,12
503,reg_pc_reg_10__clk,cpuregs_reg_22__21__D,1192.0,12
504,reg_pc_reg_10__clk,cpuregs_reg_22__20__D,1192.0,12
505,reg_pc_reg_10__clk,cpuregs_reg_22__18__D,1192.0,12
506,reg_pc_reg_10__clk,cpuregs_reg_21__31__D,1192.0,12
507,reg_pc_reg_10__clk,cpuregs_reg_21__30__D,1192.0,12
508,reg_pc_reg_10__clk,cpuregs_reg_21__29__D,1192.0,12
509,reg_pc_reg_10__clk,cpuregs_reg_21__28__D,1192.0,12
510,reg_pc_reg_10__clk,cpuregs_reg_21__27__D,1192.0,12
511,reg_pc_reg_10__clk,cpuregs_reg_21__26__D,1192.0,12
512,reg_pc_reg_10__clk,cpuregs_reg_21__25__D,1192.0,12
513,reg_pc_reg_10__clk,cpuregs_reg_21__24__D,1192.0,12
514,reg_pc_reg_10__clk,cpuregs_reg_21__23__D,1192.0,12
515,reg_pc_reg_10__clk,cpuregs_reg_21__22__D,1192.0,12
516,reg_pc_reg_10__clk,cpuregs_reg_21__21__D,1192.0,12
517,reg_pc_reg_10__clk,cpuregs_reg_21__20__D,1192.0,12
518,reg_pc_reg_10__clk,cpuregs_reg_21__18__D,1192.0,12
519,reg_pc_reg_10__clk,cpuregs_reg_20__31__D,1192.0,12
520,reg_pc_reg_10__clk,cpuregs_reg_20__30__D,1192.0,12
521,reg_pc_reg_10__clk,cpuregs_reg_20__29__D,1192.0,12
522,reg_pc_reg_10__clk,cpuregs_reg_20__28__D,1192.0,12
523,reg_pc_reg_10__clk,cpuregs_reg_20__27__D,1192.0,12
524,reg_pc_reg_10__clk,cpuregs_reg_20__26__D,1192.0,12
525,reg_pc_reg_10__clk,cpuregs_reg_20__25__D,1192.0,12
526,reg_pc_reg_10__clk,cpuregs_reg_20__24__D,1192.0,12
527,reg_pc_reg_10__clk,cpuregs_reg_20__23__D,1192.0,12
528,reg_pc_reg_10__clk,cpuregs_reg_20__22__D,1192.0,12
529,reg_pc_reg_10__clk,cpuregs_reg_20__21__D,1192.0,12
530,reg_pc_reg_10__clk,cpuregs_reg_20__20__D,1192.0,12
531,reg_pc_reg_10__clk,cpuregs_reg_20__18__D,1192.0,12
532,reg_pc_reg_10__clk,cpuregs_reg_15__31__D,1192.0,12
533,reg_pc_reg_10__clk,cpuregs_reg_15__30__D,1192.0,12
534,reg_pc_reg_10__clk,cpuregs_reg_15__29__D,1192.0,12
535,reg_pc_reg_10__clk,cpuregs_reg_15__28__D,1192.0,12
536,reg_pc_reg_10__clk,cpuregs_reg_15__27__D,1192.0,12
537,reg_pc_reg_10__clk,cpuregs_reg_15__26__D,1192.0,12
538,reg_pc_reg_10__clk,cpuregs_reg_15__25__D,1192.0,12
539,reg_pc_reg_10__clk,cpuregs_reg_15__24__D,1192.0,12
540,reg_pc_reg_10__clk,cpuregs_reg_15__23__D,1192.0,12
541,reg_pc_reg_10__clk,cpuregs_reg_15__22__D,1192.0,12
542,reg_pc_reg_10__clk,cpuregs_reg_15__21__D,1192.0,12
543,reg_pc_reg_10__clk,cpuregs_reg_15__20__D,1192.0,12
544,reg_pc_reg_10__clk,cpuregs_reg_15__18__D,1192.0,12
545,reg_pc_reg_10__clk,cpuregs_reg_14__31__D,1192.0,12
546,reg_pc_reg_10__clk,cpuregs_reg_14__30__D,1192.0,12
547,reg_pc_reg_10__clk,cpuregs_reg_14__29__D,1192.0,12
548,reg_pc_reg_10__clk,cpuregs_reg_14__28__D,1192.0,12
549,reg_pc_reg_10__clk,cpuregs_reg_14__27__D,1192.0,12
550,reg_pc_reg_10__clk,cpuregs_reg_14__26__D,1192.0,12
551,reg_pc_reg_10__clk,cpuregs_reg_14__25__D,1192.0,12
552,reg_pc_reg_10__clk,cpuregs_reg_14__24__D,1192.0,12
553,reg_pc_reg_10__clk,cpuregs_reg_14__23__D,1192.0,12
554,reg_pc_reg_10__clk,cpuregs_reg_14__22__D,1192.0,12
555,reg_pc_reg_10__clk,cpuregs_reg_14__21__D,1192.0,12
556,reg_pc_reg_10__clk,cpuregs_reg_14__20__D,1192.0,12
557,reg_pc_reg_10__clk,cpuregs_reg_14__18__D,1192.0,12
558,reg_pc_reg_10__clk,cpuregs_reg_13__31__D,1192.0,12
559,reg_pc_reg_10__clk,cpuregs_reg_13__30__D,1192.0,12
560,reg_pc_reg_10__clk,cpuregs_reg_13__29__D,1192.0,12
561,reg_pc_reg_10__clk,cpuregs_reg_13__28__D,1192.0,12
562,reg_pc_reg_10__clk,cpuregs_reg_13__27__D,1192.0,12
563,reg_pc_reg_10__clk,cpuregs_reg_13__26__D,1192.0,12
564,reg_pc_reg_10__clk,cpuregs_reg_13__25__D,1192.0,12
565,reg_pc_reg_10__clk,cpuregs_reg_13__24__D,1192.0,12
566,reg_pc_reg_10__clk,cpuregs_reg_13__23__D,1192.0,12
567,reg_pc_reg_10__clk,cpuregs_reg_13__22__D,1192.0,12
568,reg_pc_reg_10__clk,cpuregs_reg_13__21__D,1192.0,12
569,reg_pc_reg_10__clk,cpuregs_reg_13__20__D,1192.0,12
570,reg_pc_reg_10__clk,cpuregs_reg_13__18__D,1192.0,12
571,reg_pc_reg_10__clk,cpuregs_reg_12__31__D,1192.0,12
572,reg_pc_reg_10__clk,cpuregs_reg_12__30__D,1192.0,12
573,reg_pc_reg_10__clk,cpuregs_reg_12__29__D,1192.0,12
574,reg_pc_reg_10__clk,cpuregs_reg_12__28__D,1192.0,12
575,reg_pc_reg_10__clk,cpuregs_reg_12__27__D,1192.0,12
576,reg_pc_reg_10__clk,cpuregs_reg_12__26__D,1192.0,12
577,reg_pc_reg_10__clk,cpuregs_reg_12__25__D,1192.0,12
578,reg_pc_reg_10__clk,cpuregs_reg_12__24__D,1192.0,12
579,reg_pc_reg_10__clk,cpuregs_reg_12__23__D,1192.0,12
580,reg_pc_reg_10__clk,cpuregs_reg_12__22__D,1192.0,12
581,reg_pc_reg_10__clk,cpuregs_reg_12__21__D,1192.0,12
582,reg_pc_reg_10__clk,cpuregs_reg_12__20__D,1192.0,12
583,reg_pc_reg_10__clk,cpuregs_reg_12__18__D,1192.0,12
584,reg_pc_reg_10__clk,cpuregs_reg_11__31__D,1192.0,12
585,reg_pc_reg_10__clk,cpuregs_reg_11__30__D,1192.0,12
586,reg_pc_reg_10__clk,cpuregs_reg_11__29__D,1192.0,12
587,reg_pc_reg_10__clk,cpuregs_reg_11__28__D,1192.0,12
588,reg_pc_reg_10__clk,cpuregs_reg_11__27__D,1192.0,12
589,reg_pc_reg_10__clk,cpuregs_reg_11__26__D,1192.0,12
590,reg_pc_reg_10__clk,cpuregs_reg_11__25__D,1192.0,12
591,reg_pc_reg_10__clk,cpuregs_reg_11__24__D,1192.0,12
592,reg_pc_reg_10__clk,cpuregs_reg_11__23__D,1192.0,12
593,reg_pc_reg_10__clk,cpuregs_reg_11__22__D,1192.0,12
594,reg_pc_reg_10__clk,cpuregs_reg_11__21__D,1192.0,12
595,reg_pc_reg_10__clk,cpuregs_reg_11__20__D,1192.0,12
596,reg_pc_reg_10__clk,cpuregs_reg_11__18__D,1192.0,12
597,reg_pc_reg_10__clk,cpuregs_reg_10__31__D,1192.0,12
598,reg_pc_reg_10__clk,cpuregs_reg_10__30__D,1192.0,12
599,reg_pc_reg_10__clk,cpuregs_reg_10__29__D,1192.0,12
600,reg_pc_reg_10__clk,cpuregs_reg_10__28__D,1192.0,12
601,reg_pc_reg_10__clk,cpuregs_reg_10__27__D,1192.0,12
602,reg_pc_reg_10__clk,cpuregs_reg_10__26__D,1192.0,12
603,reg_pc_reg_10__clk,cpuregs_reg_10__25__D,1192.0,12
604,reg_pc_reg_10__clk,cpuregs_reg_10__24__D,1192.0,12
605,reg_pc_reg_10__clk,cpuregs_reg_10__23__D,1192.0,12
606,reg_pc_reg_10__clk,cpuregs_reg_10__22__D,1192.0,12
607,reg_pc_reg_10__clk,cpuregs_reg_10__21__D,1192.0,12
608,reg_pc_reg_10__clk,cpuregs_reg_10__20__D,1192.0,12
609,reg_pc_reg_10__clk,cpuregs_reg_10__18__D,1192.0,12
610,reg_pc_reg_10__clk,cpuregs_reg_9__31__D,1192.0,12
611,reg_pc_reg_10__clk,cpuregs_reg_9__30__D,1192.0,12
612,reg_pc_reg_10__clk,cpuregs_reg_9__29__D,1192.0,12
613,reg_pc_reg_10__clk,cpuregs_reg_9__28__D,1192.0,12
614,reg_pc_reg_10__clk,cpuregs_reg_9__27__D,1192.0,12
615,reg_pc_reg_10__clk,cpuregs_reg_9__26__D,1192.0,12
616,reg_pc_reg_10__clk,cpuregs_reg_9__25__D,1192.0,12
617,reg_pc_reg_10__clk,cpuregs_reg_9__24__D,1192.0,12
618,reg_pc_reg_10__clk,cpuregs_reg_9__23__D,1192.0,12
619,reg_pc_reg_10__clk,cpuregs_reg_9__22__D,1192.0,12
620,reg_pc_reg_10__clk,cpuregs_reg_9__21__D,1192.0,12
621,reg_pc_reg_10__clk,cpuregs_reg_9__20__D,1192.0,12
622,reg_pc_reg_10__clk,cpuregs_reg_9__18__D,1192.0,12
623,reg_pc_reg_10__clk,cpuregs_reg_8__31__D,1192.0,12
624,reg_pc_reg_10__clk,cpuregs_reg_8__30__D,1192.0,12
625,reg_pc_reg_10__clk,cpuregs_reg_8__29__D,1192.0,12
626,reg_pc_reg_10__clk,cpuregs_reg_8__28__D,1192.0,12
627,reg_pc_reg_10__clk,cpuregs_reg_8__27__D,1192.0,12
628,reg_pc_reg_10__clk,cpuregs_reg_8__26__D,1192.0,12
629,reg_pc_reg_10__clk,cpuregs_reg_8__25__D,1192.0,12
630,reg_pc_reg_10__clk,cpuregs_reg_8__24__D,1192.0,12
631,reg_pc_reg_10__clk,cpuregs_reg_8__23__D,1192.0,12
632,reg_pc_reg_10__clk,cpuregs_reg_8__22__D,1192.0,12
633,reg_pc_reg_10__clk,cpuregs_reg_8__21__D,1192.0,12
634,reg_pc_reg_10__clk,cpuregs_reg_8__20__D,1192.0,12
635,reg_pc_reg_10__clk,cpuregs_reg_8__18__D,1192.0,12
636,reg_pc_reg_10__clk,cpuregs_reg_7__31__D,1192.0,12
637,reg_pc_reg_10__clk,cpuregs_reg_7__30__D,1192.0,12
638,reg_pc_reg_10__clk,cpuregs_reg_7__29__D,1192.0,12
639,reg_pc_reg_10__clk,cpuregs_reg_7__28__D,1192.0,12
640,reg_pc_reg_10__clk,cpuregs_reg_7__27__D,1192.0,12
641,reg_pc_reg_10__clk,cpuregs_reg_7__26__D,1192.0,12
642,reg_pc_reg_10__clk,cpuregs_reg_7__25__D,1192.0,12
643,reg_pc_reg_10__clk,cpuregs_reg_7__24__D,1192.0,12
644,reg_pc_reg_10__clk,cpuregs_reg_7__23__D,1192.0,12
645,reg_pc_reg_10__clk,cpuregs_reg_7__22__D,1192.0,12
646,reg_pc_reg_10__clk,cpuregs_reg_7__21__D,1192.0,12
647,reg_pc_reg_10__clk,cpuregs_reg_7__20__D,1192.0,12
648,reg_pc_reg_10__clk,cpuregs_reg_7__18__D,1192.0,12
649,reg_pc_reg_10__clk,cpuregs_reg_6__31__D,1192.0,12
650,reg_pc_reg_10__clk,cpuregs_reg_6__30__D,1192.0,12
651,reg_pc_reg_10__clk,cpuregs_reg_6__29__D,1192.0,12
652,reg_pc_reg_10__clk,cpuregs_reg_6__28__D,1192.0,12
653,reg_pc_reg_10__clk,cpuregs_reg_6__27__D,1192.0,12
654,reg_pc_reg_10__clk,cpuregs_reg_6__26__D,1192.0,12
655,reg_pc_reg_10__clk,cpuregs_reg_6__25__D,1192.0,12
656,reg_pc_reg_10__clk,cpuregs_reg_6__24__D,1192.0,12
657,reg_pc_reg_10__clk,cpuregs_reg_6__23__D,1192.0,12
658,reg_pc_reg_10__clk,cpuregs_reg_6__22__D,1192.0,12
659,reg_pc_reg_10__clk,cpuregs_reg_6__21__D,1192.0,12
660,reg_pc_reg_10__clk,cpuregs_reg_6__20__D,1192.0,12
661,reg_pc_reg_10__clk,cpuregs_reg_6__18__D,1192.0,12
662,reg_pc_reg_10__clk,cpuregs_reg_5__31__D,1192.0,12
663,reg_pc_reg_10__clk,cpuregs_reg_5__30__D,1192.0,12
664,reg_pc_reg_10__clk,cpuregs_reg_5__29__D,1192.0,12
665,reg_pc_reg_10__clk,cpuregs_reg_5__28__D,1192.0,12
666,reg_pc_reg_10__clk,cpuregs_reg_5__27__D,1192.0,12
667,reg_pc_reg_10__clk,cpuregs_reg_5__26__D,1192.0,12
668,reg_pc_reg_10__clk,cpuregs_reg_5__25__D,1192.0,12
669,reg_pc_reg_10__clk,cpuregs_reg_5__24__D,1192.0,12
670,reg_pc_reg_10__clk,cpuregs_reg_5__23__D,1192.0,12
671,reg_pc_reg_10__clk,cpuregs_reg_5__22__D,1192.0,12
672,reg_pc_reg_10__clk,cpuregs_reg_5__21__D,1192.0,12
673,reg_pc_reg_10__clk,cpuregs_reg_5__20__D,1192.0,12
674,reg_pc_reg_10__clk,cpuregs_reg_5__18__D,1192.0,12
675,reg_pc_reg_10__clk,cpuregs_reg_4__31__D,1192.0,12
676,reg_pc_reg_10__clk,cpuregs_reg_4__30__D,1192.0,12
677,reg_pc_reg_10__clk,cpuregs_reg_4__29__D,1192.0,12
678,reg_pc_reg_10__clk,cpuregs_reg_4__28__D,1192.0,12
679,reg_pc_reg_10__clk,cpuregs_reg_4__27__D,1192.0,12
680,reg_pc_reg_10__clk,cpuregs_reg_4__26__D,1192.0,12
681,reg_pc_reg_10__clk,cpuregs_reg_4__25__D,1192.0,12
682,reg_pc_reg_10__clk,cpuregs_reg_4__24__D,1192.0,12
683,reg_pc_reg_10__clk,cpuregs_reg_4__23__D,1192.0,12
684,reg_pc_reg_10__clk,cpuregs_reg_4__22__D,1192.0,12
685,reg_pc_reg_10__clk,cpuregs_reg_4__21__D,1192.0,12
686,reg_pc_reg_10__clk,cpuregs_reg_4__20__D,1192.0,12
687,reg_pc_reg_10__clk,cpuregs_reg_4__18__D,1192.0,12
688,reg_pc_reg_10__clk,cpuregs_reg_1__31__D,1192.0,12
689,reg_pc_reg_10__clk,cpuregs_reg_1__30__D,1192.0,12
690,reg_pc_reg_10__clk,cpuregs_reg_1__29__D,1192.0,12
691,reg_pc_reg_10__clk,cpuregs_reg_1__28__D,1192.0,12
692,reg_pc_reg_10__clk,cpuregs_reg_1__27__D,1192.0,12
693,reg_pc_reg_10__clk,cpuregs_reg_1__26__D,1192.0,12
694,reg_pc_reg_10__clk,cpuregs_reg_1__25__D,1192.0,12
695,reg_pc_reg_10__clk,cpuregs_reg_1__24__D,1192.0,12
696,reg_pc_reg_10__clk,cpuregs_reg_1__23__D,1192.0,12
697,reg_pc_reg_10__clk,cpuregs_reg_1__22__D,1192.0,12
698,reg_pc_reg_10__clk,cpuregs_reg_1__21__D,1192.0,12
699,reg_pc_reg_10__clk,cpuregs_reg_1__20__D,1192.0,12
700,reg_pc_reg_10__clk,cpuregs_reg_1__18__D,1192.0,12
701,reg_pc_reg_2__clk,reg_out_reg_4__D,1186.0,14
702,mem_do_rinst_reg_clk,is_alu_reg_reg_reg_D,1179.0,12
703,mem_do_rinst_reg_clk,is_alu_reg_imm_reg_D,1179.0,12
704,mem_do_rinst_reg_clk,instr_lui_reg_D,1179.0,12
705,mem_do_rinst_reg_clk,instr_auipc_reg_D,1179.0,12
706,instr_sub_reg_clk,reg_sh_reg_4__D,1170.0,12
707,instr_sub_reg_clk,reg_sh_reg_3__D,1170.0,12
708,instr_sub_reg_clk,reg_sh_reg_2__D,1170.0,12
709,instr_sub_reg_clk,reg_sh_reg_1__D,1170.0,12
710,instr_sub_reg_clk,reg_sh_reg_0__D,1170.0,12
711,mem_do_rinst_reg_clk,is_sb_sh_sw_reg_D,1163.0,12
712,mem_do_rinst_reg_clk,is_lb_lh_lw_lbu_lhu_reg_D,1163.0,12
713,instr_sub_reg_clk,alu_out_q_reg_4__D,1156.0,12
714,decoder_trigger_reg_clk,decoded_imm_reg_31__D,1146.0,9
715,decoder_trigger_reg_clk,decoded_imm_reg_30__D,1146.0,9
716,decoder_trigger_reg_clk,decoded_imm_reg_29__D,1146.0,9
717,decoder_trigger_reg_clk,decoded_imm_reg_28__D,1146.0,9
718,decoder_trigger_reg_clk,decoded_imm_reg_27__D,1146.0,9
719,decoder_trigger_reg_clk,decoded_imm_reg_26__D,1146.0,9
720,decoder_trigger_reg_clk,decoded_imm_reg_25__D,1146.0,9
721,decoder_trigger_reg_clk,decoded_imm_reg_24__D,1146.0,9
722,decoder_trigger_reg_clk,decoded_imm_reg_23__D,1146.0,9
723,decoder_trigger_reg_clk,decoded_imm_reg_22__D,1146.0,9
724,decoder_trigger_reg_clk,decoded_imm_reg_21__D,1146.0,9
725,decoder_trigger_reg_clk,decoded_imm_reg_20__D,1146.0,9
726,mem_do_rinst_reg_clk,cpu_state_reg_5__D,1140.0,13
727,instr_sub_reg_clk,alu_out_q_reg_2__D,1130.0,12
728,cpu_state_reg_2__clk,cpuregs_reg_31__19__D,1128.0,10
729,cpu_state_reg_2__clk,cpuregs_reg_31__17__D,1128.0,10
730,cpu_state_reg_2__clk,cpuregs_reg_31__16__D,1128.0,10
731,cpu_state_reg_2__clk,cpuregs_reg_31__15__D,1128.0,10
732,cpu_state_reg_2__clk,cpuregs_reg_31__14__D,1128.0,10
733,cpu_state_reg_2__clk,cpuregs_reg_31__13__D,1128.0,10
734,cpu_state_reg_2__clk,cpuregs_reg_31__12__D,1128.0,10
735,cpu_state_reg_2__clk,cpuregs_reg_31__11__D,1128.0,10
736,cpu_state_reg_2__clk,cpuregs_reg_31__10__D,1128.0,10
737,cpu_state_reg_2__clk,cpuregs_reg_31__9__D,1128.0,10
738,cpu_state_reg_2__clk,cpuregs_reg_31__8__D,1128.0,10
739,cpu_state_reg_2__clk,cpuregs_reg_31__7__D,1128.0,10
740,cpu_state_reg_2__clk,cpuregs_reg_31__6__D,1128.0,10
741,cpu_state_reg_2__clk,cpuregs_reg_31__5__D,1128.0,10
742,cpu_state_reg_2__clk,cpuregs_reg_31__4__D,1128.0,10
743,cpu_state_reg_2__clk,cpuregs_reg_31__3__D,1128.0,10
744,cpu_state_reg_2__clk,cpuregs_reg_31__2__D,1128.0,10
745,cpu_state_reg_2__clk,cpuregs_reg_31__1__D,1128.0,10
746,cpu_state_reg_2__clk,cpuregs_reg_31__0__D,1128.0,10
747,cpu_state_reg_2__clk,cpuregs_reg_30__19__D,1128.0,10
748,cpu_state_reg_2__clk,cpuregs_reg_30__17__D,1128.0,10
749,cpu_state_reg_2__clk,cpuregs_reg_30__16__D,1128.0,10
750,cpu_state_reg_2__clk,cpuregs_reg_30__15__D,1128.0,10
751,cpu_state_reg_2__clk,cpuregs_reg_30__14__D,1128.0,10
752,cpu_state_reg_2__clk,cpuregs_reg_30__13__D,1128.0,10
753,cpu_state_reg_2__clk,cpuregs_reg_30__12__D,1128.0,10
754,cpu_state_reg_2__clk,cpuregs_reg_30__11__D,1128.0,10
755,cpu_state_reg_2__clk,cpuregs_reg_30__10__D,1128.0,10
756,cpu_state_reg_2__clk,cpuregs_reg_30__9__D,1128.0,10
757,cpu_state_reg_2__clk,cpuregs_reg_30__8__D,1128.0,10
758,cpu_state_reg_2__clk,cpuregs_reg_30__7__D,1128.0,10
759,cpu_state_reg_2__clk,cpuregs_reg_30__6__D,1128.0,10
760,cpu_state_reg_2__clk,cpuregs_reg_30__5__D,1128.0,10
761,cpu_state_reg_2__clk,cpuregs_reg_30__4__D,1128.0,10
762,cpu_state_reg_2__clk,cpuregs_reg_30__3__D,1128.0,10
763,cpu_state_reg_2__clk,cpuregs_reg_30__2__D,1128.0,10
764,cpu_state_reg_2__clk,cpuregs_reg_30__1__D,1128.0,10
765,cpu_state_reg_2__clk,cpuregs_reg_30__0__D,1128.0,10
766,cpu_state_reg_2__clk,cpuregs_reg_29__19__D,1128.0,10
767,cpu_state_reg_2__clk,cpuregs_reg_29__17__D,1128.0,10
768,cpu_state_reg_2__clk,cpuregs_reg_29__16__D,1128.0,10
769,cpu_state_reg_2__clk,cpuregs_reg_29__15__D,1128.0,10
770,cpu_state_reg_2__clk,cpuregs_reg_29__14__D,1128.0,10
771,cpu_state_reg_2__clk,cpuregs_reg_29__13__D,1128.0,10
772,cpu_state_reg_2__clk,cpuregs_reg_29__12__D,1128.0,10
773,cpu_state_reg_2__clk,cpuregs_reg_29__11__D,1128.0,10
774,cpu_state_reg_2__clk,cpuregs_reg_29__10__D,1128.0,10
775,cpu_state_reg_2__clk,cpuregs_reg_29__9__D,1128.0,10
776,cpu_state_reg_2__clk,cpuregs_reg_29__8__D,1128.0,10
777,cpu_state_reg_2__clk,cpuregs_reg_29__7__D,1128.0,10
778,cpu_state_reg_2__clk,cpuregs_reg_29__6__D,1128.0,10
779,cpu_state_reg_2__clk,cpuregs_reg_29__5__D,1128.0,10
780,cpu_state_reg_2__clk,cpuregs_reg_29__4__D,1128.0,10
781,cpu_state_reg_2__clk,cpuregs_reg_29__3__D,1128.0,10
782,cpu_state_reg_2__clk,cpuregs_reg_29__2__D,1128.0,10
783,cpu_state_reg_2__clk,cpuregs_reg_29__1__D,1128.0,10
784,cpu_state_reg_2__clk,cpuregs_reg_29__0__D,1128.0,10
785,cpu_state_reg_2__clk,cpuregs_reg_28__19__D,1128.0,10
786,cpu_state_reg_2__clk,cpuregs_reg_28__17__D,1128.0,10
787,cpu_state_reg_2__clk,cpuregs_reg_28__16__D,1128.0,10
788,cpu_state_reg_2__clk,cpuregs_reg_28__15__D,1128.0,10
789,cpu_state_reg_2__clk,cpuregs_reg_28__14__D,1128.0,10
790,cpu_state_reg_2__clk,cpuregs_reg_28__13__D,1128.0,10
791,cpu_state_reg_2__clk,cpuregs_reg_28__12__D,1128.0,10
792,cpu_state_reg_2__clk,cpuregs_reg_28__11__D,1128.0,10
793,cpu_state_reg_2__clk,cpuregs_reg_28__10__D,1128.0,10
794,cpu_state_reg_2__clk,cpuregs_reg_28__9__D,1128.0,10
795,cpu_state_reg_2__clk,cpuregs_reg_28__8__D,1128.0,10
796,cpu_state_reg_2__clk,cpuregs_reg_28__7__D,1128.0,10
797,cpu_state_reg_2__clk,cpuregs_reg_28__6__D,1128.0,10
798,cpu_state_reg_2__clk,cpuregs_reg_28__5__D,1128.0,10
799,cpu_state_reg_2__clk,cpuregs_reg_28__4__D,1128.0,10
800,cpu_state_reg_2__clk,cpuregs_reg_28__3__D,1128.0,10
801,cpu_state_reg_2__clk,cpuregs_reg_28__2__D,1128.0,10
802,cpu_state_reg_2__clk,cpuregs_reg_28__1__D,1128.0,10
803,cpu_state_reg_2__clk,cpuregs_reg_28__0__D,1128.0,10
804,cpu_state_reg_2__clk,cpuregs_reg_27__19__D,1128.0,10
805,cpu_state_reg_2__clk,cpuregs_reg_27__17__D,1128.0,10
806,cpu_state_reg_2__clk,cpuregs_reg_27__16__D,1128.0,10
807,cpu_state_reg_2__clk,cpuregs_reg_27__15__D,1128.0,10
808,cpu_state_reg_2__clk,cpuregs_reg_27__14__D,1128.0,10
809,cpu_state_reg_2__clk,cpuregs_reg_27__13__D,1128.0,10
810,cpu_state_reg_2__clk,cpuregs_reg_27__12__D,1128.0,10
811,cpu_state_reg_2__clk,cpuregs_reg_27__11__D,1128.0,10
812,cpu_state_reg_2__clk,cpuregs_reg_27__10__D,1128.0,10
813,cpu_state_reg_2__clk,cpuregs_reg_27__9__D,1128.0,10
814,cpu_state_reg_2__clk,cpuregs_reg_27__8__D,1128.0,10
815,cpu_state_reg_2__clk,cpuregs_reg_27__7__D,1128.0,10
816,cpu_state_reg_2__clk,cpuregs_reg_27__6__D,1128.0,10
817,cpu_state_reg_2__clk,cpuregs_reg_27__5__D,1128.0,10
818,cpu_state_reg_2__clk,cpuregs_reg_27__4__D,1128.0,10
819,cpu_state_reg_2__clk,cpuregs_reg_27__3__D,1128.0,10
820,cpu_state_reg_2__clk,cpuregs_reg_27__2__D,1128.0,10
821,cpu_state_reg_2__clk,cpuregs_reg_27__1__D,1128.0,10
822,cpu_state_reg_2__clk,cpuregs_reg_27__0__D,1128.0,10
823,cpu_state_reg_2__clk,cpuregs_reg_26__19__D,1128.0,10
824,cpu_state_reg_2__clk,cpuregs_reg_26__17__D,1128.0,10
825,cpu_state_reg_2__clk,cpuregs_reg_26__16__D,1128.0,10
826,cpu_state_reg_2__clk,cpuregs_reg_26__15__D,1128.0,10
827,cpu_state_reg_2__clk,cpuregs_reg_26__14__D,1128.0,10
828,cpu_state_reg_2__clk,cpuregs_reg_26__13__D,1128.0,10
829,cpu_state_reg_2__clk,cpuregs_reg_26__12__D,1128.0,10
830,cpu_state_reg_2__clk,cpuregs_reg_26__11__D,1128.0,10
831,cpu_state_reg_2__clk,cpuregs_reg_26__10__D,1128.0,10
832,cpu_state_reg_2__clk,cpuregs_reg_26__9__D,1128.0,10
833,cpu_state_reg_2__clk,cpuregs_reg_26__8__D,1128.0,10
834,cpu_state_reg_2__clk,cpuregs_reg_26__7__D,1128.0,10
835,cpu_state_reg_2__clk,cpuregs_reg_26__6__D,1128.0,10
836,cpu_state_reg_2__clk,cpuregs_reg_26__5__D,1128.0,10
837,cpu_state_reg_2__clk,cpuregs_reg_26__4__D,1128.0,10
838,cpu_state_reg_2__clk,cpuregs_reg_26__3__D,1128.0,10
839,cpu_state_reg_2__clk,cpuregs_reg_26__2__D,1128.0,10
840,cpu_state_reg_2__clk,cpuregs_reg_26__1__D,1128.0,10
841,cpu_state_reg_2__clk,cpuregs_reg_26__0__D,1128.0,10
842,cpu_state_reg_2__clk,cpuregs_reg_25__19__D,1128.0,10
843,cpu_state_reg_2__clk,cpuregs_reg_25__17__D,1128.0,10
844,cpu_state_reg_2__clk,cpuregs_reg_25__16__D,1128.0,10
845,cpu_state_reg_2__clk,cpuregs_reg_25__15__D,1128.0,10
846,cpu_state_reg_2__clk,cpuregs_reg_25__14__D,1128.0,10
847,cpu_state_reg_2__clk,cpuregs_reg_25__13__D,1128.0,10
848,cpu_state_reg_2__clk,cpuregs_reg_25__12__D,1128.0,10
849,cpu_state_reg_2__clk,cpuregs_reg_25__11__D,1128.0,10
850,cpu_state_reg_2__clk,cpuregs_reg_25__10__D,1128.0,10
851,cpu_state_reg_2__clk,cpuregs_reg_25__9__D,1128.0,10
852,cpu_state_reg_2__clk,cpuregs_reg_25__8__D,1128.0,10
853,cpu_state_reg_2__clk,cpuregs_reg_25__7__D,1128.0,10
854,cpu_state_reg_2__clk,cpuregs_reg_25__6__D,1128.0,10
855,cpu_state_reg_2__clk,cpuregs_reg_25__5__D,1128.0,10
856,cpu_state_reg_2__clk,cpuregs_reg_25__4__D,1128.0,10
857,cpu_state_reg_2__clk,cpuregs_reg_25__3__D,1128.0,10
858,cpu_state_reg_2__clk,cpuregs_reg_25__2__D,1128.0,10
859,cpu_state_reg_2__clk,cpuregs_reg_25__1__D,1128.0,10
860,cpu_state_reg_2__clk,cpuregs_reg_25__0__D,1128.0,10
861,cpu_state_reg_2__clk,cpuregs_reg_24__19__D,1128.0,10
862,cpu_state_reg_2__clk,cpuregs_reg_24__17__D,1128.0,10
863,cpu_state_reg_2__clk,cpuregs_reg_24__16__D,1128.0,10
864,cpu_state_reg_2__clk,cpuregs_reg_24__15__D,1128.0,10
865,cpu_state_reg_2__clk,cpuregs_reg_24__14__D,1128.0,10
866,cpu_state_reg_2__clk,cpuregs_reg_24__13__D,1128.0,10
867,cpu_state_reg_2__clk,cpuregs_reg_24__12__D,1128.0,10
868,cpu_state_reg_2__clk,cpuregs_reg_24__11__D,1128.0,10
869,cpu_state_reg_2__clk,cpuregs_reg_24__10__D,1128.0,10
870,cpu_state_reg_2__clk,cpuregs_reg_24__9__D,1128.0,10
871,cpu_state_reg_2__clk,cpuregs_reg_24__8__D,1128.0,10
872,cpu_state_reg_2__clk,cpuregs_reg_24__7__D,1128.0,10
873,cpu_state_reg_2__clk,cpuregs_reg_24__6__D,1128.0,10
874,cpu_state_reg_2__clk,cpuregs_reg_24__5__D,1128.0,10
875,cpu_state_reg_2__clk,cpuregs_reg_24__4__D,1128.0,10
876,cpu_state_reg_2__clk,cpuregs_reg_24__3__D,1128.0,10
877,cpu_state_reg_2__clk,cpuregs_reg_24__2__D,1128.0,10
878,cpu_state_reg_2__clk,cpuregs_reg_24__1__D,1128.0,10
879,cpu_state_reg_2__clk,cpuregs_reg_24__0__D,1128.0,10
880,cpu_state_reg_2__clk,cpuregs_reg_15__19__D,1128.0,10
881,cpu_state_reg_2__clk,cpuregs_reg_15__17__D,1128.0,10
882,cpu_state_reg_2__clk,cpuregs_reg_15__16__D,1128.0,10
883,cpu_state_reg_2__clk,cpuregs_reg_15__15__D,1128.0,10
884,cpu_state_reg_2__clk,cpuregs_reg_15__14__D,1128.0,10
885,cpu_state_reg_2__clk,cpuregs_reg_15__13__D,1128.0,10
886,cpu_state_reg_2__clk,cpuregs_reg_15__12__D,1128.0,10
887,cpu_state_reg_2__clk,cpuregs_reg_15__11__D,1128.0,10
888,cpu_state_reg_2__clk,cpuregs_reg_15__10__D,1128.0,10
889,cpu_state_reg_2__clk,cpuregs_reg_15__9__D,1128.0,10
890,cpu_state_reg_2__clk,cpuregs_reg_15__8__D,1128.0,10
891,cpu_state_reg_2__clk,cpuregs_reg_15__7__D,1128.0,10
892,cpu_state_reg_2__clk,cpuregs_reg_15__6__D,1128.0,10
893,cpu_state_reg_2__clk,cpuregs_reg_15__5__D,1128.0,10
894,cpu_state_reg_2__clk,cpuregs_reg_15__4__D,1128.0,10
895,cpu_state_reg_2__clk,cpuregs_reg_15__3__D,1128.0,10
896,cpu_state_reg_2__clk,cpuregs_reg_15__2__D,1128.0,10
897,cpu_state_reg_2__clk,cpuregs_reg_15__1__D,1128.0,10
898,cpu_state_reg_2__clk,cpuregs_reg_15__0__D,1128.0,10
899,cpu_state_reg_2__clk,cpuregs_reg_14__19__D,1128.0,10
900,cpu_state_reg_2__clk,cpuregs_reg_14__17__D,1128.0,10
901,cpu_state_reg_2__clk,cpuregs_reg_14__16__D,1128.0,10
902,cpu_state_reg_2__clk,cpuregs_reg_14__15__D,1128.0,10
903,cpu_state_reg_2__clk,cpuregs_reg_14__14__D,1128.0,10
904,cpu_state_reg_2__clk,cpuregs_reg_14__13__D,1128.0,10
905,cpu_state_reg_2__clk,cpuregs_reg_14__12__D,1128.0,10
906,cpu_state_reg_2__clk,cpuregs_reg_14__11__D,1128.0,10
907,cpu_state_reg_2__clk,cpuregs_reg_14__10__D,1128.0,10
908,cpu_state_reg_2__clk,cpuregs_reg_14__9__D,1128.0,10
909,cpu_state_reg_2__clk,cpuregs_reg_14__8__D,1128.0,10
910,cpu_state_reg_2__clk,cpuregs_reg_14__7__D,1128.0,10
911,cpu_state_reg_2__clk,cpuregs_reg_14__6__D,1128.0,10
912,cpu_state_reg_2__clk,cpuregs_reg_14__5__D,1128.0,10
913,cpu_state_reg_2__clk,cpuregs_reg_14__4__D,1128.0,10
914,cpu_state_reg_2__clk,cpuregs_reg_14__3__D,1128.0,10
915,cpu_state_reg_2__clk,cpuregs_reg_14__2__D,1128.0,10
916,cpu_state_reg_2__clk,cpuregs_reg_14__1__D,1128.0,10
917,cpu_state_reg_2__clk,cpuregs_reg_14__0__D,1128.0,10
918,cpu_state_reg_2__clk,cpuregs_reg_13__19__D,1128.0,10
919,cpu_state_reg_2__clk,cpuregs_reg_13__17__D,1128.0,10
920,cpu_state_reg_2__clk,cpuregs_reg_13__16__D,1128.0,10
921,cpu_state_reg_2__clk,cpuregs_reg_13__15__D,1128.0,10
922,cpu_state_reg_2__clk,cpuregs_reg_13__14__D,1128.0,10
923,cpu_state_reg_2__clk,cpuregs_reg_13__13__D,1128.0,10
924,cpu_state_reg_2__clk,cpuregs_reg_13__12__D,1128.0,10
925,cpu_state_reg_2__clk,cpuregs_reg_13__11__D,1128.0,10
926,cpu_state_reg_2__clk,cpuregs_reg_13__10__D,1128.0,10
927,cpu_state_reg_2__clk,cpuregs_reg_13__9__D,1128.0,10
928,cpu_state_reg_2__clk,cpuregs_reg_13__8__D,1128.0,10
929,cpu_state_reg_2__clk,cpuregs_reg_13__7__D,1128.0,10
930,cpu_state_reg_2__clk,cpuregs_reg_13__6__D,1128.0,10
931,cpu_state_reg_2__clk,cpuregs_reg_13__5__D,1128.0,10
932,cpu_state_reg_2__clk,cpuregs_reg_13__4__D,1128.0,10
933,cpu_state_reg_2__clk,cpuregs_reg_13__3__D,1128.0,10
934,cpu_state_reg_2__clk,cpuregs_reg_13__2__D,1128.0,10
935,cpu_state_reg_2__clk,cpuregs_reg_13__1__D,1128.0,10
936,cpu_state_reg_2__clk,cpuregs_reg_13__0__D,1128.0,10
937,cpu_state_reg_2__clk,cpuregs_reg_12__19__D,1128.0,10
938,cpu_state_reg_2__clk,cpuregs_reg_12__17__D,1128.0,10
939,cpu_state_reg_2__clk,cpuregs_reg_12__16__D,1128.0,10
940,cpu_state_reg_2__clk,cpuregs_reg_12__15__D,1128.0,10
941,cpu_state_reg_2__clk,cpuregs_reg_12__14__D,1128.0,10
942,cpu_state_reg_2__clk,cpuregs_reg_12__13__D,1128.0,10
943,cpu_state_reg_2__clk,cpuregs_reg_12__12__D,1128.0,10
944,cpu_state_reg_2__clk,cpuregs_reg_12__11__D,1128.0,10
945,cpu_state_reg_2__clk,cpuregs_reg_12__10__D,1128.0,10
946,cpu_state_reg_2__clk,cpuregs_reg_12__9__D,1128.0,10
947,cpu_state_reg_2__clk,cpuregs_reg_12__8__D,1128.0,10
948,cpu_state_reg_2__clk,cpuregs_reg_12__7__D,1128.0,10
949,cpu_state_reg_2__clk,cpuregs_reg_12__6__D,1128.0,10
950,cpu_state_reg_2__clk,cpuregs_reg_12__5__D,1128.0,10
951,cpu_state_reg_2__clk,cpuregs_reg_12__4__D,1128.0,10
952,cpu_state_reg_2__clk,cpuregs_reg_12__3__D,1128.0,10
953,cpu_state_reg_2__clk,cpuregs_reg_12__2__D,1128.0,10
954,cpu_state_reg_2__clk,cpuregs_reg_12__1__D,1128.0,10
955,cpu_state_reg_2__clk,cpuregs_reg_12__0__D,1128.0,10
956,cpu_state_reg_2__clk,cpuregs_reg_11__19__D,1128.0,10
957,cpu_state_reg_2__clk,cpuregs_reg_11__17__D,1128.0,10
958,cpu_state_reg_2__clk,cpuregs_reg_11__16__D,1128.0,10
959,cpu_state_reg_2__clk,cpuregs_reg_11__15__D,1128.0,10
960,cpu_state_reg_2__clk,cpuregs_reg_11__14__D,1128.0,10
961,cpu_state_reg_2__clk,cpuregs_reg_11__13__D,1128.0,10
962,cpu_state_reg_2__clk,cpuregs_reg_11__12__D,1128.0,10
963,cpu_state_reg_2__clk,cpuregs_reg_11__11__D,1128.0,10
964,cpu_state_reg_2__clk,cpuregs_reg_11__10__D,1128.0,10
965,cpu_state_reg_2__clk,cpuregs_reg_11__9__D,1128.0,10
966,cpu_state_reg_2__clk,cpuregs_reg_11__8__D,1128.0,10
967,cpu_state_reg_2__clk,cpuregs_reg_11__7__D,1128.0,10
968,cpu_state_reg_2__clk,cpuregs_reg_11__6__D,1128.0,10
969,cpu_state_reg_2__clk,cpuregs_reg_11__5__D,1128.0,10
970,cpu_state_reg_2__clk,cpuregs_reg_11__4__D,1128.0,10
971,cpu_state_reg_2__clk,cpuregs_reg_11__3__D,1128.0,10
972,cpu_state_reg_2__clk,cpuregs_reg_11__2__D,1128.0,10
973,cpu_state_reg_2__clk,cpuregs_reg_11__1__D,1128.0,10
974,cpu_state_reg_2__clk,cpuregs_reg_11__0__D,1128.0,10
975,cpu_state_reg_2__clk,cpuregs_reg_10__19__D,1128.0,10
976,cpu_state_reg_2__clk,cpuregs_reg_10__17__D,1128.0,10
977,cpu_state_reg_2__clk,cpuregs_reg_10__16__D,1128.0,10
978,cpu_state_reg_2__clk,cpuregs_reg_10__15__D,1128.0,10
979,cpu_state_reg_2__clk,cpuregs_reg_10__14__D,1128.0,10
980,cpu_state_reg_2__clk,cpuregs_reg_10__13__D,1128.0,10
981,cpu_state_reg_2__clk,cpuregs_reg_10__12__D,1128.0,10
982,cpu_state_reg_2__clk,cpuregs_reg_10__11__D,1128.0,10
983,cpu_state_reg_2__clk,cpuregs_reg_10__10__D,1128.0,10
984,cpu_state_reg_2__clk,cpuregs_reg_10__9__D,1128.0,10
985,cpu_state_reg_2__clk,cpuregs_reg_10__8__D,1128.0,10
986,cpu_state_reg_2__clk,cpuregs_reg_10__7__D,1128.0,10
987,cpu_state_reg_2__clk,cpuregs_reg_10__6__D,1128.0,10
988,cpu_state_reg_2__clk,cpuregs_reg_10__5__D,1128.0,10
989,cpu_state_reg_2__clk,cpuregs_reg_10__4__D,1128.0,10
990,cpu_state_reg_2__clk,cpuregs_reg_10__3__D,1128.0,10
991,cpu_state_reg_2__clk,cpuregs_reg_10__2__D,1128.0,10
992,cpu_state_reg_2__clk,cpuregs_reg_10__1__D,1128.0,10
993,cpu_state_reg_2__clk,cpuregs_reg_10__0__D,1128.0,10
994,cpu_state_reg_2__clk,cpuregs_reg_9__19__D,1128.0,10
995,cpu_state_reg_2__clk,cpuregs_reg_9__17__D,1128.0,10
996,cpu_state_reg_2__clk,cpuregs_reg_9__16__D,1128.0,10
997,cpu_state_reg_2__clk,cpuregs_reg_9__15__D,1128.0,10
998,cpu_state_reg_2__clk,cpuregs_reg_9__14__D,1128.0,10
999,cpu_state_reg_2__clk,cpuregs_reg_9__13__D,1128.0,10
1000,cpu_state_reg_2__clk,cpuregs_reg_9__12__D,1128.0,10
1001,cpu_state_reg_2__clk,cpuregs_reg_9__11__D,1128.0,10
1002,cpu_state_reg_2__clk,cpuregs_reg_9__10__D,1128.0,10
1003,cpu_state_reg_2__clk,cpuregs_reg_9__9__D,1128.0,10
1004,cpu_state_reg_2__clk,cpuregs_reg_9__8__D,1128.0,10
1005,cpu_state_reg_2__clk,cpuregs_reg_9__7__D,1128.0,10
1006,cpu_state_reg_2__clk,cpuregs_reg_9__6__D,1128.0,10
1007,cpu_state_reg_2__clk,cpuregs_reg_9__5__D,1128.0,10
1008,cpu_state_reg_2__clk,cpuregs_reg_9__4__D,1128.0,10
1009,cpu_state_reg_2__clk,cpuregs_reg_9__3__D,1128.0,10
1010,cpu_state_reg_2__clk,cpuregs_reg_9__2__D,1128.0,10
1011,cpu_state_reg_2__clk,cpuregs_reg_9__1__D,1128.0,10
1012,cpu_state_reg_2__clk,cpuregs_reg_9__0__D,1128.0,10
1013,cpu_state_reg_2__clk,cpuregs_reg_8__19__D,1128.0,10
1014,cpu_state_reg_2__clk,cpuregs_reg_8__17__D,1128.0,10
1015,cpu_state_reg_2__clk,cpuregs_reg_8__16__D,1128.0,10
1016,cpu_state_reg_2__clk,cpuregs_reg_8__15__D,1128.0,10
1017,cpu_state_reg_2__clk,cpuregs_reg_8__14__D,1128.0,10
1018,cpu_state_reg_2__clk,cpuregs_reg_8__13__D,1128.0,10
1019,cpu_state_reg_2__clk,cpuregs_reg_8__12__D,1128.0,10
1020,cpu_state_reg_2__clk,cpuregs_reg_8__11__D,1128.0,10
1021,cpu_state_reg_2__clk,cpuregs_reg_8__10__D,1128.0,10
1022,cpu_state_reg_2__clk,cpuregs_reg_8__9__D,1128.0,10
1023,cpu_state_reg_2__clk,cpuregs_reg_8__8__D,1128.0,10
1024,cpu_state_reg_2__clk,cpuregs_reg_8__7__D,1128.0,10
1025,cpu_state_reg_2__clk,cpuregs_reg_8__6__D,1128.0,10
1026,cpu_state_reg_2__clk,cpuregs_reg_8__5__D,1128.0,10
1027,cpu_state_reg_2__clk,cpuregs_reg_8__4__D,1128.0,10
1028,cpu_state_reg_2__clk,cpuregs_reg_8__3__D,1128.0,10
1029,cpu_state_reg_2__clk,cpuregs_reg_8__2__D,1128.0,10
1030,cpu_state_reg_2__clk,cpuregs_reg_8__1__D,1128.0,10
1031,cpu_state_reg_2__clk,cpuregs_reg_8__0__D,1128.0,10
1032,cpu_state_reg_2__clk,cpuregs_reg_23__19__D,1120.0,10
1033,cpu_state_reg_2__clk,cpuregs_reg_23__17__D,1120.0,10
1034,cpu_state_reg_2__clk,cpuregs_reg_23__16__D,1120.0,10
1035,cpu_state_reg_2__clk,cpuregs_reg_23__15__D,1120.0,10
1036,cpu_state_reg_2__clk,cpuregs_reg_23__14__D,1120.0,10
1037,cpu_state_reg_2__clk,cpuregs_reg_23__13__D,1120.0,10
1038,cpu_state_reg_2__clk,cpuregs_reg_23__12__D,1120.0,10
1039,cpu_state_reg_2__clk,cpuregs_reg_23__11__D,1120.0,10
1040,cpu_state_reg_2__clk,cpuregs_reg_23__10__D,1120.0,10
1041,cpu_state_reg_2__clk,cpuregs_reg_23__9__D,1120.0,10
1042,cpu_state_reg_2__clk,cpuregs_reg_23__8__D,1120.0,10
1043,cpu_state_reg_2__clk,cpuregs_reg_23__7__D,1120.0,10
1044,cpu_state_reg_2__clk,cpuregs_reg_23__6__D,1120.0,10
1045,cpu_state_reg_2__clk,cpuregs_reg_23__5__D,1120.0,10
1046,cpu_state_reg_2__clk,cpuregs_reg_23__4__D,1120.0,10
1047,cpu_state_reg_2__clk,cpuregs_reg_23__3__D,1120.0,10
1048,cpu_state_reg_2__clk,cpuregs_reg_23__2__D,1120.0,10
1049,cpu_state_reg_2__clk,cpuregs_reg_23__1__D,1120.0,10
1050,cpu_state_reg_2__clk,cpuregs_reg_23__0__D,1120.0,10
1051,cpu_state_reg_2__clk,cpuregs_reg_22__19__D,1120.0,10
1052,cpu_state_reg_2__clk,cpuregs_reg_22__17__D,1120.0,10
1053,cpu_state_reg_2__clk,cpuregs_reg_22__16__D,1120.0,10
1054,cpu_state_reg_2__clk,cpuregs_reg_22__15__D,1120.0,10
1055,cpu_state_reg_2__clk,cpuregs_reg_22__14__D,1120.0,10
1056,cpu_state_reg_2__clk,cpuregs_reg_22__13__D,1120.0,10
1057,cpu_state_reg_2__clk,cpuregs_reg_22__12__D,1120.0,10
1058,cpu_state_reg_2__clk,cpuregs_reg_22__11__D,1120.0,10
1059,cpu_state_reg_2__clk,cpuregs_reg_22__10__D,1120.0,10
1060,cpu_state_reg_2__clk,cpuregs_reg_22__9__D,1120.0,10
1061,cpu_state_reg_2__clk,cpuregs_reg_22__8__D,1120.0,10
1062,cpu_state_reg_2__clk,cpuregs_reg_22__7__D,1120.0,10
1063,cpu_state_reg_2__clk,cpuregs_reg_22__6__D,1120.0,10
1064,cpu_state_reg_2__clk,cpuregs_reg_22__5__D,1120.0,10
1065,cpu_state_reg_2__clk,cpuregs_reg_22__4__D,1120.0,10
1066,cpu_state_reg_2__clk,cpuregs_reg_22__3__D,1120.0,10
1067,cpu_state_reg_2__clk,cpuregs_reg_22__2__D,1120.0,10
1068,cpu_state_reg_2__clk,cpuregs_reg_22__1__D,1120.0,10
1069,cpu_state_reg_2__clk,cpuregs_reg_22__0__D,1120.0,10
1070,cpu_state_reg_2__clk,cpuregs_reg_21__19__D,1120.0,10
1071,cpu_state_reg_2__clk,cpuregs_reg_21__17__D,1120.0,10
1072,cpu_state_reg_2__clk,cpuregs_reg_21__16__D,1120.0,10
1073,cpu_state_reg_2__clk,cpuregs_reg_21__15__D,1120.0,10
1074,cpu_state_reg_2__clk,cpuregs_reg_21__14__D,1120.0,10
1075,cpu_state_reg_2__clk,cpuregs_reg_21__13__D,1120.0,10
1076,cpu_state_reg_2__clk,cpuregs_reg_21__12__D,1120.0,10
1077,cpu_state_reg_2__clk,cpuregs_reg_21__11__D,1120.0,10
1078,cpu_state_reg_2__clk,cpuregs_reg_21__10__D,1120.0,10
1079,cpu_state_reg_2__clk,cpuregs_reg_21__9__D,1120.0,10
1080,cpu_state_reg_2__clk,cpuregs_reg_21__8__D,1120.0,10
1081,cpu_state_reg_2__clk,cpuregs_reg_21__7__D,1120.0,10
1082,cpu_state_reg_2__clk,cpuregs_reg_21__6__D,1120.0,10
1083,cpu_state_reg_2__clk,cpuregs_reg_21__5__D,1120.0,10
1084,cpu_state_reg_2__clk,cpuregs_reg_21__4__D,1120.0,10
1085,cpu_state_reg_2__clk,cpuregs_reg_21__3__D,1120.0,10
1086,cpu_state_reg_2__clk,cpuregs_reg_21__2__D,1120.0,10
1087,cpu_state_reg_2__clk,cpuregs_reg_21__1__D,1120.0,10
1088,cpu_state_reg_2__clk,cpuregs_reg_21__0__D,1120.0,10
1089,cpu_state_reg_2__clk,cpuregs_reg_20__19__D,1120.0,10
1090,cpu_state_reg_2__clk,cpuregs_reg_20__17__D,1120.0,10
1091,cpu_state_reg_2__clk,cpuregs_reg_20__16__D,1120.0,10
1092,cpu_state_reg_2__clk,cpuregs_reg_20__15__D,1120.0,10
1093,cpu_state_reg_2__clk,cpuregs_reg_20__14__D,1120.0,10
1094,cpu_state_reg_2__clk,cpuregs_reg_20__13__D,1120.0,10
1095,cpu_state_reg_2__clk,cpuregs_reg_20__12__D,1120.0,10
1096,cpu_state_reg_2__clk,cpuregs_reg_20__11__D,1120.0,10
1097,cpu_state_reg_2__clk,cpuregs_reg_20__10__D,1120.0,10
1098,cpu_state_reg_2__clk,cpuregs_reg_20__9__D,1120.0,10
1099,cpu_state_reg_2__clk,cpuregs_reg_20__8__D,1120.0,10
1100,cpu_state_reg_2__clk,cpuregs_reg_20__7__D,1120.0,10
1101,cpu_state_reg_2__clk,cpuregs_reg_20__6__D,1120.0,10
1102,cpu_state_reg_2__clk,cpuregs_reg_20__5__D,1120.0,10
1103,cpu_state_reg_2__clk,cpuregs_reg_20__4__D,1120.0,10
1104,cpu_state_reg_2__clk,cpuregs_reg_20__3__D,1120.0,10
1105,cpu_state_reg_2__clk,cpuregs_reg_20__2__D,1120.0,10
1106,cpu_state_reg_2__clk,cpuregs_reg_20__1__D,1120.0,10
1107,cpu_state_reg_2__clk,cpuregs_reg_20__0__D,1120.0,10
1108,cpu_state_reg_2__clk,cpuregs_reg_7__19__D,1120.0,10
1109,cpu_state_reg_2__clk,cpuregs_reg_7__17__D,1120.0,10
1110,cpu_state_reg_2__clk,cpuregs_reg_7__16__D,1120.0,10
1111,cpu_state_reg_2__clk,cpuregs_reg_7__15__D,1120.0,10
1112,cpu_state_reg_2__clk,cpuregs_reg_7__14__D,1120.0,10
1113,cpu_state_reg_2__clk,cpuregs_reg_7__13__D,1120.0,10
1114,cpu_state_reg_2__clk,cpuregs_reg_7__12__D,1120.0,10
1115,cpu_state_reg_2__clk,cpuregs_reg_7__11__D,1120.0,10
1116,cpu_state_reg_2__clk,cpuregs_reg_7__10__D,1120.0,10
1117,cpu_state_reg_2__clk,cpuregs_reg_7__9__D,1120.0,10
1118,cpu_state_reg_2__clk,cpuregs_reg_7__8__D,1120.0,10
1119,cpu_state_reg_2__clk,cpuregs_reg_7__7__D,1120.0,10
1120,cpu_state_reg_2__clk,cpuregs_reg_7__6__D,1120.0,10
1121,cpu_state_reg_2__clk,cpuregs_reg_7__5__D,1120.0,10
1122,cpu_state_reg_2__clk,cpuregs_reg_7__4__D,1120.0,10
1123,cpu_state_reg_2__clk,cpuregs_reg_7__3__D,1120.0,10
1124,cpu_state_reg_2__clk,cpuregs_reg_7__2__D,1120.0,10
1125,cpu_state_reg_2__clk,cpuregs_reg_7__1__D,1120.0,10
1126,cpu_state_reg_2__clk,cpuregs_reg_7__0__D,1120.0,10
1127,cpu_state_reg_2__clk,cpuregs_reg_6__19__D,1120.0,10
1128,cpu_state_reg_2__clk,cpuregs_reg_6__17__D,1120.0,10
1129,cpu_state_reg_2__clk,cpuregs_reg_6__16__D,1120.0,10
1130,cpu_state_reg_2__clk,cpuregs_reg_6__15__D,1120.0,10
1131,cpu_state_reg_2__clk,cpuregs_reg_6__14__D,1120.0,10
1132,cpu_state_reg_2__clk,cpuregs_reg_6__13__D,1120.0,10
1133,cpu_state_reg_2__clk,cpuregs_reg_6__12__D,1120.0,10
1134,cpu_state_reg_2__clk,cpuregs_reg_6__11__D,1120.0,10
1135,cpu_state_reg_2__clk,cpuregs_reg_6__10__D,1120.0,10
1136,cpu_state_reg_2__clk,cpuregs_reg_6__9__D,1120.0,10
1137,cpu_state_reg_2__clk,cpuregs_reg_6__8__D,1120.0,10
1138,cpu_state_reg_2__clk,cpuregs_reg_6__7__D,1120.0,10
1139,cpu_state_reg_2__clk,cpuregs_reg_6__6__D,1120.0,10
1140,cpu_state_reg_2__clk,cpuregs_reg_6__5__D,1120.0,10
1141,cpu_state_reg_2__clk,cpuregs_reg_6__4__D,1120.0,10
1142,cpu_state_reg_2__clk,cpuregs_reg_6__3__D,1120.0,10
1143,cpu_state_reg_2__clk,cpuregs_reg_6__2__D,1120.0,10
1144,cpu_state_reg_2__clk,cpuregs_reg_6__1__D,1120.0,10
1145,cpu_state_reg_2__clk,cpuregs_reg_6__0__D,1120.0,10
1146,cpu_state_reg_2__clk,cpuregs_reg_5__19__D,1120.0,10
1147,cpu_state_reg_2__clk,cpuregs_reg_5__17__D,1120.0,10
1148,cpu_state_reg_2__clk,cpuregs_reg_5__16__D,1120.0,10
1149,cpu_state_reg_2__clk,cpuregs_reg_5__15__D,1120.0,10
1150,cpu_state_reg_2__clk,cpuregs_reg_5__14__D,1120.0,10
1151,cpu_state_reg_2__clk,cpuregs_reg_5__13__D,1120.0,10
1152,cpu_state_reg_2__clk,cpuregs_reg_5__12__D,1120.0,10
1153,cpu_state_reg_2__clk,cpuregs_reg_5__11__D,1120.0,10
1154,cpu_state_reg_2__clk,cpuregs_reg_5__10__D,1120.0,10
1155,cpu_state_reg_2__clk,cpuregs_reg_5__9__D,1120.0,10
1156,cpu_state_reg_2__clk,cpuregs_reg_5__8__D,1120.0,10
1157,cpu_state_reg_2__clk,cpuregs_reg_5__7__D,1120.0,10
1158,cpu_state_reg_2__clk,cpuregs_reg_5__6__D,1120.0,10
1159,cpu_state_reg_2__clk,cpuregs_reg_5__5__D,1120.0,10
1160,cpu_state_reg_2__clk,cpuregs_reg_5__4__D,1120.0,10
1161,cpu_state_reg_2__clk,cpuregs_reg_5__3__D,1120.0,10
1162,cpu_state_reg_2__clk,cpuregs_reg_5__2__D,1120.0,10
1163,cpu_state_reg_2__clk,cpuregs_reg_5__1__D,1120.0,10
1164,cpu_state_reg_2__clk,cpuregs_reg_5__0__D,1120.0,10
1165,cpu_state_reg_2__clk,cpuregs_reg_4__19__D,1120.0,10
1166,cpu_state_reg_2__clk,cpuregs_reg_4__17__D,1120.0,10
1167,cpu_state_reg_2__clk,cpuregs_reg_4__16__D,1120.0,10
1168,cpu_state_reg_2__clk,cpuregs_reg_4__15__D,1120.0,10
1169,cpu_state_reg_2__clk,cpuregs_reg_4__14__D,1120.0,10
1170,cpu_state_reg_2__clk,cpuregs_reg_4__13__D,1120.0,10
1171,cpu_state_reg_2__clk,cpuregs_reg_4__12__D,1120.0,10
1172,cpu_state_reg_2__clk,cpuregs_reg_4__11__D,1120.0,10
1173,cpu_state_reg_2__clk,cpuregs_reg_4__10__D,1120.0,10
1174,cpu_state_reg_2__clk,cpuregs_reg_4__9__D,1120.0,10
1175,cpu_state_reg_2__clk,cpuregs_reg_4__8__D,1120.0,10
1176,cpu_state_reg_2__clk,cpuregs_reg_4__7__D,1120.0,10
1177,cpu_state_reg_2__clk,cpuregs_reg_4__6__D,1120.0,10
1178,cpu_state_reg_2__clk,cpuregs_reg_4__5__D,1120.0,10
1179,cpu_state_reg_2__clk,cpuregs_reg_4__4__D,1120.0,10
1180,cpu_state_reg_2__clk,cpuregs_reg_4__3__D,1120.0,10
1181,cpu_state_reg_2__clk,cpuregs_reg_4__2__D,1120.0,10
1182,cpu_state_reg_2__clk,cpuregs_reg_4__1__D,1120.0,10
1183,cpu_state_reg_2__clk,cpuregs_reg_4__0__D,1120.0,10
1184,reg_pc_reg_4__clk,cpuregs_reg_1__15__D,1116.0,11
1185,reg_pc_reg_4__clk,cpuregs_reg_1__14__D,1116.0,11
1186,reg_pc_reg_4__clk,cpuregs_reg_1__13__D,1116.0,11
1187,reg_pc_reg_4__clk,cpuregs_reg_1__12__D,1116.0,11
1188,reg_pc_reg_4__clk,cpuregs_reg_1__11__D,1116.0,11
1189,reg_pc_reg_4__clk,cpuregs_reg_1__10__D,1116.0,11
1190,reg_pc_reg_4__clk,cpuregs_reg_1__9__D,1116.0,11
1191,cpu_state_reg_2__clk,cpuregs_reg_1__19__D,1112.0,10
1192,cpu_state_reg_2__clk,cpuregs_reg_1__17__D,1112.0,10
1193,cpu_state_reg_2__clk,cpuregs_reg_1__16__D,1112.0,10
1194,cpu_state_reg_2__clk,cpuregs_reg_1__8__D,1112.0,10
1195,cpu_state_reg_2__clk,cpuregs_reg_1__7__D,1112.0,10
1196,cpu_state_reg_2__clk,cpuregs_reg_1__6__D,1112.0,10
1197,cpu_state_reg_2__clk,cpuregs_reg_1__5__D,1112.0,10
1198,cpu_state_reg_2__clk,cpuregs_reg_1__4__D,1112.0,10
1199,cpu_state_reg_2__clk,cpuregs_reg_1__3__D,1112.0,10
1200,cpu_state_reg_2__clk,cpuregs_reg_1__2__D,1112.0,10
1201,cpu_state_reg_2__clk,cpuregs_reg_1__1__D,1112.0,10
1202,cpu_state_reg_2__clk,cpuregs_reg_1__0__D,1112.0,10
1203,reg_pc_reg_2__clk,reg_out_reg_3__D,1091.0,13
1204,mem_do_rinst_reg_clk,is_beq_bne_blt_bge_bltu_bgeu_reg_D,1085.0,11
1205,mem_do_rinst_reg_clk,instr_jalr_reg_D,1085.0,11
1206,mem_do_rinst_reg_clk,instr_jal_reg_D,1085.0,11
1207,reg_pc_reg_2__clk,reg_out_reg_7__D,1065.0,12
1208,count_instr_reg_0__clk,count_instr_reg_63__D,1051.0,11
1209,count_instr_reg_0__clk,count_instr_reg_62__D,1051.0,11
1210,count_instr_reg_0__clk,count_instr_reg_61__D,1051.0,11
1211,count_instr_reg_0__clk,count_instr_reg_60__D,1051.0,11
1212,count_instr_reg_0__clk,count_instr_reg_59__D,1051.0,11
1213,count_instr_reg_0__clk,count_instr_reg_58__D,1051.0,11
1214,count_instr_reg_0__clk,count_instr_reg_57__D,1051.0,11
1215,count_instr_reg_0__clk,count_instr_reg_56__D,1051.0,11
1216,count_instr_reg_0__clk,count_instr_reg_55__D,1051.0,11
1217,count_instr_reg_0__clk,count_instr_reg_54__D,1051.0,11
1218,count_instr_reg_0__clk,count_instr_reg_53__D,1051.0,11
1219,count_instr_reg_0__clk,count_instr_reg_52__D,1051.0,11
1220,count_instr_reg_0__clk,count_instr_reg_51__D,1051.0,11
1221,count_instr_reg_0__clk,count_instr_reg_50__D,1051.0,11
1222,count_instr_reg_0__clk,count_instr_reg_49__D,1051.0,11
1223,count_instr_reg_0__clk,count_instr_reg_48__D,1051.0,11
1224,count_instr_reg_0__clk,count_instr_reg_47__D,1051.0,11
1225,count_instr_reg_0__clk,count_instr_reg_46__D,1051.0,11
1226,count_instr_reg_0__clk,count_instr_reg_45__D,1051.0,11
1227,count_instr_reg_0__clk,count_instr_reg_44__D,1051.0,11
1228,count_instr_reg_0__clk,count_instr_reg_43__D,1051.0,11
1229,count_instr_reg_0__clk,count_instr_reg_42__D,1051.0,11
1230,count_instr_reg_0__clk,count_instr_reg_41__D,1051.0,11
1231,count_instr_reg_0__clk,count_instr_reg_40__D,1051.0,11
1232,count_instr_reg_0__clk,count_instr_reg_39__D,1051.0,11
1233,count_instr_reg_0__clk,count_instr_reg_38__D,1051.0,11
1234,count_instr_reg_0__clk,count_instr_reg_37__D,1051.0,11
1235,count_instr_reg_0__clk,count_instr_reg_36__D,1051.0,11
1236,count_instr_reg_0__clk,count_instr_reg_35__D,1051.0,11
1237,count_instr_reg_0__clk,count_instr_reg_34__D,1051.0,11
1238,count_instr_reg_0__clk,count_instr_reg_33__D,1051.0,11
1239,instr_jal_reg_clk,reg_next_pc_reg_4__D,1050.0,11
1240,instr_sub_reg_clk,alu_out_q_reg_1__D,1036.0,11
1241,reg_pc_reg_2__clk,reg_out_reg_2__D,1022.0,12
1242,mem_do_rinst_reg_clk,mem_do_rdata_reg_D,1014.0,11
1243,mem_state_reg_1__clk,mem_wstrb_reg_3__D,1009.0,8
1244,mem_state_reg_1__clk,mem_wstrb_reg_2__D,1009.0,8
1245,mem_state_reg_1__clk,mem_wstrb_reg_1__D,1009.0,8
1246,mem_state_reg_1__clk,mem_wstrb_reg_0__D,1009.0,8
1247,decoder_trigger_reg_clk,decoded_imm_reg_19__D,1004.0,8
1248,decoder_trigger_reg_clk,decoded_imm_reg_18__D,1004.0,8
1249,decoder_trigger_reg_clk,decoded_imm_reg_17__D,1004.0,8
1250,decoder_trigger_reg_clk,decoded_imm_reg_16__D,1004.0,8
1251,decoder_trigger_reg_clk,decoded_imm_reg_15__D,1004.0,8
1252,decoder_trigger_reg_clk,decoded_imm_reg_14__D,1004.0,8
1253,decoder_trigger_reg_clk,decoded_imm_reg_13__D,1004.0,8
1254,decoder_trigger_reg_clk,decoded_imm_reg_12__D,1004.0,8
1255,latched_branch_reg_clk,reg_next_pc_reg_3__D,993.0,9
1256,latched_branch_reg_clk,reg_next_pc_reg_2__D,993.0,9
1257,latched_branch_reg_clk,reg_next_pc_reg_1__D,993.0,9
1258,mem_do_rinst_reg_clk,decoded_imm_j_reg_14__D,991.0,10
1259,mem_do_rinst_reg_clk,decoded_imm_j_reg_13__D,991.0,10
1260,mem_do_rinst_reg_clk,decoded_imm_j_reg_12__D,991.0,10
1261,count_cycle_reg_0__clk,count_cycle_reg_63__D,977.0,10
1262,count_cycle_reg_0__clk,count_cycle_reg_62__D,977.0,10
1263,count_cycle_reg_0__clk,count_cycle_reg_61__D,977.0,10
1264,count_cycle_reg_0__clk,count_cycle_reg_60__D,977.0,10
1265,count_cycle_reg_0__clk,count_cycle_reg_59__D,977.0,10
1266,count_cycle_reg_0__clk,count_cycle_reg_58__D,977.0,10
1267,count_cycle_reg_0__clk,count_cycle_reg_57__D,977.0,10
1268,count_cycle_reg_0__clk,count_cycle_reg_56__D,977.0,10
1269,count_cycle_reg_0__clk,count_cycle_reg_55__D,977.0,10
1270,count_cycle_reg_0__clk,count_cycle_reg_54__D,977.0,10
1271,count_cycle_reg_0__clk,count_cycle_reg_53__D,977.0,10
1272,count_cycle_reg_0__clk,count_cycle_reg_52__D,977.0,10
1273,count_cycle_reg_0__clk,count_cycle_reg_51__D,977.0,10
1274,count_cycle_reg_0__clk,count_cycle_reg_50__D,977.0,10
1275,count_cycle_reg_0__clk,count_cycle_reg_49__D,977.0,10
1276,count_cycle_reg_0__clk,count_cycle_reg_48__D,977.0,10
1277,count_cycle_reg_0__clk,count_cycle_reg_47__D,977.0,10
1278,count_cycle_reg_0__clk,count_cycle_reg_46__D,977.0,10
1279,count_cycle_reg_0__clk,count_cycle_reg_45__D,977.0,10
1280,count_cycle_reg_0__clk,count_cycle_reg_44__D,977.0,10
1281,count_cycle_reg_0__clk,count_cycle_reg_43__D,977.0,10
1282,count_cycle_reg_0__clk,count_cycle_reg_42__D,977.0,10
1283,count_cycle_reg_0__clk,count_cycle_reg_41__D,977.0,10
1284,count_cycle_reg_0__clk,count_cycle_reg_40__D,977.0,10
1285,count_cycle_reg_0__clk,count_cycle_reg_39__D,977.0,10
1286,count_cycle_reg_0__clk,count_cycle_reg_38__D,977.0,10
1287,count_cycle_reg_0__clk,count_cycle_reg_37__D,977.0,10
1288,count_cycle_reg_0__clk,count_cycle_reg_36__D,977.0,10
1289,count_cycle_reg_0__clk,count_cycle_reg_35__D,977.0,10
1290,count_cycle_reg_0__clk,count_cycle_reg_34__D,977.0,10
1291,count_cycle_reg_0__clk,count_cycle_reg_33__D,977.0,10
1292,count_instr_reg_0__clk,count_instr_reg_32__D,965.0,10
1293,count_instr_reg_16__clk,count_instr_reg_31__D,961.0,10
1294,count_instr_reg_16__clk,count_instr_reg_30__D,961.0,10
1295,count_instr_reg_16__clk,count_instr_reg_29__D,961.0,10
1296,count_instr_reg_16__clk,count_instr_reg_28__D,961.0,10
1297,count_instr_reg_16__clk,count_instr_reg_27__D,961.0,10
1298,count_instr_reg_16__clk,count_instr_reg_26__D,961.0,10
1299,count_instr_reg_16__clk,count_instr_reg_25__D,961.0,10
1300,count_instr_reg_0__clk,count_instr_reg_24__D,960.0,10
1301,count_instr_reg_0__clk,count_instr_reg_23__D,960.0,10
1302,count_instr_reg_0__clk,count_instr_reg_22__D,960.0,10
1303,count_instr_reg_0__clk,count_instr_reg_21__D,960.0,10
1304,count_instr_reg_0__clk,count_instr_reg_20__D,960.0,10
1305,count_instr_reg_0__clk,count_instr_reg_19__D,960.0,10
1306,count_instr_reg_0__clk,count_instr_reg_18__D,960.0,10
1307,count_instr_reg_0__clk,count_instr_reg_17__D,960.0,10
1308,decoder_trigger_reg_clk,decoded_imm_reg_10__D,942.0,8
1309,decoder_trigger_reg_clk,decoded_imm_reg_9__D,942.0,8
1310,decoder_trigger_reg_clk,decoded_imm_reg_8__D,942.0,8
1311,decoder_trigger_reg_clk,decoded_imm_reg_7__D,942.0,8
1312,decoder_trigger_reg_clk,decoded_imm_reg_6__D,942.0,8
1313,decoder_trigger_reg_clk,decoded_imm_reg_5__D,942.0,8
1314,mem_wordsize_reg_1__clk,reg_out_reg_1__D,942.0,9
1315,mem_wordsize_reg_1__clk,reg_out_reg_0__D,942.0,9
1316,mem_do_rinst_reg_clk,mem_do_wdata_reg_D,928.0,10
1317,count_instr_reg_0__clk,count_instr_reg_15__D,911.0,9
1318,count_instr_reg_0__clk,count_instr_reg_14__D,911.0,9
1319,count_instr_reg_0__clk,count_instr_reg_13__D,911.0,9
1320,count_instr_reg_0__clk,count_instr_reg_12__D,911.0,9
1321,count_instr_reg_0__clk,count_instr_reg_11__D,911.0,9
1322,count_instr_reg_0__clk,count_instr_reg_10__D,911.0,9
1323,count_instr_reg_0__clk,count_instr_reg_9__D,911.0,9
1324,mem_do_rinst_reg_clk,mem_do_prefetch_reg_D,911.0,10
1325,mem_state_reg_1__clk,mem_state_reg_0__D,907.0,7
1326,mem_state_reg_1__clk,mem_instr_reg_D,907.0,7
1327,mem_state_reg_1__clk,mem_addr_reg_31__D,907.0,7
1328,mem_state_reg_1__clk,mem_addr_reg_30__D,907.0,7
1329,mem_state_reg_1__clk,mem_addr_reg_29__D,907.0,7
1330,mem_state_reg_1__clk,mem_addr_reg_28__D,907.0,7
1331,mem_state_reg_1__clk,mem_addr_reg_27__D,907.0,7
1332,mem_state_reg_1__clk,mem_addr_reg_26__D,907.0,7
1333,mem_state_reg_1__clk,mem_addr_reg_25__D,907.0,7
1334,mem_state_reg_1__clk,mem_addr_reg_24__D,907.0,7
1335,mem_state_reg_1__clk,mem_addr_reg_23__D,907.0,7
1336,mem_state_reg_1__clk,mem_addr_reg_22__D,907.0,7
1337,mem_state_reg_1__clk,mem_addr_reg_21__D,907.0,7
1338,mem_state_reg_1__clk,mem_addr_reg_20__D,907.0,7
1339,mem_state_reg_1__clk,mem_addr_reg_19__D,907.0,7
1340,mem_state_reg_1__clk,mem_addr_reg_18__D,907.0,7
1341,mem_state_reg_1__clk,mem_addr_reg_17__D,907.0,7
1342,mem_state_reg_1__clk,mem_addr_reg_16__D,907.0,7
1343,mem_state_reg_1__clk,mem_addr_reg_15__D,907.0,7
1344,mem_state_reg_1__clk,mem_addr_reg_14__D,907.0,7
1345,mem_state_reg_1__clk,mem_addr_reg_13__D,907.0,7
1346,mem_state_reg_1__clk,mem_addr_reg_12__D,907.0,7
1347,mem_state_reg_1__clk,mem_addr_reg_11__D,907.0,7
1348,mem_state_reg_1__clk,mem_addr_reg_10__D,907.0,7
1349,mem_state_reg_1__clk,mem_addr_reg_9__D,907.0,7
1350,mem_state_reg_1__clk,mem_addr_reg_8__D,907.0,7
1351,mem_state_reg_1__clk,mem_addr_reg_7__D,907.0,7
1352,mem_state_reg_1__clk,mem_addr_reg_6__D,907.0,7
1353,mem_state_reg_1__clk,mem_addr_reg_5__D,907.0,7
1354,mem_state_reg_1__clk,mem_addr_reg_4__D,907.0,7
1355,mem_state_reg_1__clk,mem_addr_reg_3__D,907.0,7
1356,mem_state_reg_1__clk,mem_addr_reg_2__D,907.0,7
1357,mem_state_reg_1__clk,mem_wdata_reg_23__D,905.0,8
1358,mem_state_reg_1__clk,mem_wdata_reg_22__D,905.0,8
1359,mem_state_reg_1__clk,mem_wdata_reg_21__D,905.0,8
1360,mem_state_reg_1__clk,mem_wdata_reg_20__D,905.0,8
1361,mem_state_reg_1__clk,mem_wdata_reg_19__D,905.0,8
1362,mem_state_reg_1__clk,mem_wdata_reg_18__D,905.0,8
1363,mem_state_reg_1__clk,mem_wdata_reg_17__D,905.0,8
1364,mem_state_reg_1__clk,mem_wdata_reg_16__D,905.0,8
1365,mem_state_reg_1__clk,mem_wdata_reg_15__D,905.0,8
1366,mem_state_reg_1__clk,mem_wdata_reg_14__D,905.0,8
1367,mem_state_reg_1__clk,mem_wdata_reg_13__D,905.0,8
1368,mem_state_reg_1__clk,mem_wdata_reg_12__D,905.0,8
1369,mem_state_reg_1__clk,mem_wdata_reg_11__D,905.0,8
1370,mem_state_reg_1__clk,mem_wdata_reg_10__D,905.0,8
1371,mem_state_reg_1__clk,mem_wdata_reg_9__D,905.0,8
1372,mem_state_reg_1__clk,mem_wdata_reg_8__D,905.0,8
1373,decoder_trigger_reg_clk,decoded_imm_reg_11__D,891.0,8
1374,count_cycle_reg_0__clk,count_cycle_reg_32__D,891.0,9
1375,count_cycle_reg_16__clk,count_cycle_reg_31__D,887.0,9
1376,count_cycle_reg_16__clk,count_cycle_reg_30__D,887.0,9
1377,count_cycle_reg_16__clk,count_cycle_reg_29__D,887.0,9
1378,count_cycle_reg_16__clk,count_cycle_reg_28__D,887.0,9
1379,count_cycle_reg_16__clk,count_cycle_reg_27__D,887.0,9
1380,count_cycle_reg_16__clk,count_cycle_reg_26__D,887.0,9
1381,count_cycle_reg_16__clk,count_cycle_reg_25__D,887.0,9
1382,count_cycle_reg_0__clk,count_cycle_reg_24__D,886.0,9
1383,count_cycle_reg_0__clk,count_cycle_reg_23__D,886.0,9
1384,count_cycle_reg_0__clk,count_cycle_reg_22__D,886.0,9
1385,count_cycle_reg_0__clk,count_cycle_reg_21__D,886.0,9
1386,count_cycle_reg_0__clk,count_cycle_reg_20__D,886.0,9
1387,count_cycle_reg_0__clk,count_cycle_reg_19__D,886.0,9
1388,count_cycle_reg_0__clk,count_cycle_reg_18__D,886.0,9
1389,count_cycle_reg_0__clk,count_cycle_reg_17__D,886.0,9
1390,count_instr_reg_0__clk,count_instr_reg_16__D,874.0,9
1391,mem_rdata_q_reg_30__clk,instr_rdinstrh_reg_D,865.0,10
1392,mem_rdata_q_reg_30__clk,instr_rdinstr_reg_D,865.0,10
1393,latched_branch_reg_clk,reg_pc_reg_31__D,855.0,7
1394,latched_branch_reg_clk,reg_pc_reg_30__D,855.0,7
1395,latched_branch_reg_clk,reg_pc_reg_29__D,855.0,7
1396,latched_branch_reg_clk,reg_pc_reg_28__D,855.0,7
1397,latched_branch_reg_clk,reg_pc_reg_27__D,855.0,7
1398,latched_branch_reg_clk,reg_pc_reg_26__D,855.0,7
1399,latched_branch_reg_clk,reg_pc_reg_25__D,855.0,7
1400,latched_branch_reg_clk,reg_pc_reg_24__D,855.0,7
1401,latched_branch_reg_clk,reg_pc_reg_23__D,855.0,7
1402,latched_branch_reg_clk,reg_pc_reg_22__D,855.0,7
1403,latched_branch_reg_clk,reg_pc_reg_21__D,855.0,7
1404,latched_branch_reg_clk,reg_pc_reg_20__D,855.0,7
1405,latched_branch_reg_clk,reg_pc_reg_19__D,855.0,7
1406,latched_branch_reg_clk,reg_pc_reg_18__D,855.0,7
1407,latched_branch_reg_clk,reg_pc_reg_17__D,855.0,7
1408,latched_branch_reg_clk,reg_pc_reg_16__D,855.0,7
1409,latched_branch_reg_clk,reg_pc_reg_15__D,855.0,7
1410,latched_branch_reg_clk,reg_pc_reg_14__D,855.0,7
1411,latched_branch_reg_clk,reg_pc_reg_13__D,855.0,7
1412,latched_branch_reg_clk,reg_pc_reg_12__D,855.0,7
1413,latched_branch_reg_clk,reg_pc_reg_11__D,855.0,7
1414,latched_branch_reg_clk,reg_pc_reg_10__D,855.0,7
1415,latched_branch_reg_clk,reg_pc_reg_9__D,855.0,7
1416,latched_branch_reg_clk,reg_pc_reg_8__D,855.0,7
1417,latched_branch_reg_clk,reg_pc_reg_7__D,855.0,7
1418,latched_branch_reg_clk,reg_pc_reg_6__D,855.0,7
1419,latched_branch_reg_clk,reg_pc_reg_5__D,855.0,7
1420,latched_branch_reg_clk,reg_pc_reg_4__D,855.0,7
1421,latched_branch_reg_clk,reg_pc_reg_3__D,855.0,7
1422,latched_branch_reg_clk,reg_pc_reg_2__D,855.0,7
1423,latched_branch_reg_clk,reg_pc_reg_1__D,855.0,7
1424,mem_rdata_q_reg_26__clk,is_slli_srli_srai_reg_D,850.0,9
1425,mem_rdata_q_reg_26__clk,is_sll_srl_sra_reg_D,850.0,9
1426,count_cycle_reg_0__clk,count_cycle_reg_15__D,837.0,8
1427,count_cycle_reg_0__clk,count_cycle_reg_14__D,837.0,8
1428,count_cycle_reg_0__clk,count_cycle_reg_13__D,837.0,8
1429,count_cycle_reg_0__clk,count_cycle_reg_12__D,837.0,8
1430,count_cycle_reg_0__clk,count_cycle_reg_11__D,837.0,8
1431,count_cycle_reg_0__clk,count_cycle_reg_10__D,837.0,8
1432,count_cycle_reg_0__clk,count_cycle_reg_9__D,837.0,8
1433,mem_state_reg_1__clk,mem_valid_reg_D,838.0,6
1434,decoder_trigger_reg_clk,instr_xor_reg_D,837.0,7
1435,decoder_trigger_reg_clk,instr_srl_reg_D,837.0,7
1436,decoder_trigger_reg_clk,instr_sltu_reg_D,837.0,7
1437,decoder_trigger_reg_clk,instr_slt_reg_D,837.0,7
1438,decoder_trigger_reg_clk,instr_or_reg_D,837.0,7
1439,decoder_trigger_reg_clk,instr_and_reg_D,837.0,7
1440,decoder_trigger_reg_clk,instr_add_reg_D,837.0,7
1441,mem_do_rinst_reg_clk,decoder_pseudo_trigger_reg_D,826.0,9
1442,count_instr_reg_0__clk,count_instr_reg_8__D,825.0,8
1443,decoder_trigger_reg_clk,decoded_imm_reg_4__D,822.0,7
1444,decoder_trigger_reg_clk,decoded_imm_reg_3__D,822.0,7
1445,decoder_trigger_reg_clk,decoded_imm_reg_2__D,822.0,7
1446,decoder_trigger_reg_clk,decoded_imm_reg_1__D,822.0,7
1447,decoder_trigger_reg_clk,decoded_imm_reg_0__D,822.0,7
1448,mem_valid_reg_clk,mem_state_reg_1__D,821.0,8
1449,count_cycle_reg_0__clk,count_cycle_reg_16__D,800.0,8
1450,count_instr_reg_0__clk,count_instr_reg_7__D,780.0,8
1451,count_instr_reg_0__clk,count_instr_reg_6__D,780.0,8
1452,count_instr_reg_0__clk,count_instr_reg_5__D,780.0,8
1453,mem_rdata_q_reg_30__clk,instr_rdcycleh_reg_D,779.0,9
1454,mem_rdata_q_reg_30__clk,instr_rdcycle_reg_D,779.0,9
1455,count_cycle_reg_0__clk,count_cycle_reg_8__D,751.0,7
1456,mem_wordsize_reg_1__clk,mem_wdata_reg_31__D,733.0,7
1457,mem_wordsize_reg_1__clk,mem_wdata_reg_30__D,733.0,7
1458,mem_wordsize_reg_1__clk,mem_wdata_reg_29__D,733.0,7
1459,mem_wordsize_reg_1__clk,mem_wdata_reg_28__D,733.0,7
1460,mem_wordsize_reg_1__clk,mem_wdata_reg_27__D,733.0,7
1461,mem_wordsize_reg_1__clk,mem_wdata_reg_26__D,733.0,7
1462,mem_wordsize_reg_1__clk,mem_wdata_reg_25__D,733.0,7
1463,mem_wordsize_reg_1__clk,mem_wdata_reg_24__D,733.0,7
1464,decoder_trigger_reg_clk,instr_xori_reg_D,727.0,6
1465,decoder_trigger_reg_clk,instr_sltiu_reg_D,727.0,6
1466,decoder_trigger_reg_clk,instr_slti_reg_D,727.0,6
1467,decoder_trigger_reg_clk,instr_ori_reg_D,727.0,6
1468,decoder_trigger_reg_clk,instr_bne_reg_D,727.0,6
1469,decoder_trigger_reg_clk,instr_bltu_reg_D,727.0,6
1470,decoder_trigger_reg_clk,instr_blt_reg_D,727.0,6
1471,decoder_trigger_reg_clk,instr_bgeu_reg_D,727.0,6
1472,decoder_trigger_reg_clk,instr_bge_reg_D,727.0,6
1473,decoder_trigger_reg_clk,instr_beq_reg_D,727.0,6
1474,decoder_trigger_reg_clk,instr_andi_reg_D,727.0,6
1475,decoder_trigger_reg_clk,instr_addi_reg_D,727.0,6
1476,decoder_trigger_reg_clk,instr_sub_reg_D,717.0,6
1477,decoder_trigger_reg_clk,instr_sra_reg_D,717.0,6
1478,decoder_trigger_reg_clk,instr_sll_reg_D,717.0,6
1479,mem_state_reg_1__clk,mem_wdata_reg_7__D,709.0,6
1480,mem_state_reg_1__clk,mem_wdata_reg_6__D,709.0,6
1481,mem_state_reg_1__clk,mem_wdata_reg_5__D,709.0,6
1482,mem_state_reg_1__clk,mem_wdata_reg_4__D,709.0,6
1483,mem_state_reg_1__clk,mem_wdata_reg_3__D,709.0,6
1484,mem_state_reg_1__clk,mem_wdata_reg_2__D,709.0,6
1485,mem_state_reg_1__clk,mem_wdata_reg_1__D,709.0,6
1486,mem_state_reg_1__clk,mem_wdata_reg_0__D,709.0,6
1487,count_cycle_reg_0__clk,count_cycle_reg_7__D,706.0,7
1488,count_cycle_reg_0__clk,count_cycle_reg_6__D,706.0,7
1489,count_cycle_reg_0__clk,count_cycle_reg_5__D,706.0,7
1490,mem_rdata_q_reg_26__clk,instr_slli_reg_D,703.0,7
1491,cpu_state_reg_6__clk,latched_stalu_reg_D,699.0,6
1492,mem_rdata_q_reg_26__clk,instr_srli_reg_D,695.0,7
1493,mem_rdata_q_reg_26__clk,instr_srai_reg_D,695.0,7
1494,count_instr_reg_0__clk,count_instr_reg_4__D,694.0,7
1495,cpu_state_reg_6__clk,count_instr_reg_3__D,694.0,5
1496,cpu_state_reg_6__clk,count_instr_reg_2__D,694.0,5
1497,cpu_state_reg_6__clk,count_instr_reg_1__D,694.0,5
1498,cpu_state_reg_6__clk,count_instr_reg_0__D,694.0,5
1499,cpu_state_reg_3__clk,latched_rd_reg_4__D,677.0,6
1500,cpu_state_reg_3__clk,latched_rd_reg_3__D,677.0,6
1501,cpu_state_reg_3__clk,latched_rd_reg_2__D,677.0,6
1502,cpu_state_reg_3__clk,latched_rd_reg_1__D,677.0,6
1503,cpu_state_reg_3__clk,latched_rd_reg_0__D,677.0,6
1504,instr_sub_reg_clk,is_lui_auipc_jal_jalr_addi_add_sub_reg_D,642.0,6
1505,decoder_trigger_reg_clk,is_jalr_addi_slti_sltiu_xori_ori_andi_reg_D,633.0,5
1506,decoder_trigger_reg_clk,instr_sw_reg_D,633.0,5
1507,decoder_trigger_reg_clk,instr_sh_reg_D,633.0,5
1508,decoder_trigger_reg_clk,instr_sb_reg_D,633.0,5
1509,decoder_trigger_reg_clk,instr_lw_reg_D,633.0,5
1510,decoder_trigger_reg_clk,instr_lhu_reg_D,633.0,5
1511,decoder_trigger_reg_clk,instr_lh_reg_D,633.0,5
1512,decoder_trigger_reg_clk,instr_lbu_reg_D,633.0,5
1513,decoder_trigger_reg_clk,instr_lb_reg_D,633.0,5
1514,count_cycle_reg_0__clk,count_cycle_reg_4__D,620.0,6
1515,count_cycle_reg_0__clk,count_cycle_reg_3__D,594.0,6
1516,mem_valid_reg_clk,mem_rdata_q_reg_5__D,561.0,4
1517,mem_valid_reg_clk,mem_rdata_q_reg_4__D,536.0,4
1518,mem_valid_reg_clk,mem_rdata_q_reg_3__D,536.0,4
1519,mem_valid_reg_clk,mem_rdata_q_reg_2__D,536.0,4
1520,mem_valid_reg_clk,mem_rdata_q_reg_14__D,528.0,4
1521,mem_valid_reg_clk,mem_rdata_q_reg_13__D,528.0,4
1522,mem_valid_reg_clk,mem_rdata_q_reg_12__D,528.0,4
1523,mem_valid_reg_clk,mem_rdata_q_reg_6__D,528.0,4
1524,mem_valid_reg_clk,mem_rdata_q_reg_1__D,520.0,4
1525,mem_valid_reg_clk,mem_rdata_q_reg_0__D,520.0,4
1526,count_cycle_reg_0__clk,count_cycle_reg_2__D,508.0,5
1527,mem_valid_reg_clk,mem_rdata_q_reg_31__D,503.0,4
1528,mem_valid_reg_clk,mem_rdata_q_reg_30__D,503.0,4
1529,mem_valid_reg_clk,mem_rdata_q_reg_29__D,503.0,4
1530,mem_valid_reg_clk,mem_rdata_q_reg_28__D,503.0,4
1531,mem_valid_reg_clk,mem_rdata_q_reg_27__D,503.0,4
1532,mem_valid_reg_clk,mem_rdata_q_reg_26__D,503.0,4
1533,mem_valid_reg_clk,mem_rdata_q_reg_25__D,503.0,4
1534,mem_valid_reg_clk,mem_rdata_q_reg_24__D,503.0,4
1535,mem_valid_reg_clk,mem_rdata_q_reg_23__D,503.0,4
1536,mem_valid_reg_clk,mem_rdata_q_reg_22__D,503.0,4
1537,mem_valid_reg_clk,mem_rdata_q_reg_21__D,503.0,4
1538,mem_valid_reg_clk,mem_rdata_q_reg_20__D,503.0,4
1539,mem_valid_reg_clk,mem_rdata_q_reg_19__D,503.0,4
1540,mem_valid_reg_clk,mem_rdata_q_reg_18__D,503.0,4
1541,mem_valid_reg_clk,mem_rdata_q_reg_17__D,503.0,4
1542,mem_valid_reg_clk,mem_rdata_q_reg_16__D,503.0,4
1543,mem_valid_reg_clk,mem_rdata_q_reg_15__D,503.0,4
1544,mem_valid_reg_clk,mem_rdata_q_reg_11__D,503.0,4
1545,mem_valid_reg_clk,mem_rdata_q_reg_10__D,503.0,4
1546,mem_valid_reg_clk,mem_rdata_q_reg_9__D,503.0,4
1547,mem_valid_reg_clk,mem_rdata_q_reg_8__D,503.0,4
1548,mem_valid_reg_clk,mem_rdata_q_reg_7__D,503.0,4
1549,count_cycle_reg_0__clk,count_cycle_reg_1__D,396.0,4
1550,instr_lui_reg_clk,is_lui_auipc_jal_reg_D,356.0,3
1551,instr_lbu_reg_clk,is_lbu_lhu_lw_reg_D,331.0,3
1552,instr_sltiu_reg_clk,is_sltiu_bltu_sltu_reg_D,323.0,3
1553,instr_slt_reg_clk,is_slti_blt_slt_reg_D,323.0,3
1554,count_cycle_reg_0__clk,count_cycle_reg_0__D,258.0,2
1555,cpu_state_reg_7__clk,trap_reg_D,184.0,1