[connectivity]
sp=blurx7_32_opt_dis_accel_1.blurx7_32_1_merged277_write_pipe0:DDR[0]
sp=blurx7_32_opt_dis_accel_1.input_1_merged274_read_pipe0:DDR[1]
