

================================================================
== Vivado HLS Report for 'tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s'
================================================================
* Date:           Tue Feb 21 02:38:46 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.329 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_V_read)" [firmware/nnet_utils/nnet_activation.h:420]   --->   Operation 5 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %data_V_read_1, i10 0)" [firmware/nnet_utils/nnet_activation.h:441]   --->   Operation 6 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %data_V_read_1, i32 3, i32 15)" [firmware/nnet_utils/nnet_activation.h:441]   --->   Operation 7 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln835 = sext i13 %tmp to i14" [firmware/nnet_utils/nnet_activation.h:441]   --->   Operation 8 'sext' 'sext_ln835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.45ns)   --->   "%p_Result_s = icmp slt i26 %r_V, -7" [firmware/nnet_utils/nnet_activation.h:441]   --->   Operation 9 'icmp' 'p_Result_s' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i16 %data_V_read_1 to i3" [firmware/nnet_utils/nnet_activation.h:441]   --->   Operation 10 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_2 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln851, i7 0)" [firmware/nnet_utils/nnet_activation.h:441]   --->   Operation 11 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.77ns)   --->   "%icmp_ln851 = icmp eq i10 %p_Result_2, 0" [firmware/nnet_utils/nnet_activation.h:441]   --->   Operation 12 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.67ns)   --->   "%ret_V = add i14 1, %sext_ln835" [firmware/nnet_utils/nnet_activation.h:441]   --->   Operation 13 'add' 'ret_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i14 %sext_ln835, i14 %ret_V" [firmware/nnet_utils/nnet_activation.h:441]   --->   Operation 14 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %p_Result_s, i14 %select_ln851, i14 %sext_ln835" [firmware/nnet_utils/nnet_activation.h:441]   --->   Operation 15 'select' 'select_ln850' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln442 = trunc i14 %select_ln850 to i13" [firmware/nnet_utils/nnet_activation.h:442]   --->   Operation 16 'trunc' 'trunc_ln442' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.32>
ST_2 : Operation 17 [1/1] (1.81ns)   --->   "%index = add i14 512, %select_ln850" [firmware/nnet_utils/nnet_activation.h:442]   --->   Operation 17 'add' 'index' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.67ns)   --->   "%add_ln442_1 = add i13 512, %trunc_ln442" [firmware/nnet_utils/nnet_activation.h:442]   --->   Operation 18 'add' 'add_ln442_1' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %index, i32 13)" [firmware/nnet_utils/nnet_activation.h:444]   --->   Operation 19 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.69ns)   --->   "%select_ln444 = select i1 %tmp_1, i13 0, i13 %add_ln442_1" [firmware/nnet_utils/nnet_activation.h:444]   --->   Operation 20 'select' 'select_ln444' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln444 = trunc i13 %select_ln444 to i10" [firmware/nnet_utils/nnet_activation.h:444]   --->   Operation 21 'trunc' 'trunc_ln444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %select_ln444, i32 10, i32 12)" [firmware/nnet_utils/nnet_activation.h:445]   --->   Operation 22 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.13ns)   --->   "%icmp_ln445 = icmp ne i3 %tmp_2, 0" [firmware/nnet_utils/nnet_activation.h:445]   --->   Operation 23 'icmp' 'icmp_ln445' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.68ns)   --->   "%select_ln445 = select i1 %icmp_ln445, i10 -1, i10 %trunc_ln444" [firmware/nnet_utils/nnet_activation.h:445]   --->   Operation 24 'select' 'select_ln445' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln446 = zext i10 %select_ln445 to i64" [firmware/nnet_utils/nnet_activation.h:446]   --->   Operation 25 'zext' 'zext_ln446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tanh_table1_addr = getelementptr [1024 x i11]* @tanh_table1, i64 0, i64 %zext_ln446" [firmware/nnet_utils/nnet_activation.h:446]   --->   Operation 26 'getelementptr' 'tanh_table1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (3.25ns)   --->   "%p_Val2_s = load i11* %tanh_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:446]   --->   Operation 27 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [firmware/nnet_utils/nnet_activation.h:435]   --->   Operation 28 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (3.25ns)   --->   "%p_Val2_s = load i11* %tanh_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:446]   --->   Operation 29 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "ret i11 %p_Val2_s" [firmware/nnet_utils/nnet_activation.h:448]   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.16ns
The critical path consists of the following:
	wire read on port 'data_V_read' (firmware/nnet_utils/nnet_activation.h:420) [4]  (0 ns)
	'icmp' operation ('__Result__', firmware/nnet_utils/nnet_activation.h:441) [9]  (2.46 ns)
	'select' operation ('select_ln850', firmware/nnet_utils/nnet_activation.h:441) [15]  (0.702 ns)

 <State 2>: 4.33ns
The critical path consists of the following:
	'add' operation ('index', firmware/nnet_utils/nnet_activation.h:442) [17]  (1.81 ns)
	'select' operation ('select_ln444', firmware/nnet_utils/nnet_activation.h:444) [20]  (0.7 ns)
	'icmp' operation ('icmp_ln445', firmware/nnet_utils/nnet_activation.h:445) [23]  (1.13 ns)
	'select' operation ('select_ln445', firmware/nnet_utils/nnet_activation.h:445) [24]  (0.687 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('tanh_table1_addr', firmware/nnet_utils/nnet_activation.h:446) [26]  (0 ns)
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_activation.h:446) on array 'tanh_table1' [27]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_activation.h:446) on array 'tanh_table1' [27]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
