********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.17:00:35
COMMAND: -cd verilog/src/unisims SIM_CONFIGE3.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l SIM_CONFIGE3.v.log

[ERR:UH0701] SIM_CONFIGE3.v:1079: Unsupported statement "<n<> u<17527> t<Tf_item_declaration> p<17717> c<17526> s<17715> l<1079>>        input ib_d;
".

[ERR:UH0701] SIM_CONFIGE3.v:2170: Unsupported statement "<n<> u<35818> t<Tf_item_declaration> p<36089> c<35817> s<35824> l<2170>>     output stup_bflag;
".

[ERR:UH0701] SIM_CONFIGE3.v:2171: Unsupported statement "<n<> u<35824> t<Tf_item_declaration> p<36089> c<35823> s<35840> l<2171>>     output stup_eflag;
".

[ERR:UH0701] SIM_CONFIGE3.v:2172: Unsupported statement "<n<> u<35840> t<Tf_item_declaration> p<36089> c<35839> s<35856> l<2172>>     output [2:0] cst_o;
".

[ERR:UH0701] SIM_CONFIGE3.v:2173: Unsupported statement "<n<> u<35856> t<Tf_item_declaration> p<36089> c<35855> s<35872> l<2173>>     input [2:0] cst_in;
".

[ERR:UH0701] SIM_CONFIGE3.v:2174: Unsupported statement "<n<> u<35872> t<Tf_item_declaration> p<36089> c<35871> s<35888> l<2174>>     input [2:0] nst_in;
".

[ERR:UH0701] SIM_CONFIGE3.v:2175: Unsupported statement "<n<> u<35888> t<Tf_item_declaration> p<36089> c<35887> s<36087> l<2175>>     input [2:0] lock_cycle_in;
".

[ERR:UH0701] SIM_CONFIGE3.v:2210: Unsupported statement "<n<> u<36340> t<Tf_item_declaration> p<36649> c<36339> s<36356> l<2210>>     output [2:0] nx_st;
".

[ERR:UH0701] SIM_CONFIGE3.v:2211: Unsupported statement "<n<> u<36356> t<Tf_item_declaration> p<36649> c<36355> s<36372> l<2211>>     input [2:0] cur_st;
".

[ERR:UH0701] SIM_CONFIGE3.v:2212: Unsupported statement "<n<> u<36372> t<Tf_item_declaration> p<36649> c<36371> s<36388> l<2212>>     input [1:0] stup_pulse;
".

[ERR:UH0701] SIM_CONFIGE3.v:2213: Unsupported statement "<n<> u<36388> t<Tf_item_declaration> p<36649> c<36387> s<36647> l<2213>>     input [2:0] done_cycle_in;
".

[ERR:UH0701] SIM_CONFIGE3.v:2451: Unsupported statement "<n<> u<46669> t<Tf_item_declaration> p<46919> c<46668> s<46677> l<2451>>   input [31:0] rdbk_reg;
".

[ERR:UH0701] SIM_CONFIGE3.v:2452: Unsupported statement "<n<> u<46677> t<Tf_item_declaration> p<46919> c<46676> s<46917> l<2452>>   input integer rd_dcnt;
".

[ERR:UH0701] SIM_CONFIGE3.v:2467: Unsupported statement "<n<> u<46942> t<Tf_item_declaration> p<47248> c<46941> s<46950> l<2467>>   input [31:0] rdbk_reg;
".

[ERR:UH0701] SIM_CONFIGE3.v:2468: Unsupported statement "<n<> u<46950> t<Tf_item_declaration> p<47248> c<46949> s<47246> l<2468>>   input integer rd_dcnt;
".

[ERR:UH0701] SIM_CONFIGE3.v:2487: Unsupported statement "<n<> u<47271> t<Tf_item_declaration> p<47542> c<47270> s<47279> l<2487>>   input [31:0] rdbk_reg;
".

[ERR:UH0701] SIM_CONFIGE3.v:2488: Unsupported statement "<n<> u<47279> t<Tf_item_declaration> p<47542> c<47278> s<47540> l<2488>>   input integer rd_dcnt;
".

[NTE:CP0309] SIM_CONFIGE3.v:48: Implicit port type (wire) for "AVAIL",
there are 6 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 17
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

