Library ieee;
use ieee.std_logic_1164.all;

entity Chen_Kevin_Bitwise_AND is
port(
	