HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||eth_dummy.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/48||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||eth_dummy.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/50||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||eth_dummy.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/52||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||eth_dummy.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/54||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||eth_dummy.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/56||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||eth_dummy.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/58||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||eth_dummy.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/63||eth_dummy_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\eth_dummy_MSS\eth_dummy_MSS_syn.v'/linenumber/436
Implementation;Synthesis||CL318||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||eth_dummy.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/95||OSC_C0_OSC_C0_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||eth_dummy.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/96||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||eth_dummy.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/97||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||eth_dummy.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/98||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||eth_dummy.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/99||OSC_C0_OSC_C0_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||eth_dummy.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/112||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||eth_dummy.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/264||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||eth_dummy.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/265||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||eth_dummy.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/266||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||eth_dummy.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/267||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||eth_dummy.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/268||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist eth_dummy ||eth_dummy.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/275||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock eth_dummy|MAC_MII_TX_CLK which controls 1 sequential elements including eth_dummy_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||eth_dummy.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/309||eth_dummy_mss.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\work\eth_dummy_MSS\eth_dummy_MSS.v'/linenumber/225
Implementation;Synthesis||MT530||@W:Found inferred clock eth_dummy|MAC_MII_RX_CLK which controls 1 sequential elements including eth_dummy_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||eth_dummy.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/310||eth_dummy_mss.v(225);liberoaction://cross_probe/hdl/file/'<project>\component\work\eth_dummy_MSS\eth_dummy_MSS.v'/linenumber/225
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||eth_dummy.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/312||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||eth_dummy.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/375||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||eth_dummy.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/376||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||eth_dummy.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/377||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||eth_dummy.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/378||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||eth_dummy.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/379||osc_c0_osc_c0_0_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/15
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||eth_dummy.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/442||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||eth_dummy.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/443||null;null
Implementation;Synthesis||MT615||@N: Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||eth_dummy.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/453||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock eth_dummy|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on port MAC_MII_TX_CLK.||eth_dummy.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/454||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock eth_dummy|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on port MAC_MII_RX_CLK.||eth_dummy.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\eth_dummy.srr'/linenumber/455||null;null
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/65601541||Warning: Layout was invoked with the Timing-Driven option, but the placer was not able to find any timing-constrained paths.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:eth_dummy
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 6 Info(s)||eth_dummy_layout_log.log;liberoaction://open_report/file/eth_dummy_layout_log.log||(null);(null)
