Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date             : Sat May  4 13:14:01 2019
| Host             : W7-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file c64_zx3_power_routed.rpt -pb c64_zx3_power_summary_routed.pb -rpx c64_zx3_power_routed.rpx
| Design           : c64_zx3
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.248        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.175        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.008 |        9 |       --- |             --- |
| Slice Logic             |     0.012 |    14670 |       --- |             --- |
|   LUT as Logic          |     0.011 |     7123 |     20800 |           34.25 |
|   CARRY4                |    <0.001 |      405 |      8150 |            4.97 |
|   Register              |    <0.001 |     5457 |     41600 |           13.12 |
|   F7/F8 Muxes           |    <0.001 |      381 |     32600 |            1.17 |
|   LUT as Shift Register |    <0.001 |       47 |      9600 |            0.49 |
|   Others                |     0.000 |      122 |       --- |             --- |
| Signals                 |     0.015 |    11836 |       --- |             --- |
| Block RAM               |     0.021 |     21.5 |        50 |           43.00 |
| MMCM                    |     0.086 |        1 |         5 |           20.00 |
| DSPs                    |     0.004 |       13 |        90 |           14.44 |
| I/O                     |     0.028 |       95 |       170 |           55.88 |
| Static Power            |     0.073 |          |           |                 |
| Total                   |     0.248 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.070 |       0.059 |      0.010 |
| Vccaux    |       1.800 |     0.061 |       0.049 |      0.013 |
| Vcco33    |       3.300 |     0.009 |       0.008 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+---------------------------+-----------------+
| Clock            | Domain                    | Constraint (ns) |
+------------------+---------------------------+-----------------+
| clk32_relojes    | pll/inst/clk32_relojes    |            31.3 |
| clk32n_relojes   | pll/inst/clk32n_relojes   |            31.2 |
| clk64_relojes    | pll/inst/clk64_relojes    |            15.6 |
| clk64ps_relojes  | pll/inst/clk64ps_relojes  |            15.6 |
| clk_ctrl_relojes | pll/inst/clk_ctrl_relojes |            15.6 |
| clkfbout_relojes | pll/inst/clkfbout_relojes |           100.0 |
| clock_50         | clock_50                  |            20.0 |
+------------------+---------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| c64_zx3              |     0.175 |
|   MyCtrlModule       |     0.029 |
|     myosd            |     0.001 |
|     myrom            |     0.015 |
|     zpu              |     0.012 |
|   c1541_sd           |     0.004 |
|     c1541            |     0.003 |
|       cpu            |     0.001 |
|       rom_c1541_inst |     0.001 |
|   dac                |     0.003 |
|   fpga64             |     0.022 |
|     buslogic         |     0.003 |
|       basicrom       |     0.001 |
|       kernelrom      |     0.001 |
|     cpu              |     0.002 |
|       cpu            |     0.002 |
|     sid              |     0.006 |
|       i_regs         |     0.002 |
|     sid_8580         |     0.008 |
|       filters        |     0.002 |
|       v1             |     0.003 |
|       v3             |     0.002 |
|     vic              |     0.002 |
|   pll                |     0.087 |
|     inst             |     0.087 |
+----------------------+-----------+


