# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: RAKSHITHA P

RegisterNumber: 23003502

Code:


![Exp2 code](https://github.com/rakshithaprakashkumar11/Experiment--02-Implementation-of-combinational-logic-/assets/150994181/5276ed03-464f-47c1-af72-df93dcfd7753)

Truthtable:


![Exp2 truthtable](https://github.com/rakshithaprakashkumar11/Experiment--02-Implementation-of-combinational-logic-/assets/150994181/31ce8a37-6a39-4b4e-abce-10c3b4416312)


RTL Viewer:



![Exp2 RTL diagram](https://github.com/rakshithaprakashkumar11/Experiment--02-Implementation-of-combinational-logic-/assets/150994181/d141b4ca-2d10-4454-bcb4-08edc16a9b4c)



## Output:


![Exp2 wave](https://github.com/rakshithaprakashkumar11/Experiment--02-Implementation-of-combinational-logic-/assets/150994181/8da90a53-6872-45b6-869f-e97da88023b1)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
