0.7
2020.2
Oct 13 2023
20:47:58
C:/FPGA_project/my_cn32/my_cn32.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/FPGA_project/my_cn32/my_cn32.srcs/sim_1/new/my_cn32_tb.v,1728973875,verilog,,,,my_cn32_tb,,,,,,,,
C:/FPGA_project/my_cn32/my_cn32.srcs/sources_1/new/my_cn32.v,1728972496,verilog,,C:/FPGA_project/my_cn32/my_cn32.srcs/sim_1/new/my_cn32_tb.v,,my_cn32,,,,,,,,
