<stg><name>Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO</name>


<trans_list>

<trans id="90" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten26"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %INTTTwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %NTTTwiddleIn, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INTTTwiddleIn, void @empty_0, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NTTTwiddleIn, void @empty_0, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i19 0, i19 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:10 %store_ln115 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i19 0, i19 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:12 %store_ln117 = store i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:13 %store_ln119 = store i13 0, i13 %k

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.inc99

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.inc99:0 %indvar_flatten13_load = load i19 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.inc99:1 %indvar_flatten26_load = load i19 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="indvar_flatten26_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc99:2 %icmp_ln115 = icmp_eq  i19 %indvar_flatten26_load, i19 393216

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc99:3 %add_ln115_1 = add i19 %indvar_flatten26_load, i19 1

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc99:4 %br_ln115 = br i1 %icmp_ln115, void %for.inc105, void %sw.epilog.loopexit587.exitStub

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc105:6 %icmp_ln117 = icmp_eq  i19 %indvar_flatten13_load, i19 131072

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
arrayidx9861.exit:1 %add_ln117_1 = add i19 %indvar_flatten13_load, i19 1

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
arrayidx9861.exit:2 %select_ln117_1 = select i1 %icmp_ln117, i19 1, i19 %add_ln117_1

]]></Node>
<StgValue><ssdm name="select_ln117_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx9861.exit:3 %store_ln115 = store i19 %add_ln115_1, i19 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx9861.exit:5 %store_ln117 = store i19 %select_ln117_1, i19 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc105:0 %k_load = load i13 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc105:1 %j_load = load i6 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc105:2 %i_load = load i2 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc105:3 %add_ln115 = add i2 %i_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc105:7 %select_ln115 = select i1 %icmp_ln117, i6 0, i6 %j_load

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc105:8 %xor_ln115 = xor i1 %icmp_ln117, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln115"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc105:9 %icmp_ln119 = icmp_eq  i13 %k_load, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc105:10 %and_ln115 = and i1 %icmp_ln119, i1 %xor_ln115

]]></Node>
<StgValue><ssdm name="and_ln115"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc105:11 %select_ln115_1 = select i1 %icmp_ln117, i2 %add_ln115, i2 %i_load

]]></Node>
<StgValue><ssdm name="select_ln115_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc105:12 %add_ln117 = add i6 %select_ln115, i6 1

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc105:13 %empty = or i1 %and_ln115, i1 %icmp_ln117

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc105:14 %k_6_mid2 = select i1 %empty, i13 0, i13 %k_load

]]></Node>
<StgValue><ssdm name="k_6_mid2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc105:15 %select_ln117 = select i1 %and_ln115, i6 %add_ln117, i6 %select_ln115

]]></Node>
<StgValue><ssdm name="select_ln117"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
for.inc105:16 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %select_ln115_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="6">
<![CDATA[
for.inc105:17 %zext_ln120 = zext i6 %select_ln117

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc105:18 %add_ln119_1 = add i7 %tmp_s, i7 %zext_ln120

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="13">
<![CDATA[
for.inc105:19 %trunc_ln119 = trunc i13 %k_6_mid2

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="13">
<![CDATA[
for.inc105:20 %trunc_ln119_5 = trunc i13 %k_6_mid2

]]></Node>
<StgValue><ssdm name="trunc_ln119_5"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc105:22 %lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %k_6_mid2, i32 2, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="14" op_1_bw="2" op_2_bw="12">
<![CDATA[
for.inc105:33 %tmp_52 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i2.i12, i2 %select_ln115_1, i12 %trunc_ln119

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="14">
<![CDATA[
for.inc105:34 %zext_ln120_1 = zext i14 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc105:35 %NTTTwiddleIn_addr = getelementptr i32 %NTTTwiddleIn, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc105:36 %INTTTwiddleIn_addr = getelementptr i32 %INTTTwiddleIn, i64 0, i64 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="14">
<![CDATA[
for.inc105:37 %NTTTwiddleIn_load = load i14 %NTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="14">
<![CDATA[
for.inc105:38 %INTTTwiddleIn_load = load i14 %INTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc105:39 %switch_ln120 = switch i2 %trunc_ln119_5, void %arrayidx9861.case.3, i2 0, void %arrayidx9861.case.0, i2 1, void %arrayidx9861.case.1, i2 2, void %arrayidx9861.case.2

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayidx9861.exit:0 %add_ln119 = add i13 %k_6_mid2, i13 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx9861.exit:4 %store_ln115 = store i2 %select_ln115_1, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx9861.exit:6 %store_ln117 = store i6 %select_ln117, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx9861.exit:7 %store_ln119 = store i13 %add_ln119, i13 %k

]]></Node>
<StgValue><ssdm name="store_ln119"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9861.exit:8 %br_ln119 = br void %for.inc99

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0">
<![CDATA[
sw.epilog.loopexit587.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc105:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc105:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 393216, i64 393216, i64 393216

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc105:21 %specpipeline_ln119 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln119"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
for.inc105:23 %tmp_51 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %add_ln119_1, i10 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="17">
<![CDATA[
for.inc105:24 %zext_ln120_2 = zext i17 %tmp_51

]]></Node>
<StgValue><ssdm name="zext_ln120_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc105:25 %NTTTWiddleRAM_addr = getelementptr i32 %NTTTWiddleRAM, i64 0, i64 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc105:26 %NTTTWiddleRAM_1_addr = getelementptr i32 %NTTTWiddleRAM_1, i64 0, i64 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_1_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc105:27 %NTTTWiddleRAM_2_addr = getelementptr i32 %NTTTWiddleRAM_2, i64 0, i64 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_2_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc105:28 %NTTTWiddleRAM_3_addr = getelementptr i32 %NTTTWiddleRAM_3, i64 0, i64 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="NTTTWiddleRAM_3_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc105:29 %INTTTWiddleRAM_addr = getelementptr i32 %INTTTWiddleRAM, i64 0, i64 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_addr"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc105:30 %INTTTWiddleRAM_1_addr = getelementptr i32 %INTTTWiddleRAM_1, i64 0, i64 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_1_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc105:31 %INTTTWiddleRAM_2_addr = getelementptr i32 %INTTTWiddleRAM_2, i64 0, i64 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_2_addr"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc105:32 %INTTTWiddleRAM_3_addr = getelementptr i32 %INTTTWiddleRAM_3, i64 0, i64 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="INTTTWiddleRAM_3_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="14">
<![CDATA[
for.inc105:37 %NTTTwiddleIn_load = load i14 %NTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="NTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="14">
<![CDATA[
for.inc105:38 %INTTTwiddleIn_load = load i14 %INTTTwiddleIn_addr

]]></Node>
<StgValue><ssdm name="INTTTwiddleIn_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx9861.case.2:0 %store_ln120 = store i32 %NTTTwiddleIn_load, i17 %NTTTWiddleRAM_2_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx9861.case.2:1 %store_ln121 = store i32 %INTTTwiddleIn_load, i17 %INTTTWiddleRAM_2_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9861.case.2:2 %br_ln121 = br void %arrayidx9861.exit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx9861.case.1:0 %store_ln120 = store i32 %NTTTwiddleIn_load, i17 %NTTTWiddleRAM_1_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx9861.case.1:1 %store_ln121 = store i32 %INTTTwiddleIn_load, i17 %INTTTWiddleRAM_1_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9861.case.1:2 %br_ln121 = br void %arrayidx9861.exit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx9861.case.0:0 %store_ln120 = store i32 %NTTTwiddleIn_load, i17 %NTTTWiddleRAM_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx9861.case.0:1 %store_ln121 = store i32 %INTTTwiddleIn_load, i17 %INTTTWiddleRAM_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9861.case.0:2 %br_ln121 = br void %arrayidx9861.exit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx9861.case.3:0 %store_ln120 = store i32 %NTTTwiddleIn_load, i17 %NTTTWiddleRAM_3_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx9861.case.3:1 %store_ln121 = store i32 %INTTTwiddleIn_load, i17 %INTTTWiddleRAM_3_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9861.case.3:2 %br_ln121 = br void %arrayidx9861.exit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="103" name="NTTTWiddleRAM" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="NTTTWiddleRAM_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="NTTTWiddleRAM_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="NTTTWiddleRAM_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="NTTTWiddleRAM_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="INTTTWiddleRAM" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="108" name="INTTTWiddleRAM_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="INTTTWiddleRAM_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="INTTTWiddleRAM_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="INTTTWiddleRAM_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="NTTTwiddleIn" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="NTTTwiddleIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="INTTTwiddleIn" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="INTTTwiddleIn"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="114" from="StgValue_113" to="k" fromId="113" toId="6">
</dataflow>
<dataflow id="115" from="StgValue_113" to="j" fromId="113" toId="7">
</dataflow>
<dataflow id="116" from="StgValue_113" to="indvar_flatten13" fromId="113" toId="8">
</dataflow>
<dataflow id="117" from="StgValue_113" to="i" fromId="113" toId="9">
</dataflow>
<dataflow id="118" from="StgValue_113" to="indvar_flatten26" fromId="113" toId="10">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="119" toId="11">
</dataflow>
<dataflow id="121" from="INTTTwiddleIn" to="specmemcore_ln0" fromId="112" toId="11">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="11">
</dataflow>
<dataflow id="125" from="StgValue_124" to="specmemcore_ln0" fromId="124" toId="11">
</dataflow>
<dataflow id="127" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="11">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="119" toId="12">
</dataflow>
<dataflow id="129" from="NTTTwiddleIn" to="specmemcore_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="130" from="StgValue_122" to="specmemcore_ln0" fromId="122" toId="12">
</dataflow>
<dataflow id="131" from="StgValue_124" to="specmemcore_ln0" fromId="124" toId="12">
</dataflow>
<dataflow id="132" from="StgValue_126" to="specmemcore_ln0" fromId="126" toId="12">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="13">
</dataflow>
<dataflow id="135" from="INTTTwiddleIn" to="specinterface_ln0" fromId="112" toId="13">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="136" toId="13">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="13">
</dataflow>
<dataflow id="140" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="13">
</dataflow>
<dataflow id="142" from="empty_5" to="specinterface_ln0" fromId="141" toId="13">
</dataflow>
<dataflow id="143" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="13">
</dataflow>
<dataflow id="144" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="13">
</dataflow>
<dataflow id="145" from="empty_5" to="specinterface_ln0" fromId="141" toId="13">
</dataflow>
<dataflow id="146" from="empty_5" to="specinterface_ln0" fromId="141" toId="13">
</dataflow>
<dataflow id="147" from="empty_5" to="specinterface_ln0" fromId="141" toId="13">
</dataflow>
<dataflow id="148" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="13">
</dataflow>
<dataflow id="149" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="13">
</dataflow>
<dataflow id="150" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="13">
</dataflow>
<dataflow id="151" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="13">
</dataflow>
<dataflow id="152" from="empty_5" to="specinterface_ln0" fromId="141" toId="13">
</dataflow>
<dataflow id="153" from="empty_5" to="specinterface_ln0" fromId="141" toId="13">
</dataflow>
<dataflow id="155" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="13">
</dataflow>
<dataflow id="156" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="13">
</dataflow>
<dataflow id="157" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="13">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="133" toId="14">
</dataflow>
<dataflow id="159" from="NTTTwiddleIn" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="136" toId="14">
</dataflow>
<dataflow id="161" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="162" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="163" from="empty_5" to="specinterface_ln0" fromId="141" toId="14">
</dataflow>
<dataflow id="164" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="14">
</dataflow>
<dataflow id="165" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="166" from="empty_5" to="specinterface_ln0" fromId="141" toId="14">
</dataflow>
<dataflow id="167" from="empty_5" to="specinterface_ln0" fromId="141" toId="14">
</dataflow>
<dataflow id="168" from="empty_5" to="specinterface_ln0" fromId="141" toId="14">
</dataflow>
<dataflow id="169" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="170" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="171" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="172" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="173" from="empty_5" to="specinterface_ln0" fromId="141" toId="14">
</dataflow>
<dataflow id="174" from="empty_5" to="specinterface_ln0" fromId="141" toId="14">
</dataflow>
<dataflow id="175" from="StgValue_154" to="specinterface_ln0" fromId="154" toId="14">
</dataflow>
<dataflow id="176" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="177" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="14">
</dataflow>
<dataflow id="179" from="StgValue_178" to="store_ln0" fromId="178" toId="15">
</dataflow>
<dataflow id="180" from="indvar_flatten26" to="store_ln0" fromId="10" toId="15">
</dataflow>
<dataflow id="182" from="StgValue_181" to="store_ln115" fromId="181" toId="16">
</dataflow>
<dataflow id="183" from="i" to="store_ln115" fromId="9" toId="16">
</dataflow>
<dataflow id="184" from="StgValue_178" to="store_ln0" fromId="178" toId="17">
</dataflow>
<dataflow id="185" from="indvar_flatten13" to="store_ln0" fromId="8" toId="17">
</dataflow>
<dataflow id="187" from="StgValue_186" to="store_ln117" fromId="186" toId="18">
</dataflow>
<dataflow id="188" from="j" to="store_ln117" fromId="7" toId="18">
</dataflow>
<dataflow id="190" from="StgValue_189" to="store_ln119" fromId="189" toId="19">
</dataflow>
<dataflow id="191" from="k" to="store_ln119" fromId="6" toId="19">
</dataflow>
<dataflow id="192" from="indvar_flatten13" to="indvar_flatten13_load" fromId="8" toId="21">
</dataflow>
<dataflow id="193" from="indvar_flatten26" to="indvar_flatten26_load" fromId="10" toId="22">
</dataflow>
<dataflow id="194" from="indvar_flatten26_load" to="icmp_ln115" fromId="22" toId="23">
</dataflow>
<dataflow id="196" from="StgValue_195" to="icmp_ln115" fromId="195" toId="23">
</dataflow>
<dataflow id="197" from="indvar_flatten26_load" to="add_ln115_1" fromId="22" toId="24">
</dataflow>
<dataflow id="199" from="StgValue_198" to="add_ln115_1" fromId="198" toId="24">
</dataflow>
<dataflow id="200" from="icmp_ln115" to="br_ln115" fromId="23" toId="25">
</dataflow>
<dataflow id="201" from="indvar_flatten13_load" to="icmp_ln117" fromId="21" toId="26">
</dataflow>
<dataflow id="203" from="StgValue_202" to="icmp_ln117" fromId="202" toId="26">
</dataflow>
<dataflow id="204" from="indvar_flatten13_load" to="add_ln117_1" fromId="21" toId="27">
</dataflow>
<dataflow id="205" from="StgValue_198" to="add_ln117_1" fromId="198" toId="27">
</dataflow>
<dataflow id="206" from="icmp_ln117" to="select_ln117_1" fromId="26" toId="28">
</dataflow>
<dataflow id="207" from="StgValue_198" to="select_ln117_1" fromId="198" toId="28">
</dataflow>
<dataflow id="208" from="add_ln117_1" to="select_ln117_1" fromId="27" toId="28">
</dataflow>
<dataflow id="209" from="add_ln115_1" to="store_ln115" fromId="24" toId="29">
</dataflow>
<dataflow id="210" from="indvar_flatten26" to="store_ln115" fromId="10" toId="29">
</dataflow>
<dataflow id="211" from="select_ln117_1" to="store_ln117" fromId="28" toId="30">
</dataflow>
<dataflow id="212" from="indvar_flatten13" to="store_ln117" fromId="8" toId="30">
</dataflow>
<dataflow id="213" from="k" to="k_load" fromId="6" toId="31">
</dataflow>
<dataflow id="214" from="j" to="j_load" fromId="7" toId="32">
</dataflow>
<dataflow id="215" from="i" to="i_load" fromId="9" toId="33">
</dataflow>
<dataflow id="216" from="i_load" to="add_ln115" fromId="33" toId="34">
</dataflow>
<dataflow id="218" from="StgValue_217" to="add_ln115" fromId="217" toId="34">
</dataflow>
<dataflow id="219" from="icmp_ln117" to="select_ln115" fromId="26" toId="35">
</dataflow>
<dataflow id="220" from="StgValue_186" to="select_ln115" fromId="186" toId="35">
</dataflow>
<dataflow id="221" from="j_load" to="select_ln115" fromId="32" toId="35">
</dataflow>
<dataflow id="222" from="icmp_ln117" to="xor_ln115" fromId="26" toId="36">
</dataflow>
<dataflow id="224" from="StgValue_223" to="xor_ln115" fromId="223" toId="36">
</dataflow>
<dataflow id="225" from="k_load" to="icmp_ln119" fromId="31" toId="37">
</dataflow>
<dataflow id="227" from="StgValue_226" to="icmp_ln119" fromId="226" toId="37">
</dataflow>
<dataflow id="228" from="icmp_ln119" to="and_ln115" fromId="37" toId="38">
</dataflow>
<dataflow id="229" from="xor_ln115" to="and_ln115" fromId="36" toId="38">
</dataflow>
<dataflow id="230" from="icmp_ln117" to="select_ln115_1" fromId="26" toId="39">
</dataflow>
<dataflow id="231" from="add_ln115" to="select_ln115_1" fromId="34" toId="39">
</dataflow>
<dataflow id="232" from="i_load" to="select_ln115_1" fromId="33" toId="39">
</dataflow>
<dataflow id="233" from="select_ln115" to="add_ln117" fromId="35" toId="40">
</dataflow>
<dataflow id="235" from="StgValue_234" to="add_ln117" fromId="234" toId="40">
</dataflow>
<dataflow id="236" from="and_ln115" to="empty" fromId="38" toId="41">
</dataflow>
<dataflow id="237" from="icmp_ln117" to="empty" fromId="26" toId="41">
</dataflow>
<dataflow id="238" from="empty" to="k_6_mid2" fromId="41" toId="42">
</dataflow>
<dataflow id="239" from="StgValue_189" to="k_6_mid2" fromId="189" toId="42">
</dataflow>
<dataflow id="240" from="k_load" to="k_6_mid2" fromId="31" toId="42">
</dataflow>
<dataflow id="241" from="and_ln115" to="select_ln117" fromId="38" toId="43">
</dataflow>
<dataflow id="242" from="add_ln117" to="select_ln117" fromId="40" toId="43">
</dataflow>
<dataflow id="243" from="select_ln115" to="select_ln117" fromId="35" toId="43">
</dataflow>
<dataflow id="245" from="_ssdm_op_BitConcatenate.i7.i2.i5" to="tmp_s" fromId="244" toId="44">
</dataflow>
<dataflow id="246" from="select_ln115_1" to="tmp_s" fromId="39" toId="44">
</dataflow>
<dataflow id="248" from="StgValue_247" to="tmp_s" fromId="247" toId="44">
</dataflow>
<dataflow id="249" from="select_ln117" to="zext_ln120" fromId="43" toId="45">
</dataflow>
<dataflow id="250" from="tmp_s" to="add_ln119_1" fromId="44" toId="46">
</dataflow>
<dataflow id="251" from="zext_ln120" to="add_ln119_1" fromId="45" toId="46">
</dataflow>
<dataflow id="252" from="k_6_mid2" to="trunc_ln119" fromId="42" toId="47">
</dataflow>
<dataflow id="253" from="k_6_mid2" to="trunc_ln119_5" fromId="42" toId="48">
</dataflow>
<dataflow id="255" from="_ssdm_op_PartSelect.i10.i13.i32.i32" to="lshr_ln" fromId="254" toId="49">
</dataflow>
<dataflow id="256" from="k_6_mid2" to="lshr_ln" fromId="42" toId="49">
</dataflow>
<dataflow id="258" from="StgValue_257" to="lshr_ln" fromId="257" toId="49">
</dataflow>
<dataflow id="260" from="StgValue_259" to="lshr_ln" fromId="259" toId="49">
</dataflow>
<dataflow id="262" from="_ssdm_op_BitConcatenate.i14.i2.i12" to="tmp_52" fromId="261" toId="50">
</dataflow>
<dataflow id="263" from="select_ln115_1" to="tmp_52" fromId="39" toId="50">
</dataflow>
<dataflow id="264" from="trunc_ln119" to="tmp_52" fromId="47" toId="50">
</dataflow>
<dataflow id="265" from="tmp_52" to="zext_ln120_1" fromId="50" toId="51">
</dataflow>
<dataflow id="266" from="NTTTwiddleIn" to="NTTTwiddleIn_addr" fromId="111" toId="52">
</dataflow>
<dataflow id="268" from="StgValue_267" to="NTTTwiddleIn_addr" fromId="267" toId="52">
</dataflow>
<dataflow id="269" from="zext_ln120_1" to="NTTTwiddleIn_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="270" from="INTTTwiddleIn" to="INTTTwiddleIn_addr" fromId="112" toId="53">
</dataflow>
<dataflow id="271" from="StgValue_267" to="INTTTwiddleIn_addr" fromId="267" toId="53">
</dataflow>
<dataflow id="272" from="zext_ln120_1" to="INTTTwiddleIn_addr" fromId="51" toId="53">
</dataflow>
<dataflow id="273" from="NTTTwiddleIn_addr" to="NTTTwiddleIn_load" fromId="52" toId="54">
</dataflow>
<dataflow id="274" from="INTTTwiddleIn_addr" to="INTTTwiddleIn_load" fromId="53" toId="55">
</dataflow>
<dataflow id="275" from="trunc_ln119_5" to="switch_ln120" fromId="48" toId="56">
</dataflow>
<dataflow id="276" from="StgValue_181" to="switch_ln120" fromId="181" toId="56">
</dataflow>
<dataflow id="277" from="StgValue_217" to="switch_ln120" fromId="217" toId="56">
</dataflow>
<dataflow id="279" from="StgValue_278" to="switch_ln120" fromId="278" toId="56">
</dataflow>
<dataflow id="280" from="k_6_mid2" to="add_ln119" fromId="42" toId="57">
</dataflow>
<dataflow id="282" from="StgValue_281" to="add_ln119" fromId="281" toId="57">
</dataflow>
<dataflow id="283" from="select_ln115_1" to="store_ln115" fromId="39" toId="58">
</dataflow>
<dataflow id="284" from="i" to="store_ln115" fromId="9" toId="58">
</dataflow>
<dataflow id="285" from="select_ln117" to="store_ln117" fromId="43" toId="59">
</dataflow>
<dataflow id="286" from="j" to="store_ln117" fromId="7" toId="59">
</dataflow>
<dataflow id="287" from="add_ln119" to="store_ln119" fromId="57" toId="60">
</dataflow>
<dataflow id="288" from="k" to="store_ln119" fromId="6" toId="60">
</dataflow>
<dataflow id="290" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="289" toId="62">
</dataflow>
<dataflow id="292" from="WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP_str" to="specloopname_ln0" fromId="291" toId="62">
</dataflow>
<dataflow id="294" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="293" toId="63">
</dataflow>
<dataflow id="296" from="StgValue_295" to="speclooptripcount_ln0" fromId="295" toId="63">
</dataflow>
<dataflow id="297" from="StgValue_295" to="speclooptripcount_ln0" fromId="295" toId="63">
</dataflow>
<dataflow id="298" from="StgValue_295" to="speclooptripcount_ln0" fromId="295" toId="63">
</dataflow>
<dataflow id="300" from="_ssdm_op_SpecPipeline" to="specpipeline_ln119" fromId="299" toId="64">
</dataflow>
<dataflow id="301" from="StgValue_154" to="specpipeline_ln119" fromId="154" toId="64">
</dataflow>
<dataflow id="302" from="StgValue_138" to="specpipeline_ln119" fromId="138" toId="64">
</dataflow>
<dataflow id="303" from="StgValue_138" to="specpipeline_ln119" fromId="138" toId="64">
</dataflow>
<dataflow id="304" from="StgValue_138" to="specpipeline_ln119" fromId="138" toId="64">
</dataflow>
<dataflow id="305" from="empty_5" to="specpipeline_ln119" fromId="141" toId="64">
</dataflow>
<dataflow id="307" from="_ssdm_op_BitConcatenate.i17.i7.i10" to="tmp_51" fromId="306" toId="65">
</dataflow>
<dataflow id="308" from="add_ln119_1" to="tmp_51" fromId="46" toId="65">
</dataflow>
<dataflow id="309" from="lshr_ln" to="tmp_51" fromId="49" toId="65">
</dataflow>
<dataflow id="310" from="tmp_51" to="zext_ln120_2" fromId="65" toId="66">
</dataflow>
<dataflow id="311" from="NTTTWiddleRAM" to="NTTTWiddleRAM_addr" fromId="103" toId="67">
</dataflow>
<dataflow id="312" from="StgValue_267" to="NTTTWiddleRAM_addr" fromId="267" toId="67">
</dataflow>
<dataflow id="313" from="zext_ln120_2" to="NTTTWiddleRAM_addr" fromId="66" toId="67">
</dataflow>
<dataflow id="314" from="NTTTWiddleRAM_1" to="NTTTWiddleRAM_1_addr" fromId="104" toId="68">
</dataflow>
<dataflow id="315" from="StgValue_267" to="NTTTWiddleRAM_1_addr" fromId="267" toId="68">
</dataflow>
<dataflow id="316" from="zext_ln120_2" to="NTTTWiddleRAM_1_addr" fromId="66" toId="68">
</dataflow>
<dataflow id="317" from="NTTTWiddleRAM_2" to="NTTTWiddleRAM_2_addr" fromId="105" toId="69">
</dataflow>
<dataflow id="318" from="StgValue_267" to="NTTTWiddleRAM_2_addr" fromId="267" toId="69">
</dataflow>
<dataflow id="319" from="zext_ln120_2" to="NTTTWiddleRAM_2_addr" fromId="66" toId="69">
</dataflow>
<dataflow id="320" from="NTTTWiddleRAM_3" to="NTTTWiddleRAM_3_addr" fromId="106" toId="70">
</dataflow>
<dataflow id="321" from="StgValue_267" to="NTTTWiddleRAM_3_addr" fromId="267" toId="70">
</dataflow>
<dataflow id="322" from="zext_ln120_2" to="NTTTWiddleRAM_3_addr" fromId="66" toId="70">
</dataflow>
<dataflow id="323" from="INTTTWiddleRAM" to="INTTTWiddleRAM_addr" fromId="107" toId="71">
</dataflow>
<dataflow id="324" from="StgValue_267" to="INTTTWiddleRAM_addr" fromId="267" toId="71">
</dataflow>
<dataflow id="325" from="zext_ln120_2" to="INTTTWiddleRAM_addr" fromId="66" toId="71">
</dataflow>
<dataflow id="326" from="INTTTWiddleRAM_1" to="INTTTWiddleRAM_1_addr" fromId="108" toId="72">
</dataflow>
<dataflow id="327" from="StgValue_267" to="INTTTWiddleRAM_1_addr" fromId="267" toId="72">
</dataflow>
<dataflow id="328" from="zext_ln120_2" to="INTTTWiddleRAM_1_addr" fromId="66" toId="72">
</dataflow>
<dataflow id="329" from="INTTTWiddleRAM_2" to="INTTTWiddleRAM_2_addr" fromId="109" toId="73">
</dataflow>
<dataflow id="330" from="StgValue_267" to="INTTTWiddleRAM_2_addr" fromId="267" toId="73">
</dataflow>
<dataflow id="331" from="zext_ln120_2" to="INTTTWiddleRAM_2_addr" fromId="66" toId="73">
</dataflow>
<dataflow id="332" from="INTTTWiddleRAM_3" to="INTTTWiddleRAM_3_addr" fromId="110" toId="74">
</dataflow>
<dataflow id="333" from="StgValue_267" to="INTTTWiddleRAM_3_addr" fromId="267" toId="74">
</dataflow>
<dataflow id="334" from="zext_ln120_2" to="INTTTWiddleRAM_3_addr" fromId="66" toId="74">
</dataflow>
<dataflow id="335" from="NTTTwiddleIn_addr" to="NTTTwiddleIn_load" fromId="52" toId="75">
</dataflow>
<dataflow id="336" from="INTTTwiddleIn_addr" to="INTTTwiddleIn_load" fromId="53" toId="76">
</dataflow>
<dataflow id="337" from="NTTTwiddleIn_load" to="store_ln120" fromId="75" toId="77">
</dataflow>
<dataflow id="338" from="NTTTWiddleRAM_2_addr" to="store_ln120" fromId="69" toId="77">
</dataflow>
<dataflow id="339" from="INTTTwiddleIn_load" to="store_ln121" fromId="76" toId="78">
</dataflow>
<dataflow id="340" from="INTTTWiddleRAM_2_addr" to="store_ln121" fromId="73" toId="78">
</dataflow>
<dataflow id="341" from="NTTTwiddleIn_load" to="store_ln120" fromId="75" toId="80">
</dataflow>
<dataflow id="342" from="NTTTWiddleRAM_1_addr" to="store_ln120" fromId="68" toId="80">
</dataflow>
<dataflow id="343" from="INTTTwiddleIn_load" to="store_ln121" fromId="76" toId="81">
</dataflow>
<dataflow id="344" from="INTTTWiddleRAM_1_addr" to="store_ln121" fromId="72" toId="81">
</dataflow>
<dataflow id="345" from="NTTTwiddleIn_load" to="store_ln120" fromId="75" toId="83">
</dataflow>
<dataflow id="346" from="NTTTWiddleRAM_addr" to="store_ln120" fromId="67" toId="83">
</dataflow>
<dataflow id="347" from="INTTTwiddleIn_load" to="store_ln121" fromId="76" toId="84">
</dataflow>
<dataflow id="348" from="INTTTWiddleRAM_addr" to="store_ln121" fromId="71" toId="84">
</dataflow>
<dataflow id="349" from="NTTTwiddleIn_load" to="store_ln120" fromId="75" toId="86">
</dataflow>
<dataflow id="350" from="NTTTWiddleRAM_3_addr" to="store_ln120" fromId="70" toId="86">
</dataflow>
<dataflow id="351" from="INTTTwiddleIn_load" to="store_ln121" fromId="76" toId="87">
</dataflow>
<dataflow id="352" from="INTTTWiddleRAM_3_addr" to="store_ln121" fromId="74" toId="87">
</dataflow>
<dataflow id="353" from="icmp_ln115" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="354" from="icmp_ln117" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="355" from="trunc_ln119_5" to="StgValue_4" fromId="48" toId="4">
</dataflow>
<dataflow id="356" from="icmp_ln115" to="StgValue_3" fromId="23" toId="3">
</dataflow>
</dataflows>


</stg>
