\hypertarget{group___c_s_e___p_r_a_m___peripheral___access___layer}{}\doxysection{CSE\+\_\+\+PRAM Peripheral Access Layer}
\label{group___c_s_e___p_r_a_m___peripheral___access___layer}\index{CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}}
Collaboration diagram for CSE\+\_\+\+PRAM Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___c_s_e___p_r_a_m___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_s_e___p_r_a_m___register___masks}{CSE\+\_\+\+PRAM Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_c_s_e___p_r_a_m___type}{CSE\+\_\+\+PRAM\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em CSE\+\_\+\+PRAM -\/ Register Layout Typedef. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_s_e___p_r_a_m___peripheral___access___layer_ga0975a9a61032573c2232fa5a14576931}{CSE\+\_\+\+PRAM\+\_\+\+RAMn\+\_\+\+COUNT}}~32u
\begin{DoxyCompactList}\small\item\em CSE\+\_\+\+PRAM -\/ Size of Registers Arrays. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_s_e___p_r_a_m___peripheral___access___layer_ga6e288975aad52811fe5e23195384c1dc}{CSE\+\_\+\+PRAM\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of instances of the CSE\+\_\+\+PRAM module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_s_e___p_r_a_m___peripheral___access___layer_gadd4751eec44672a07e6898348daa5d59}{CSE\+\_\+\+PRAM\+\_\+\+BASE}}~(0x14001000u)
\begin{DoxyCompactList}\small\item\em Peripheral CSE\+\_\+\+PRAM base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_s_e___p_r_a_m___peripheral___access___layer_gade6e3e1cb84ca0ab4ee23039d179777f}{CSE\+\_\+\+PRAM}}~((\mbox{\hyperlink{struct_c_s_e___p_r_a_m___type}{CSE\+\_\+\+PRAM\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___c_s_e___p_r_a_m___peripheral___access___layer_gadd4751eec44672a07e6898348daa5d59}{CSE\+\_\+\+PRAM\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral CSE\+\_\+\+PRAM base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_s_e___p_r_a_m___peripheral___access___layer_ga5ec822b2958431c84f24fc83c8e8e417}{CSE\+\_\+\+PRAM\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___c_s_e___p_r_a_m___peripheral___access___layer_gadd4751eec44672a07e6898348daa5d59}{CSE\+\_\+\+PRAM\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of CSE\+\_\+\+PRAM peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___c_s_e___p_r_a_m___peripheral___access___layer_ga519e6a1a551c1447be70b933bb2a63ff}{CSE\+\_\+\+PRAM\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___c_s_e___p_r_a_m___peripheral___access___layer_gade6e3e1cb84ca0ab4ee23039d179777f}{CSE\+\_\+\+PRAM}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of CSE\+\_\+\+PRAM peripheral base pointers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_c_s_e___p_r_a_m___type}{CSE\+\_\+\+PRAM\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___c_s_e___p_r_a_m___peripheral___access___layer_ga8ffbf8bef235bf0fc733e714e2183ce7}{CSE\+\_\+\+PRAM\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___c_s_e___p_r_a_m___peripheral___access___layer_gade6e3e1cb84ca0ab4ee23039d179777f}\label{group___c_s_e___p_r_a_m___peripheral___access___layer_gade6e3e1cb84ca0ab4ee23039d179777f}} 
\index{CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}!CSE\_PRAM@{CSE\_PRAM}}
\index{CSE\_PRAM@{CSE\_PRAM}!CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSE\_PRAM}{CSE\_PRAM}}
{\footnotesize\ttfamily \#define CSE\+\_\+\+PRAM~((\mbox{\hyperlink{struct_c_s_e___p_r_a_m___type}{CSE\+\_\+\+PRAM\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___c_s_e___p_r_a_m___peripheral___access___layer_gadd4751eec44672a07e6898348daa5d59}{CSE\+\_\+\+PRAM\+\_\+\+BASE}})}



Peripheral CSE\+\_\+\+PRAM base pointer. 

\mbox{\Hypertarget{group___c_s_e___p_r_a_m___peripheral___access___layer_gadd4751eec44672a07e6898348daa5d59}\label{group___c_s_e___p_r_a_m___peripheral___access___layer_gadd4751eec44672a07e6898348daa5d59}} 
\index{CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}!CSE\_PRAM\_BASE@{CSE\_PRAM\_BASE}}
\index{CSE\_PRAM\_BASE@{CSE\_PRAM\_BASE}!CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSE\_PRAM\_BASE}{CSE\_PRAM\_BASE}}
{\footnotesize\ttfamily \#define CSE\+\_\+\+PRAM\+\_\+\+BASE~(0x14001000u)}



Peripheral CSE\+\_\+\+PRAM base address. 

\mbox{\Hypertarget{group___c_s_e___p_r_a_m___peripheral___access___layer_ga5ec822b2958431c84f24fc83c8e8e417}\label{group___c_s_e___p_r_a_m___peripheral___access___layer_ga5ec822b2958431c84f24fc83c8e8e417}} 
\index{CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}!CSE\_PRAM\_BASE\_ADDRS@{CSE\_PRAM\_BASE\_ADDRS}}
\index{CSE\_PRAM\_BASE\_ADDRS@{CSE\_PRAM\_BASE\_ADDRS}!CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSE\_PRAM\_BASE\_ADDRS}{CSE\_PRAM\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define CSE\+\_\+\+PRAM\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___c_s_e___p_r_a_m___peripheral___access___layer_gadd4751eec44672a07e6898348daa5d59}{CSE\+\_\+\+PRAM\+\_\+\+BASE}} \}}



Array initializer of CSE\+\_\+\+PRAM peripheral base addresses. 

\mbox{\Hypertarget{group___c_s_e___p_r_a_m___peripheral___access___layer_ga519e6a1a551c1447be70b933bb2a63ff}\label{group___c_s_e___p_r_a_m___peripheral___access___layer_ga519e6a1a551c1447be70b933bb2a63ff}} 
\index{CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}!CSE\_PRAM\_BASE\_PTRS@{CSE\_PRAM\_BASE\_PTRS}}
\index{CSE\_PRAM\_BASE\_PTRS@{CSE\_PRAM\_BASE\_PTRS}!CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSE\_PRAM\_BASE\_PTRS}{CSE\_PRAM\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define CSE\+\_\+\+PRAM\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___c_s_e___p_r_a_m___peripheral___access___layer_gade6e3e1cb84ca0ab4ee23039d179777f}{CSE\+\_\+\+PRAM}} \}}



Array initializer of CSE\+\_\+\+PRAM peripheral base pointers. 

\mbox{\Hypertarget{group___c_s_e___p_r_a_m___peripheral___access___layer_ga6e288975aad52811fe5e23195384c1dc}\label{group___c_s_e___p_r_a_m___peripheral___access___layer_ga6e288975aad52811fe5e23195384c1dc}} 
\index{CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}!CSE\_PRAM\_INSTANCE\_COUNT@{CSE\_PRAM\_INSTANCE\_COUNT}}
\index{CSE\_PRAM\_INSTANCE\_COUNT@{CSE\_PRAM\_INSTANCE\_COUNT}!CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSE\_PRAM\_INSTANCE\_COUNT}{CSE\_PRAM\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define CSE\+\_\+\+PRAM\+\_\+\+INSTANCE\+\_\+\+COUNT~(1u)}



Number of instances of the CSE\+\_\+\+PRAM module. 

\mbox{\Hypertarget{group___c_s_e___p_r_a_m___peripheral___access___layer_ga0975a9a61032573c2232fa5a14576931}\label{group___c_s_e___p_r_a_m___peripheral___access___layer_ga0975a9a61032573c2232fa5a14576931}} 
\index{CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}!CSE\_PRAM\_RAMn\_COUNT@{CSE\_PRAM\_RAMn\_COUNT}}
\index{CSE\_PRAM\_RAMn\_COUNT@{CSE\_PRAM\_RAMn\_COUNT}!CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSE\_PRAM\_RAMn\_COUNT}{CSE\_PRAM\_RAMn\_COUNT}}
{\footnotesize\ttfamily \#define CSE\+\_\+\+PRAM\+\_\+\+RAMn\+\_\+\+COUNT~32u}



CSE\+\_\+\+PRAM -\/ Size of Registers Arrays. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___c_s_e___p_r_a_m___peripheral___access___layer_ga8ffbf8bef235bf0fc733e714e2183ce7}\label{group___c_s_e___p_r_a_m___peripheral___access___layer_ga8ffbf8bef235bf0fc733e714e2183ce7}} 
\index{CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}!CSE\_PRAM\_MemMapPtr@{CSE\_PRAM\_MemMapPtr}}
\index{CSE\_PRAM\_MemMapPtr@{CSE\_PRAM\_MemMapPtr}!CSE\_PRAM Peripheral Access Layer@{CSE\_PRAM Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{CSE\_PRAM\_MemMapPtr}{CSE\_PRAM\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_c_s_e___p_r_a_m___type}{CSE\+\_\+\+PRAM\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___c_s_e___p_r_a_m___peripheral___access___layer_ga8ffbf8bef235bf0fc733e714e2183ce7}{CSE\+\_\+\+PRAM\+\_\+\+Mem\+Map\+Ptr}}}

