{"index": 164, "svad": "This property verifies that the **radical** signal remains at logic 0 when the active-high asynchronous reset **aclr** is deasserted (logic 0) and **radical** is initially at logic 0.\n\nThe check is triggered on every positive edge of the clock **clk**, provided the reset **aclr** is not asserted. When the condition **aclr == 0 && radical == 1'b0** holds at a clock edge, the property requires that **radical** must also be logic 0 at that same clock edge.\n\nThe assertion is disabled whenever the reset **aclr** is asserted (logic 1), meaning no check is performed during reset.", "reference_sva": "property p_radical_width_check;\n    @(posedge clk) disable iff (aclr == 1)\n        (aclr == 0 && radical == 1'b0) |-> radical == 1'b0;\nendproperty\nassert_p_radical_width_check: assert property (p_radical_width_check) else $error(\"Assertion failed: radical signal should remain 0 when aclr is 0 and radical is initially 0\");", "generated_sva": "property radical_stable;\n    @(posedge clk) disable iff (aclr)\n    (aclr == 0 && radical == 1'b0) |-> (radical == 1'b0);\nendproperty\n\nassert property (radical_stable);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_radical_width_check\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `b0`, `radical`\n\n* **Clocks & Resets:**\n    * Primary Clock: `clk` (posedge)\n    * Reset Signal: `aclr` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(aclr == 0 && radical == 1'b0)`\n    * Response condition: `radical == 1'b0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(aclr == 0 && radical == 1'b0)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `radical == 1'b0`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (aclr == 1)`\n    * Property is disabled when reset `aclr` is active high\n\n* **Assertion Structure:**\n    * `@(posedge clk) (aclr == 0 && radical == 1'b0) |-> radical == 1'b0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_radical_width_check;\n    @(posedge clk) disable iff (aclr == 1)\n        (aclr == 0 && radical == 1'b0) |-> radical == 1'b0;\nendproperty\nassert_p_radical_width_check: assert property (p_radical_width_check) else $error(\"Assertion failed: radical signal should remain 0 when aclr is 0 and radical is initially 0\");\n```\n\n**Summary:**\nProperty `p_radical_width_check` uses overlapping implication synchronized to `clk`.", "error_message": null, "generation_time": 2.637232542037964, "verification_time": 0.010871171951293945, "from_cache": false}