INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/16346/bjqtry/bjqtry.srcs/sources_1/new/bjqtry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bjqtry
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/16346/bjqtry/bjqtry.srcs/sim_1/new/sim_bjqtry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_bjqtry
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/16346/bjqtry/bjqtry.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
