# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v" \
"../../../../FPGA.srcs/sources_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
