#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xdd6580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xdd6710 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xdc82d0 .functor NOT 1, L_0xe2f350, C4<0>, C4<0>, C4<0>;
L_0xe2e580 .functor XOR 2, L_0xe2f0d0, L_0xe2f170, C4<00>, C4<00>;
L_0xe2ea10 .functor XOR 2, L_0xe2e580, L_0xe2f210, C4<00>, C4<00>;
v0xe285a0_0 .net *"_ivl_10", 1 0, L_0xe2f210;  1 drivers
v0xe286a0_0 .net *"_ivl_12", 1 0, L_0xe2ea10;  1 drivers
v0xe28780_0 .net *"_ivl_2", 1 0, L_0xe2f030;  1 drivers
v0xe28840_0 .net *"_ivl_4", 1 0, L_0xe2f0d0;  1 drivers
v0xe28920_0 .net *"_ivl_6", 1 0, L_0xe2f170;  1 drivers
v0xe28a50_0 .net *"_ivl_8", 1 0, L_0xe2e580;  1 drivers
v0xe28b30_0 .net "a", 0 0, v0xe23e50_0;  1 drivers
v0xe28bd0_0 .net "b", 0 0, v0xe23ef0_0;  1 drivers
v0xe28c70_0 .net "c", 0 0, v0xe23f90_0;  1 drivers
v0xe28d10_0 .var "clk", 0 0;
v0xe28db0_0 .net "d", 0 0, v0xe240d0_0;  1 drivers
v0xe28e50_0 .net "out_pos_dut", 0 0, L_0xe2eea0;  1 drivers
v0xe28ef0_0 .net "out_pos_ref", 0 0, L_0xe2a420;  1 drivers
v0xe28f90_0 .net "out_sop_dut", 0 0, L_0xe2ccf0;  1 drivers
v0xe29030_0 .net "out_sop_ref", 0 0, L_0xdfe600;  1 drivers
v0xe290d0_0 .var/2u "stats1", 223 0;
v0xe29170_0 .var/2u "strobe", 0 0;
v0xe29210_0 .net "tb_match", 0 0, L_0xe2f350;  1 drivers
v0xe292e0_0 .net "tb_mismatch", 0 0, L_0xdc82d0;  1 drivers
v0xe29380_0 .net "wavedrom_enable", 0 0, v0xe243a0_0;  1 drivers
v0xe29450_0 .net "wavedrom_title", 511 0, v0xe24440_0;  1 drivers
L_0xe2f030 .concat [ 1 1 0 0], L_0xe2a420, L_0xdfe600;
L_0xe2f0d0 .concat [ 1 1 0 0], L_0xe2a420, L_0xdfe600;
L_0xe2f170 .concat [ 1 1 0 0], L_0xe2eea0, L_0xe2ccf0;
L_0xe2f210 .concat [ 1 1 0 0], L_0xe2a420, L_0xdfe600;
L_0xe2f350 .cmp/eeq 2, L_0xe2f030, L_0xe2ea10;
S_0xdd68a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xdd6710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xdc86b0 .functor AND 1, v0xe23f90_0, v0xe240d0_0, C4<1>, C4<1>;
L_0xdc8a90 .functor NOT 1, v0xe23e50_0, C4<0>, C4<0>, C4<0>;
L_0xdc8e70 .functor NOT 1, v0xe23ef0_0, C4<0>, C4<0>, C4<0>;
L_0xdc90f0 .functor AND 1, L_0xdc8a90, L_0xdc8e70, C4<1>, C4<1>;
L_0xde1220 .functor AND 1, L_0xdc90f0, v0xe23f90_0, C4<1>, C4<1>;
L_0xdfe600 .functor OR 1, L_0xdc86b0, L_0xde1220, C4<0>, C4<0>;
L_0xe298a0 .functor NOT 1, v0xe23ef0_0, C4<0>, C4<0>, C4<0>;
L_0xe29910 .functor OR 1, L_0xe298a0, v0xe240d0_0, C4<0>, C4<0>;
L_0xe29a20 .functor AND 1, v0xe23f90_0, L_0xe29910, C4<1>, C4<1>;
L_0xe29ae0 .functor NOT 1, v0xe23e50_0, C4<0>, C4<0>, C4<0>;
L_0xe29bb0 .functor OR 1, L_0xe29ae0, v0xe23ef0_0, C4<0>, C4<0>;
L_0xe29c20 .functor AND 1, L_0xe29a20, L_0xe29bb0, C4<1>, C4<1>;
L_0xe29da0 .functor NOT 1, v0xe23ef0_0, C4<0>, C4<0>, C4<0>;
L_0xe29e10 .functor OR 1, L_0xe29da0, v0xe240d0_0, C4<0>, C4<0>;
L_0xe29d30 .functor AND 1, v0xe23f90_0, L_0xe29e10, C4<1>, C4<1>;
L_0xe29fa0 .functor NOT 1, v0xe23e50_0, C4<0>, C4<0>, C4<0>;
L_0xe2a0a0 .functor OR 1, L_0xe29fa0, v0xe240d0_0, C4<0>, C4<0>;
L_0xe2a160 .functor AND 1, L_0xe29d30, L_0xe2a0a0, C4<1>, C4<1>;
L_0xe2a310 .functor XNOR 1, L_0xe29c20, L_0xe2a160, C4<0>, C4<0>;
v0xdc7c00_0 .net *"_ivl_0", 0 0, L_0xdc86b0;  1 drivers
v0xdc8000_0 .net *"_ivl_12", 0 0, L_0xe298a0;  1 drivers
v0xdc83e0_0 .net *"_ivl_14", 0 0, L_0xe29910;  1 drivers
v0xdc87c0_0 .net *"_ivl_16", 0 0, L_0xe29a20;  1 drivers
v0xdc8ba0_0 .net *"_ivl_18", 0 0, L_0xe29ae0;  1 drivers
v0xdc8f80_0 .net *"_ivl_2", 0 0, L_0xdc8a90;  1 drivers
v0xdc9200_0 .net *"_ivl_20", 0 0, L_0xe29bb0;  1 drivers
v0xe223c0_0 .net *"_ivl_24", 0 0, L_0xe29da0;  1 drivers
v0xe224a0_0 .net *"_ivl_26", 0 0, L_0xe29e10;  1 drivers
v0xe22580_0 .net *"_ivl_28", 0 0, L_0xe29d30;  1 drivers
v0xe22660_0 .net *"_ivl_30", 0 0, L_0xe29fa0;  1 drivers
v0xe22740_0 .net *"_ivl_32", 0 0, L_0xe2a0a0;  1 drivers
v0xe22820_0 .net *"_ivl_36", 0 0, L_0xe2a310;  1 drivers
L_0x7fc75fbbe018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe228e0_0 .net *"_ivl_38", 0 0, L_0x7fc75fbbe018;  1 drivers
v0xe229c0_0 .net *"_ivl_4", 0 0, L_0xdc8e70;  1 drivers
v0xe22aa0_0 .net *"_ivl_6", 0 0, L_0xdc90f0;  1 drivers
v0xe22b80_0 .net *"_ivl_8", 0 0, L_0xde1220;  1 drivers
v0xe22c60_0 .net "a", 0 0, v0xe23e50_0;  alias, 1 drivers
v0xe22d20_0 .net "b", 0 0, v0xe23ef0_0;  alias, 1 drivers
v0xe22de0_0 .net "c", 0 0, v0xe23f90_0;  alias, 1 drivers
v0xe22ea0_0 .net "d", 0 0, v0xe240d0_0;  alias, 1 drivers
v0xe22f60_0 .net "out_pos", 0 0, L_0xe2a420;  alias, 1 drivers
v0xe23020_0 .net "out_sop", 0 0, L_0xdfe600;  alias, 1 drivers
v0xe230e0_0 .net "pos0", 0 0, L_0xe29c20;  1 drivers
v0xe231a0_0 .net "pos1", 0 0, L_0xe2a160;  1 drivers
L_0xe2a420 .functor MUXZ 1, L_0x7fc75fbbe018, L_0xe29c20, L_0xe2a310, C4<>;
S_0xe23320 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xdd6710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe23e50_0 .var "a", 0 0;
v0xe23ef0_0 .var "b", 0 0;
v0xe23f90_0 .var "c", 0 0;
v0xe24030_0 .net "clk", 0 0, v0xe28d10_0;  1 drivers
v0xe240d0_0 .var "d", 0 0;
v0xe241c0_0 .var/2u "fail", 0 0;
v0xe24260_0 .var/2u "fail1", 0 0;
v0xe24300_0 .net "tb_match", 0 0, L_0xe2f350;  alias, 1 drivers
v0xe243a0_0 .var "wavedrom_enable", 0 0;
v0xe24440_0 .var "wavedrom_title", 511 0;
E_0xdd4ef0/0 .event negedge, v0xe24030_0;
E_0xdd4ef0/1 .event posedge, v0xe24030_0;
E_0xdd4ef0 .event/or E_0xdd4ef0/0, E_0xdd4ef0/1;
S_0xe23650 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe23320;
 .timescale -12 -12;
v0xe23890_0 .var/2s "i", 31 0;
E_0xdd4d90 .event posedge, v0xe24030_0;
S_0xe23990 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe23320;
 .timescale -12 -12;
v0xe23b90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe23c70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe23320;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe24620 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xdd6710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe2a5d0 .functor NOT 1, v0xe23e50_0, C4<0>, C4<0>, C4<0>;
L_0xe2a660 .functor NOT 1, v0xe23ef0_0, C4<0>, C4<0>, C4<0>;
L_0xe2a800 .functor AND 1, L_0xe2a5d0, L_0xe2a660, C4<1>, C4<1>;
L_0xe2a910 .functor NOT 1, v0xe23f90_0, C4<0>, C4<0>, C4<0>;
L_0xe2aac0 .functor AND 1, L_0xe2a800, L_0xe2a910, C4<1>, C4<1>;
L_0xe2abd0 .functor NOT 1, v0xe240d0_0, C4<0>, C4<0>, C4<0>;
L_0xe2ad90 .functor AND 1, L_0xe2aac0, L_0xe2abd0, C4<1>, C4<1>;
L_0xe2aea0 .functor NOT 1, v0xe23e50_0, C4<0>, C4<0>, C4<0>;
L_0xe2b070 .functor NOT 1, v0xe23ef0_0, C4<0>, C4<0>, C4<0>;
L_0xe2b0e0 .functor AND 1, L_0xe2aea0, L_0xe2b070, C4<1>, C4<1>;
L_0xe2b250 .functor AND 1, L_0xe2b0e0, v0xe23f90_0, C4<1>, C4<1>;
L_0xe2b2c0 .functor NOT 1, v0xe240d0_0, C4<0>, C4<0>, C4<0>;
L_0xe2b3a0 .functor AND 1, L_0xe2b250, L_0xe2b2c0, C4<1>, C4<1>;
L_0xe2b4b0 .functor OR 1, L_0xe2ad90, L_0xe2b3a0, C4<0>, C4<0>;
L_0xe2b330 .functor NOT 1, v0xe23e50_0, C4<0>, C4<0>, C4<0>;
L_0xe2b640 .functor AND 1, L_0xe2b330, v0xe23ef0_0, C4<1>, C4<1>;
L_0xe2b790 .functor NOT 1, v0xe23f90_0, C4<0>, C4<0>, C4<0>;
L_0xe2b800 .functor AND 1, L_0xe2b640, L_0xe2b790, C4<1>, C4<1>;
L_0xe2b9b0 .functor NOT 1, v0xe240d0_0, C4<0>, C4<0>, C4<0>;
L_0xe2ba20 .functor AND 1, L_0xe2b800, L_0xe2b9b0, C4<1>, C4<1>;
L_0xe2bbe0 .functor OR 1, L_0xe2b4b0, L_0xe2ba20, C4<0>, C4<0>;
L_0xe2bcf0 .functor NOT 1, v0xe23ef0_0, C4<0>, C4<0>, C4<0>;
L_0xe2be20 .functor AND 1, v0xe23e50_0, L_0xe2bcf0, C4<1>, C4<1>;
L_0xe2bee0 .functor NOT 1, v0xe23f90_0, C4<0>, C4<0>, C4<0>;
L_0xe2c020 .functor AND 1, L_0xe2be20, L_0xe2bee0, C4<1>, C4<1>;
L_0xe2c130 .functor NOT 1, v0xe240d0_0, C4<0>, C4<0>, C4<0>;
L_0xe2c280 .functor AND 1, L_0xe2c020, L_0xe2c130, C4<1>, C4<1>;
L_0xe2c390 .functor OR 1, L_0xe2bbe0, L_0xe2c280, C4<0>, C4<0>;
L_0xe2c590 .functor NOT 1, v0xe23e50_0, C4<0>, C4<0>, C4<0>;
L_0xe2c600 .functor NOT 1, v0xe23ef0_0, C4<0>, C4<0>, C4<0>;
L_0xe2c770 .functor AND 1, L_0xe2c590, L_0xe2c600, C4<1>, C4<1>;
L_0xe2c880 .functor NOT 1, v0xe23f90_0, C4<0>, C4<0>, C4<0>;
L_0xe2ca00 .functor AND 1, L_0xe2c770, L_0xe2c880, C4<1>, C4<1>;
L_0xe2cb10 .functor AND 1, L_0xe2ca00, v0xe240d0_0, C4<1>, C4<1>;
L_0xe2ccf0 .functor OR 1, L_0xe2c390, L_0xe2cb10, C4<0>, C4<0>;
L_0xe2ce50 .functor NOT 1, v0xe23e50_0, C4<0>, C4<0>, C4<0>;
L_0xe2d1d0 .functor NOT 1, v0xe23ef0_0, C4<0>, C4<0>, C4<0>;
L_0xe2d2e0 .functor NOT 1, v0xe240d0_0, C4<0>, C4<0>, C4<0>;
L_0xe2d140 .functor NOT 1, v0xe23e50_0, C4<0>, C4<0>, C4<0>;
L_0xe2d8e0 .functor NOT 1, v0xe23f90_0, C4<0>, C4<0>, C4<0>;
L_0xe2dbe0 .functor NOT 1, v0xe240d0_0, C4<0>, C4<0>, C4<0>;
L_0xe2dd90 .functor NOT 1, v0xe23e50_0, C4<0>, C4<0>, C4<0>;
L_0xe2e150 .functor NOT 1, v0xe23ef0_0, C4<0>, C4<0>, C4<0>;
L_0xe2e470 .functor NOT 1, v0xe23f90_0, C4<0>, C4<0>, C4<0>;
v0xe247e0_0 .net *"_ivl_0", 0 0, L_0xe2a5d0;  1 drivers
v0xe248c0_0 .net *"_ivl_10", 0 0, L_0xe2abd0;  1 drivers
v0xe249a0_0 .net *"_ivl_100", 0 0, L_0xe2dcf0;  1 drivers
v0xe24a90_0 .net *"_ivl_103", 0 0, L_0xe2df00;  1 drivers
v0xe24b70_0 .net *"_ivl_104", 0 0, L_0xe2dd90;  1 drivers
v0xe24ca0_0 .net *"_ivl_106", 0 0, L_0xe2e150;  1 drivers
v0xe24d80_0 .net *"_ivl_108", 0 0, L_0xe2e3d0;  1 drivers
v0xe24e60_0 .net *"_ivl_110", 0 0, L_0xe2e470;  1 drivers
v0xe24f40_0 .net *"_ivl_112", 0 0, L_0xe2e970;  1 drivers
v0xe250b0_0 .net *"_ivl_114", 0 0, L_0xe2eb20;  1 drivers
v0xe25190_0 .net *"_ivl_12", 0 0, L_0xe2ad90;  1 drivers
v0xe25270_0 .net *"_ivl_14", 0 0, L_0xe2aea0;  1 drivers
v0xe25350_0 .net *"_ivl_16", 0 0, L_0xe2b070;  1 drivers
v0xe25430_0 .net *"_ivl_18", 0 0, L_0xe2b0e0;  1 drivers
v0xe25510_0 .net *"_ivl_2", 0 0, L_0xe2a660;  1 drivers
v0xe255f0_0 .net *"_ivl_20", 0 0, L_0xe2b250;  1 drivers
v0xe256d0_0 .net *"_ivl_22", 0 0, L_0xe2b2c0;  1 drivers
v0xe258c0_0 .net *"_ivl_24", 0 0, L_0xe2b3a0;  1 drivers
v0xe259a0_0 .net *"_ivl_26", 0 0, L_0xe2b4b0;  1 drivers
v0xe25a80_0 .net *"_ivl_28", 0 0, L_0xe2b330;  1 drivers
v0xe25b60_0 .net *"_ivl_30", 0 0, L_0xe2b640;  1 drivers
v0xe25c40_0 .net *"_ivl_32", 0 0, L_0xe2b790;  1 drivers
v0xe25d20_0 .net *"_ivl_34", 0 0, L_0xe2b800;  1 drivers
v0xe25e00_0 .net *"_ivl_36", 0 0, L_0xe2b9b0;  1 drivers
v0xe25ee0_0 .net *"_ivl_38", 0 0, L_0xe2ba20;  1 drivers
v0xe25fc0_0 .net *"_ivl_4", 0 0, L_0xe2a800;  1 drivers
v0xe260a0_0 .net *"_ivl_40", 0 0, L_0xe2bbe0;  1 drivers
v0xe26180_0 .net *"_ivl_42", 0 0, L_0xe2bcf0;  1 drivers
v0xe26260_0 .net *"_ivl_44", 0 0, L_0xe2be20;  1 drivers
v0xe26340_0 .net *"_ivl_46", 0 0, L_0xe2bee0;  1 drivers
v0xe26420_0 .net *"_ivl_48", 0 0, L_0xe2c020;  1 drivers
v0xe26500_0 .net *"_ivl_50", 0 0, L_0xe2c130;  1 drivers
v0xe265e0_0 .net *"_ivl_52", 0 0, L_0xe2c280;  1 drivers
v0xe268d0_0 .net *"_ivl_54", 0 0, L_0xe2c390;  1 drivers
v0xe269b0_0 .net *"_ivl_56", 0 0, L_0xe2c590;  1 drivers
v0xe26a90_0 .net *"_ivl_58", 0 0, L_0xe2c600;  1 drivers
v0xe26b70_0 .net *"_ivl_6", 0 0, L_0xe2a910;  1 drivers
v0xe26c50_0 .net *"_ivl_60", 0 0, L_0xe2c770;  1 drivers
v0xe26d30_0 .net *"_ivl_62", 0 0, L_0xe2c880;  1 drivers
v0xe26e10_0 .net *"_ivl_64", 0 0, L_0xe2ca00;  1 drivers
v0xe26ef0_0 .net *"_ivl_66", 0 0, L_0xe2cb10;  1 drivers
v0xe26fd0_0 .net *"_ivl_70", 0 0, L_0xe2b910;  1 drivers
v0xe270b0_0 .net *"_ivl_72", 0 0, L_0xe2cec0;  1 drivers
v0xe27190_0 .net *"_ivl_74", 0 0, L_0xe2cfb0;  1 drivers
v0xe27270_0 .net *"_ivl_76", 0 0, L_0xe2ce50;  1 drivers
v0xe27350_0 .net *"_ivl_78", 0 0, L_0xe2d1d0;  1 drivers
v0xe27430_0 .net *"_ivl_8", 0 0, L_0xe2aac0;  1 drivers
v0xe27510_0 .net *"_ivl_80", 0 0, L_0xe2d240;  1 drivers
v0xe275f0_0 .net *"_ivl_82", 0 0, L_0xe2d3f0;  1 drivers
v0xe276d0_0 .net *"_ivl_84", 0 0, L_0xe2d2e0;  1 drivers
v0xe277b0_0 .net *"_ivl_86", 0 0, L_0xe2d0a0;  1 drivers
v0xe27890_0 .net *"_ivl_89", 0 0, L_0xe2d700;  1 drivers
v0xe27970_0 .net *"_ivl_90", 0 0, L_0xe2d140;  1 drivers
v0xe27a50_0 .net *"_ivl_92", 0 0, L_0xe2d840;  1 drivers
v0xe27b30_0 .net *"_ivl_94", 0 0, L_0xe2d8e0;  1 drivers
v0xe27c10_0 .net *"_ivl_96", 0 0, L_0xe2db40;  1 drivers
v0xe27cf0_0 .net *"_ivl_98", 0 0, L_0xe2dbe0;  1 drivers
v0xe27dd0_0 .net "a", 0 0, v0xe23e50_0;  alias, 1 drivers
v0xe27e70_0 .net "b", 0 0, v0xe23ef0_0;  alias, 1 drivers
v0xe27f60_0 .net "c", 0 0, v0xe23f90_0;  alias, 1 drivers
v0xe28050_0 .net "d", 0 0, v0xe240d0_0;  alias, 1 drivers
v0xe28140_0 .net "out_pos", 0 0, L_0xe2eea0;  alias, 1 drivers
v0xe28200_0 .net "out_sop", 0 0, L_0xe2ccf0;  alias, 1 drivers
L_0xe2b910 .arith/sum 1, v0xe23e50_0, v0xe23ef0_0;
L_0xe2cec0 .arith/sum 1, L_0xe2b910, v0xe23f90_0;
L_0xe2cfb0 .arith/sum 1, L_0xe2cec0, v0xe240d0_0;
L_0xe2d240 .arith/sum 1, L_0xe2ce50, L_0xe2d1d0;
L_0xe2d3f0 .arith/sum 1, L_0xe2d240, v0xe23f90_0;
L_0xe2d0a0 .arith/sum 1, L_0xe2d3f0, L_0xe2d2e0;
L_0xe2d700 .arith/mult 1, L_0xe2cfb0, L_0xe2d0a0;
L_0xe2d840 .arith/sum 1, L_0xe2d140, v0xe23ef0_0;
L_0xe2db40 .arith/sum 1, L_0xe2d840, L_0xe2d8e0;
L_0xe2dcf0 .arith/sum 1, L_0xe2db40, L_0xe2dbe0;
L_0xe2df00 .arith/mult 1, L_0xe2d700, L_0xe2dcf0;
L_0xe2e3d0 .arith/sum 1, L_0xe2dd90, L_0xe2e150;
L_0xe2e970 .arith/sum 1, L_0xe2e3d0, L_0xe2e470;
L_0xe2eb20 .arith/sum 1, L_0xe2e970, v0xe240d0_0;
L_0xe2eea0 .arith/mult 1, L_0xe2df00, L_0xe2eb20;
S_0xe28380 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xdd6710;
 .timescale -12 -12;
E_0xdbd9f0 .event anyedge, v0xe29170_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe29170_0;
    %nor/r;
    %assign/vec4 v0xe29170_0, 0;
    %wait E_0xdbd9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe23320;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe241c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe24260_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe23320;
T_4 ;
    %wait E_0xdd4ef0;
    %load/vec4 v0xe24300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe241c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe23320;
T_5 ;
    %wait E_0xdd4d90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23ef0_0, 0;
    %assign/vec4 v0xe23e50_0, 0;
    %wait E_0xdd4d90;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23ef0_0, 0;
    %assign/vec4 v0xe23e50_0, 0;
    %wait E_0xdd4d90;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23ef0_0, 0;
    %assign/vec4 v0xe23e50_0, 0;
    %wait E_0xdd4d90;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23ef0_0, 0;
    %assign/vec4 v0xe23e50_0, 0;
    %wait E_0xdd4d90;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23ef0_0, 0;
    %assign/vec4 v0xe23e50_0, 0;
    %wait E_0xdd4d90;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23ef0_0, 0;
    %assign/vec4 v0xe23e50_0, 0;
    %wait E_0xdd4d90;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23ef0_0, 0;
    %assign/vec4 v0xe23e50_0, 0;
    %wait E_0xdd4d90;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23ef0_0, 0;
    %assign/vec4 v0xe23e50_0, 0;
    %wait E_0xdd4d90;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23ef0_0, 0;
    %assign/vec4 v0xe23e50_0, 0;
    %wait E_0xdd4d90;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23ef0_0, 0;
    %assign/vec4 v0xe23e50_0, 0;
    %wait E_0xdd4d90;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23ef0_0, 0;
    %assign/vec4 v0xe23e50_0, 0;
    %wait E_0xdd4d90;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23ef0_0, 0;
    %assign/vec4 v0xe23e50_0, 0;
    %wait E_0xdd4d90;
    %load/vec4 v0xe241c0_0;
    %store/vec4 v0xe24260_0, 0, 1;
    %fork t_1, S_0xe23650;
    %jmp t_0;
    .scope S_0xe23650;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe23890_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe23890_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xdd4d90;
    %load/vec4 v0xe23890_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23ef0_0, 0;
    %assign/vec4 v0xe23e50_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe23890_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe23890_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe23320;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdd4ef0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe240d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe23ef0_0, 0;
    %assign/vec4 v0xe23e50_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe241c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe24260_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xdd6710;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe28d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe29170_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xdd6710;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe28d10_0;
    %inv;
    %store/vec4 v0xe28d10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xdd6710;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe24030_0, v0xe292e0_0, v0xe28b30_0, v0xe28bd0_0, v0xe28c70_0, v0xe28db0_0, v0xe29030_0, v0xe28f90_0, v0xe28ef0_0, v0xe28e50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xdd6710;
T_9 ;
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xdd6710;
T_10 ;
    %wait E_0xdd4ef0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe290d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe290d0_0, 4, 32;
    %load/vec4 v0xe29210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe290d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe290d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe290d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe29030_0;
    %load/vec4 v0xe29030_0;
    %load/vec4 v0xe28f90_0;
    %xor;
    %load/vec4 v0xe29030_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe290d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe290d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe28ef0_0;
    %load/vec4 v0xe28ef0_0;
    %load/vec4 v0xe28e50_0;
    %xor;
    %load/vec4 v0xe28ef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe290d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe290d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe290d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter3/response1/top_module.sv";
