 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FIR_Filter_adv
Version: S-2021.06-SP4
Date   : Mon Nov 20 13:03:52 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: mulres_first_layer_reg_2__0__10_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: sum_regs_reg_0__8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR_Filter_adv     5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                                   Incr       Path      Attributes
  -----------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mulres_first_layer_reg_2__0__10_/CK (DFFR_X1)           0.00       0.00 r
  mulres_first_layer_reg_2__0__10_/Q (DFFR_X1)            0.11       0.11 r
  add_2_root_add_0_root_add_135_G3_U39/ZN (XNOR2_X1)      0.06       0.17 r
  add_2_root_add_0_root_add_135_G3_U38/ZN (XNOR2_X1)      0.06       0.24 r
  add_1_root_add_0_root_add_135_G3_U1_1/S (FA_X1)         0.12       0.35 f    mo 
  add_0_root_add_0_root_add_135_G3_U1_1/CO (FA_X1)        0.09       0.44 f    mo 
  add_0_root_add_0_root_add_135_G3_U1_2/CO (FA_X1)        0.09       0.53 f    mo 
  add_0_root_add_0_root_add_135_G3_U1_3/CO (FA_X1)        0.10       0.63 f    mo 
  add_0_root_add_0_root_add_135_G3_U7/ZN (NAND2_X1)       0.05       0.68 r
  add_0_root_add_0_root_add_135_G3_U8/ZN (NAND3_X1)       0.04       0.72 f
  add_0_root_add_0_root_add_135_G3_U13/ZN (NAND2_X1)      0.03       0.74 r
  add_0_root_add_0_root_add_135_G3_U15/ZN (NAND3_X1)      0.04       0.79 f
  add_0_root_add_0_root_add_135_G3_U19/ZN (NAND2_X1)      0.03       0.82 r
  add_0_root_add_0_root_add_135_G3_U21/ZN (NAND3_X1)      0.04       0.86 f
  add_0_root_add_0_root_add_135_G3_U1_7/CO (FA_X1)        0.09       0.95 f    mo 
  add_0_root_add_0_root_add_135_G3_U1_8/S (FA_X1)         0.13       1.08 r    mo 
  sum_regs_reg_0__8_/D (DFFR_X1)                          0.01       1.09 r
  data arrival time                                                  1.09

  clock CLK (rise edge)                                   1.19       1.19
  clock network delay (ideal)                             0.00       1.19
  clock uncertainty                                      -0.07       1.12
  sum_regs_reg_0__8_/CK (DFFR_X1)                         0.00       1.12 r
  library setup time                                     -0.03       1.09
  data required time                                                 1.09
  -----------------------------------------------------------------------------------------------
  data required time                                                 1.09
  data arrival time                                                 -1.09
  -----------------------------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
