<profile>

<section name = "Vitis HLS Report for 'fir'" level="0">
<item name = "Date">Sun Feb 23 14:49:45 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">fir1</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplusRFSOC</item>
<item name = "Target device">xczu48dr-ffvg1517-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.560 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 1005, 25.000 ns, 5.025 us, 4, 1004, loop auto-rewind stp (delay=3 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- sample_loop">3, 1003, 5, 1, 1, 0 ~ 1000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 444, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 2889, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 126, -</column>
<column name="Register">-, -, 761, 96, -</column>
<specialColumn name="Available">2160, 4272, 850560, 425280, 80</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_17s_12ns_29_1_1_U14">mul_17s_12ns_29_1_1, 0, 0, 0, 321, 0</column>
<column name="mul_17s_13ns_30_1_1_U18">mul_17s_13ns_30_1_1, 0, 0, 0, 321, 0</column>
<column name="mul_17s_13s_30_1_1_U19">mul_17s_13s_30_1_1, 0, 0, 0, 321, 0</column>
<column name="mul_17s_14ns_31_1_1_U17">mul_17s_14ns_31_1_1, 0, 0, 0, 321, 0</column>
<column name="mul_17s_14s_31_1_1_U13">mul_17s_14s_31_1_1, 0, 0, 0, 321, 0</column>
<column name="mul_17s_15ns_32_1_1_U12">mul_17s_15ns_32_1_1, 0, 0, 0, 321, 0</column>
<column name="mul_17s_15ns_32_1_1_U15">mul_17s_15ns_32_1_1, 0, 0, 0, 321, 0</column>
<column name="mul_17s_15s_32_1_1_U11">mul_17s_15s_32_1_1, 0, 0, 0, 321, 0</column>
<column name="mul_17s_15s_32_1_1_U16">mul_17s_15s_32_1_1, 0, 0, 0, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_fu_235_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln29_1_fu_361_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln29_2_fu_388_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln29_3_fu_425_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln29_4_fu_489_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln29_5_fu_516_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln29_6_fu_554_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln29_7_fu_614_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln29_8_fu_641_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln29_fu_285_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_condition_105">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_165">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln12_fu_229_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_return">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_n_1">9, 2, 31, 62</column>
<column name="n_fu_100">9, 2, 31, 62</column>
<column name="reg_1_fu_124">9, 2, 17, 34</column>
<column name="reg_2_fu_108">9, 2, 17, 34</column>
<column name="reg_3_fu_128">9, 2, 17, 34</column>
<column name="reg_4_fu_112">9, 2, 17, 34</column>
<column name="reg_5_fu_132">9, 2, 17, 34</column>
<column name="reg_6_fu_116">9, 2, 17, 34</column>
<column name="reg_7_fu_136">9, 2, 17, 34</column>
<column name="reg_8_fu_120">9, 2, 17, 34</column>
<column name="reg_fu_104">9, 2, 17, 34</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_return_preg">32, 0, 32, 0</column>
<column name="icmp_ln12_reg_732">1, 0, 1, 0</column>
<column name="mul_ln29_1_reg_757">32, 0, 32, 0</column>
<column name="mul_ln29_2_reg_762">31, 0, 31, 0</column>
<column name="mul_ln29_4_reg_777">32, 0, 32, 0</column>
<column name="mul_ln29_5_reg_782">32, 0, 32, 0</column>
<column name="mul_ln29_7_reg_792">30, 0, 30, 0</column>
<column name="mul_ln29_8_reg_797">30, 0, 30, 0</column>
<column name="n_fu_100">31, 0, 31, 0</column>
<column name="p_read_3_reg_728">32, 0, 32, 0</column>
<column name="reg_11_reg_746">17, 0, 17, 0</column>
<column name="reg_12_reg_767">17, 0, 17, 0</column>
<column name="reg_1_fu_124">17, 0, 17, 0</column>
<column name="reg_2_fu_108">17, 0, 17, 0</column>
<column name="reg_3_fu_128">17, 0, 17, 0</column>
<column name="reg_4_fu_112">17, 0, 17, 0</column>
<column name="reg_5_fu_132">17, 0, 17, 0</column>
<column name="reg_6_fu_116">17, 0, 17, 0</column>
<column name="reg_7_fu_136">17, 0, 17, 0</column>
<column name="reg_8_fu_120">17, 0, 17, 0</column>
<column name="reg_fu_104">17, 0, 17, 0</column>
<column name="tmp_1_reg_787">19, 0, 19, 0</column>
<column name="tmp_8_reg_772">19, 0, 19, 0</column>
<column name="trunc_ln_reg_752">18, 0, 18, 0</column>
<column name="zext_ln12_reg_736">31, 0, 64, 33</column>
<column name="icmp_ln12_reg_732">64, 32, 1, 0</column>
<column name="p_read_3_reg_728">64, 32, 32, 0</column>
<column name="zext_ln12_reg_736">64, 32, 64, 33</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, fir, return value</column>
<column name="in_r_address0">out, 10, ap_memory, in_r, array</column>
<column name="in_r_ce0">out, 1, ap_memory, in_r, array</column>
<column name="in_r_q0">in, 17, ap_memory, in_r, array</column>
<column name="out_r_address0">out, 10, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 19, ap_memory, out_r, array</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
</table>
</item>
</section>
</profile>
