<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_tc4.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_tc4.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ins__tc4_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_TC4_INSTANCE_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_TC4_INSTANCE_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========== Register definition for TC4 peripheral ========== */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define REG_TC4_CTRLA              (0x42003000U) </span>
<a name="l00050"></a>00050 <span class="preprocessor">#define REG_TC4_READREQ            (0x42003002U) </span>
<a name="l00051"></a>00051 <span class="preprocessor">#define REG_TC4_CTRLBCLR           (0x42003004U) </span>
<a name="l00052"></a>00052 <span class="preprocessor">#define REG_TC4_CTRLBSET           (0x42003005U) </span>
<a name="l00053"></a>00053 <span class="preprocessor">#define REG_TC4_CTRLC              (0x42003006U) </span>
<a name="l00054"></a>00054 <span class="preprocessor">#define REG_TC4_DBGCTRL            (0x42003008U) </span>
<a name="l00055"></a>00055 <span class="preprocessor">#define REG_TC4_EVCTRL             (0x4200300AU) </span>
<a name="l00056"></a>00056 <span class="preprocessor">#define REG_TC4_INTENCLR           (0x4200300CU) </span>
<a name="l00057"></a>00057 <span class="preprocessor">#define REG_TC4_INTENSET           (0x4200300DU) </span>
<a name="l00058"></a>00058 <span class="preprocessor">#define REG_TC4_INTFLAG            (0x4200300EU) </span>
<a name="l00059"></a>00059 <span class="preprocessor">#define REG_TC4_STATUS             (0x4200300FU) </span>
<a name="l00060"></a>00060 <span class="preprocessor">#define REG_TC4_COUNT16_COUNT      (0x42003010U) </span>
<a name="l00061"></a>00061 <span class="preprocessor">#define REG_TC4_COUNT16_CC0        (0x42003018U) </span>
<a name="l00062"></a>00062 <span class="preprocessor">#define REG_TC4_COUNT16_CC1        (0x4200301AU) </span>
<a name="l00063"></a>00063 <span class="preprocessor">#define REG_TC4_COUNT32_COUNT      (0x42003010U) </span>
<a name="l00064"></a>00064 <span class="preprocessor">#define REG_TC4_COUNT32_CC0        (0x42003018U) </span>
<a name="l00065"></a>00065 <span class="preprocessor">#define REG_TC4_COUNT32_CC1        (0x4200301CU) </span>
<a name="l00066"></a>00066 <span class="preprocessor">#define REG_TC4_COUNT8_COUNT       (0x42003010U) </span>
<a name="l00067"></a>00067 <span class="preprocessor">#define REG_TC4_COUNT8_PER         (0x42003014U) </span>
<a name="l00068"></a>00068 <span class="preprocessor">#define REG_TC4_COUNT8_CC0         (0x42003018U) </span>
<a name="l00069"></a>00069 <span class="preprocessor">#define REG_TC4_COUNT8_CC1         (0x42003019U) </span>
<a name="l00070"></a>00070 <span class="preprocessor">#else</span>
<a name="l00071"></a><a class="code" href="ins__tc4_8h.html#aeb2ed74f8a2ebe4ce05c145f57b5a45a">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_TC4_CTRLA              (*(RwReg16*)0x42003000U) </span>
<a name="l00072"></a><a class="code" href="ins__tc4_8h.html#a08950d6aae664dcdf547ae7ee0db72fa">00072</a> <span class="preprocessor">#define REG_TC4_READREQ            (*(RwReg16*)0x42003002U) </span>
<a name="l00073"></a><a class="code" href="ins__tc4_8h.html#a09057ff1fc6bbdf2ef3463d73f155659">00073</a> <span class="preprocessor">#define REG_TC4_CTRLBCLR           (*(RwReg8 *)0x42003004U) </span>
<a name="l00074"></a><a class="code" href="ins__tc4_8h.html#abb2bf637ab6784861bbccd5f5301136a">00074</a> <span class="preprocessor">#define REG_TC4_CTRLBSET           (*(RwReg8 *)0x42003005U) </span>
<a name="l00075"></a><a class="code" href="ins__tc4_8h.html#ac8a0f2c806ba3bda2484066c281d6e8f">00075</a> <span class="preprocessor">#define REG_TC4_CTRLC              (*(RwReg8 *)0x42003006U) </span>
<a name="l00076"></a><a class="code" href="ins__tc4_8h.html#af4e1a0e36abf3f084dd9269a57519325">00076</a> <span class="preprocessor">#define REG_TC4_DBGCTRL            (*(RwReg8 *)0x42003008U) </span>
<a name="l00077"></a><a class="code" href="ins__tc4_8h.html#a61fb8f2937cc13a511227fe2fa7afc99">00077</a> <span class="preprocessor">#define REG_TC4_EVCTRL             (*(RwReg16*)0x4200300AU) </span>
<a name="l00078"></a><a class="code" href="ins__tc4_8h.html#a48ee902839144b17e521d7cbd6f850b5">00078</a> <span class="preprocessor">#define REG_TC4_INTENCLR           (*(RwReg8 *)0x4200300CU) </span>
<a name="l00079"></a><a class="code" href="ins__tc4_8h.html#a194d2f57c7415ad7fb9591667d428bca">00079</a> <span class="preprocessor">#define REG_TC4_INTENSET           (*(RwReg8 *)0x4200300DU) </span>
<a name="l00080"></a><a class="code" href="ins__tc4_8h.html#ade0fcb831a1eb8cebd9982961a0a06c6">00080</a> <span class="preprocessor">#define REG_TC4_INTFLAG            (*(RwReg8 *)0x4200300EU) </span>
<a name="l00081"></a><a class="code" href="ins__tc4_8h.html#aabd96a26edc3a37b6ec5b93cf068f810">00081</a> <span class="preprocessor">#define REG_TC4_STATUS             (*(RoReg8 *)0x4200300FU) </span>
<a name="l00082"></a><a class="code" href="ins__tc4_8h.html#a2dc7994edac0cb1f7991b510eb0fd04e">00082</a> <span class="preprocessor">#define REG_TC4_COUNT16_COUNT      (*(RwReg16*)0x42003010U) </span>
<a name="l00083"></a><a class="code" href="ins__tc4_8h.html#a2ed6cd8e548b63e9eed3bcf826b5a550">00083</a> <span class="preprocessor">#define REG_TC4_COUNT16_CC0        (*(RwReg16*)0x42003018U) </span>
<a name="l00084"></a><a class="code" href="ins__tc4_8h.html#aa8dd0b4c944b9c9ea0a4cee755144e26">00084</a> <span class="preprocessor">#define REG_TC4_COUNT16_CC1        (*(RwReg16*)0x4200301AU) </span>
<a name="l00085"></a><a class="code" href="ins__tc4_8h.html#a25777ad4f95b66dadc5d8b99649b8f60">00085</a> <span class="preprocessor">#define REG_TC4_COUNT32_COUNT      (*(RwReg  *)0x42003010U) </span>
<a name="l00086"></a><a class="code" href="ins__tc4_8h.html#aed64c81c373cf527bd068cafa06a4f5f">00086</a> <span class="preprocessor">#define REG_TC4_COUNT32_CC0        (*(RwReg  *)0x42003018U) </span>
<a name="l00087"></a><a class="code" href="ins__tc4_8h.html#a0150fbd9f5ba7242037e98e887fe5441">00087</a> <span class="preprocessor">#define REG_TC4_COUNT32_CC1        (*(RwReg  *)0x4200301CU) </span>
<a name="l00088"></a><a class="code" href="ins__tc4_8h.html#af96d6e554d369671d066be6614b1155e">00088</a> <span class="preprocessor">#define REG_TC4_COUNT8_COUNT       (*(RwReg8 *)0x42003010U) </span>
<a name="l00089"></a><a class="code" href="ins__tc4_8h.html#ac6a241b3fe2247fa35aa7cfa0be6e07e">00089</a> <span class="preprocessor">#define REG_TC4_COUNT8_PER         (*(RwReg8 *)0x42003014U) </span>
<a name="l00090"></a><a class="code" href="ins__tc4_8h.html#acd41910eb23c87470aedd2fb435c8a8d">00090</a> <span class="preprocessor">#define REG_TC4_COUNT8_CC0         (*(RwReg8 *)0x42003018U) </span>
<a name="l00091"></a><a class="code" href="ins__tc4_8h.html#a149083f8edf0aaa3860ed31af76b3197">00091</a> <span class="preprocessor">#define REG_TC4_COUNT8_CC1         (*(RwReg8 *)0x42003019U) </span>
<a name="l00092"></a>00092 <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00093"></a>00093 
<a name="l00094"></a>00094 <span class="comment">/* ========== Instance parameters for TC4 peripheral ========== */</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define TC4_CC8_NUM                 2        // Number of 8-bit Counters</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define TC4_CC16_NUM                2        // Number of 16-bit Counters</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define TC4_CC32_NUM                2        // Number of 32-bit Counters</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define TC4_DITHERING_EXT           0        // Dithering feature implemented</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define TC4_DMAC_ID_MC_0            28</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define TC4_DMAC_ID_MC_1            29</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define TC4_DMAC_ID_MC_LSB          28</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define TC4_DMAC_ID_MC_MSB          29</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define TC4_DMAC_ID_MC_SIZE         2</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define TC4_DMAC_ID_OVF             27       // Indexes of DMA Overflow trigger</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define TC4_GCLK_ID                 28       // Index of Generic Clock</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define TC4_MASTER                  1</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define TC4_OW_NUM                  2        // Number of Output Waveforms</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define TC4_PERIOD_EXT              0        // Period feature implemented</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define TC4_SHADOW_EXT              0        // Shadow feature implemented</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a>00111 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_TC4_INSTANCE_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:06 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
