
*** Running vivado
    with args -log DDU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DDU.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DDU.tcl -notrace
Command: synth_design -top DDU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17024 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 466.633 ; gain = 99.844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DDU' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DDU.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg_display' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DDU.v:99]
INFO: [Synth 8-6155] done synthesizing module 'seg_display' (1#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DDU.v:99]
INFO: [Synth 8-6157] synthesizing module 'processor' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/PC.v:23]
WARNING: [Synth 8-5788] Register o_pc_reg in module PC is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/PC.v:32]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/controlunit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/controlunit.v:54]
WARNING: [Synth 8-567] referenced signal 'i_OpCode' should be on the sensitivity list [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/controlunit.v:37]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (3#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/controlunit.v:23]
INFO: [Synth 8-6157] synthesizing module 'iMem' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [F:/2019spring/codex/lab5_muti_cpu/lab5.runs/synth_1/.Xil/Vivado-18164-LAPTOP-1QU5OR1V/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (4#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.runs/synth_1/.Xil/Vivado-18164-LAPTOP-1QU5OR1V/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iMem' (5#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'dMem' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:33]
INFO: [Synth 8-6155] done synthesizing module 'dMem' (6#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:33]
INFO: [Synth 8-6157] synthesizing module 'InsReg' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Regfiles.v:50]
INFO: [Synth 8-6155] done synthesizing module 'InsReg' (7#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Regfiles.v:50]
INFO: [Synth 8-6157] synthesizing module 'MemData_DR' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DR.v:47]
INFO: [Synth 8-6155] done synthesizing module 'MemData_DR' (8#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DR.v:47]
INFO: [Synth 8-6157] synthesizing module 'DataSelector_2to1_5' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DataSelector.v:79]
INFO: [Synth 8-6155] done synthesizing module 'DataSelector_2to1_5' (9#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DataSelector.v:79]
INFO: [Synth 8-6157] synthesizing module 'DataSelector_2to1_32' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DataSelector.v:72]
INFO: [Synth 8-6155] done synthesizing module 'DataSelector_2to1_32' (10#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DataSelector.v:72]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Regfiles.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (11#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Regfiles.v:23]
INFO: [Synth 8-6157] synthesizing module 'A_DR' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'A_DR' (12#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DR.v:23]
INFO: [Synth 8-6157] synthesizing module 'B_DR' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DR.v:31]
INFO: [Synth 8-6155] done synthesizing module 'B_DR' (13#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DR.v:31]
INFO: [Synth 8-6157] synthesizing module 'Shiftleft_2' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Shift.v:29]
INFO: [Synth 8-6155] done synthesizing module 'Shiftleft_2' (14#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Shift.v:29]
INFO: [Synth 8-6157] synthesizing module 'DataSelector_4to1' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DataSelector.v:57]
INFO: [Synth 8-226] default block is never used [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DataSelector.v:62]
INFO: [Synth 8-6155] done synthesizing module 'DataSelector_4to1' (15#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DataSelector.v:57]
INFO: [Synth 8-6157] synthesizing module 'ALUcontrol' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/ALU.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/ALU.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ALUcontrol' (16#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/ALU.v:59]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (17#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/ALU.v:59]
INFO: [Synth 8-6157] synthesizing module 'ALU_DR' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DR.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ALU_DR' (18#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DR.v:39]
INFO: [Synth 8-6157] synthesizing module 'Shiftleft_1' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Shift.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Shiftleft_1' (19#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Shift.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataSelector_3to1_32' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DataSelector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataSelector_3to1_32' (20#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DataSelector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor' (21#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DDU' (22#1) [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DDU.v:23]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[25]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[24]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[23]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[22]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[21]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[20]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[19]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[18]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[17]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[16]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[15]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[14]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[13]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[12]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[11]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[10]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[9]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[8]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[7]
WARNING: [Synth 8-3331] design ALUcontrol has unconnected port i_opcode[6]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[31]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[30]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[29]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[28]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[27]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[26]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[25]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[24]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[23]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[22]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[21]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[20]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[19]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[18]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[17]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[16]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[15]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[14]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[13]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[12]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[11]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[10]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[9]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[8]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[31]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[30]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[29]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[28]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[27]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[26]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[25]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[24]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[23]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[22]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[21]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[20]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[19]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[18]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[17]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[16]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[15]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[14]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[13]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[12]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[11]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[10]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[9]
WARNING: [Synth 8-3331] design dMem has unconnected port i_mem_addr[8]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[31]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[30]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[29]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[28]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[27]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[26]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[25]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[24]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[23]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[22]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[21]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[20]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[19]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[18]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[17]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[16]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[15]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[14]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[13]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[12]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[11]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[10]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[9]
WARNING: [Synth 8-3331] design iMem has unconnected port i_address[8]
WARNING: [Synth 8-3331] design PC has unconnected port i_zero
WARNING: [Synth 8-3331] design PC has unconnected port i_PCWriteCond
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 538.512 ; gain = 171.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 538.512 ; gain = 171.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 538.512 ; gain = 171.723
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'processor/iMem/dist_mem_gen_0'
Finished Parsing XDC File [f:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'processor/iMem/dist_mem_gen_0'
Parsing XDC File [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DDU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DDU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 893.000 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 893.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 893.000 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 893.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 893.000 ; gain = 526.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 893.000 ; gain = 526.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for processor/iMem/dist_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 893.000 ; gain = 526.211
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "next_state" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o_IRWrite0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dmem_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[166]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[165]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[164]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[163]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[162]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[161]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[160]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[159]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[158]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_reg[157]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DDU.v:69]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/DDU.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/controlunit.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'MemData1_reg' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[255]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[254]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[253]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[252]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[251]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[250]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[249]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[248]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[247]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[246]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[245]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[244]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[243]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[242]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[241]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[240]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[239]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[238]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[237]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[236]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[235]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[234]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[233]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[232]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[231]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[230]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[229]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[228]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[227]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[226]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[225]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[224]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[223]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[222]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[221]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[220]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[219]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[218]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[217]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[216]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[215]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[214]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[213]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[212]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[211]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[210]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[209]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[208]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[207]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[206]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[205]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[204]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[203]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[202]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[201]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[200]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[199]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[198]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[197]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[196]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[195]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[194]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[193]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[192]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[191]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[190]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[189]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[188]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[187]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[186]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[185]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[184]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[183]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[182]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[181]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[180]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[179]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[178]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[177]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[176]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[175]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[174]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[173]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[172]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[171]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[170]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[169]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[168]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[167]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[166]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[165]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[164]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[163]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[162]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[161]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[160]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[159]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'dmem_reg[158]' [F:/2019spring/codex/lab5_muti_cpu/lab5.srcs/sources_1/new/Mem.v:47]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 893.000 ; gain = 526.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 37    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 293   
	  17 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DDU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module seg_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module controlunit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   7 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
Module dMem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
Module MemData_DR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DataSelector_2to1_5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module DataSelector_2to1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module A_DR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module B_DR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DataSelector_4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALUcontrol 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module ALU_DR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DataSelector_3to1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "processor/ALUcontrol/o_ALUControl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[31]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[30]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[29]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[28]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[27]
WARNING: [Synth 8-3331] design dMem has unconnected port i_address[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\processor/controlunit/o_MemRead_reg )
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[31]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[30]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[29]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[28]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[27]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[26]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[25]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[24]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[23]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[22]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[21]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[20]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[19]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[18]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[17]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[16]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[15]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[14]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[13]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[12]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[11]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[10]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[9]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[8]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[7]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[6]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[5]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[4]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[3]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[2]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[1]) is unused and will be removed from module dMem.
WARNING: [Synth 8-3332] Sequential element (MemData1_reg[0]) is unused and will be removed from module dMem.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1013.457 ; gain = 646.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1013.457 ; gain = 646.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1013.457 ; gain = 646.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\processor/RegFile/register_reg[0][15] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1013.457 ; gain = 646.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.457 ; gain = 646.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.457 ; gain = 646.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.457 ; gain = 646.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.457 ; gain = 646.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.457 ; gain = 646.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.457 ; gain = 646.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |BUFG           |    12|
|3     |CARRY4         |    56|
|4     |LUT1           |     8|
|5     |LUT2           |    96|
|6     |LUT3           |   147|
|7     |LUT4           |    67|
|8     |LUT5           |   205|
|9     |LUT6           |  5718|
|10    |MUXF7          |  2596|
|11    |MUXF8          |  1152|
|12    |FDCE           |    32|
|13    |FDPE           |     2|
|14    |FDRE           |  1450|
|15    |FDSE           |     7|
|16    |LD             |    39|
|17    |LDC            |  8154|
|18    |LDP            |    38|
|19    |IBUF           |     7|
|20    |OBUF           |    31|
+------+---------------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     | 19849|
|2     |  processor              |processor            | 19544|
|3     |    ALU                  |ALU                  |    23|
|4     |    ALU_DR               |ALU_DR               |   426|
|5     |    ALUcontrol           |ALUcontrol           |   110|
|6     |    A_DR                 |A_DR                 |    97|
|7     |    B_DR                 |B_DR                 |   165|
|8     |    DataSelector_2to1_32 |DataSelector_2to1_32 |    32|
|9     |    DataSelector_3to1_32 |DataSelector_3to1_32 |    32|
|10    |    MemData_DR           |MemData_DR           |    32|
|11    |    PC                   |PC                   |    49|
|12    |    RegFile              |RegFile              |  2430|
|13    |    controlunit          |controlunit          |   162|
|14    |    dMem                 |dMem                 | 15808|
|15    |    iMem                 |iMem                 |   155|
|16    |  seg_display            |seg_display          |    80|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1013.457 ; gain = 646.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 340 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 1013.457 ; gain = 292.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 1013.457 ; gain = 646.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12035 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1013.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8231 instances were transformed.
  LD => LDCE: 39 instances
  LDC => LDCE: 8154 instances
  LDP => LDPE: 38 instances

INFO: [Common 17-83] Releasing license: Synthesis
201 Infos, 234 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1013.457 ; gain = 658.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1013.457 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/2019spring/codex/lab5_muti_cpu/lab5.runs/synth_1/DDU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DDU_utilization_synth.rpt -pb DDU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 10 19:12:12 2019...
