// Seed: 3629434369
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output supply0 id_2,
    output tri0 id_3,
    output uwire id_4,
    input supply1 id_5,
    output tri id_6
    , id_59,
    input supply1 id_7,
    input uwire id_8,
    output tri0 id_9,
    output uwire id_10,
    output tri1 id_11,
    input wand id_12,
    input wire id_13,
    input supply0 id_14,
    input wand id_15,
    output wand id_16,
    input tri0 id_17,
    input supply1 id_18,
    input wor id_19,
    input wor id_20,
    input uwire id_21,
    input wor id_22,
    output tri1 id_23,
    output supply1 id_24,
    input tri0 id_25,
    output tri id_26,
    inout tri1 id_27,
    input wor id_28,
    input wand id_29,
    input supply1 id_30,
    input supply0 id_31,
    input tri0 id_32,
    output supply1 id_33
    , id_60,
    output wire id_34,
    input supply1 id_35,
    input tri1 id_36,
    output tri id_37
    , id_61,
    input wire id_38,
    output uwire id_39,
    output supply0 id_40,
    output wor id_41,
    output wand id_42,
    input supply1 id_43,
    output uwire id_44,
    output wand id_45,
    output tri0 id_46,
    input tri1 id_47,
    input tri1 id_48,
    input wand id_49,
    input tri0 id_50,
    input wand id_51,
    input wire id_52,
    output uwire id_53,
    input wand id_54,
    output wand id_55,
    inout tri1 id_56,
    output tri id_57
);
  wire id_62;
  genvar id_63;
  module_0(
      id_62, id_63, id_59
  ); id_64(
      .id_0(id_38), .id_1(id_55), .id_2(id_60), .id_3(id_23)
  );
endmodule
