#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec 08 06:12:46 2016
# Process ID: 2796
# Current directory: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1472 C:\Users\dilsizk\Desktop\ece491final\ece491labs\Project\FinalProjectTransmitter\FinalProjectTransmitter\FinalProjectTransmitter.xpr
# Log file: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/vivado.log
# Journal file: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter'
INFO: [Project 1-313] Project file moved from 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:78]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:94]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:147]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:192]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:198]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:202]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:233]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:250]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:267]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:288]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port switch [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xsim.dir/trans_control_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 08 06:13:08 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "trans_control_test_behav -key {Behavioral:sim_1:Functional:trans_control_test} -tclbatch {trans_control_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source trans_control_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'trans_control_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 877.809 ; gain = 39.852
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20000 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 877.809 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 878.898 ; gain = 0.000
run 20000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 878.898 ; gain = 0.000
add_files -norecurse C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProject/topmodulefinal.sv
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProject/nexys4DDR.xdc
set_property top topmodulefinal [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProject/topmodulefinal.sv" into library work [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProject/topmodulefinal.sv:1]
[Thu Dec 08 06:27:19 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProject/topmodulefinal.sv" into library work [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProject/topmodulefinal.sv:1]
[Thu Dec 08 06:28:04 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library work [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:1]
[Thu Dec 08 06:31:09 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library work [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:1]
[Thu Dec 08 06:32:44 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library work [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:1]
[Thu Dec 08 06:34:22 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
launch_runs impl_1
[Thu Dec 08 06:35:38 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 06:37:00 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 924.625 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744866A
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 07:02:17 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 07:02:17 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 07:10:49 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 07:10:49 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 07:11:09 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 07:11:09 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1074.395 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:79]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:95]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:97]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:148]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:200]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:206]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:210]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:220]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:243]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:261]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:279]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:301]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1074.395 ; gain = 0.000
run 20000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.395 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:81]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:97]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:98]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:149]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:201]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:207]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:221]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:244]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:262]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:280]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:302]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
run 20000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.395 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 07:21:38 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 07:21:38 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.395 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:81]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:97]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:98]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:149]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:201]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:207]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:244]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:262]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:280]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:302]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:81]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:97]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:98]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:149]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:201]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:207]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:244]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:262]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:280]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:302]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/xsim.dir/trans_control_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 08 07:26:22 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "trans_control_test_behav -key {Behavioral:sim_1:Functional:trans_control_test} -tclbatch {trans_control_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source trans_control_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'trans_control_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.395 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:81]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:97]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:98]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:149]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:201]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:207]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:262]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:280]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:302]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1074.395 ; gain = 0.000
run 20000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1074.395 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:81]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:97]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:98]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:149]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:201]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:207]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:280]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:302]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 20000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.395 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:81]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:97]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:98]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:149]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:201]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:207]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:280]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:302]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 20000 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.395 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:81]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:97]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:98]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:149]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:201]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:207]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:302]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 20000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.395 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:80]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:81]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:96]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:97]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:98]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:149]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:201]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:207]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:302]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 20000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.395 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 07:33:01 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 07:33:01 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 07:40:21 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 07:41:50 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 07:41:50 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 07:46:33 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 07:46:33 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 07:50:28 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 07:50:28 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 07:53:53 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 07:54:32 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 07:54:32 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 07:58:08 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 07:59:23 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 07:59:23 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:84]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:85]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:101]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:102]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:103]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:41]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:154]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:206]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:212]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:216]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:307]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 20000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.395 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:84]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:85]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:101]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:102]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:103]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:41]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:154]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:206]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:212]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:216]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:307]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 20000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.395 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 08:03:27 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 08:03:27 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:84]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:85]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:101]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:102]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:103]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:41]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:154]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:206]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:212]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:216]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:307]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 08:13:09 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 08:13:09 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
run 20000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.395 ; gain = 0.000
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 08:16:45 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 08:18:25 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 08:18:25 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 08:20:23 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 08:20:23 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 08:22:10 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 08:22:10 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:83]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:84]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:100]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:101]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:102]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:41]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:153]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:205]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:215]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:306]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 20000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.395 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:83]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:84]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:100]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:101]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:102]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:41]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:153]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:205]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:215]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:306]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:83]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:84]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:100]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:101]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:102]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:41]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:153]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:205]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:211]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:215]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:306]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 20000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.395 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'trans_control_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
"xvlog -m64 --relax -prj trans_control_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_pulser
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/p_fifo4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/aync_rcvr.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/m_transmitter.sv:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_controller_2
INFO: [VRFC 10-2458] undeclared symbol write_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:83]
INFO: [VRFC 10-2458] undeclared symbol read_p_fifo_in, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:84]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:100]
INFO: [VRFC 10-2458] undeclared symbol OutputBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:101]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:102]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:40]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:41]
WARNING: [VRFC 10-756] identifier data_a_rcvr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:42]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:153]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:206]
WARNING: [VRFC 10-756] identifier rcvr_rdy_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:212]
WARNING: [VRFC 10-756] identifier rst_trans_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:216]
WARNING: [VRFC 10-756] identifier trans_send_count is used before its declaration [C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sources_1/new/trans_controller_2.sv:307]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.srcs/sim_1/new/trans_control_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trans_control_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 627d14ec3a3a48048835e83db00dd158 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot trans_control_test_behav xil_defaultlib.trans_control_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=153600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=6250) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/extras/single_pulser.sv" Line 19. Module single_pulser doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/clkenb.sv" Line 20. Module clkenb(DIVFREQ=9600) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=9600)
Compiling module xil_defaultlib.clkenb(DIVFREQ=153600)
Compiling module xil_defaultlib.receiver(BAUD=9600)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.clkenb(DIVFREQ=6250)
Compiling module xil_defaultlib.single_pulser
Compiling module xil_defaultlib.trans_controller_2
Compiling module xil_defaultlib.trans_control_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot trans_control_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
run 20000 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1074.395 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Dec 08 08:33:01 2016] Launched synth_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/synth_1/runme.log
[Thu Dec 08 08:33:01 2016] Launched impl_1...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491final/ece491labs/Project/FinalProjectTransmitter/FinalProjectTransmitter/FinalProjectTransmitter.runs/impl_1/topmodulefinal.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
