#-----------------------------------------------------------
# Vivado v2012.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:49:25 MDT 2012
# Start of session at: Thu Sep 13 10:56:06 2012
# Process ID: 7302
# Log file: /home/cms/projects/blue7/blue7test/blue7test.runs/impl_1_2/fpgaTop.rdi
# Journal file: /home/cms/projects/blue7/blue7test/blue7test.runs/impl_1_2/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]

source fpgaTop.tcl -notrace
Parsing EDIF File [./.Xil/Vivado-7302-core980/dcp/fpgaTop.edf]
Finished Parsing EDIF File [./.Xil/Vivado-7302-core980/dcp/fpgaTop.edf]
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/fbg900/Package.xml
Loading io standards from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml
Parsing XDC File [/home/cms/projects/blue7/blue7test/blue7test.runs/impl_1_2/.Xil/Vivado-7302-core980/dcp/fpgaTop.xdc]
Finished Parsing XDC File [/home/cms/projects/blue7/blue7test/blue7test.runs/impl_1_2/.Xil/Vivado-7302-core980/dcp/fpgaTop.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  INV => LUT1: 1 instances
  IODELAY => IDELAYE2: 1 instances

Phase 0 | Netlist Checksum: b399a68c
read_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 529.734 ; gain = 386.156
Parsing XDC File [/home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc:134]
set_input_delay: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 561.469 ; gain = 31.734
Finished Parsing XDC File [/home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc]
read_xdc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 561.469 ; gain = 31.734
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-290] Got license for Implementation
INFO: [Common 17-291] Device 'xc7k325t' license available: Implementation

Starting Logic Optimization Task
Logic Optimization | Checksum: 53bfdd9a
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 563.469 ; gain = 0.000

Phase 1 Retarget
Phase 1 Retarget | Checksum: 443d737e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 563.469 ; gain = 2.000

Phase 2 Constant Propagation
INFO: [Opt 31-10] Eliminated 1 instances.
Phase 2 Constant Propagation | Checksum: ae985edb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 563.469 ; gain = 2.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: ftop/gmac/n_1_txRS_iobTxClk.
INFO: [Opt 31-12] Eliminated 9 unconnected nets.
INFO: [Opt 31-11] Eliminated 4 unconnected instances.
Phase 3 Sweep | Checksum: 5fa70b58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 563.469 ; gain = 2.000
Ending Logic Optimization Task | Checksum: 5fa70b58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 563.469 ; gain = 2.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 563.469 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 564.469 ; gain = 1.000
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-290] Got license for Implementation
INFO: [Common 17-291] Device 'xc7k325t' license available: Implementation
Running DRC as a precondition to command place_design

Starting Placer Task
Effort Level for place_design : MEDIUM (Default)

Phase 1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 569.617 ; gain = 0.000
Phase 1 Mandatory Logic Optimization | Checksum: 042b694a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 569.617 ; gain = 3.117

Phase 2 Build SLR Info
Phase 2 Build SLR Info | Checksum: 042b694a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 571.617 ; gain = 5.117

Phase 3 Add Constraints
Phase 3 Add Constraints | Checksum: 042b694a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 571.617 ; gain = 5.117

Phase 4 Build Shapes
Phase 4 Build Shapes | Checksum: a91c05da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 571.617 ; gain = 5.117

Phase 5 PrePlace DRC check
Phase 5 PrePlace DRC check | Checksum: a91c05da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 573.734 ; gain = 7.234

Phase 6 PrePlace Elements
Phase 6 PrePlace Elements | Checksum: a91c05da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 573.734 ; gain = 7.234

Phase 7 Placer Initialization

Phase 7.1 IO & Clk Placer & Init

Phase 7.1.1 IO / Clock Placer
Phase 7.1.1 IO / Clock Placer | Checksum: a91c05da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 575.852 ; gain = 9.352

Phase 7.1.2 Build Placer Device

Phase 7.1.2.1 Place Init Device
Phase 7.1.2.1 Place Init Device | Checksum: a91c05da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 588.883 ; gain = 22.383
Phase 7.1.2 Build Placer Device | Checksum: a91c05da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 588.883 ; gain = 22.383
Phase 7.1 IO & Clk Placer & Init | Checksum: a91c05da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 588.883 ; gain = 22.383

Phase 7.2 Build Placer Netlist

Phase 7.2.1 Place Init Design
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
Phase 7.2.1 Place Init Design | Checksum: b4ec1901

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 628.898 ; gain = 62.398
Phase 7.2 Build Placer Netlist | Checksum: b4ec1901

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 628.898 ; gain = 62.398
Phase 7 Placer Initialization | Checksum: b4ec1901

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 628.898 ; gain = 62.398

Phase 8 Cleanup
Phase 8 Cleanup | Checksum: b4ec1901

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 628.898 ; gain = 62.398
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: a91c05da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 628.898 ; gain = 62.398
INFO: [Common 17-83] Releasing license: Implementation
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.08 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 628.898 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 628.898 ; gain = 0.000
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-290] Got license for Implementation
INFO: [Common 17-291] Device 'xc7k325t' license available: Implementation
Running DRC as a precondition to command route_design


Starting Routing Task

Effort Level for route_design : MEDIUM (Default)

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 628.898 ; gain = 0.000
Phase 1.1 Build Netlist | Checksum: 0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 628.898 ; gain = 0.000

Phase 1.2 Build Node Graph
Phase 1.2 Build Node Graph | Checksum: 0

Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 862.070 ; gain = 233.172
Phase 1 Build RT Design | Checksum: 0

Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 862.070 ; gain = 233.172

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 64c52bda

Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 862.070 ; gain = 233.172
INFO: [Route 35-23] Estimated Global Vertical Wire Utilization = 0.00 %
INFO: [Route 35-22] Estimated Global Horizontal Wire Utilization = 0.00 %

Phase 2.2 Restore Routing
  Num Routable Nets            : 13
  Num Nets Restored            : 0
  Num Nets with Dirts          : 0
  Num Nets with Dirts Dropped  : 0

Phase 2.2 Restore Routing | Checksum: 64c52bda

Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 864.070 ; gain = 235.172

Phase 2.3 Special Net Routing
 Number of Wires with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: d21c62ec

Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 864.070 ; gain = 235.172

Phase 2.4 Non Guided Clock Net Routing
Phase 2.4 Non Guided Clock Net Routing | Checksum: d21c62ec

Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 864.070 ; gain = 235.172

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: d21c62ec

Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 864.070 ; gain = 235.172
INFO: [Route 35-57] Estimated Timing Summary | WNS=inf    | TNS=0      | WHS=inf    | THS=0      |

Phase 2 Router Initialization | Checksum: d21c62ec

Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 864.070 ; gain = 235.172

Phase 3 Initial Routing
 Number of Wires with overlaps = 0
Phase 3 Initial Routing | Checksum: e8da9f96

Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 864.070 ; gain = 235.172

Phase 4 Rip-up And Reroute
Phase 4 Rip-up And Reroute | Checksum: e8da9f96

Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 864.070 ; gain = 235.172
 Number of Wires with overlaps = 0

Phase 5 Delay CleanUp
Phase 5 Delay CleanUp | Checksum: e8da9f96

Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 864.070 ; gain = 235.172

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e8da9f96

Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 864.070 ; gain = 235.172
INFO: [Route 35-57] Estimated Timing Summary | WNS=inf    | TNS=0      | WHS=inf    | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: e8da9f96

Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 864.070 ; gain = 235.172
Phase 6 Post Hold Fix | Checksum: e8da9f96

Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 864.070 ; gain = 235.172


  CostCode Usage Stats for the entire design:
  +----------+----------------------+------------+-----------+-------+
  | CostCode |         Name         | TotalCount | UsedCount | Usage |
  +----------+----------------------+------------+-----------+-------+
  |     0    | GENERIC              |       3139 |         0 |  0.00 |
  |     1    | DOUBLE               |    1016000 |         0 |  0.00 |
  |     2    | INPUT                |     861760 |        22 |  0.00 |
  |     3    | BENTQUAD             |     508000 |         0 |  0.00 |
  |     4    | SLOWSINGLE           |       7448 |         0 |  0.00 |
  |     5    | CLKPIN               |      65832 |         0 |  0.00 |
  |     6    | GLOBAL               |     397852 |         0 |  0.00 |
  |     7    | OUTPUT               |     906089 |         0 |  0.00 |
  |     8    | PINFEED              |    2269836 |        47 |  0.00 |
  |     9    | BOUNCEIN             |     286750 |        13 |  0.00 |
  |    10    | LUTINPUT             |    1222800 |         0 |  0.00 |
  |    11    | IOBOUTPUT            |      11860 |        22 |  0.19 |
  |    12    | BOUNCEACROSS         |     285750 |         0 |  0.00 |
  |    13    | VLONG                |      31750 |         0 |  0.00 |
  |    14    | OUTBOUND             |     883943 |         0 |  0.00 |
  |    15    | HLONG                |      31750 |         0 |  0.00 |
  |    16    | PINBOUNCE            |     508000 |        11 |  0.00 |
  |    17    | BUFGROUT             |         72 |         0 |  0.00 |
  |    18    | PINFEEDR             |          0 |         0 |  0.00 |
  |    19    | OPTDELAY             |      12000 |         0 |  0.00 |
  |    20    | IOBIN2OUT            |       2500 |        22 |  0.88 |
  |    21    | HQUAD                |     254000 |         0 |  0.00 |
  |    22    | IOBINPUT             |      15400 |        11 |  0.07 |
  |    23    | PADINPUT             |       2200 |        25 |  1.14 |
  |    24    | PADOUTPUT            |       1700 |         0 |  0.00 |
  |    25    | VLONG12              |      31750 |         0 |  0.00 |
  |    26    | HVCCGNDOUT           |      64340 |        14 |  0.02 |
  |    27    | SVLONG               |          0 |         0 |  0.00 |
  |    28    | VQUAD                |     254000 |         0 |  0.00 |
  |    29    | SINGLE               |    1016000 |         0 |  0.00 |
  |    30    | BUFINP2OUT           |        168 |         0 |  0.00 |
  |    31    | REFCLK               |         10 |         0 |  0.00 |
  +----------+----------------------+------------+-----------+-------+
  | ****                TOTAL       |   10952699 |       187 |  0.00 |
  +----------+----------------------+------------+-----------+-------+
  Global Vertical Wire Utilization    = 0 %
  Global Horizontal Wire Utilization  = 0 %
  Total Num Pips                      = 162
  Number of Open Nets                 = 0
  Number of Pin Open Nets             = 0

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: e8da9f96

Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 867.070 ; gain = 238.172

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: e8da9f96

Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 867.070 ; gain = 238.172

Phase 9 Post Router Timing
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
INFO: [Route 35-20] Post Routing Timing Summary | WNS=inf    | TNS=0      | WHS=inf    | THS=0      |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 0

Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 867.070 ; gain = 238.172
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 0

Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 867.070 ; gain = 238.172

Routing Is Done.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.

Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 867.070 ; gain = 238.172
INFO: [Common 17-83] Releasing license: Implementation
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 867.070 ; gain = 238.172
INFO: [Coretcl 2-168] The results of DRC are in file /home/cms/projects/blue7/blue7test/blue7test.runs/impl_1_2/fpgaTop_drc_routed.rpt.
Running Vector-less Activity Propagation
....
Finished Running Vector-less Activity Propagation
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
WARNING: [Timing 38-164] This design has multiple clocks. Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.070 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado...
