
*** Running vivado
    with args -log Parameterized_Ping_Pong_Counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Parameterized_Ping_Pong_Counter.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Parameterized_Ping_Pong_Counter.tcl -notrace
Command: synth_design -top Parameterized_Ping_Pong_Counter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11424
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1015.457 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Parameterized_Ping_Pong_Counter' [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'de_op' [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:165]
INFO: [Synth 8-6155] done synthesizing module 'de_op' (1#1) [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:165]
INFO: [Synth 8-6157] synthesizing module 'dis_clk' [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:127]
INFO: [Synth 8-6155] done synthesizing module 'dis_clk' (2#1) [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:127]
INFO: [Synth 8-6157] synthesizing module 'change_clk' [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:146]
INFO: [Synth 8-6155] done synthesizing module 'change_clk' (3#1) [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:146]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:81]
INFO: [Synth 8-6155] done synthesizing module 'Parameterized_Ping_Pong_Counter' (4#1) [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1015.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.457 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1015.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc]
WARNING: [Vivado 12-584] No ports matched 'decoder[3]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decoder[2]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decoder[1]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decoder[0]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decoder[3]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decoder[2]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decoder[1]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decoder[0]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[3]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[2]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[1]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[0]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[3]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[2]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[1]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[0]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Parameterized_Ping_Pong_Counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Parameterized_Ping_Pong_Counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1015.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1015.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1015.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1015.457 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'next_display_reg' [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1015.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1015.457 ; gain = 0.000
---------------------------------------------------------------------------------

*** Running vivado
    with args -log Parameterized_Ping_Pong_Counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Parameterized_Ping_Pong_Counter.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Parameterized_Ping_Pong_Counter.tcl -notrace
Command: synth_design -top Parameterized_Ping_Pong_Counter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32764
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Parameterized_Ping_Pong_Counter' [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'de_op' [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:159]
INFO: [Synth 8-6155] done synthesizing module 'de_op' (1#1) [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:159]
INFO: [Synth 8-6157] synthesizing module 'dis_clk' [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:121]
INFO: [Synth 8-6155] done synthesizing module 'dis_clk' (2#1) [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:121]
INFO: [Synth 8-6157] synthesizing module 'change_clk' [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:140]
INFO: [Synth 8-6155] done synthesizing module 'change_clk' (3#1) [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:75]
INFO: [Synth 8-6155] done synthesizing module 'Parameterized_Ping_Pong_Counter' (4#1) [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1029.805 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc]
WARNING: [Vivado 12-584] No ports matched 'decoder[3]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decoder[2]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decoder[1]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decoder[0]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decoder[3]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decoder[2]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decoder[1]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'decoder[0]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[3]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[2]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[1]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[0]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[3]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[2]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[1]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'swit[0]'. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/constrs_1/new/counter.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Parameterized_Ping_Pong_Counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Parameterized_Ping_Pong_Counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1029.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'next_display_reg' [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:77]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1029.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 1030.734 ; gain = 0.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1036.531 ; gain = 6.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1036.531 ; gain = 6.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1036.531 ; gain = 6.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1036.531 ; gain = 6.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1036.531 ; gain = 6.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1036.531 ; gain = 6.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     2|
|4     |LUT2   |     6|
|5     |LUT3   |     2|
|6     |LUT4   |    10|
|7     |LUT5   |    12|
|8     |LUT6   |    27|
|9     |FDRE   |    79|
|10    |FDSE   |     3|
|11    |LD     |     7|
|12    |IBUF   |    12|
|13    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1036.531 ; gain = 6.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 1036.531 ; gain = 6.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1036.531 ; gain = 6.727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1048.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:13 . Memory (MB): peak = 1052.574 ; gain = 22.770
INFO: [Common 17-1381] The checkpoint 'E:/Code/Vivado/Lab 3/FPGA/FPGA.runs/synth_1/Parameterized_Ping_Pong_Counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Parameterized_Ping_Pong_Counter_utilization_synth.rpt -pb Parameterized_Ping_Pong_Counter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 22 05:04:25 2020...
