// Seed: 1248597367
module module_0 (
    input  wire id_0,
    output wand id_1,
    input  tri  id_2
);
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3
);
  assign id_0 = -1;
  logic [7:0] id_5;
  ;
  assign id_5[-1] = id_1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout supply1 id_2;
  inout wire id_1;
  assign id_3 = id_7;
  logic id_10;
  ;
  real id_11 = id_6;
  assign id_2 = 1'b0;
endmodule
module module_3 #(
    parameter id_1 = 32'd16
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  module_2 modCall_1 (
      id_5,
      id_2,
      id_7,
      id_2,
      id_5,
      id_2,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_11 = 0.0;
  output reg id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  task id_9;
    begin : LABEL_0
      id_6 <= id_3;
    end
  endtask
  wand id_10 = 1;
  assign id_2 = id_5;
  always_ff @(1 or posedge id_8) begin : LABEL_1
    if (-1'b0) id_4[""-:id_1] <= id_5 ? 1 : id_10;
  end
  bit id_11 = 1;
  always @({1{-1'b0}} < id_3 or -1 ** 1 & id_2)
    if (1) id_11 <= #id_3 id_11;
    else begin : LABEL_2
      return id_5#(
          .id_1 (1),
          .id_8 (-1'h0),
          .id_1 (1),
          .id_1 (1 | 1),
          .id_3 (1 + 1),
          .id_10(1)
      );
    end
  wire id_12 = id_8;
endmodule
