Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 25 15:56:15 2023
| Host         : DESKTOP-OIDFPBB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mic1_basys3_control_sets_placed.rpt
| Design       : mic1_basys3
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   227 |
|    Minimum number of control sets                        |   225 |
|    Addition due to synthesis replication                 |     2 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   651 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   227 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |    59 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |    94 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3417 |          723 |
| No           | No                    | Yes                    |             149 |           46 |
| No           | Yes                   | No                     |            1259 |          394 |
| Yes          | No                    | No                     |            1061 |          310 |
| Yes          | No                    | Yes                    |              82 |           18 |
| Yes          | Yes                   | No                     |            1349 |          399 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                    | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                   | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                      |                1 |              1 |         1.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                   | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
| ~VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/bus_addr_int[7]_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/num[7]_i_1__0_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/uart_rx_inst/s_cnt_next                                                                                                                                                                                                                         | mic1_soc/mic1/SR[0]                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                          |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | synchronizer2/BTN_N_sync                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/bus_addr_int[3]_i_1__0_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/bus_dout_int_0[3]                                                                                                                                                                                                                  | reset_n_IBUF                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/bus_addr_int[15]_i_1__0_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | vio_0/inst/DECODER_INST/s_den_o_INST_0                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/bus_addr_int[11]_i_1__0_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I6/I1/bit_cnt                                                                                                                                                                                                                         | uart_reg/U0/U_3/g0.I0/SR[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/bus_dout_int_0[15]                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I6/I0/symbol_val[3]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/bus_dout_int_0[7]                                                                                                                                                                                                                  | reset_n_IBUF                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/bus_dout_int_0[11]                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I0/bus_dout_int_0[11]                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I0/bus_dout_int_0[31]                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I0/bus_dout_int_0[15]                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I0/bus_dout_int_0[7]                                                                                                                                                                                                                  | reset_n_IBUF                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I0/bus_dout_int_0[27]                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I0/bus_dout_int_0[19]                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I0/bus_dout_int_0[23]                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I0/bus_dout_int_0[3]                                                                                                                                                                                                                  | reset_n_IBUF                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I0/num[7]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I0/num[3]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I0/bus_addr_int[3]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I0/bus_addr_int[11]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I0/bus_addr_int[7]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I0/bus_addr_int[15]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I6/I1/bit_cnt                                                                                                                                                                                                                         | uart_reg/U0/U_4/g0.I0/SR[0]                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                               | ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                |                2 |              4 |         2.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I6/I0/symbol_val[3]_i_1__0_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/bus_dout_int_0[31]                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/bus_dout_int_0[23]                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/bus_dout_int_0[27]                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/bus_dout_int_0[19]                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/num[3]_i_1__0_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/response_en_rx                                                                                                                                                                                                                     | reset_n_IBUF                                                                                                                                                                                                                            |                4 |              4 |         1.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                          | ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                               |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                          |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | VGA_0/inst/num_capture_4bit_0/inst/rNum_Next[10]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                 |                2 |              7 |         3.50 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                     | ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/sel_11                                                                                                                                                                                                               | ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I6/I1/tx_reg[8]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I6/I0/rx_ack_cld                                                                                                                                                                                                                      | reset_n_IBUF                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/uart_tx_inst/data_in_buffered0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/mic1/MBR[7]_i_1_n_0                                                                                                                                                                                                                             | mic1_soc/mic1/SR[0]                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I6/I0/rx_reg[7]_i_1__0_n_0                                                                                                                                                                                                            | reset_n_IBUF                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_3/g0.I6/I0/rx_reg[7]_i_1_n_0                                                                                                                                                                                                               | reset_n_IBUF                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/uart_rx_inst/E[0]                                                                                                                                                                                                                               | mic1_soc/mic1/mic1_run_reg[0]                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I6/I0/rx_ack_cld                                                                                                                                                                                                                      | reset_n_IBUF                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | uart_reg/U0/U_4/g0.I6/I0/bdcnt[8]_i_1__0_n_0                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | uart_reg/U0/U_3/g0.I6/I0/bdcnt[8]_i_1_n_0                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | debouncer1/sel                                                                                                                                                                                                                                           | synchronizer2/SR[0]                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | debouncer2/counter[8]_i_2_n_0                                                                                                                                                                                                                            | synchronizer2/out_reg_0[0]                                                                                                                                                                                                              |                4 |              9 |         2.25 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | debouncer3/counter[8]_i_2__1_n_0                                                                                                                                                                                                                         | synchronizer2/out_reg_1[0]                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                  | ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                             |                2 |              9 |         4.50 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | VGA_0/inst/VGA_Timings_1/inst/H_Counter_inst/w_enable_V_Counter                                                                                                                                                                                          | VGA_0/inst/VGA_Timings_1/inst/V_Counter_inst/r_VCntCrr[9]_i_1_n_0                                                                                                                                                                       |                4 |             10 |         2.50 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | VGA_0/inst/VGA_Timings_1/inst/H_Counter_inst/r_HCntCrr[9]_i_2_n_0                                                                                                                                                                                        | VGA_0/inst/VGA_Timings_1/inst/H_Counter_inst/w_Rst                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | VGA_0/inst/num_capture_4bit_0/inst/rAddr_Next[9]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             10 |         1.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                       | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                       | ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                    |                2 |             10 |         5.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                        |                3 |             11 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | uart_reg/U0/U_3/g0.I6/I1/bdcnt[0]_i_1__0_n_0                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | uart_reg/U0/U_4/g0.I6/I1/bdcnt[0]_i_1__2_n_0                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | vio_0/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                                        | vio_0/inst/PROBE_IN_INST/addr_count_reg0                                                                                                                                                                                                |                5 |             13 |         2.60 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | synchronizer2/out_reg_2[0]                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             15 |         3.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/mic1_run                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                            | vio_0/inst/DECODER_INST/clear_int                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                        |                7 |             16 |         2.29 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/mic1_run                                                                                                                                                                                                                                        | mic1_soc/control_store/rdata[35]_i_1_n_0                                                                                                                                                                                                |               14 |             17 |         1.21 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/control_store/mic1_run_reg_1[0]                                                                                                                                                                                                                 | mic1_soc/mic1/SR[0]                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/control_store/mic1_run_reg[0]                                                                                                                                                                                                                   | mic1_soc/mic1/SR[0]                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/control_store/mic1_run_reg_2[0]                                                                                                                                                                                                                 | mic1_soc/mic1/SR[0]                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/control_store/mic1_run_reg_4[0]                                                                                                                                                                                                                 | mic1_soc/mic1/SR[0]                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[12]                                                                                                                                                                                                                                | reset_n_IBUF                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[13]                                                                                                                                                                                                                                | reset_n_IBUF                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[14]                                                                                                                                                                                                                                | reset_n_IBUF                                                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[4]                                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[9]                                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[6]                                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[5]                                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[1]                                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[3]                                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[2]                                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
| ~VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/r_data[31]_INST_0_i_2_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
| ~VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/mic1_run                                                                                                                                                                                                                                        | mic1_soc/mic1/SR[0]                                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[0]                                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[11]                                                                                                                                                                                                                                | reset_n_IBUF                                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[10]                                                                                                                                                                                                                                | reset_n_IBUF                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[8]                                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |               15 |             32 |         2.13 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[15]                                                                                                                                                                                                                                | reset_n_IBUF                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_9/U_1/E[7]                                                                                                                                                                                                                                 | reset_n_IBUF                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/mic1/MDR[31]_i_1_n_0                                                                                                                                                                                                                            | mic1_soc/mic1/SR[0]                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | uart_reg/U0/U_4/g0.I0/bus_din_tmp                                                                                                                                                                                                                        | reset_n_IBUF                                                                                                                                                                                                                            |                4 |             32 |         8.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/control_store/mic1_run_reg_0[0]                                                                                                                                                                                                                 | mic1_soc/mic1/SR[0]                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/control_store/mic1_run_reg_5[0]                                                                                                                                                                                                                 | mic1_soc/mic1/SR[0]                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | mic1_soc/control_store/mic1_run_reg_3[0]                                                                                                                                                                                                                 | mic1_soc/mic1/SR[0]                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             34 |         3.78 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |               15 |             44 |         2.93 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               17 |             47 |         2.76 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |             65 |         3.61 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | mic1_soc/mic1/SR[0]                                                                                                                                                                                                                     |               21 |             68 |         3.24 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | vio_0/inst/PROBE_IN_INST/read_done_reg_rep__0_n_0                                                                                                                                                                                       |               59 |            196 |         3.32 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | vio_0/inst/PROBE_IN_INST/read_done_reg_rep_n_0                                                                                                                                                                                          |               65 |            198 |         3.05 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | vio_0/inst/PROBE_IN_INST/read_done                                                                                                                                                                                                      |               59 |            198 |         3.36 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          | reset_n_IBUF                                                                                                                                                                                                                            |               81 |            281 |         3.47 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     | vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |              110 |            296 |         2.69 |
|  VGA_0/inst/clk_wiz_0/inst/clk_out1     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              704 |           3651 |         5.19 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


