// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "11/08/2020 09:32:29"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module EXP9_2 (
	clk,
	clken,
	reset,
	vga_clk,
	h_sync,
	v_sync,
	sync,
	valid,
	red,
	green,
	blue);
input 	clk;
input 	clken;
input 	reset;
output 	vga_clk;
output 	h_sync;
output 	v_sync;
output 	sync;
output 	valid;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;

// Design Ports Information
// clken	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_clk	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// valid	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clken~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \reset~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \my_vgaclk|Add0~105_sumout ;
wire \my_vgaclk|Add0~106 ;
wire \my_vgaclk|Add0~109_sumout ;
wire \my_vgaclk|Add0~110 ;
wire \my_vgaclk|Add0~113_sumout ;
wire \my_vgaclk|Add0~114 ;
wire \my_vgaclk|Add0~117_sumout ;
wire \my_vgaclk|Add0~118 ;
wire \my_vgaclk|Add0~121_sumout ;
wire \my_vgaclk|Add0~122 ;
wire \my_vgaclk|Add0~125_sumout ;
wire \my_vgaclk|Add0~126 ;
wire \my_vgaclk|Add0~49_sumout ;
wire \my_vgaclk|Add0~50 ;
wire \my_vgaclk|Add0~53_sumout ;
wire \my_vgaclk|Add0~54 ;
wire \my_vgaclk|Add0~57_sumout ;
wire \my_vgaclk|Add0~58 ;
wire \my_vgaclk|Add0~61_sumout ;
wire \my_vgaclk|Add0~62 ;
wire \my_vgaclk|Add0~29_sumout ;
wire \my_vgaclk|Add0~30 ;
wire \my_vgaclk|Add0~85_sumout ;
wire \my_vgaclk|Add0~86 ;
wire \my_vgaclk|Add0~89_sumout ;
wire \my_vgaclk|Add0~90 ;
wire \my_vgaclk|Add0~93_sumout ;
wire \my_vgaclk|Add0~94 ;
wire \my_vgaclk|Add0~97_sumout ;
wire \my_vgaclk|Add0~98 ;
wire \my_vgaclk|Add0~33_sumout ;
wire \my_vgaclk|Add0~34 ;
wire \my_vgaclk|Add0~101_sumout ;
wire \my_vgaclk|Add0~102 ;
wire \my_vgaclk|Add0~37_sumout ;
wire \my_vgaclk|Add0~38 ;
wire \my_vgaclk|Add0~41_sumout ;
wire \my_vgaclk|Add0~42 ;
wire \my_vgaclk|Add0~45_sumout ;
wire \my_vgaclk|Add0~46 ;
wire \my_vgaclk|Add0~9_sumout ;
wire \my_vgaclk|Add0~10 ;
wire \my_vgaclk|Add0~65_sumout ;
wire \my_vgaclk|Add0~66 ;
wire \my_vgaclk|Add0~69_sumout ;
wire \my_vgaclk|Add0~70 ;
wire \my_vgaclk|Add0~73_sumout ;
wire \my_vgaclk|Add0~74 ;
wire \my_vgaclk|Add0~77_sumout ;
wire \my_vgaclk|Add0~78 ;
wire \my_vgaclk|Add0~13_sumout ;
wire \my_vgaclk|Add0~14 ;
wire \my_vgaclk|Add0~81_sumout ;
wire \my_vgaclk|Add0~82 ;
wire \my_vgaclk|Add0~17_sumout ;
wire \my_vgaclk|Add0~18 ;
wire \my_vgaclk|Add0~21_sumout ;
wire \my_vgaclk|Add0~22 ;
wire \my_vgaclk|Add0~25_sumout ;
wire \my_vgaclk|Add0~26 ;
wire \my_vgaclk|Add0~2 ;
wire \my_vgaclk|Add0~5_sumout ;
wire \my_vgaclk|LessThan0~1_combout ;
wire \my_vgaclk|LessThan0~4_combout ;
wire \my_vgaclk|LessThan0~2_combout ;
wire \my_vgaclk|LessThan0~5_combout ;
wire \my_vgaclk|LessThan0~6_combout ;
wire \my_vgaclk|LessThan0~3_combout ;
wire \my_vgaclk|clkcount[14]~0_combout ;
wire \my_vgaclk|Add0~1_sumout ;
wire \my_vgaclk|LessThan0~7_combout ;
wire \my_vgaclk|LessThan0~8_combout ;
wire \my_vgaclk|LessThan0~0_combout ;
wire \my_vgaclk|clkout~0_combout ;
wire \my_vgaclk|clkout~q ;
wire \my_vgactrl|Add0~13_sumout ;
wire \my_vgactrl|x_cnt[0]~0_combout ;
wire \my_vgactrl|x_cnt[0]~DUPLICATE_q ;
wire \my_vgactrl|Add0~14 ;
wire \my_vgactrl|Add0~25_sumout ;
wire \my_vgactrl|Add0~30 ;
wire \my_vgactrl|Add0~37_sumout ;
wire \my_vgactrl|Add0~38 ;
wire \my_vgactrl|Add0~33_sumout ;
wire \my_vgactrl|x_cnt[9]~DUPLICATE_q ;
wire \my_vgactrl|Equal0~1_combout ;
wire \my_vgactrl|Equal0~2_combout ;
wire \my_vgactrl|Add0~26 ;
wire \my_vgactrl|Add0~21_sumout ;
wire \my_vgactrl|x_cnt[2]~DUPLICATE_q ;
wire \my_vgactrl|Add0~22 ;
wire \my_vgactrl|Add0~17_sumout ;
wire \my_vgactrl|Add0~18 ;
wire \my_vgactrl|Add0~9_sumout ;
wire \my_vgactrl|x_cnt[4]~feeder_combout ;
wire \my_vgactrl|x_cnt[4]~DUPLICATE_q ;
wire \my_vgactrl|Add0~10 ;
wire \my_vgactrl|Add0~5_sumout ;
wire \my_vgactrl|Add0~6 ;
wire \my_vgactrl|Add0~1_sumout ;
wire \my_vgactrl|x_cnt[6]~DUPLICATE_q ;
wire \my_vgactrl|Add0~2 ;
wire \my_vgactrl|Add0~29_sumout ;
wire \my_vgactrl|x_cnt[7]~DUPLICATE_q ;
wire \my_vgactrl|Equal0~0_combout ;
wire \my_vgactrl|LessThan0~0_combout ;
wire \my_vgactrl|Add1~18 ;
wire \my_vgactrl|Add1~13_sumout ;
wire \my_vgactrl|always1~0_combout ;
wire \my_vgactrl|y_cnt[9]~1_combout ;
wire \my_vgactrl|y_cnt[9]~2_combout ;
wire \my_vgactrl|Add1~14 ;
wire \my_vgactrl|Add1~25_sumout ;
wire \my_vgactrl|Add1~26 ;
wire \my_vgactrl|Add1~21_sumout ;
wire \my_vgactrl|Add1~22 ;
wire \my_vgactrl|Add1~33_sumout ;
wire \my_vgactrl|Add1~34 ;
wire \my_vgactrl|Add1~29_sumout ;
wire \my_vgactrl|Add1~30 ;
wire \my_vgactrl|Add1~37_sumout ;
wire \my_vgactrl|Add1~38 ;
wire \my_vgactrl|Add1~9_sumout ;
wire \my_vgactrl|always1~1_combout ;
wire \my_vgactrl|Add1~1_sumout ;
wire \my_vgactrl|y_cnt~0_combout ;
wire \my_vgactrl|Add1~2 ;
wire \my_vgactrl|Add1~5_sumout ;
wire \my_vgactrl|Add1~6 ;
wire \my_vgactrl|Add1~17_sumout ;
wire \my_vgactrl|LessThan1~0_combout ;
wire \my_vgactrl|LessThan2~1_combout ;
wire \my_vgactrl|v_valid~0_combout ;
wire \my_vgactrl|v_valid~1_combout ;
wire \my_vgactrl|LessThan2~0_combout ;
wire \my_vgactrl|valid~combout ;
wire \my_vgactrl|x_cnt[3]~DUPLICATE_q ;
wire \my_vgactrl|Add2~26 ;
wire \my_vgactrl|Add2~30 ;
wire \my_vgactrl|Add2~34 ;
wire \my_vgactrl|Add2~38 ;
wire \my_vgactrl|Add2~14 ;
wire \my_vgactrl|Add2~22 ;
wire \my_vgactrl|Add2~18 ;
wire \my_vgactrl|Add2~6 ;
wire \my_vgactrl|Add2~1_sumout ;
wire \my_vgactrl|h_valid~0_combout ;
wire \my_vgactrl|Add2~2 ;
wire \my_vgactrl|Add2~9_sumout ;
wire \my_rom|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout ;
wire \my_rom|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ;
wire \my_vgactrl|Add2~13_sumout ;
wire \my_vgactrl|Add2~21_sumout ;
wire \my_vgactrl|Add2~5_sumout ;
wire \my_vgactrl|Add2~17_sumout ;
wire \rom_addr[1]~feeder_combout ;
wire \my_vgactrl|Add3~1_sumout ;
wire \my_vgactrl|Add3~2 ;
wire \my_vgactrl|Add3~5_sumout ;
wire \my_vgactrl|Add3~6 ;
wire \my_vgactrl|Add3~9_sumout ;
wire \my_vgactrl|Add3~10 ;
wire \my_vgactrl|Add3~13_sumout ;
wire \my_vgactrl|Add3~14 ;
wire \my_vgactrl|Add3~17_sumout ;
wire \my_vgactrl|Add3~18 ;
wire \my_vgactrl|Add3~21_sumout ;
wire \my_vgactrl|Add3~22 ;
wire \my_vgactrl|Add3~25_sumout ;
wire \my_vgactrl|Add2~25_sumout ;
wire \my_vgactrl|Add2~29_sumout ;
wire \my_vgactrl|Add2~33_sumout ;
wire \my_vgactrl|Add2~37_sumout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~2_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~4_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~3_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~5_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~6_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a428~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a404~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a392~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a416~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a452~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a440~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a476~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a464~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a308~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a356~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a260~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~8_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a272~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a320~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a368~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~9_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a344~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a296~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~7_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a332~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a380~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a284~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~10_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~11_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~12_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a405~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a417~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a429~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a393~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a465~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a453~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a477~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a441~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a369~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a321~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a273~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~8_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a345~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a297~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~6_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a333~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a381~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a285~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~9_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a357~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a309~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a261~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~7_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~10_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~3_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~2_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~4_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~5_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~11_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a310~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a322~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a334~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a298~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~8_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a370~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a358~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a382~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a346~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~9_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~6_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a286~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a274~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a262~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~7_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~10_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~2_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~4_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~3_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~5_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a478~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a442~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a454~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a466~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a418~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a406~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a430~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a394~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~11_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a407~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a431~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a395~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a419~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a479~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a455~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a443~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a467~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a359~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a347~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a371~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a383~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~9_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~6_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a263~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a287~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a275~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~7_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a311~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a323~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a299~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a335~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~8_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~10_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~4_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~2_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~3_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~5_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~11_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a280~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a256~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a268~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a364~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a352~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a376~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a340~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a292~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a316~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a304~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a328~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a460~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a448~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a472~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a436~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a412~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a424~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a388~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a400~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a305~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a317~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a293~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a329~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a365~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a353~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a377~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a341~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a269~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a281~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a257~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a449~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a473~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a461~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a437~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a401~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a413~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a425~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a389~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a282~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a258~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a270~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a378~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a354~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a342~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a366~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a318~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a306~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a294~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a330~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a462~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a438~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a474~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a450~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a402~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a390~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a414~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a426~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a343~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a379~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a355~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a367~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a295~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a307~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a319~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a331~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a283~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a259~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a271~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a475~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a451~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a439~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a463~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a391~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a415~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a403~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a427~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a312~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a324~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a300~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a276~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a336~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a348~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a372~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a420~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a396~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a384~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a408~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a444~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a456~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a468~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a421~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a397~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a385~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a409~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a445~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a469~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a457~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a313~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a325~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a301~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a349~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a337~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a373~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a277~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a350~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a362~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a374~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a338~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a278~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a266~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a314~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a302~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a290~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a326~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a458~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a446~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a434~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a470~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a410~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a398~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a422~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a386~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a279~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a267~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a351~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a375~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a363~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a339~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a291~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a327~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a315~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a303~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a411~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a423~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a399~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a387~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a471~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a447~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a459~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a435~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2_combout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5_combout ;
wire \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11_combout ;
wire [9:0] \my_vgactrl|x_cnt ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w ;
wire [5:0] \my_rom|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w ;
wire [9:0] \my_vgactrl|y_cnt ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w ;
wire [5:0] \my_rom|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w ;
wire [31:0] \my_vgaclk|clkcount ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w ;
wire [18:0] rom_addr;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w ;
wire [23:0] data;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w ;
wire [3:0] \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w ;

wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a440_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a452_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a464_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a476_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a416_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a428_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a392_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a404_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a344_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a356_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a368_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a380_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a441_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a453_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a465_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a477_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a417_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a429_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a393_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a405_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a345_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a357_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a369_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a333_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a381_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a442_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a454_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a466_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a478_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a418_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a430_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a394_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a406_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a334_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a346_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a358_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a370_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a382_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a443_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a455_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a467_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a479_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a419_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a431_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a395_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a407_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a335_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a347_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a359_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a371_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a383_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a436_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a448_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a460_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a472_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a412_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a424_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a388_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a400_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a340_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a352_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a364_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a376_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a437_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a449_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a461_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a473_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a413_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a425_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a389_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a401_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a329_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a341_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a353_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a365_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a377_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a438_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a450_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a462_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a474_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a414_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a426_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a390_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a402_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a342_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a354_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a366_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a378_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a439_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a451_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a463_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a475_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a415_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a427_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a391_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a403_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a331_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a343_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a355_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a367_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a379_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a444_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a468_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a420_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a396_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a348_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a372_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a445_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a457_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a469_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a409_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a421_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a385_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a397_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a349_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a373_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a434_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a446_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a458_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a470_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a410_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a422_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a386_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a398_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a338_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a350_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a362_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a374_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a435_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a447_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a459_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a471_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a411_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a423_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a387_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a399_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a351_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a363_PORTADATAOUT_bus ;
wire [0:0] \my_rom|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus ;

assign \my_rom|altsyncram_component|auto_generated|ram_block1a440~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a440_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a452~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a452_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a464~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a464_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a476~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a476_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a416~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a416_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a428~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a428_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a392~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a392_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a404~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a404_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a296~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a344~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a344_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a260~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a308~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a356~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a356_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a272~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a320~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a368~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a368_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a284~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a332~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a380~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a380_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a441~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a441_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a453~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a453_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a465~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a465_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a477~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a477_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a417~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a417_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a429~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a429_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a393~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a393_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a405~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a405_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a297~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a345~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a345_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a261~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a309~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a357~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a357_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a273~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a321~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a369~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a369_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a285~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a333~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a333_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a381~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a381_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a442~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a442_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a454~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a454_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a466~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a466_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a478~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a478_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a418~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a418_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a430~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a430_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a394~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a394_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a406~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a406_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a262~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a274~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a286~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a298~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a310~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a322~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a334~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a334_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a346~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a346_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a358~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a358_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a370~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a370_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a382~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a382_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a443~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a443_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a455~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a455_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a467~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a467_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a479~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a479_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a419~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a419_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a431~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a431_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a395~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a395_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a407~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a407_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a263~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a275~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a287~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a299~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a311~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a323~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a335~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a335_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a347~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a347_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a359~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a359_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a371~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a371_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a383~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a383_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a436~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a436_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a448~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a448_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a460~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a460_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a472~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a472_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a412~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a412_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a424~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a424_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a388~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a388_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a400~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a400_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a256~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a268~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a280~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a292~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a304~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a316~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a328~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a340~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a340_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a352~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a352_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a364~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a364_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a376~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a376_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a437~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a437_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a449~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a449_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a461~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a461_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a473~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a473_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a413~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a413_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a425~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a425_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a389~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a389_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a401~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a401_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a257~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a269~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a281~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a293~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a305~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a317~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a329~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a329_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a341~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a341_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a353~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a353_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a365~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a365_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a377~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a377_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a438~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a438_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a450~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a450_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a462~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a462_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a474~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a474_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a414~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a414_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a426~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a426_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a390~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a390_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a402~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a402_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a258~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a270~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a282~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a294~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a306~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a318~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a330~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a342~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a342_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a354~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a354_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a366~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a366_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a378~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a378_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a439~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a439_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a451~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a451_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a463~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a463_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a475~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a475_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a415~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a415_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a427~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a427_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a391~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a391_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a403~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a403_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a259~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a271~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a283~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a295~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a307~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a319~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a331~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a331_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a343~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a343_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a355~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a355_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a367~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a367_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a379~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a379_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a444~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a444_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a456~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a468~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a468_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a408~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a420~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a420_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a384~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a396~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a396_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a276~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a300~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a312~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a324~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a336~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a348~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a348_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a372~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a372_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a445~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a445_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a457~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a457_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a469~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a469_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a409~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a409_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a421~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a421_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a385~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a385_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a397~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a397_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a277~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a301~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a313~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a325~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a337~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a349~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a349_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a373~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a373_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a434~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a434_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a446~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a446_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a458~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a458_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a470~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a470_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a410~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a410_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a422~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a422_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a386~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a386_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a398~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a398_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a266~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a278~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a290~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a302~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a314~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a326~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a338~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a338_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a350~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a350_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a362~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a362_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a374~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a374_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a435~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a435_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a447~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a447_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a459~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a459_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a471~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a471_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a411~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a411_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a423~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a423_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a387~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a387_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a399~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a399_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a267~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a279~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a291~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a303~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a315~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a327~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a339~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a351~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a351_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a363~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a363_PORTADATAOUT_bus [0];

assign \my_rom|altsyncram_component|auto_generated|ram_block1a375~portadataout  = \my_rom|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus [0];

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\my_vgaclk|clkout~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \h_sync~output (
	.i(\my_vgactrl|LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
defparam \h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \v_sync~output (
	.i(\my_vgactrl|LessThan1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
defparam \v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \sync~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync),
	.obar());
// synopsys translate_off
defparam \sync~output .bus_hold = "false";
defparam \sync~output .open_drain_output = "false";
defparam \sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \valid~output (
	.i(!\my_vgactrl|valid~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(valid),
	.obar());
// synopsys translate_off
defparam \valid~output .bus_hold = "false";
defparam \valid~output .open_drain_output = "false";
defparam \valid~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \red[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \red[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \red[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \red[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \red[4]~output (
	.i(data[20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \red[5]~output (
	.i(data[21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \red[6]~output (
	.i(data[22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \red[7]~output (
	.i(data[23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \green[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \green[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \green[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \green[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \green[4]~output (
	.i(data[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \green[5]~output (
	.i(data[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \green[6]~output (
	.i(data[14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \green[7]~output (
	.i(data[15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \blue[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \blue[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \blue[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \blue[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \blue[4]~output (
	.i(data[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \blue[5]~output (
	.i(data[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \blue[6]~output (
	.i(data[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \blue[7]~output (
	.i(data[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X43_Y29_N35
dffeas \my_vgaclk|clkcount[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [31]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[31] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N0
cyclonev_lcell_comb \my_vgaclk|Add0~105 (
// Equation(s):
// \my_vgaclk|Add0~105_sumout  = SUM(( \my_vgaclk|clkcount [0] ) + ( VCC ) + ( !VCC ))
// \my_vgaclk|Add0~106  = CARRY(( \my_vgaclk|clkcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgaclk|clkcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~105_sumout ),
	.cout(\my_vgaclk|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~105 .extended_lut = "off";
defparam \my_vgaclk|Add0~105 .lut_mask = 64'h00000000000000FF;
defparam \my_vgaclk|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N1
dffeas \my_vgaclk|clkcount[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[0] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N3
cyclonev_lcell_comb \my_vgaclk|Add0~109 (
// Equation(s):
// \my_vgaclk|Add0~109_sumout  = SUM(( \my_vgaclk|clkcount [1] ) + ( GND ) + ( \my_vgaclk|Add0~106  ))
// \my_vgaclk|Add0~110  = CARRY(( \my_vgaclk|clkcount [1] ) + ( GND ) + ( \my_vgaclk|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgaclk|clkcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~109_sumout ),
	.cout(\my_vgaclk|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~109 .extended_lut = "off";
defparam \my_vgaclk|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_vgaclk|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N5
dffeas \my_vgaclk|clkcount[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[1] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N6
cyclonev_lcell_comb \my_vgaclk|Add0~113 (
// Equation(s):
// \my_vgaclk|Add0~113_sumout  = SUM(( \my_vgaclk|clkcount [2] ) + ( GND ) + ( \my_vgaclk|Add0~110  ))
// \my_vgaclk|Add0~114  = CARRY(( \my_vgaclk|clkcount [2] ) + ( GND ) + ( \my_vgaclk|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgaclk|clkcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~113_sumout ),
	.cout(\my_vgaclk|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~113 .extended_lut = "off";
defparam \my_vgaclk|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_vgaclk|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N7
dffeas \my_vgaclk|clkcount[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[2] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N9
cyclonev_lcell_comb \my_vgaclk|Add0~117 (
// Equation(s):
// \my_vgaclk|Add0~117_sumout  = SUM(( \my_vgaclk|clkcount [3] ) + ( GND ) + ( \my_vgaclk|Add0~114  ))
// \my_vgaclk|Add0~118  = CARRY(( \my_vgaclk|clkcount [3] ) + ( GND ) + ( \my_vgaclk|Add0~114  ))

	.dataa(gnd),
	.datab(!\my_vgaclk|clkcount [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~117_sumout ),
	.cout(\my_vgaclk|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~117 .extended_lut = "off";
defparam \my_vgaclk|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgaclk|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N11
dffeas \my_vgaclk|clkcount[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[3] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N12
cyclonev_lcell_comb \my_vgaclk|Add0~121 (
// Equation(s):
// \my_vgaclk|Add0~121_sumout  = SUM(( \my_vgaclk|clkcount [4] ) + ( GND ) + ( \my_vgaclk|Add0~118  ))
// \my_vgaclk|Add0~122  = CARRY(( \my_vgaclk|clkcount [4] ) + ( GND ) + ( \my_vgaclk|Add0~118  ))

	.dataa(gnd),
	.datab(!\my_vgaclk|clkcount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~121_sumout ),
	.cout(\my_vgaclk|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~121 .extended_lut = "off";
defparam \my_vgaclk|Add0~121 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgaclk|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N14
dffeas \my_vgaclk|clkcount[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[4] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N15
cyclonev_lcell_comb \my_vgaclk|Add0~125 (
// Equation(s):
// \my_vgaclk|Add0~125_sumout  = SUM(( \my_vgaclk|clkcount [5] ) + ( GND ) + ( \my_vgaclk|Add0~122  ))
// \my_vgaclk|Add0~126  = CARRY(( \my_vgaclk|clkcount [5] ) + ( GND ) + ( \my_vgaclk|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgaclk|clkcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~125_sumout ),
	.cout(\my_vgaclk|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~125 .extended_lut = "off";
defparam \my_vgaclk|Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgaclk|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N16
dffeas \my_vgaclk|clkcount[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[5] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N18
cyclonev_lcell_comb \my_vgaclk|Add0~49 (
// Equation(s):
// \my_vgaclk|Add0~49_sumout  = SUM(( \my_vgaclk|clkcount [6] ) + ( GND ) + ( \my_vgaclk|Add0~126  ))
// \my_vgaclk|Add0~50  = CARRY(( \my_vgaclk|clkcount [6] ) + ( GND ) + ( \my_vgaclk|Add0~126  ))

	.dataa(gnd),
	.datab(!\my_vgaclk|clkcount [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~49_sumout ),
	.cout(\my_vgaclk|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~49 .extended_lut = "off";
defparam \my_vgaclk|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgaclk|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N19
dffeas \my_vgaclk|clkcount[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[6] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N21
cyclonev_lcell_comb \my_vgaclk|Add0~53 (
// Equation(s):
// \my_vgaclk|Add0~53_sumout  = SUM(( \my_vgaclk|clkcount [7] ) + ( GND ) + ( \my_vgaclk|Add0~50  ))
// \my_vgaclk|Add0~54  = CARRY(( \my_vgaclk|clkcount [7] ) + ( GND ) + ( \my_vgaclk|Add0~50  ))

	.dataa(!\my_vgaclk|clkcount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~53_sumout ),
	.cout(\my_vgaclk|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~53 .extended_lut = "off";
defparam \my_vgaclk|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \my_vgaclk|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N23
dffeas \my_vgaclk|clkcount[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[7] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N24
cyclonev_lcell_comb \my_vgaclk|Add0~57 (
// Equation(s):
// \my_vgaclk|Add0~57_sumout  = SUM(( \my_vgaclk|clkcount [8] ) + ( GND ) + ( \my_vgaclk|Add0~54  ))
// \my_vgaclk|Add0~58  = CARRY(( \my_vgaclk|clkcount [8] ) + ( GND ) + ( \my_vgaclk|Add0~54  ))

	.dataa(gnd),
	.datab(!\my_vgaclk|clkcount [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~57_sumout ),
	.cout(\my_vgaclk|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~57 .extended_lut = "off";
defparam \my_vgaclk|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgaclk|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N25
dffeas \my_vgaclk|clkcount[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[8] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N27
cyclonev_lcell_comb \my_vgaclk|Add0~61 (
// Equation(s):
// \my_vgaclk|Add0~61_sumout  = SUM(( \my_vgaclk|clkcount [9] ) + ( GND ) + ( \my_vgaclk|Add0~58  ))
// \my_vgaclk|Add0~62  = CARRY(( \my_vgaclk|clkcount [9] ) + ( GND ) + ( \my_vgaclk|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgaclk|clkcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~61_sumout ),
	.cout(\my_vgaclk|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~61 .extended_lut = "off";
defparam \my_vgaclk|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgaclk|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N28
dffeas \my_vgaclk|clkcount[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[9] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N30
cyclonev_lcell_comb \my_vgaclk|Add0~29 (
// Equation(s):
// \my_vgaclk|Add0~29_sumout  = SUM(( \my_vgaclk|clkcount [10] ) + ( GND ) + ( \my_vgaclk|Add0~62  ))
// \my_vgaclk|Add0~30  = CARRY(( \my_vgaclk|clkcount [10] ) + ( GND ) + ( \my_vgaclk|Add0~62  ))

	.dataa(gnd),
	.datab(!\my_vgaclk|clkcount [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~29_sumout ),
	.cout(\my_vgaclk|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~29 .extended_lut = "off";
defparam \my_vgaclk|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgaclk|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N32
dffeas \my_vgaclk|clkcount[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[10] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N33
cyclonev_lcell_comb \my_vgaclk|Add0~85 (
// Equation(s):
// \my_vgaclk|Add0~85_sumout  = SUM(( \my_vgaclk|clkcount [11] ) + ( GND ) + ( \my_vgaclk|Add0~30  ))
// \my_vgaclk|Add0~86  = CARRY(( \my_vgaclk|clkcount [11] ) + ( GND ) + ( \my_vgaclk|Add0~30  ))

	.dataa(!\my_vgaclk|clkcount [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~85_sumout ),
	.cout(\my_vgaclk|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~85 .extended_lut = "off";
defparam \my_vgaclk|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \my_vgaclk|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N35
dffeas \my_vgaclk|clkcount[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[11] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N36
cyclonev_lcell_comb \my_vgaclk|Add0~89 (
// Equation(s):
// \my_vgaclk|Add0~89_sumout  = SUM(( \my_vgaclk|clkcount [12] ) + ( GND ) + ( \my_vgaclk|Add0~86  ))
// \my_vgaclk|Add0~90  = CARRY(( \my_vgaclk|clkcount [12] ) + ( GND ) + ( \my_vgaclk|Add0~86  ))

	.dataa(!\my_vgaclk|clkcount [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~89_sumout ),
	.cout(\my_vgaclk|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~89 .extended_lut = "off";
defparam \my_vgaclk|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \my_vgaclk|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N38
dffeas \my_vgaclk|clkcount[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[12] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N39
cyclonev_lcell_comb \my_vgaclk|Add0~93 (
// Equation(s):
// \my_vgaclk|Add0~93_sumout  = SUM(( \my_vgaclk|clkcount [13] ) + ( GND ) + ( \my_vgaclk|Add0~90  ))
// \my_vgaclk|Add0~94  = CARRY(( \my_vgaclk|clkcount [13] ) + ( GND ) + ( \my_vgaclk|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgaclk|clkcount [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~93_sumout ),
	.cout(\my_vgaclk|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~93 .extended_lut = "off";
defparam \my_vgaclk|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_vgaclk|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N40
dffeas \my_vgaclk|clkcount[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[13] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N42
cyclonev_lcell_comb \my_vgaclk|Add0~97 (
// Equation(s):
// \my_vgaclk|Add0~97_sumout  = SUM(( \my_vgaclk|clkcount [14] ) + ( GND ) + ( \my_vgaclk|Add0~94  ))
// \my_vgaclk|Add0~98  = CARRY(( \my_vgaclk|clkcount [14] ) + ( GND ) + ( \my_vgaclk|Add0~94  ))

	.dataa(gnd),
	.datab(!\my_vgaclk|clkcount [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~97_sumout ),
	.cout(\my_vgaclk|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~97 .extended_lut = "off";
defparam \my_vgaclk|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgaclk|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N44
dffeas \my_vgaclk|clkcount[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[14] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N45
cyclonev_lcell_comb \my_vgaclk|Add0~33 (
// Equation(s):
// \my_vgaclk|Add0~33_sumout  = SUM(( \my_vgaclk|clkcount [15] ) + ( GND ) + ( \my_vgaclk|Add0~98  ))
// \my_vgaclk|Add0~34  = CARRY(( \my_vgaclk|clkcount [15] ) + ( GND ) + ( \my_vgaclk|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgaclk|clkcount [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~33_sumout ),
	.cout(\my_vgaclk|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~33 .extended_lut = "off";
defparam \my_vgaclk|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_vgaclk|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N46
dffeas \my_vgaclk|clkcount[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[15] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N48
cyclonev_lcell_comb \my_vgaclk|Add0~101 (
// Equation(s):
// \my_vgaclk|Add0~101_sumout  = SUM(( \my_vgaclk|clkcount [16] ) + ( GND ) + ( \my_vgaclk|Add0~34  ))
// \my_vgaclk|Add0~102  = CARRY(( \my_vgaclk|clkcount [16] ) + ( GND ) + ( \my_vgaclk|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgaclk|clkcount [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~101_sumout ),
	.cout(\my_vgaclk|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~101 .extended_lut = "off";
defparam \my_vgaclk|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgaclk|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N50
dffeas \my_vgaclk|clkcount[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[16] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N51
cyclonev_lcell_comb \my_vgaclk|Add0~37 (
// Equation(s):
// \my_vgaclk|Add0~37_sumout  = SUM(( \my_vgaclk|clkcount [17] ) + ( GND ) + ( \my_vgaclk|Add0~102  ))
// \my_vgaclk|Add0~38  = CARRY(( \my_vgaclk|clkcount [17] ) + ( GND ) + ( \my_vgaclk|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgaclk|clkcount [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~37_sumout ),
	.cout(\my_vgaclk|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~37 .extended_lut = "off";
defparam \my_vgaclk|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_vgaclk|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N52
dffeas \my_vgaclk|clkcount[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[17] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N54
cyclonev_lcell_comb \my_vgaclk|Add0~41 (
// Equation(s):
// \my_vgaclk|Add0~41_sumout  = SUM(( \my_vgaclk|clkcount [18] ) + ( GND ) + ( \my_vgaclk|Add0~38  ))
// \my_vgaclk|Add0~42  = CARRY(( \my_vgaclk|clkcount [18] ) + ( GND ) + ( \my_vgaclk|Add0~38  ))

	.dataa(!\my_vgaclk|clkcount [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~41_sumout ),
	.cout(\my_vgaclk|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~41 .extended_lut = "off";
defparam \my_vgaclk|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \my_vgaclk|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N56
dffeas \my_vgaclk|clkcount[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[18] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N57
cyclonev_lcell_comb \my_vgaclk|Add0~45 (
// Equation(s):
// \my_vgaclk|Add0~45_sumout  = SUM(( \my_vgaclk|clkcount [19] ) + ( GND ) + ( \my_vgaclk|Add0~42  ))
// \my_vgaclk|Add0~46  = CARRY(( \my_vgaclk|clkcount [19] ) + ( GND ) + ( \my_vgaclk|Add0~42  ))

	.dataa(gnd),
	.datab(!\my_vgaclk|clkcount [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~45_sumout ),
	.cout(\my_vgaclk|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~45 .extended_lut = "off";
defparam \my_vgaclk|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgaclk|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N59
dffeas \my_vgaclk|clkcount[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[19] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N0
cyclonev_lcell_comb \my_vgaclk|Add0~9 (
// Equation(s):
// \my_vgaclk|Add0~9_sumout  = SUM(( \my_vgaclk|clkcount [20] ) + ( GND ) + ( \my_vgaclk|Add0~46  ))
// \my_vgaclk|Add0~10  = CARRY(( \my_vgaclk|clkcount [20] ) + ( GND ) + ( \my_vgaclk|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgaclk|clkcount [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~9_sumout ),
	.cout(\my_vgaclk|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~9 .extended_lut = "off";
defparam \my_vgaclk|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgaclk|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N56
dffeas \my_vgaclk|clkcount[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_vgaclk|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[20] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N3
cyclonev_lcell_comb \my_vgaclk|Add0~65 (
// Equation(s):
// \my_vgaclk|Add0~65_sumout  = SUM(( \my_vgaclk|clkcount [21] ) + ( GND ) + ( \my_vgaclk|Add0~10  ))
// \my_vgaclk|Add0~66  = CARRY(( \my_vgaclk|clkcount [21] ) + ( GND ) + ( \my_vgaclk|Add0~10  ))

	.dataa(!\my_vgaclk|clkcount [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~65_sumout ),
	.cout(\my_vgaclk|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~65 .extended_lut = "off";
defparam \my_vgaclk|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \my_vgaclk|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N37
dffeas \my_vgaclk|clkcount[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_vgaclk|Add0~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[21] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N6
cyclonev_lcell_comb \my_vgaclk|Add0~69 (
// Equation(s):
// \my_vgaclk|Add0~69_sumout  = SUM(( \my_vgaclk|clkcount [22] ) + ( GND ) + ( \my_vgaclk|Add0~66  ))
// \my_vgaclk|Add0~70  = CARRY(( \my_vgaclk|clkcount [22] ) + ( GND ) + ( \my_vgaclk|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgaclk|clkcount [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~69_sumout ),
	.cout(\my_vgaclk|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~69 .extended_lut = "off";
defparam \my_vgaclk|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_vgaclk|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N43
dffeas \my_vgaclk|clkcount[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_vgaclk|Add0~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[22] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N9
cyclonev_lcell_comb \my_vgaclk|Add0~73 (
// Equation(s):
// \my_vgaclk|Add0~73_sumout  = SUM(( \my_vgaclk|clkcount [23] ) + ( GND ) + ( \my_vgaclk|Add0~70  ))
// \my_vgaclk|Add0~74  = CARRY(( \my_vgaclk|clkcount [23] ) + ( GND ) + ( \my_vgaclk|Add0~70  ))

	.dataa(!\my_vgaclk|clkcount [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~73_sumout ),
	.cout(\my_vgaclk|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~73 .extended_lut = "off";
defparam \my_vgaclk|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \my_vgaclk|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N53
dffeas \my_vgaclk|clkcount[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_vgaclk|Add0~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[23] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N12
cyclonev_lcell_comb \my_vgaclk|Add0~77 (
// Equation(s):
// \my_vgaclk|Add0~77_sumout  = SUM(( \my_vgaclk|clkcount [24] ) + ( GND ) + ( \my_vgaclk|Add0~74  ))
// \my_vgaclk|Add0~78  = CARRY(( \my_vgaclk|clkcount [24] ) + ( GND ) + ( \my_vgaclk|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgaclk|clkcount [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~77_sumout ),
	.cout(\my_vgaclk|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~77 .extended_lut = "off";
defparam \my_vgaclk|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgaclk|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N58
dffeas \my_vgaclk|clkcount[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_vgaclk|Add0~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [24]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[24] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N15
cyclonev_lcell_comb \my_vgaclk|Add0~13 (
// Equation(s):
// \my_vgaclk|Add0~13_sumout  = SUM(( \my_vgaclk|clkcount [25] ) + ( GND ) + ( \my_vgaclk|Add0~78  ))
// \my_vgaclk|Add0~14  = CARRY(( \my_vgaclk|clkcount [25] ) + ( GND ) + ( \my_vgaclk|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgaclk|clkcount [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~13_sumout ),
	.cout(\my_vgaclk|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~13 .extended_lut = "off";
defparam \my_vgaclk|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgaclk|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N40
dffeas \my_vgaclk|clkcount[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_vgaclk|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [25]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[25] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N18
cyclonev_lcell_comb \my_vgaclk|Add0~81 (
// Equation(s):
// \my_vgaclk|Add0~81_sumout  = SUM(( \my_vgaclk|clkcount [26] ) + ( GND ) + ( \my_vgaclk|Add0~14  ))
// \my_vgaclk|Add0~82  = CARRY(( \my_vgaclk|clkcount [26] ) + ( GND ) + ( \my_vgaclk|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgaclk|clkcount [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~81_sumout ),
	.cout(\my_vgaclk|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~81 .extended_lut = "off";
defparam \my_vgaclk|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgaclk|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N46
dffeas \my_vgaclk|clkcount[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_vgaclk|Add0~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [26]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[26] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N21
cyclonev_lcell_comb \my_vgaclk|Add0~17 (
// Equation(s):
// \my_vgaclk|Add0~17_sumout  = SUM(( \my_vgaclk|clkcount [27] ) + ( GND ) + ( \my_vgaclk|Add0~82  ))
// \my_vgaclk|Add0~18  = CARRY(( \my_vgaclk|clkcount [27] ) + ( GND ) + ( \my_vgaclk|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgaclk|clkcount [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~17_sumout ),
	.cout(\my_vgaclk|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~17 .extended_lut = "off";
defparam \my_vgaclk|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgaclk|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N50
dffeas \my_vgaclk|clkcount[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_vgaclk|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [27]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[27] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N24
cyclonev_lcell_comb \my_vgaclk|Add0~21 (
// Equation(s):
// \my_vgaclk|Add0~21_sumout  = SUM(( \my_vgaclk|clkcount [28] ) + ( GND ) + ( \my_vgaclk|Add0~18  ))
// \my_vgaclk|Add0~22  = CARRY(( \my_vgaclk|clkcount [28] ) + ( GND ) + ( \my_vgaclk|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgaclk|clkcount [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~21_sumout ),
	.cout(\my_vgaclk|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~21 .extended_lut = "off";
defparam \my_vgaclk|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_vgaclk|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N23
dffeas \my_vgaclk|clkcount[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_vgaclk|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [28]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[28] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N27
cyclonev_lcell_comb \my_vgaclk|Add0~25 (
// Equation(s):
// \my_vgaclk|Add0~25_sumout  = SUM(( \my_vgaclk|clkcount [29] ) + ( GND ) + ( \my_vgaclk|Add0~22  ))
// \my_vgaclk|Add0~26  = CARRY(( \my_vgaclk|clkcount [29] ) + ( GND ) + ( \my_vgaclk|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgaclk|clkcount [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~25_sumout ),
	.cout(\my_vgaclk|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~25 .extended_lut = "off";
defparam \my_vgaclk|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgaclk|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N16
dffeas \my_vgaclk|clkcount[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_vgaclk|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [29]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[29] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N30
cyclonev_lcell_comb \my_vgaclk|Add0~1 (
// Equation(s):
// \my_vgaclk|Add0~1_sumout  = SUM(( \my_vgaclk|clkcount [30] ) + ( GND ) + ( \my_vgaclk|Add0~26  ))
// \my_vgaclk|Add0~2  = CARRY(( \my_vgaclk|clkcount [30] ) + ( GND ) + ( \my_vgaclk|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgaclk|clkcount [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~1_sumout ),
	.cout(\my_vgaclk|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~1 .extended_lut = "off";
defparam \my_vgaclk|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgaclk|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N33
cyclonev_lcell_comb \my_vgaclk|Add0~5 (
// Equation(s):
// \my_vgaclk|Add0~5_sumout  = SUM(( \my_vgaclk|clkcount [31] ) + ( GND ) + ( \my_vgaclk|Add0~2  ))

	.dataa(!\my_vgaclk|clkcount [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgaclk|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgaclk|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|Add0~5 .extended_lut = "off";
defparam \my_vgaclk|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \my_vgaclk|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N18
cyclonev_lcell_comb \my_vgaclk|LessThan0~1 (
// Equation(s):
// \my_vgaclk|LessThan0~1_combout  = ( !\my_vgaclk|Add0~125_sumout  & ( !\my_vgaclk|Add0~109_sumout  & ( (!\my_vgaclk|Add0~113_sumout  & (!\my_vgaclk|Add0~117_sumout  & (!\my_vgaclk|Add0~105_sumout  & !\my_vgaclk|Add0~121_sumout ))) ) ) )

	.dataa(!\my_vgaclk|Add0~113_sumout ),
	.datab(!\my_vgaclk|Add0~117_sumout ),
	.datac(!\my_vgaclk|Add0~105_sumout ),
	.datad(!\my_vgaclk|Add0~121_sumout ),
	.datae(!\my_vgaclk|Add0~125_sumout ),
	.dataf(!\my_vgaclk|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgaclk|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|LessThan0~1 .extended_lut = "off";
defparam \my_vgaclk|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \my_vgaclk|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N48
cyclonev_lcell_comb \my_vgaclk|LessThan0~4 (
// Equation(s):
// \my_vgaclk|LessThan0~4_combout  = ( !\my_vgaclk|Add0~101_sumout  & ( !\my_vgaclk|Add0~81_sumout  & ( (!\my_vgaclk|Add0~85_sumout  & (!\my_vgaclk|Add0~93_sumout  & (!\my_vgaclk|Add0~89_sumout  & !\my_vgaclk|Add0~97_sumout ))) ) ) )

	.dataa(!\my_vgaclk|Add0~85_sumout ),
	.datab(!\my_vgaclk|Add0~93_sumout ),
	.datac(!\my_vgaclk|Add0~89_sumout ),
	.datad(!\my_vgaclk|Add0~97_sumout ),
	.datae(!\my_vgaclk|Add0~101_sumout ),
	.dataf(!\my_vgaclk|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgaclk|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|LessThan0~4 .extended_lut = "off";
defparam \my_vgaclk|LessThan0~4 .lut_mask = 64'h8000000000000000;
defparam \my_vgaclk|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N57
cyclonev_lcell_comb \my_vgaclk|LessThan0~2 (
// Equation(s):
// \my_vgaclk|LessThan0~2_combout  = ( !\my_vgaclk|Add0~73_sumout  & ( \my_vgaclk|LessThan0~4_combout  & ( (!\my_vgaclk|Add0~65_sumout  & (!\my_vgaclk|Add0~69_sumout  & (!\my_vgaclk|Add0~77_sumout  & \my_vgaclk|LessThan0~1_combout ))) ) ) )

	.dataa(!\my_vgaclk|Add0~65_sumout ),
	.datab(!\my_vgaclk|Add0~69_sumout ),
	.datac(!\my_vgaclk|Add0~77_sumout ),
	.datad(!\my_vgaclk|LessThan0~1_combout ),
	.datae(!\my_vgaclk|Add0~73_sumout ),
	.dataf(!\my_vgaclk|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgaclk|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|LessThan0~2 .extended_lut = "off";
defparam \my_vgaclk|LessThan0~2 .lut_mask = 64'h0000000000800000;
defparam \my_vgaclk|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N27
cyclonev_lcell_comb \my_vgaclk|LessThan0~5 (
// Equation(s):
// \my_vgaclk|LessThan0~5_combout  = ( !\my_vgaclk|Add0~61_sumout  & ( !\my_vgaclk|Add0~33_sumout  & ( (!\my_vgaclk|Add0~29_sumout  & (!\my_vgaclk|Add0~57_sumout  & (!\my_vgaclk|Add0~49_sumout  & !\my_vgaclk|Add0~53_sumout ))) ) ) )

	.dataa(!\my_vgaclk|Add0~29_sumout ),
	.datab(!\my_vgaclk|Add0~57_sumout ),
	.datac(!\my_vgaclk|Add0~49_sumout ),
	.datad(!\my_vgaclk|Add0~53_sumout ),
	.datae(!\my_vgaclk|Add0~61_sumout ),
	.dataf(!\my_vgaclk|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgaclk|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|LessThan0~5 .extended_lut = "off";
defparam \my_vgaclk|LessThan0~5 .lut_mask = 64'h8000000000000000;
defparam \my_vgaclk|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N45
cyclonev_lcell_comb \my_vgaclk|LessThan0~6 (
// Equation(s):
// \my_vgaclk|LessThan0~6_combout  = ( !\my_vgaclk|Add0~41_sumout  & ( !\my_vgaclk|Add0~45_sumout  & ( !\my_vgaclk|Add0~37_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgaclk|Add0~37_sumout ),
	.datae(!\my_vgaclk|Add0~41_sumout ),
	.dataf(!\my_vgaclk|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgaclk|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|LessThan0~6 .extended_lut = "off";
defparam \my_vgaclk|LessThan0~6 .lut_mask = 64'hFF00000000000000;
defparam \my_vgaclk|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N39
cyclonev_lcell_comb \my_vgaclk|LessThan0~3 (
// Equation(s):
// \my_vgaclk|LessThan0~3_combout  = ( \my_vgaclk|LessThan0~5_combout  & ( \my_vgaclk|LessThan0~6_combout  & ( (!\my_vgaclk|Add0~9_sumout  & (!\my_vgaclk|Add0~13_sumout  & (!\my_vgaclk|Add0~17_sumout  & !\my_vgaclk|Add0~21_sumout ))) ) ) )

	.dataa(!\my_vgaclk|Add0~9_sumout ),
	.datab(!\my_vgaclk|Add0~13_sumout ),
	.datac(!\my_vgaclk|Add0~17_sumout ),
	.datad(!\my_vgaclk|Add0~21_sumout ),
	.datae(!\my_vgaclk|LessThan0~5_combout ),
	.dataf(!\my_vgaclk|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgaclk|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|LessThan0~3 .extended_lut = "off";
defparam \my_vgaclk|LessThan0~3 .lut_mask = 64'h0000000000008000;
defparam \my_vgaclk|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N45
cyclonev_lcell_comb \my_vgaclk|clkcount[14]~0 (
// Equation(s):
// \my_vgaclk|clkcount[14]~0_combout  = ( \my_vgaclk|LessThan0~2_combout  & ( \my_vgaclk|LessThan0~3_combout  & ( (((\my_vgaclk|Add0~25_sumout ) # (\my_vgaclk|Add0~5_sumout )) # (\my_vgaclk|Add0~1_sumout )) # (\reset~input_o ) ) ) ) # ( 
// !\my_vgaclk|LessThan0~2_combout  & ( \my_vgaclk|LessThan0~3_combout  ) ) # ( \my_vgaclk|LessThan0~2_combout  & ( !\my_vgaclk|LessThan0~3_combout  ) ) # ( !\my_vgaclk|LessThan0~2_combout  & ( !\my_vgaclk|LessThan0~3_combout  ) )

	.dataa(!\reset~input_o ),
	.datab(!\my_vgaclk|Add0~1_sumout ),
	.datac(!\my_vgaclk|Add0~5_sumout ),
	.datad(!\my_vgaclk|Add0~25_sumout ),
	.datae(!\my_vgaclk|LessThan0~2_combout ),
	.dataf(!\my_vgaclk|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgaclk|clkcount[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|clkcount[14]~0 .extended_lut = "off";
defparam \my_vgaclk|clkcount[14]~0 .lut_mask = 64'hFFFFFFFFFFFF7FFF;
defparam \my_vgaclk|clkcount[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N31
dffeas \my_vgaclk|clkcount[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgaclk|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgaclk|clkcount[14]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkcount [30]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkcount[30] .is_wysiwyg = "true";
defparam \my_vgaclk|clkcount[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N48
cyclonev_lcell_comb \my_vgaclk|LessThan0~7 (
// Equation(s):
// \my_vgaclk|LessThan0~7_combout  = ( !\my_vgaclk|Add0~61_sumout  & ( !\my_vgaclk|Add0~33_sumout  & ( (!\my_vgaclk|Add0~53_sumout  & (!\my_vgaclk|Add0~57_sumout  & (!\my_vgaclk|Add0~29_sumout  & !\my_vgaclk|Add0~49_sumout ))) ) ) )

	.dataa(!\my_vgaclk|Add0~53_sumout ),
	.datab(!\my_vgaclk|Add0~57_sumout ),
	.datac(!\my_vgaclk|Add0~29_sumout ),
	.datad(!\my_vgaclk|Add0~49_sumout ),
	.datae(!\my_vgaclk|Add0~61_sumout ),
	.dataf(!\my_vgaclk|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgaclk|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|LessThan0~7 .extended_lut = "off";
defparam \my_vgaclk|LessThan0~7 .lut_mask = 64'h8000000000000000;
defparam \my_vgaclk|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N36
cyclonev_lcell_comb \my_vgaclk|LessThan0~8 (
// Equation(s):
// \my_vgaclk|LessThan0~8_combout  = ( !\my_vgaclk|Add0~9_sumout  & ( !\my_vgaclk|Add0~45_sumout  & ( (!\my_vgaclk|Add0~37_sumout  & !\my_vgaclk|Add0~41_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgaclk|Add0~37_sumout ),
	.datad(!\my_vgaclk|Add0~41_sumout ),
	.datae(!\my_vgaclk|Add0~9_sumout ),
	.dataf(!\my_vgaclk|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgaclk|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|LessThan0~8 .extended_lut = "off";
defparam \my_vgaclk|LessThan0~8 .lut_mask = 64'hF000000000000000;
defparam \my_vgaclk|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N54
cyclonev_lcell_comb \my_vgaclk|LessThan0~0 (
// Equation(s):
// \my_vgaclk|LessThan0~0_combout  = ( !\my_vgaclk|Add0~21_sumout  & ( !\my_vgaclk|Add0~25_sumout  & ( (!\my_vgaclk|Add0~13_sumout  & (\my_vgaclk|LessThan0~7_combout  & (\my_vgaclk|LessThan0~8_combout  & !\my_vgaclk|Add0~17_sumout ))) ) ) )

	.dataa(!\my_vgaclk|Add0~13_sumout ),
	.datab(!\my_vgaclk|LessThan0~7_combout ),
	.datac(!\my_vgaclk|LessThan0~8_combout ),
	.datad(!\my_vgaclk|Add0~17_sumout ),
	.datae(!\my_vgaclk|Add0~21_sumout ),
	.dataf(!\my_vgaclk|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgaclk|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|LessThan0~0 .extended_lut = "off";
defparam \my_vgaclk|LessThan0~0 .lut_mask = 64'h0200000000000000;
defparam \my_vgaclk|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N33
cyclonev_lcell_comb \my_vgaclk|clkout~0 (
// Equation(s):
// \my_vgaclk|clkout~0_combout  = ( \my_vgaclk|LessThan0~0_combout  & ( \my_vgaclk|LessThan0~2_combout  & ( (!\reset~input_o  & (!\my_vgaclk|clkout~q  $ (((!\my_vgaclk|Add0~1_sumout  & !\my_vgaclk|Add0~5_sumout ))))) ) ) ) # ( !\my_vgaclk|LessThan0~0_combout 
//  & ( \my_vgaclk|LessThan0~2_combout  & ( (!\my_vgaclk|clkout~q  & !\reset~input_o ) ) ) ) # ( \my_vgaclk|LessThan0~0_combout  & ( !\my_vgaclk|LessThan0~2_combout  & ( (!\my_vgaclk|clkout~q  & !\reset~input_o ) ) ) ) # ( !\my_vgaclk|LessThan0~0_combout  & 
// ( !\my_vgaclk|LessThan0~2_combout  & ( (!\my_vgaclk|clkout~q  & !\reset~input_o ) ) ) )

	.dataa(!\my_vgaclk|clkout~q ),
	.datab(!\reset~input_o ),
	.datac(!\my_vgaclk|Add0~1_sumout ),
	.datad(!\my_vgaclk|Add0~5_sumout ),
	.datae(!\my_vgaclk|LessThan0~0_combout ),
	.dataf(!\my_vgaclk|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgaclk|clkout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgaclk|clkout~0 .extended_lut = "off";
defparam \my_vgaclk|clkout~0 .lut_mask = 64'h8888888888884888;
defparam \my_vgaclk|clkout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N32
dffeas \my_vgaclk|clkout (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\my_vgaclk|clkout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgaclk|clkout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgaclk|clkout .is_wysiwyg = "true";
defparam \my_vgaclk|clkout .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N0
cyclonev_lcell_comb \my_vgactrl|Add0~13 (
// Equation(s):
// \my_vgactrl|Add0~13_sumout  = SUM(( !\my_vgactrl|x_cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \my_vgactrl|Add0~14  = CARRY(( !\my_vgactrl|x_cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgactrl|x_cnt[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add0~13_sumout ),
	.cout(\my_vgactrl|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add0~13 .extended_lut = "off";
defparam \my_vgactrl|Add0~13 .lut_mask = 64'h000000000000F0F0;
defparam \my_vgactrl|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N6
cyclonev_lcell_comb \my_vgactrl|x_cnt[0]~0 (
// Equation(s):
// \my_vgactrl|x_cnt[0]~0_combout  = !\my_vgactrl|Add0~13_sumout 

	.dataa(gnd),
	.datab(!\my_vgactrl|Add0~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|x_cnt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|x_cnt[0]~0 .extended_lut = "off";
defparam \my_vgactrl|x_cnt[0]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \my_vgactrl|x_cnt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N8
dffeas \my_vgactrl|x_cnt[0]~DUPLICATE (
	.clk(\my_vgaclk|clkout~q ),
	.d(\my_vgactrl|x_cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N3
cyclonev_lcell_comb \my_vgactrl|Add0~25 (
// Equation(s):
// \my_vgactrl|Add0~25_sumout  = SUM(( \my_vgactrl|x_cnt [1] ) + ( GND ) + ( \my_vgactrl|Add0~14  ))
// \my_vgactrl|Add0~26  = CARRY(( \my_vgactrl|x_cnt [1] ) + ( GND ) + ( \my_vgactrl|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgactrl|x_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add0~25_sumout ),
	.cout(\my_vgactrl|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add0~25 .extended_lut = "off";
defparam \my_vgactrl|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgactrl|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N5
dffeas \my_vgactrl|x_cnt[2] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add0~21_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[2] .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N7
dffeas \my_vgactrl|x_cnt[0] (
	.clk(\my_vgaclk|clkout~q ),
	.d(\my_vgactrl|x_cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[0] .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N11
dffeas \my_vgactrl|x_cnt[7] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add0~29_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[7] .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N21
cyclonev_lcell_comb \my_vgactrl|Add0~29 (
// Equation(s):
// \my_vgactrl|Add0~29_sumout  = SUM(( \my_vgactrl|x_cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \my_vgactrl|Add0~2  ))
// \my_vgactrl|Add0~30  = CARRY(( \my_vgactrl|x_cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \my_vgactrl|Add0~2  ))

	.dataa(!\my_vgactrl|x_cnt[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add0~29_sumout ),
	.cout(\my_vgactrl|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add0~29 .extended_lut = "off";
defparam \my_vgactrl|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \my_vgactrl|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N24
cyclonev_lcell_comb \my_vgactrl|Add0~37 (
// Equation(s):
// \my_vgactrl|Add0~37_sumout  = SUM(( \my_vgactrl|x_cnt [8] ) + ( GND ) + ( \my_vgactrl|Add0~30  ))
// \my_vgactrl|Add0~38  = CARRY(( \my_vgactrl|x_cnt [8] ) + ( GND ) + ( \my_vgactrl|Add0~30  ))

	.dataa(gnd),
	.datab(!\my_vgactrl|x_cnt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add0~37_sumout ),
	.cout(\my_vgactrl|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add0~37 .extended_lut = "off";
defparam \my_vgactrl|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgactrl|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N41
dffeas \my_vgactrl|x_cnt[8] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add0~37_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[8] .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N27
cyclonev_lcell_comb \my_vgactrl|Add0~33 (
// Equation(s):
// \my_vgactrl|Add0~33_sumout  = SUM(( \my_vgactrl|x_cnt[9]~DUPLICATE_q  ) + ( GND ) + ( \my_vgactrl|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgactrl|x_cnt[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add0~33 .extended_lut = "off";
defparam \my_vgactrl|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgactrl|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N56
dffeas \my_vgactrl|x_cnt[9]~DUPLICATE (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add0~33_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[9]~DUPLICATE .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N51
cyclonev_lcell_comb \my_vgactrl|Equal0~1 (
// Equation(s):
// \my_vgactrl|Equal0~1_combout  = ( !\my_vgactrl|x_cnt[6]~DUPLICATE_q  & ( \my_vgactrl|x_cnt [5] & ( (!\my_vgactrl|x_cnt [7] & (\my_vgactrl|x_cnt [8] & \my_vgactrl|x_cnt[9]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\my_vgactrl|x_cnt [7]),
	.datac(!\my_vgactrl|x_cnt [8]),
	.datad(!\my_vgactrl|x_cnt[9]~DUPLICATE_q ),
	.datae(!\my_vgactrl|x_cnt[6]~DUPLICATE_q ),
	.dataf(!\my_vgactrl|x_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Equal0~1 .extended_lut = "off";
defparam \my_vgactrl|Equal0~1 .lut_mask = 64'h00000000000C0000;
defparam \my_vgactrl|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N19
dffeas \my_vgactrl|x_cnt[4] (
	.clk(\my_vgaclk|clkout~q ),
	.d(\my_vgactrl|x_cnt[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[4] .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N57
cyclonev_lcell_comb \my_vgactrl|Equal0~2 (
// Equation(s):
// \my_vgactrl|Equal0~2_combout  = ( \my_vgactrl|Equal0~1_combout  & ( !\my_vgactrl|x_cnt [4] & ( (!\my_vgactrl|x_cnt [2] & (\my_vgactrl|x_cnt [0] & (!\my_vgactrl|x_cnt [3] & !\my_vgactrl|x_cnt [1]))) ) ) )

	.dataa(!\my_vgactrl|x_cnt [2]),
	.datab(!\my_vgactrl|x_cnt [0]),
	.datac(!\my_vgactrl|x_cnt [3]),
	.datad(!\my_vgactrl|x_cnt [1]),
	.datae(!\my_vgactrl|Equal0~1_combout ),
	.dataf(!\my_vgactrl|x_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Equal0~2 .extended_lut = "off";
defparam \my_vgactrl|Equal0~2 .lut_mask = 64'h0000200000000000;
defparam \my_vgactrl|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N14
dffeas \my_vgactrl|x_cnt[1] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add0~25_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[1] .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N6
cyclonev_lcell_comb \my_vgactrl|Add0~21 (
// Equation(s):
// \my_vgactrl|Add0~21_sumout  = SUM(( \my_vgactrl|x_cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \my_vgactrl|Add0~26  ))
// \my_vgactrl|Add0~22  = CARRY(( \my_vgactrl|x_cnt[2]~DUPLICATE_q  ) + ( GND ) + ( \my_vgactrl|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgactrl|x_cnt[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add0~21_sumout ),
	.cout(\my_vgactrl|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add0~21 .extended_lut = "off";
defparam \my_vgactrl|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_vgactrl|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N4
dffeas \my_vgactrl|x_cnt[2]~DUPLICATE (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add0~21_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[2]~DUPLICATE .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N9
cyclonev_lcell_comb \my_vgactrl|Add0~17 (
// Equation(s):
// \my_vgactrl|Add0~17_sumout  = SUM(( \my_vgactrl|x_cnt [3] ) + ( GND ) + ( \my_vgactrl|Add0~22  ))
// \my_vgactrl|Add0~18  = CARRY(( \my_vgactrl|x_cnt [3] ) + ( GND ) + ( \my_vgactrl|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgactrl|x_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add0~17_sumout ),
	.cout(\my_vgactrl|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add0~17 .extended_lut = "off";
defparam \my_vgactrl|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgactrl|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N29
dffeas \my_vgactrl|x_cnt[3] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add0~17_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[3] .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N12
cyclonev_lcell_comb \my_vgactrl|Add0~9 (
// Equation(s):
// \my_vgactrl|Add0~9_sumout  = SUM(( \my_vgactrl|x_cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \my_vgactrl|Add0~18  ))
// \my_vgactrl|Add0~10  = CARRY(( \my_vgactrl|x_cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \my_vgactrl|Add0~18  ))

	.dataa(gnd),
	.datab(!\my_vgactrl|x_cnt[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add0~9_sumout ),
	.cout(\my_vgactrl|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add0~9 .extended_lut = "off";
defparam \my_vgactrl|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgactrl|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N18
cyclonev_lcell_comb \my_vgactrl|x_cnt[4]~feeder (
// Equation(s):
// \my_vgactrl|x_cnt[4]~feeder_combout  = \my_vgactrl|Add0~9_sumout 

	.dataa(!\my_vgactrl|Add0~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|x_cnt[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|x_cnt[4]~feeder .extended_lut = "off";
defparam \my_vgactrl|x_cnt[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \my_vgactrl|x_cnt[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N20
dffeas \my_vgactrl|x_cnt[4]~DUPLICATE (
	.clk(\my_vgaclk|clkout~q ),
	.d(\my_vgactrl|x_cnt[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N15
cyclonev_lcell_comb \my_vgactrl|Add0~5 (
// Equation(s):
// \my_vgactrl|Add0~5_sumout  = SUM(( \my_vgactrl|x_cnt [5] ) + ( GND ) + ( \my_vgactrl|Add0~10  ))
// \my_vgactrl|Add0~6  = CARRY(( \my_vgactrl|x_cnt [5] ) + ( GND ) + ( \my_vgactrl|Add0~10  ))

	.dataa(!\my_vgactrl|x_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add0~5_sumout ),
	.cout(\my_vgactrl|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add0~5 .extended_lut = "off";
defparam \my_vgactrl|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \my_vgactrl|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N35
dffeas \my_vgactrl|x_cnt[5] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add0~5_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[5] .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N18
cyclonev_lcell_comb \my_vgactrl|Add0~1 (
// Equation(s):
// \my_vgactrl|Add0~1_sumout  = SUM(( \my_vgactrl|x_cnt[6]~DUPLICATE_q  ) + ( GND ) + ( \my_vgactrl|Add0~6  ))
// \my_vgactrl|Add0~2  = CARRY(( \my_vgactrl|x_cnt[6]~DUPLICATE_q  ) + ( GND ) + ( \my_vgactrl|Add0~6  ))

	.dataa(gnd),
	.datab(!\my_vgactrl|x_cnt[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add0~1_sumout ),
	.cout(\my_vgactrl|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add0~1 .extended_lut = "off";
defparam \my_vgactrl|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgactrl|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N49
dffeas \my_vgactrl|x_cnt[6]~DUPLICATE (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add0~1_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[6]~DUPLICATE .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N10
dffeas \my_vgactrl|x_cnt[7]~DUPLICATE (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add0~29_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[7]~DUPLICATE .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N45
cyclonev_lcell_comb \my_vgactrl|Equal0~0 (
// Equation(s):
// \my_vgactrl|Equal0~0_combout  = ( !\my_vgactrl|x_cnt [2] & ( !\my_vgactrl|x_cnt [3] & ( (!\my_vgactrl|x_cnt[4]~DUPLICATE_q  & (\my_vgactrl|x_cnt[0]~DUPLICATE_q  & !\my_vgactrl|x_cnt [1])) ) ) )

	.dataa(!\my_vgactrl|x_cnt[4]~DUPLICATE_q ),
	.datab(!\my_vgactrl|x_cnt[0]~DUPLICATE_q ),
	.datac(!\my_vgactrl|x_cnt [1]),
	.datad(gnd),
	.datae(!\my_vgactrl|x_cnt [2]),
	.dataf(!\my_vgactrl|x_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Equal0~0 .extended_lut = "off";
defparam \my_vgactrl|Equal0~0 .lut_mask = 64'h2020000000000000;
defparam \my_vgactrl|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N12
cyclonev_lcell_comb \my_vgactrl|LessThan0~0 (
// Equation(s):
// \my_vgactrl|LessThan0~0_combout  = ( \my_vgactrl|Equal0~0_combout  & ( \my_vgactrl|x_cnt [5] & ( ((\my_vgactrl|x_cnt[9]~DUPLICATE_q ) # (\my_vgactrl|x_cnt [8])) # (\my_vgactrl|x_cnt[7]~DUPLICATE_q ) ) ) ) # ( !\my_vgactrl|Equal0~0_combout  & ( 
// \my_vgactrl|x_cnt [5] & ( (((\my_vgactrl|x_cnt[6]~DUPLICATE_q ) # (\my_vgactrl|x_cnt[9]~DUPLICATE_q )) # (\my_vgactrl|x_cnt [8])) # (\my_vgactrl|x_cnt[7]~DUPLICATE_q ) ) ) ) # ( \my_vgactrl|Equal0~0_combout  & ( !\my_vgactrl|x_cnt [5] & ( 
// ((\my_vgactrl|x_cnt[9]~DUPLICATE_q ) # (\my_vgactrl|x_cnt [8])) # (\my_vgactrl|x_cnt[7]~DUPLICATE_q ) ) ) ) # ( !\my_vgactrl|Equal0~0_combout  & ( !\my_vgactrl|x_cnt [5] & ( ((\my_vgactrl|x_cnt[9]~DUPLICATE_q ) # (\my_vgactrl|x_cnt [8])) # 
// (\my_vgactrl|x_cnt[7]~DUPLICATE_q ) ) ) )

	.dataa(!\my_vgactrl|x_cnt[7]~DUPLICATE_q ),
	.datab(!\my_vgactrl|x_cnt [8]),
	.datac(!\my_vgactrl|x_cnt[9]~DUPLICATE_q ),
	.datad(!\my_vgactrl|x_cnt[6]~DUPLICATE_q ),
	.datae(!\my_vgactrl|Equal0~0_combout ),
	.dataf(!\my_vgactrl|x_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|LessThan0~0 .extended_lut = "off";
defparam \my_vgactrl|LessThan0~0 .lut_mask = 64'h7F7F7F7F7FFF7F7F;
defparam \my_vgactrl|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N36
cyclonev_lcell_comb \my_vgactrl|Add1~17 (
// Equation(s):
// \my_vgactrl|Add1~17_sumout  = SUM(( \my_vgactrl|y_cnt [2] ) + ( GND ) + ( \my_vgactrl|Add1~6  ))
// \my_vgactrl|Add1~18  = CARRY(( \my_vgactrl|y_cnt [2] ) + ( GND ) + ( \my_vgactrl|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgactrl|y_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add1~17_sumout ),
	.cout(\my_vgactrl|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add1~17 .extended_lut = "off";
defparam \my_vgactrl|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_vgactrl|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N39
cyclonev_lcell_comb \my_vgactrl|Add1~13 (
// Equation(s):
// \my_vgactrl|Add1~13_sumout  = SUM(( \my_vgactrl|y_cnt [3] ) + ( GND ) + ( \my_vgactrl|Add1~18  ))
// \my_vgactrl|Add1~14  = CARRY(( \my_vgactrl|y_cnt [3] ) + ( GND ) + ( \my_vgactrl|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgactrl|y_cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add1~13_sumout ),
	.cout(\my_vgactrl|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add1~13 .extended_lut = "off";
defparam \my_vgactrl|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_vgactrl|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N15
cyclonev_lcell_comb \my_vgactrl|always1~0 (
// Equation(s):
// \my_vgactrl|always1~0_combout  = ( !\my_vgactrl|y_cnt [4] & ( !\my_vgactrl|y_cnt [6] & ( (!\my_vgactrl|y_cnt [5] & (!\my_vgactrl|y_cnt [8] & !\my_vgactrl|y_cnt [7])) ) ) )

	.dataa(!\my_vgactrl|y_cnt [5]),
	.datab(gnd),
	.datac(!\my_vgactrl|y_cnt [8]),
	.datad(!\my_vgactrl|y_cnt [7]),
	.datae(!\my_vgactrl|y_cnt [4]),
	.dataf(!\my_vgactrl|y_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|always1~0 .extended_lut = "off";
defparam \my_vgactrl|always1~0 .lut_mask = 64'hA000000000000000;
defparam \my_vgactrl|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N6
cyclonev_lcell_comb \my_vgactrl|y_cnt[9]~1 (
// Equation(s):
// \my_vgactrl|y_cnt[9]~1_combout  = ( \my_vgactrl|always1~0_combout  & ( ((\my_vgactrl|Equal0~0_combout  & (\my_vgactrl|always1~1_combout  & \my_vgactrl|Equal0~1_combout ))) # (\reset~input_o ) ) ) # ( !\my_vgactrl|always1~0_combout  & ( \reset~input_o  ) )

	.dataa(!\my_vgactrl|Equal0~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\my_vgactrl|always1~1_combout ),
	.datad(!\my_vgactrl|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\my_vgactrl|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|y_cnt[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|y_cnt[9]~1 .extended_lut = "off";
defparam \my_vgactrl|y_cnt[9]~1 .lut_mask = 64'h3333333333373337;
defparam \my_vgactrl|y_cnt[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N9
cyclonev_lcell_comb \my_vgactrl|y_cnt[9]~2 (
// Equation(s):
// \my_vgactrl|y_cnt[9]~2_combout  = ((\my_vgactrl|Equal0~0_combout  & \my_vgactrl|Equal0~1_combout )) # (\reset~input_o )

	.dataa(!\my_vgactrl|Equal0~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\my_vgactrl|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|y_cnt[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|y_cnt[9]~2 .extended_lut = "off";
defparam \my_vgactrl|y_cnt[9]~2 .lut_mask = 64'h3737373737373737;
defparam \my_vgactrl|y_cnt[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N2
dffeas \my_vgactrl|y_cnt[3] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|y_cnt[9]~1_combout ),
	.sload(vcc),
	.ena(\my_vgactrl|y_cnt[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|y_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|y_cnt[3] .is_wysiwyg = "true";
defparam \my_vgactrl|y_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N42
cyclonev_lcell_comb \my_vgactrl|Add1~25 (
// Equation(s):
// \my_vgactrl|Add1~25_sumout  = SUM(( \my_vgactrl|y_cnt [4] ) + ( GND ) + ( \my_vgactrl|Add1~14  ))
// \my_vgactrl|Add1~26  = CARRY(( \my_vgactrl|y_cnt [4] ) + ( GND ) + ( \my_vgactrl|Add1~14  ))

	.dataa(gnd),
	.datab(!\my_vgactrl|y_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add1~25_sumout ),
	.cout(\my_vgactrl|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add1~25 .extended_lut = "off";
defparam \my_vgactrl|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgactrl|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N17
dffeas \my_vgactrl|y_cnt[4] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|y_cnt[9]~1_combout ),
	.sload(vcc),
	.ena(\my_vgactrl|y_cnt[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|y_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|y_cnt[4] .is_wysiwyg = "true";
defparam \my_vgactrl|y_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N45
cyclonev_lcell_comb \my_vgactrl|Add1~21 (
// Equation(s):
// \my_vgactrl|Add1~21_sumout  = SUM(( \my_vgactrl|y_cnt [5] ) + ( GND ) + ( \my_vgactrl|Add1~26  ))
// \my_vgactrl|Add1~22  = CARRY(( \my_vgactrl|y_cnt [5] ) + ( GND ) + ( \my_vgactrl|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgactrl|y_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add1~21_sumout ),
	.cout(\my_vgactrl|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add1~21 .extended_lut = "off";
defparam \my_vgactrl|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgactrl|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N29
dffeas \my_vgactrl|y_cnt[5] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|y_cnt[9]~1_combout ),
	.sload(vcc),
	.ena(\my_vgactrl|y_cnt[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|y_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|y_cnt[5] .is_wysiwyg = "true";
defparam \my_vgactrl|y_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N48
cyclonev_lcell_comb \my_vgactrl|Add1~33 (
// Equation(s):
// \my_vgactrl|Add1~33_sumout  = SUM(( \my_vgactrl|y_cnt [6] ) + ( GND ) + ( \my_vgactrl|Add1~22  ))
// \my_vgactrl|Add1~34  = CARRY(( \my_vgactrl|y_cnt [6] ) + ( GND ) + ( \my_vgactrl|Add1~22  ))

	.dataa(gnd),
	.datab(!\my_vgactrl|y_cnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add1~33_sumout ),
	.cout(\my_vgactrl|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add1~33 .extended_lut = "off";
defparam \my_vgactrl|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgactrl|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N20
dffeas \my_vgactrl|y_cnt[6] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|y_cnt[9]~1_combout ),
	.sload(vcc),
	.ena(\my_vgactrl|y_cnt[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|y_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|y_cnt[6] .is_wysiwyg = "true";
defparam \my_vgactrl|y_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N51
cyclonev_lcell_comb \my_vgactrl|Add1~29 (
// Equation(s):
// \my_vgactrl|Add1~29_sumout  = SUM(( \my_vgactrl|y_cnt [7] ) + ( GND ) + ( \my_vgactrl|Add1~34  ))
// \my_vgactrl|Add1~30  = CARRY(( \my_vgactrl|y_cnt [7] ) + ( GND ) + ( \my_vgactrl|Add1~34  ))

	.dataa(!\my_vgactrl|y_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add1~29_sumout ),
	.cout(\my_vgactrl|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add1~29 .extended_lut = "off";
defparam \my_vgactrl|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \my_vgactrl|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N26
dffeas \my_vgactrl|y_cnt[7] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|y_cnt[9]~1_combout ),
	.sload(vcc),
	.ena(\my_vgactrl|y_cnt[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|y_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|y_cnt[7] .is_wysiwyg = "true";
defparam \my_vgactrl|y_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N54
cyclonev_lcell_comb \my_vgactrl|Add1~37 (
// Equation(s):
// \my_vgactrl|Add1~37_sumout  = SUM(( \my_vgactrl|y_cnt [8] ) + ( GND ) + ( \my_vgactrl|Add1~30  ))
// \my_vgactrl|Add1~38  = CARRY(( \my_vgactrl|y_cnt [8] ) + ( GND ) + ( \my_vgactrl|Add1~30  ))

	.dataa(gnd),
	.datab(!\my_vgactrl|y_cnt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add1~37_sumout ),
	.cout(\my_vgactrl|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add1~37 .extended_lut = "off";
defparam \my_vgactrl|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgactrl|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N14
dffeas \my_vgactrl|y_cnt[8] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|y_cnt[9]~1_combout ),
	.sload(vcc),
	.ena(\my_vgactrl|y_cnt[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|y_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|y_cnt[8] .is_wysiwyg = "true";
defparam \my_vgactrl|y_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N57
cyclonev_lcell_comb \my_vgactrl|Add1~9 (
// Equation(s):
// \my_vgactrl|Add1~9_sumout  = SUM(( \my_vgactrl|y_cnt [9] ) + ( GND ) + ( \my_vgactrl|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgactrl|y_cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add1~9 .extended_lut = "off";
defparam \my_vgactrl|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_vgactrl|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N8
dffeas \my_vgactrl|y_cnt[9] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|y_cnt[9]~1_combout ),
	.sload(vcc),
	.ena(\my_vgactrl|y_cnt[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|y_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|y_cnt[9] .is_wysiwyg = "true";
defparam \my_vgactrl|y_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N0
cyclonev_lcell_comb \my_vgactrl|always1~1 (
// Equation(s):
// \my_vgactrl|always1~1_combout  = ( \my_vgactrl|y_cnt [3] & ( (\my_vgactrl|y_cnt [0] & (\my_vgactrl|y_cnt [9] & (\my_vgactrl|y_cnt [2] & !\my_vgactrl|y_cnt [1]))) ) )

	.dataa(!\my_vgactrl|y_cnt [0]),
	.datab(!\my_vgactrl|y_cnt [9]),
	.datac(!\my_vgactrl|y_cnt [2]),
	.datad(!\my_vgactrl|y_cnt [1]),
	.datae(!\my_vgactrl|y_cnt [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|always1~1 .extended_lut = "off";
defparam \my_vgactrl|always1~1 .lut_mask = 64'h0000010000000100;
defparam \my_vgactrl|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N30
cyclonev_lcell_comb \my_vgactrl|Add1~1 (
// Equation(s):
// \my_vgactrl|Add1~1_sumout  = SUM(( \my_vgactrl|y_cnt [0] ) + ( VCC ) + ( !VCC ))
// \my_vgactrl|Add1~2  = CARRY(( \my_vgactrl|y_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\my_vgactrl|y_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add1~1_sumout ),
	.cout(\my_vgactrl|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add1~1 .extended_lut = "off";
defparam \my_vgactrl|Add1~1 .lut_mask = 64'h0000000000005555;
defparam \my_vgactrl|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N21
cyclonev_lcell_comb \my_vgactrl|y_cnt~0 (
// Equation(s):
// \my_vgactrl|y_cnt~0_combout  = ( \my_vgactrl|y_cnt [0] & ( \my_vgactrl|Equal0~2_combout  & ( (((\my_vgactrl|always1~1_combout  & \my_vgactrl|always1~0_combout )) # (\reset~input_o )) # (\my_vgactrl|Add1~1_sumout ) ) ) ) # ( !\my_vgactrl|y_cnt [0] & ( 
// \my_vgactrl|Equal0~2_combout  & ( (((\my_vgactrl|always1~1_combout  & \my_vgactrl|always1~0_combout )) # (\reset~input_o )) # (\my_vgactrl|Add1~1_sumout ) ) ) ) # ( \my_vgactrl|y_cnt [0] & ( !\my_vgactrl|Equal0~2_combout  ) ) # ( !\my_vgactrl|y_cnt [0] & 
// ( !\my_vgactrl|Equal0~2_combout  & ( \reset~input_o  ) ) )

	.dataa(!\my_vgactrl|always1~1_combout ),
	.datab(!\my_vgactrl|always1~0_combout ),
	.datac(!\my_vgactrl|Add1~1_sumout ),
	.datad(!\reset~input_o ),
	.datae(!\my_vgactrl|y_cnt [0]),
	.dataf(!\my_vgactrl|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|y_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|y_cnt~0 .extended_lut = "off";
defparam \my_vgactrl|y_cnt~0 .lut_mask = 64'h00FFFFFF1FFF1FFF;
defparam \my_vgactrl|y_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N35
dffeas \my_vgactrl|y_cnt[0] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|y_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|y_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|y_cnt[0] .is_wysiwyg = "true";
defparam \my_vgactrl|y_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N33
cyclonev_lcell_comb \my_vgactrl|Add1~5 (
// Equation(s):
// \my_vgactrl|Add1~5_sumout  = SUM(( \my_vgactrl|y_cnt [1] ) + ( GND ) + ( \my_vgactrl|Add1~2  ))
// \my_vgactrl|Add1~6  = CARRY(( \my_vgactrl|y_cnt [1] ) + ( GND ) + ( \my_vgactrl|Add1~2  ))

	.dataa(gnd),
	.datab(!\my_vgactrl|y_cnt [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add1~5_sumout ),
	.cout(\my_vgactrl|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add1~5 .extended_lut = "off";
defparam \my_vgactrl|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgactrl|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y28_N11
dffeas \my_vgactrl|y_cnt[1] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|y_cnt[9]~1_combout ),
	.sload(vcc),
	.ena(\my_vgactrl|y_cnt[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|y_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|y_cnt[1] .is_wysiwyg = "true";
defparam \my_vgactrl|y_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y28_N5
dffeas \my_vgactrl|y_cnt[2] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|y_cnt[9]~1_combout ),
	.sload(vcc),
	.ena(\my_vgactrl|y_cnt[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|y_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|y_cnt[2] .is_wysiwyg = "true";
defparam \my_vgactrl|y_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y28_N24
cyclonev_lcell_comb \my_vgactrl|LessThan1~0 (
// Equation(s):
// \my_vgactrl|LessThan1~0_combout  = ( \my_vgactrl|y_cnt [3] & ( \my_vgactrl|y_cnt [9] ) ) # ( !\my_vgactrl|y_cnt [3] & ( \my_vgactrl|y_cnt [9] ) ) # ( \my_vgactrl|y_cnt [3] & ( !\my_vgactrl|y_cnt [9] ) ) # ( !\my_vgactrl|y_cnt [3] & ( !\my_vgactrl|y_cnt 
// [9] & ( ((!\my_vgactrl|always1~0_combout ) # ((\my_vgactrl|y_cnt [1] & \my_vgactrl|y_cnt [0]))) # (\my_vgactrl|y_cnt [2]) ) ) )

	.dataa(!\my_vgactrl|y_cnt [2]),
	.datab(!\my_vgactrl|y_cnt [1]),
	.datac(!\my_vgactrl|y_cnt [0]),
	.datad(!\my_vgactrl|always1~0_combout ),
	.datae(!\my_vgactrl|y_cnt [3]),
	.dataf(!\my_vgactrl|y_cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|LessThan1~0 .extended_lut = "off";
defparam \my_vgactrl|LessThan1~0 .lut_mask = 64'hFF57FFFFFFFFFFFF;
defparam \my_vgactrl|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N0
cyclonev_lcell_comb \my_vgactrl|LessThan2~1 (
// Equation(s):
// \my_vgactrl|LessThan2~1_combout  = ( !\my_vgactrl|x_cnt[6]~DUPLICATE_q  & ( !\my_vgactrl|x_cnt [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_vgactrl|x_cnt[6]~DUPLICATE_q ),
	.dataf(!\my_vgactrl|x_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|LessThan2~1 .extended_lut = "off";
defparam \my_vgactrl|LessThan2~1 .lut_mask = 64'hFFFF000000000000;
defparam \my_vgactrl|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N55
dffeas \my_vgactrl|x_cnt[9] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add0~33_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[9] .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N24
cyclonev_lcell_comb \my_vgactrl|v_valid~0 (
// Equation(s):
// \my_vgactrl|v_valid~0_combout  = ( !\my_vgactrl|y_cnt [8] & ( !\my_vgactrl|y_cnt [7] & ( !\my_vgactrl|y_cnt [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgactrl|y_cnt [6]),
	.datae(!\my_vgactrl|y_cnt [8]),
	.dataf(!\my_vgactrl|y_cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|v_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|v_valid~0 .extended_lut = "off";
defparam \my_vgactrl|v_valid~0 .lut_mask = 64'hFF00000000000000;
defparam \my_vgactrl|v_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N57
cyclonev_lcell_comb \my_vgactrl|v_valid~1 (
// Equation(s):
// \my_vgactrl|v_valid~1_combout  = ( \my_vgactrl|y_cnt [2] & ( \my_vgactrl|v_valid~0_combout  & ( (!\my_vgactrl|y_cnt [5]) # (\my_vgactrl|y_cnt [9]) ) ) ) # ( !\my_vgactrl|y_cnt [2] & ( \my_vgactrl|v_valid~0_combout  & ( (!\my_vgactrl|y_cnt [5] & 
// (((!\my_vgactrl|y_cnt [9]) # (\my_vgactrl|y_cnt [4])) # (\my_vgactrl|y_cnt [3]))) # (\my_vgactrl|y_cnt [5] & (((!\my_vgactrl|y_cnt [3] & !\my_vgactrl|y_cnt [4])) # (\my_vgactrl|y_cnt [9]))) ) ) ) # ( \my_vgactrl|y_cnt [2] & ( 
// !\my_vgactrl|v_valid~0_combout  & ( \my_vgactrl|y_cnt [9] ) ) ) # ( !\my_vgactrl|y_cnt [2] & ( !\my_vgactrl|v_valid~0_combout  & ( \my_vgactrl|y_cnt [9] ) ) )

	.dataa(!\my_vgactrl|y_cnt [5]),
	.datab(!\my_vgactrl|y_cnt [3]),
	.datac(!\my_vgactrl|y_cnt [9]),
	.datad(!\my_vgactrl|y_cnt [4]),
	.datae(!\my_vgactrl|y_cnt [2]),
	.dataf(!\my_vgactrl|v_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|v_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|v_valid~1 .extended_lut = "off";
defparam \my_vgactrl|v_valid~1 .lut_mask = 64'h0F0F0F0FE7AFAFAF;
defparam \my_vgactrl|v_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N24
cyclonev_lcell_comb \my_vgactrl|LessThan2~0 (
// Equation(s):
// \my_vgactrl|LessThan2~0_combout  = ( \my_vgactrl|x_cnt [2] & ( \my_vgactrl|x_cnt [3] & ( \my_vgactrl|x_cnt[4]~DUPLICATE_q  ) ) ) # ( !\my_vgactrl|x_cnt [2] & ( \my_vgactrl|x_cnt [3] & ( \my_vgactrl|x_cnt[4]~DUPLICATE_q  ) ) ) # ( \my_vgactrl|x_cnt [2] & ( 
// !\my_vgactrl|x_cnt [3] & ( \my_vgactrl|x_cnt[4]~DUPLICATE_q  ) ) ) # ( !\my_vgactrl|x_cnt [2] & ( !\my_vgactrl|x_cnt [3] & ( (\my_vgactrl|x_cnt[4]~DUPLICATE_q  & ((!\my_vgactrl|x_cnt[0]~DUPLICATE_q ) # (\my_vgactrl|x_cnt [1]))) ) ) )

	.dataa(gnd),
	.datab(!\my_vgactrl|x_cnt [1]),
	.datac(!\my_vgactrl|x_cnt[4]~DUPLICATE_q ),
	.datad(!\my_vgactrl|x_cnt[0]~DUPLICATE_q ),
	.datae(!\my_vgactrl|x_cnt [2]),
	.dataf(!\my_vgactrl|x_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|LessThan2~0 .extended_lut = "off";
defparam \my_vgactrl|LessThan2~0 .lut_mask = 64'h0F030F0F0F0F0F0F;
defparam \my_vgactrl|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N39
cyclonev_lcell_comb \my_vgactrl|valid (
// Equation(s):
// \my_vgactrl|valid~combout  = ( \my_vgactrl|x_cnt [8] & ( \my_vgactrl|x_cnt [7] & ( (\my_vgactrl|v_valid~1_combout ) # (\my_vgactrl|x_cnt [9]) ) ) ) # ( !\my_vgactrl|x_cnt [8] & ( \my_vgactrl|x_cnt [7] & ( ((\my_vgactrl|LessThan2~1_combout  & 
// (!\my_vgactrl|x_cnt [9] & !\my_vgactrl|LessThan2~0_combout ))) # (\my_vgactrl|v_valid~1_combout ) ) ) ) # ( \my_vgactrl|x_cnt [8] & ( !\my_vgactrl|x_cnt [7] & ( ((\my_vgactrl|x_cnt [9] & ((!\my_vgactrl|LessThan2~1_combout ) # 
// (\my_vgactrl|LessThan2~0_combout )))) # (\my_vgactrl|v_valid~1_combout ) ) ) ) # ( !\my_vgactrl|x_cnt [8] & ( !\my_vgactrl|x_cnt [7] & ( (!\my_vgactrl|x_cnt [9]) # (\my_vgactrl|v_valid~1_combout ) ) ) )

	.dataa(!\my_vgactrl|LessThan2~1_combout ),
	.datab(!\my_vgactrl|x_cnt [9]),
	.datac(!\my_vgactrl|v_valid~1_combout ),
	.datad(!\my_vgactrl|LessThan2~0_combout ),
	.datae(!\my_vgactrl|x_cnt [8]),
	.dataf(!\my_vgactrl|x_cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|valid~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|valid .extended_lut = "off";
defparam \my_vgactrl|valid .lut_mask = 64'hCFCF2F3F4F0F3F3F;
defparam \my_vgactrl|valid .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N50
dffeas \my_vgactrl|x_cnt[6] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add0~1_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[6] .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N28
dffeas \my_vgactrl|x_cnt[3]~DUPLICATE (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_vgactrl|Add0~17_sumout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\my_vgactrl|Equal0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_vgactrl|x_cnt[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_vgactrl|x_cnt[3]~DUPLICATE .is_wysiwyg = "true";
defparam \my_vgactrl|x_cnt[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N0
cyclonev_lcell_comb \my_vgactrl|Add2~25 (
// Equation(s):
// \my_vgactrl|Add2~25_sumout  = SUM(( !\my_vgactrl|x_cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \my_vgactrl|Add2~26  = CARRY(( !\my_vgactrl|x_cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgactrl|x_cnt[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add2~25_sumout ),
	.cout(\my_vgactrl|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add2~25 .extended_lut = "off";
defparam \my_vgactrl|Add2~25 .lut_mask = 64'h000000000000FF00;
defparam \my_vgactrl|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N3
cyclonev_lcell_comb \my_vgactrl|Add2~29 (
// Equation(s):
// \my_vgactrl|Add2~29_sumout  = SUM(( \my_vgactrl|x_cnt [1] ) + ( VCC ) + ( \my_vgactrl|Add2~26  ))
// \my_vgactrl|Add2~30  = CARRY(( \my_vgactrl|x_cnt [1] ) + ( VCC ) + ( \my_vgactrl|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgactrl|x_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add2~29_sumout ),
	.cout(\my_vgactrl|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add2~29 .extended_lut = "off";
defparam \my_vgactrl|Add2~29 .lut_mask = 64'h0000000000000F0F;
defparam \my_vgactrl|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N6
cyclonev_lcell_comb \my_vgactrl|Add2~33 (
// Equation(s):
// \my_vgactrl|Add2~33_sumout  = SUM(( \my_vgactrl|x_cnt[2]~DUPLICATE_q  ) + ( VCC ) + ( \my_vgactrl|Add2~30  ))
// \my_vgactrl|Add2~34  = CARRY(( \my_vgactrl|x_cnt[2]~DUPLICATE_q  ) + ( VCC ) + ( \my_vgactrl|Add2~30  ))

	.dataa(gnd),
	.datab(!\my_vgactrl|x_cnt[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add2~33_sumout ),
	.cout(\my_vgactrl|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add2~33 .extended_lut = "off";
defparam \my_vgactrl|Add2~33 .lut_mask = 64'h0000000000003333;
defparam \my_vgactrl|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N9
cyclonev_lcell_comb \my_vgactrl|Add2~37 (
// Equation(s):
// \my_vgactrl|Add2~37_sumout  = SUM(( \my_vgactrl|x_cnt[3]~DUPLICATE_q  ) + ( VCC ) + ( \my_vgactrl|Add2~34  ))
// \my_vgactrl|Add2~38  = CARRY(( \my_vgactrl|x_cnt[3]~DUPLICATE_q  ) + ( VCC ) + ( \my_vgactrl|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgactrl|x_cnt[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add2~37_sumout ),
	.cout(\my_vgactrl|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add2~37 .extended_lut = "off";
defparam \my_vgactrl|Add2~37 .lut_mask = 64'h00000000000000FF;
defparam \my_vgactrl|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N12
cyclonev_lcell_comb \my_vgactrl|Add2~13 (
// Equation(s):
// \my_vgactrl|Add2~13_sumout  = SUM(( \my_vgactrl|x_cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \my_vgactrl|Add2~38  ))
// \my_vgactrl|Add2~14  = CARRY(( \my_vgactrl|x_cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \my_vgactrl|Add2~38  ))

	.dataa(gnd),
	.datab(!\my_vgactrl|x_cnt[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add2~13_sumout ),
	.cout(\my_vgactrl|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add2~13 .extended_lut = "off";
defparam \my_vgactrl|Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \my_vgactrl|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N15
cyclonev_lcell_comb \my_vgactrl|Add2~21 (
// Equation(s):
// \my_vgactrl|Add2~21_sumout  = SUM(( \my_vgactrl|x_cnt [5] ) + ( VCC ) + ( \my_vgactrl|Add2~14  ))
// \my_vgactrl|Add2~22  = CARRY(( \my_vgactrl|x_cnt [5] ) + ( VCC ) + ( \my_vgactrl|Add2~14  ))

	.dataa(!\my_vgactrl|x_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add2~21_sumout ),
	.cout(\my_vgactrl|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add2~21 .extended_lut = "off";
defparam \my_vgactrl|Add2~21 .lut_mask = 64'h0000000000005555;
defparam \my_vgactrl|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N18
cyclonev_lcell_comb \my_vgactrl|Add2~17 (
// Equation(s):
// \my_vgactrl|Add2~17_sumout  = SUM(( \my_vgactrl|x_cnt [6] ) + ( VCC ) + ( \my_vgactrl|Add2~22  ))
// \my_vgactrl|Add2~18  = CARRY(( \my_vgactrl|x_cnt [6] ) + ( VCC ) + ( \my_vgactrl|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_vgactrl|x_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add2~17_sumout ),
	.cout(\my_vgactrl|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add2~17 .extended_lut = "off";
defparam \my_vgactrl|Add2~17 .lut_mask = 64'h0000000000000F0F;
defparam \my_vgactrl|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N21
cyclonev_lcell_comb \my_vgactrl|Add2~5 (
// Equation(s):
// \my_vgactrl|Add2~5_sumout  = SUM(( \my_vgactrl|x_cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \my_vgactrl|Add2~18  ))
// \my_vgactrl|Add2~6  = CARRY(( \my_vgactrl|x_cnt[7]~DUPLICATE_q  ) + ( GND ) + ( \my_vgactrl|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgactrl|x_cnt[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add2~5_sumout ),
	.cout(\my_vgactrl|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add2~5 .extended_lut = "off";
defparam \my_vgactrl|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_vgactrl|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N24
cyclonev_lcell_comb \my_vgactrl|Add2~1 (
// Equation(s):
// \my_vgactrl|Add2~1_sumout  = SUM(( \my_vgactrl|x_cnt [8] ) + ( VCC ) + ( \my_vgactrl|Add2~6  ))
// \my_vgactrl|Add2~2  = CARRY(( \my_vgactrl|x_cnt [8] ) + ( VCC ) + ( \my_vgactrl|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgactrl|x_cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add2~1_sumout ),
	.cout(\my_vgactrl|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add2~1 .extended_lut = "off";
defparam \my_vgactrl|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \my_vgactrl|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N30
cyclonev_lcell_comb \my_vgactrl|h_valid~0 (
// Equation(s):
// \my_vgactrl|h_valid~0_combout  = ( \my_vgactrl|LessThan2~1_combout  & ( \my_vgactrl|x_cnt [9] & ( (\my_vgactrl|x_cnt [8] & ((\my_vgactrl|LessThan2~0_combout ) # (\my_vgactrl|x_cnt[7]~DUPLICATE_q ))) ) ) ) # ( !\my_vgactrl|LessThan2~1_combout  & ( 
// \my_vgactrl|x_cnt [9] & ( \my_vgactrl|x_cnt [8] ) ) ) # ( \my_vgactrl|LessThan2~1_combout  & ( !\my_vgactrl|x_cnt [9] & ( (!\my_vgactrl|x_cnt [8] & ((!\my_vgactrl|x_cnt[7]~DUPLICATE_q ) # (!\my_vgactrl|LessThan2~0_combout ))) ) ) ) # ( 
// !\my_vgactrl|LessThan2~1_combout  & ( !\my_vgactrl|x_cnt [9] & ( (!\my_vgactrl|x_cnt [8] & !\my_vgactrl|x_cnt[7]~DUPLICATE_q ) ) ) )

	.dataa(!\my_vgactrl|x_cnt [8]),
	.datab(!\my_vgactrl|x_cnt[7]~DUPLICATE_q ),
	.datac(!\my_vgactrl|LessThan2~0_combout ),
	.datad(gnd),
	.datae(!\my_vgactrl|LessThan2~1_combout ),
	.dataf(!\my_vgactrl|x_cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_vgactrl|h_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|h_valid~0 .extended_lut = "off";
defparam \my_vgactrl|h_valid~0 .lut_mask = 64'h8888A8A855551515;
defparam \my_vgactrl|h_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N26
dffeas \rom_addr[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|h_valid~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[17]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[17] .is_wysiwyg = "true";
defparam \rom_addr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N41
dffeas \my_rom|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(rom_addr[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rom|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N26
dffeas \my_rom|altsyncram_component|auto_generated|out_address_reg_a[4] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_rom|altsyncram_component|auto_generated|address_reg_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[4] .is_wysiwyg = "true";
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N27
cyclonev_lcell_comb \my_vgactrl|Add2~9 (
// Equation(s):
// \my_vgactrl|Add2~9_sumout  = SUM(( \my_vgactrl|x_cnt[9]~DUPLICATE_q  ) + ( VCC ) + ( \my_vgactrl|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgactrl|x_cnt[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add2~9 .extended_lut = "off";
defparam \my_vgactrl|Add2~9 .lut_mask = 64'h00000000000000FF;
defparam \my_vgactrl|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N29
dffeas \rom_addr[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|h_valid~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[18]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[18] .is_wysiwyg = "true";
defparam \rom_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N3
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|address_reg_a[5]~feeder (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout  = ( rom_addr[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!rom_addr[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[5]~feeder .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N5
dffeas \my_rom|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(\my_vgaclk|clkout~q ),
	.d(\my_rom|altsyncram_component|auto_generated|address_reg_a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rom|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N15
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout  = ( \my_rom|altsyncram_component|auto_generated|address_reg_a [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_rom|altsyncram_component|auto_generated|address_reg_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y30_N17
dffeas \my_rom|altsyncram_component|auto_generated|out_address_reg_a[5] (
	.clk(\my_vgaclk|clkout~q ),
	.d(\my_rom|altsyncram_component|auto_generated|out_address_reg_a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[5] .is_wysiwyg = "true";
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N14
dffeas \rom_addr[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|h_valid~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[13] .is_wysiwyg = "true";
defparam \rom_addr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N35
dffeas \my_rom|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(rom_addr[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y30_N17
dffeas \my_rom|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N17
dffeas \rom_addr[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|h_valid~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[14] .is_wysiwyg = "true";
defparam \rom_addr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N59
dffeas \my_rom|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(rom_addr[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N56
dffeas \my_rom|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N23
dffeas \rom_addr[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|h_valid~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[16]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[16] .is_wysiwyg = "true";
defparam \rom_addr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N14
dffeas \my_rom|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(rom_addr[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rom|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N8
dffeas \my_rom|altsyncram_component|auto_generated|out_address_reg_a[3] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_rom|altsyncram_component|auto_generated|address_reg_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[3] .is_wysiwyg = "true";
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N20
dffeas \rom_addr[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|h_valid~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[15] .is_wysiwyg = "true";
defparam \rom_addr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N10
dffeas \my_rom|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(rom_addr[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \my_rom|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y30_N59
dffeas \my_rom|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\my_rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \my_rom|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w [3] = ( rom_addr[16] & ( !rom_addr[18] & ( (rom_addr[15] & (!rom_addr[13] & (!rom_addr[17] & !rom_addr[14]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[13]),
	.datac(!rom_addr[17]),
	.datad(!rom_addr[14]),
	.datae(!rom_addr[16]),
	.dataf(!rom_addr[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w[3] .lut_mask = 64'h0000400000000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N59
dffeas \rom_addr[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_vgactrl|y_cnt [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|v_valid~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[0] .is_wysiwyg = "true";
defparam \rom_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N33
cyclonev_lcell_comb \rom_addr[1]~feeder (
// Equation(s):
// \rom_addr[1]~feeder_combout  = \my_vgactrl|y_cnt [1]

	.dataa(!\my_vgactrl|y_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rom_addr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rom_addr[1]~feeder .extended_lut = "off";
defparam \rom_addr[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \rom_addr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N35
dffeas \rom_addr[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\rom_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|v_valid~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[1] .is_wysiwyg = "true";
defparam \rom_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N0
cyclonev_lcell_comb \my_vgactrl|Add3~1 (
// Equation(s):
// \my_vgactrl|Add3~1_sumout  = SUM(( \my_vgactrl|y_cnt [2] ) + ( VCC ) + ( !VCC ))
// \my_vgactrl|Add3~2  = CARRY(( \my_vgactrl|y_cnt [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\my_vgactrl|y_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add3~1_sumout ),
	.cout(\my_vgactrl|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add3~1 .extended_lut = "off";
defparam \my_vgactrl|Add3~1 .lut_mask = 64'h0000000000003333;
defparam \my_vgactrl|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N2
dffeas \rom_addr[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|v_valid~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[2] .is_wysiwyg = "true";
defparam \rom_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N3
cyclonev_lcell_comb \my_vgactrl|Add3~5 (
// Equation(s):
// \my_vgactrl|Add3~5_sumout  = SUM(( \my_vgactrl|y_cnt [3] ) + ( VCC ) + ( \my_vgactrl|Add3~2  ))
// \my_vgactrl|Add3~6  = CARRY(( \my_vgactrl|y_cnt [3] ) + ( VCC ) + ( \my_vgactrl|Add3~2  ))

	.dataa(!\my_vgactrl|y_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add3~5_sumout ),
	.cout(\my_vgactrl|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add3~5 .extended_lut = "off";
defparam \my_vgactrl|Add3~5 .lut_mask = 64'h0000000000005555;
defparam \my_vgactrl|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N5
dffeas \rom_addr[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|v_valid~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[3] .is_wysiwyg = "true";
defparam \rom_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N6
cyclonev_lcell_comb \my_vgactrl|Add3~9 (
// Equation(s):
// \my_vgactrl|Add3~9_sumout  = SUM(( \my_vgactrl|y_cnt [4] ) + ( VCC ) + ( \my_vgactrl|Add3~6  ))
// \my_vgactrl|Add3~10  = CARRY(( \my_vgactrl|y_cnt [4] ) + ( VCC ) + ( \my_vgactrl|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgactrl|y_cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add3~9_sumout ),
	.cout(\my_vgactrl|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add3~9 .extended_lut = "off";
defparam \my_vgactrl|Add3~9 .lut_mask = 64'h00000000000000FF;
defparam \my_vgactrl|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N8
dffeas \rom_addr[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|v_valid~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[4] .is_wysiwyg = "true";
defparam \rom_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N9
cyclonev_lcell_comb \my_vgactrl|Add3~13 (
// Equation(s):
// \my_vgactrl|Add3~13_sumout  = SUM(( \my_vgactrl|y_cnt [5] ) + ( GND ) + ( \my_vgactrl|Add3~10  ))
// \my_vgactrl|Add3~14  = CARRY(( \my_vgactrl|y_cnt [5] ) + ( GND ) + ( \my_vgactrl|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgactrl|y_cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add3~13_sumout ),
	.cout(\my_vgactrl|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add3~13 .extended_lut = "off";
defparam \my_vgactrl|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_vgactrl|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N11
dffeas \rom_addr[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|v_valid~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[5] .is_wysiwyg = "true";
defparam \rom_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N12
cyclonev_lcell_comb \my_vgactrl|Add3~17 (
// Equation(s):
// \my_vgactrl|Add3~17_sumout  = SUM(( \my_vgactrl|y_cnt [6] ) + ( VCC ) + ( \my_vgactrl|Add3~14  ))
// \my_vgactrl|Add3~18  = CARRY(( \my_vgactrl|y_cnt [6] ) + ( VCC ) + ( \my_vgactrl|Add3~14  ))

	.dataa(gnd),
	.datab(!\my_vgactrl|y_cnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add3~17_sumout ),
	.cout(\my_vgactrl|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add3~17 .extended_lut = "off";
defparam \my_vgactrl|Add3~17 .lut_mask = 64'h0000000000003333;
defparam \my_vgactrl|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N14
dffeas \rom_addr[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|v_valid~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[6] .is_wysiwyg = "true";
defparam \rom_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N15
cyclonev_lcell_comb \my_vgactrl|Add3~21 (
// Equation(s):
// \my_vgactrl|Add3~21_sumout  = SUM(( \my_vgactrl|y_cnt [7] ) + ( VCC ) + ( \my_vgactrl|Add3~18  ))
// \my_vgactrl|Add3~22  = CARRY(( \my_vgactrl|y_cnt [7] ) + ( VCC ) + ( \my_vgactrl|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgactrl|y_cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add3~21_sumout ),
	.cout(\my_vgactrl|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add3~21 .extended_lut = "off";
defparam \my_vgactrl|Add3~21 .lut_mask = 64'h00000000000000FF;
defparam \my_vgactrl|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N17
dffeas \rom_addr[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|v_valid~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[7] .is_wysiwyg = "true";
defparam \rom_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N18
cyclonev_lcell_comb \my_vgactrl|Add3~25 (
// Equation(s):
// \my_vgactrl|Add3~25_sumout  = SUM(( \my_vgactrl|y_cnt [8] ) + ( VCC ) + ( \my_vgactrl|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_vgactrl|y_cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_vgactrl|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_vgactrl|Add3~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_vgactrl|Add3~25 .extended_lut = "off";
defparam \my_vgactrl|Add3~25 .lut_mask = 64'h00000000000000FF;
defparam \my_vgactrl|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N20
dffeas \rom_addr[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|v_valid~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[8] .is_wysiwyg = "true";
defparam \rom_addr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N2
dffeas \rom_addr[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|h_valid~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[9] .is_wysiwyg = "true";
defparam \rom_addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N5
dffeas \rom_addr[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|h_valid~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[10] .is_wysiwyg = "true";
defparam \rom_addr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N8
dffeas \rom_addr[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|h_valid~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[11] .is_wysiwyg = "true";
defparam \rom_addr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N11
dffeas \rom_addr[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_vgactrl|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\my_vgactrl|h_valid~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_addr[12] .is_wysiwyg = "true";
defparam \rom_addr[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "000000005741CC39222D7ED010FE3F8789BB2BFF46207A5C403FFFD8F6D84E61A6151CD7BC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000055736BEFEC5F936C4C044B7DA2586928F36DD174FCFFFFBF288FD4B4B9E07E973C00000000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000020E7B6826072D9F009483C81BD6FDE6182B9E7347BDFFFB0F4C5CE731A9CCF173C00000000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000020C7AEC0217F485845EC06AFD4E1C94EC3665B15FA7FFF926ACEF153916EB4DB3C00000000000000000000000000007FFFFFFFFFFFFFFFFFFFF00000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "0000000084C7C280277F608FABA44CFFD3BEC5D4AF04C8DB86FFFF9A536224B46D74509BBC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFF00000000000001CEE7A4049D785D9ACE470FBDB78F35A889C3A58056FFFBFBB42BA2262A12B9EBC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFF0000000000000A8EE5AF2E1F7E5989DE18236D681FDC986E205CCFAEFFF3C7691AF13AAF27BD43C00000000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000020CE05B0011FB83A9D7DBAD40E418A2CBF47B44CDAAFBE11F312161DD034B8D43C00000000000000000000000000007FFFFFFFFFFFFFFFFFFFF00000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "000000001C544FE5BCD99FB803B456EF8E1A50771517C53B80BFFF812162EC9B44D248B67C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF800000000000001E5D999018B4C0C68C13EAE1BAEDBB3C8F1745B99EBFFFA8D52D4FF03B1E19367C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000065D5F9837ADC117B9107576445E4A7BD843C3FC1EFFFFA6D5988561E11D6C307C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF8000000000000004C0C5E3585F3F5288747FFC54648ADF5D37C4DC797FFF96872C3BAAC177A6F07C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "000000000EC8F7C41B70BF0B933F63ADAD371FD643CC0A0C15FFFFC0DD6B736ECA60A5F47C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000AED46891320CFF3E91DA4215476EC06FDFCC8EF0F97FFFDE1F9F91243540A0F47C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF8000000000000036D649E28897FFF1B24F8FE9E04C2F1232B3F32C79FFFF94D2873B2AAB15FDF43C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000B6B68EE33123FD346A30DDEF651765110133FB6DFA7FFFD1BEB242F1D03B9060BC00000000000000000000000000007FFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N12
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w [3] = ( !rom_addr[17] & ( rom_addr[16] & ( (!rom_addr[15] & (!rom_addr[18] & (!rom_addr[13] & !rom_addr[14]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[18]),
	.datac(!rom_addr[13]),
	.datad(!rom_addr[14]),
	.datae(!rom_addr[17]),
	.dataf(!rom_addr[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w[3] .lut_mask = 64'h0000000080000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "000000002028AB661E454BCECB41DFAA9DEAFBC5E5CF51970DFFFF470708D3061B6442B877800000000000000000000000007FFFFFFFFFFFFFFFFFFF807000000000000028237E4772F73EDF72FD71D8172791989348FC4577FEFFFE7FD54DD9CE4803AE77800000000000000000000000007FFFFFFFFFFFFFFFFFFF80700000000000000963FF48864B65938BAFB43AC88D157C85B8FAC3D976FFFDB92E8C2774478077F7800000000000000000000000007FFFFFFFFFFFFFFFFFFF8070000000000000096BD364B9219C4263EFAAF58E19B81732C3FD38517FFFBB08E0FA89433B8AED75800000000000000000000000007FFFFFFFFFFFFFFFFFFF80700000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000896A11619F882ABFBEF639BB517EFEEB1453FAC745F7FFBAA2C6D0E844F890C9B7800000000000000000000000007FFFFFFFFFFFFFFFFFFF8070000000000000A90E4DE317C36CB00EA2BFFEC80922FC367404C9F5B3FFFEB71D5A133097748635800000000000000000000000007FFFFFFFFFFFFFFFFFFF8070000000000000F8AE7D670F8A9387CF46B6BC6E0F1F1F1DC386B05EB3FFFE4590B612284951DD15800000000000000000000000007FFFFFFFFFFFFFFFFFFF807000000000000078FEB12413FD62161402A700590FEBD8FC3437CB2DABFFF38A18A7DE2322B6D8B5800000000000000000000000007FFFFFFFFFFFFFFFFFFF80700000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000C754B44376F8609A4E1838B2B0051151B058EBED08AFFF3F2AB56647A5C8B4CA3D800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF8000000000000003D8933FBAD67D6F6D057511E37EE18C263707F9FAAFFFFB97792142AF4C1209BD800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF8000000000000082D80E70F060AABB0CF66B645FE092E2CC739FE886B3FFFB5B831FBD113E171CBD800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF8000000000000082D8172017A6E32B56D5BE53ABF886AB06F3006E86BBFFFD4BA03681449A68C9BD800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000227827157B7CF86BEB8F46B3D04F5B8C196BBB4CF96FFFBFA6EB1CD23A55486DBD800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000000000A2F80A112E64A08D38CEB39CE95184E8E7B98BC245ECFFB7B82D69DE697C4A533D800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF8000000000000092D9370168B3F0DBFDB392EFB7C53CB626DF9C78FABFFF9B6DC5D276914220CEBD800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF800000000000009AF1287FB6EFA76A215316DAFDAF61A111EC098B9377FF5540E10978458BA42ABD800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N42
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w [3] = ( !rom_addr[14] & ( rom_addr[15] & ( (!rom_addr[16] & (!rom_addr[13] & (!rom_addr[18] & !rom_addr[17]))) ) ) )

	.dataa(!rom_addr[16]),
	.datab(!rom_addr[13]),
	.datac(!rom_addr[18]),
	.datad(!rom_addr[17]),
	.datae(!rom_addr[14]),
	.dataf(!rom_addr[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w[3] .lut_mask = 64'h0000000080000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000D3D0230000060C232EC5A1CF26F3769EBEBB6AE814BFFFFF2294183F91A32CFFB1800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000000000D3BDE30000064E249D56B779D2CB7CABA869F97D10BFFFAE77DD410F32EC455FB1800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000000000C37DCB000000F7156445107A9DA986C30605C4A7C6FFFFCA004C267E8E0967D2B1800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000000000C3D98B000010F7DA73DE7F6C19E6DBDC36347B5C367FFFCE422D35296F28BA16B1800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "0000000011D88B8000184FFA66CC122C2CF48F55E40BFC8030BFFFEFE4C392F4603549FFB1800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000000000B0F98F80001C3F0BB5C9FF1A71618C1D685C7CABF93FFF845234E987AE6B40F3B1800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000000000C1F98F9C000D8F8B7DD1A7C1133B8351E864FC24F7BFFFA0A9DA52FA3D727C73B1800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF80000000000000C1DD4FBE0003C8E248C11227A9B291032F5784C669BFFFD64486B7743EDF797FB1800000000000000000000000000FFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "0000000047A263104030216EA375FB1A6BB7761145887DC231BFFF9DA3D064438C7EDCF277800000000000000000000000007FFFFFFFFFFFFFFFFFFFFC0000000000000052B502004030083A24DD2EC89263470ACA0C2D83876FFFDD4303254A7A5D20F773800000000000000000000000007FFFFFFFFFFFFFFFFFFFFC0000000000000076F7020000204F08029514F4A14F26B1C729F75CB6EFFFD31720F2A1C83574F2F7800000000000000000000000007FFFFFFFFFFFFFFFFFFFFC00000000000000F6F30E000000630EE0E2992FED6B96E8E8AA2E81957FFF9396307CB65D241FBA73800000000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000F671FE000000138830A2679C83F2FF7FAB64F883F8BFFFD43281926067BF392BF7800000000000000000000000007FFFFFFFFFFFFFFFFFFFFC00000000000000F0E9EE400000AA35044237FB5BF44FEA29F37060053F7FFEE8AFBDBDEC39D06FF3800000000000000000000000007FFFFFFFFFFFFFFFFFFFFC00000000000000D069AE000000C46A67EEDB29C57DF77C5DFFB0D7DD7FFF90AA3AE86076459C20F7800000000000000000000000007FFFFFFFFFFFFFFFFFFFFC00000000000000C3B02E004200A6BB30421B2B265AC2BDAFC0F276AFBFFFBD98084B34BEF2210FF3800000000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N42
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w [3] = ( !rom_addr[16] & ( !rom_addr[17] & ( (!rom_addr[15] & (!rom_addr[18] & (!rom_addr[14] & !rom_addr[13]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[18]),
	.datac(!rom_addr[14]),
	.datad(!rom_addr[13]),
	.datae(!rom_addr[16]),
	.dataf(!rom_addr[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w[3] .lut_mask = 64'h8000000000000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000567D440000000FF5B3D2DE0D9A6C13246D8DCF2207B90F9F8D728091ADFE7627E0ABC78000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000567CC4400000006E77DDA5FA36E053022D4D48A265B50FD547738BC2E71F73C25847078000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000577C404000000072C43ED224EA49631F0BD97CBB61755BCAC3FAF7BC0F8D46574D151F8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000014FC4008000001BB29D7A64CD52252463DD527615F7DF3BD5A0D882DBAF83D3E15099F8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000169E4000200001F1FBF95A7D6942B6A2534872A11FF417B94EA89D09B9414407516A1F8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000AFE8000300000806AF6162608EFBD3AB6C35001CDB656FC6C282FEE25C2917054780F8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000008A7B80007000000521250D1FD0EB28416D065F80753E97F93953DE8B720A2EE5DC190F8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000D77B0000200000119C121FCA33A793A774483D88C81EDBFED05DA98B1AC46CB1B6A00F8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000937B8380000004452F881011B3977239B7134F8982B10F87772B5B9ED67D9E1B1D00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000177F000000000DB55554B64836ACEB01C4FB6741223D0BDB87208E7C79463109BF00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000097FA800000001919DBF0567AF5B6FC0C5FF31F9833BD1BDF27359BA663DE393F7F80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000084D88000000058887CAB8B718425F18E3D025F9BFFFC3BA7F8CAA165166452F88C00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "0000000005C88000000019EF40DB03C5F6CE072828AFCFFECF8023E0D6F8862B39AF41DD7800000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000015BC838000000AC6CB2B8059019C984C0DACFFBECFF007AEEDA8BB20309F92240180000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000153C4780000001177B932918D37EFB3B33EF8795801CE7A904C75BEBB34F11C9F600000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000001959C70000000192746ED2AAC2905CCBFE12E3F27FFAF3F89502E07EBEF0849E3480000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N51
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~2 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~2_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a152~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a152~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a152~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a152~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~2 .lut_mask = 64'h0145236789CDABEF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N9
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w [3] = ( !rom_addr[18] & ( rom_addr[16] & ( (rom_addr[15] & (rom_addr[14] & (!rom_addr[17] & !rom_addr[13]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[14]),
	.datac(!rom_addr[17]),
	.datad(!rom_addr[13]),
	.datae(!rom_addr[18]),
	.dataf(!rom_addr[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w[3] .lut_mask = 64'h0000000010000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "0000000054F7B6B1106D22B574912B804A87E57809760F9D0BC758DCF4E9F0DA56F2E0A19C000000000000000000007F006CC3BFFC4BF5FFFFFFFFFFFF8000000000000005E5BE0024619BD33BD014BE1A9FFE631BE0C5BDFF9F70FECDC427ADCE104EB59C000000000000000000007F8040627F7FDC1DFFFFFFFFFFFF800000000000002FE4FE082719D7F7C8C4F7C1E99FFC23E33163DC75D8A61FA72FB2DDED4BF7AADFFFFF80000000000000007FC00E0681CFF8597FFFFFFFFFFF800000000000002FE7BE18BB4A539FD8D59C663BC3FDC38366BFFD2A172C17A8250D79E33E12B54FFFFF80000000000000007FE04060729DC32BFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000ADD7BFAB190C85D508895449F5F7BF3B7F56125A933ACFF79B6F6B942A0A29E65FFFFF8000000000000000001FFF8E19B0F0B0FFFFFFFFFFFF80000000000000E4D5BFAB1438FA5C6C4578CD0FF9FFA979D1B1CB7F7A382758A2F14B3D6AFF9DDC00000000000000000000001F9040187620E9FFFFFFFFFFFF80000000000000ECF0BE3F2497BBAB6D7CB39A6DC4FE0059AD8A92AF0083A77027E66BE2B7B4A6DC0000000000000000000000078FFFFE1954FAFFFFFFFFFFFF800000000000008FE23E4F642A2988FB31FFE53BADD8C48DC7F5FB9F3A684F373AEAFC9C9B64F7D0000000000000000000000007E00FFFE0B3B9FFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "000000003F74DF04287BB012F540959CD861CCE87AC7825A1184B790FD0EEBA9CFE46EFFDE00000000000000000000000000000FFFF2257FFFFFFFFFFF8000000000000076E0DD843811FFA4F5A5881703D3BDF25C2E3EB1012E3CEC77E7DA04F5CFF77FDC00000000000000000000000000000FFFFC083FFFFFFFFFFF800000000000006E80C980F3E23580BFDB17333A4EE020C7506F2323828D91FDA3FBD7A1F30CDFDE00000000000000000000000000000FFFFC503FFFFFFFFFFF800000000000000D83CD8373E1A4954EB7603A1F7E3B01E9D908253E0F1B758E8704F58B75B55FDC00000000000000000000000000000FFFFFFB2EFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000ADC7CD8379C5C4FDA977989213CE23FD601818103C536613816C3A507150F89FDC00000000000000000000000000000FFFBFC32FFFFFFFFFFF800000000000000CE7CD81F81C7FE9850C5D804AFB9124781E003BB9F6AB913518354929864A17DC00000000000000000000000000000FFFBFD477FFFFFFFFFF800000000000004627CF83F0108A97953A47C14BF7936B6220A781F8BA84C07469C056AAFD7C07DC00000000000000000000000000000FFFFFFF3FFFFFFFFFFF80000000000000D6A64F80261FBCF4DE3696402078F0EF7FF102A76C25937066D86B6A2ED32887DC00000000000000000000000000000FFFEFFF7FFFFFFFFFFF800000";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N57
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w [3] = ( rom_addr[14] & ( !rom_addr[18] & ( (!rom_addr[15] & (!rom_addr[16] & (!rom_addr[17] & !rom_addr[13]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[16]),
	.datac(!rom_addr[17]),
	.datad(!rom_addr[13]),
	.datae(!rom_addr[14]),
	.dataf(!rom_addr[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w[3] .lut_mask = 64'h0000800000000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "0000000090C8E0800000600E572026A1981F2D803F72248E021EFFA223217CCB313863ABA080000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000009158E00000006053D846BF71D0DEFD44657E7B7C7DBEFFD81F33B1360EF722AFA080000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000004582000000060A2A905FF55CAE60258DD8386EBF9BFFF9F38D240AFAF649E6FA080000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000167E0780000040742827458D903AC8F70B8356FC03BFFFAECF211EE187205B676080000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000F21E03800000007DD7662FF3342D5677840E3978163FFFF1FC91C08BE5B962736080000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000F04C038E00001848D1D8EF8772B973C6D266782DF9AFFFDFAE173999AF44E6F36080000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000D048410A0000102923DF1C1FD2121D49883344BF862FFF9A9C0E5EB09D54780FE080000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000080D8400A800000A977534F59FF7036565E19C96C8627FFFCF8B445AC9EB9F107F080000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "000000004C48C800000040D5F358CCA54D2249FFAE6EF96805F3FFF1838ECE1700F2806DE3800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000005C4888000000001373089166EF1C635D53FDC777FC6FFFD9D50E6BC62B9F1CF5E3800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000001C48A80000000CFD37D2D78A7073AF138E86041401AFFFFEAC1DD72BB27D9871E2800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000009E08A000000000E1D9BFDE34E19B714BE44DF161067FFFFBF7CF236CF691AEF1A0800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000BE48800000001C05776667E4A3D4DDF0446CFBD4DDB3FFDBB02E46E4EF7D98E9A0800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000AA48C10000001E74FA0F7BD0613C9B6D11410830B957FFFBD9EC20A36BC611A9A0800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000002AE9410670000FE4A99B4BA402A6DF1E91F87B7C7EF7FFD8801EADBB30180961B0800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000E2ED8307780041752B7C0C9C33AD28A900BFFC581D47FFD9768F09F54107CBF130800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N3
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w [3] = ( !rom_addr[13] & ( rom_addr[16] & ( (!rom_addr[15] & (!rom_addr[18] & (rom_addr[14] & !rom_addr[17]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[18]),
	.datac(!rom_addr[14]),
	.datad(!rom_addr[17]),
	.datae(!rom_addr[13]),
	.dataf(!rom_addr[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w[3] .lut_mask = 64'h0000000008000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "00000000C53306E55B72144F665C15A20D5DB19AF3D47BB1761EFFC6BE4508E6711F48D6BD0000000000000000000000000003FFFFFFFFFFFFFFFFFC0000000000000000C93340802E7EEE0705FC698C27AD340365C79C7036F7FF9FFE92E023AC687C10BC0000000000000000000000000003FFFFFFFFFFFFFFFFFC000000000000000082E39B8CB78E9E97646614E81AA01C7FF6082F603977FFDFB9FA6548472AF1C3BD0000000000000000000000000003FFFFFFFFFFFFFFFFFC00000000000000004ED7161F966DED40E6892B80BA6F495CECB73DF99977FFF5FD70B94066F916C3BC0000000000000000000000000003FFFFFFFFFFFFFFFFFC00000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "00000000CED751C590CDB5F7E009D2FCA676ED301496377E05FFFFA672B5AB54C0038D443D0000000000000000000000000003FFFFFFFFFFFFFFFFFC000000000000000022F570FEFD6C85BA313DD8CBCC5B53CC584C6786EA37FFCDFDD0F4F4781D6ECEBC0000000000000000000000000003FFFFFFFFFFFFFFFFFC000000000000000024973E088D80CC34939EA2533C90DB8A7356BEC979B7FFFC9B5FFA74E23089D93D0000000000000000000000000003FFFFFFFFFFFFFFFFFC0000000000000000A49F5CA535C3F44F428BADC46CAC4938BC547F8DA9AFFFAFD86D40EB4791C4D3BC0000000000000000000000000003FFFFFFFFFFFFFFFFFC00000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "00000000848B91E28222E90CB74101092BC12381EDD63E4E040FFFC005B5949C4462784ABF800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000000094815E84C05CD8BCF87BD0D28E5BEC0CC4964741E4ABFFBF0EBB5A06F76B08C03F800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000A481BC832896D9CCD2EBDBEBA12822DFB516674980ABFFAC0D4F48AC1D40A5743F800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000000E9158405260AFD5ADBD995FE527E70746B8677D95BBFFEA8854DE140764376A3D800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "00000000AA81182163B8240BC3B8E943235143C8772BC1F83E3FFF9C53BE5CE440132EE3BF800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000A00355D6C58FA45C6E9BD763E42DC31327AC4F79997FFFBE1EBB2BAE6DC016713D800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000002683C130E7D39D201435FDE9C7D897355E2DC4F861EFFFAC554498023BE301B53D800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000000007E5ED294E5325438AC4C17F8F0B87126F563FB6116FFFA2721EE10528D6B8B73D800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N27
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w [3] = ( rom_addr[15] & ( !rom_addr[18] & ( (!rom_addr[13] & (rom_addr[14] & (!rom_addr[17] & !rom_addr[16]))) ) ) )

	.dataa(!rom_addr[13]),
	.datab(!rom_addr[14]),
	.datac(!rom_addr[17]),
	.datad(!rom_addr[16]),
	.datae(!rom_addr[15]),
	.dataf(!rom_addr[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w[3] .lut_mask = 64'h0000200000000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000759A676BCB23D42A516EFC8D8793EE90C29066C8097FFFA45787F9A9DE7856F825800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000000071DC58850ACD0BE0E36EDECF5BB03C3558278CC8797DFFF739D1EF9E21A9DA6D25800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000D1D58A1A22015BA308E5CEC439E8320C5B41E34805BDFF46378CE957EA27C5EFA5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000D187C447A0107433A8FFFE0A12AD23345DDE70BE7DFFFE16D8EEAD5AFB5F18B1A5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000D99CA72F909050C255614584A82CADE8BAE18F3A297FFE0EC7EB67252D34A2B8A5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000DF9ED5F9496D530867F86A7076E11CD861B908541DFDFF7828FCCD58A252973825800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000CF97F4873B76298A4EB07E4E93F437857E1338C8797DFFDD77016D07B798ACFCA5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000EFFFE997A058649C40518185189CD68D0CACC6CC117DFFB5F24D79ADBB81A22A25800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "000000004EF5EFC7A57C76E83FA478FF9026A33B497FF90F797FFFAF4B002641006E483E33800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000CF757BE39F8044A8007DA7D1BDF2B7F6524606D3F93FFFCEA7D315B32B2D183E33800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000B375716319DDC0C5569AD93C0EC37B8BA46B06F3873BFFCEDD5B64378311E3E633800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000073F4707483C1F56FD4CC4921B93BE7D608CBCF99073FFFCD25AFE9A3B0F60E1233800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000C5B470A647FD3F35F84962B6EE50F02C855DF048973FFFAD3CCBE1D977059570B3800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000CCA4708518A304C741BB89FC0B457D79CD7E38C899BFFFBC95A73F20166B8F7DB3800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000006CE8700318E30787FA65A414B98F16A67B5CF964613FFFFFDB5423525630F2B5B3800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000244A600040401C21B9F1EC540DECC08957EBF0A5FF4FFFCF65C3E46EF0072862B3800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N39
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~4 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~4_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a176~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a176~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a176~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a176~portadataout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~4 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~4 .lut_mask = 64'h018945CD23AB67EF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N39
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w [3] = ( rom_addr[13] & ( !rom_addr[18] & ( (!rom_addr[15] & (!rom_addr[16] & (!rom_addr[14] & !rom_addr[17]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[16]),
	.datac(!rom_addr[14]),
	.datad(!rom_addr[17]),
	.datae(!rom_addr[13]),
	.dataf(!rom_addr[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w[3] .lut_mask = 64'h0000800000000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000A7649303800061ECDD0F312CFDD67904D5F8CC1098CFFF7110225DA4FC7B306D71F0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF0000000000027F80101800063EA808EE009AD64163FA042FE11FFCFFF58C7D58C1F31363F4371F0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF0000000000026FA0100000001B0182669B26A4E8ACB892546F07C03FFFB96B83864182B6210B1F0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF00000000000A6FA40000000000452122556EA3FC6CF09339FAD4C1FFFFC46D36DF0737072F433F0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000037A680000000009D459388CFF757056EE161C98FC9FFFDABE412674BB864CF433F0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF00000000000C3486C000000330782C93D2D1E949965628D3E9D781F7FEFB1DBF597C7BD5BA1B7F0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF000000000009798440000003323BFFC2380718A9DCC74D3A539F09F7FA8CADADB9B436D98E737F0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF0000000000096B8478E0000307AA7F893A3EEDB575BF4AF23ACE0B1FF4B5CFA57826B7036D337F0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000C0FC8236180000BEA6ABAB280D862856DBE92B0F631F3FB0827C75767FE4135907B8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000C0FCC137E00000FFA30E6BFF9405BE1794AE7E817035E3F8FC4A9D9BB26D50A2A3A6000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000009A3CC1B7F800319D8DE349387C3C273ED852A489B18B9BBB1F0F60CA9D724862D238800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000009FFC41A7C40037FE2203ED26AB187FDB928E3C0F4D847FBC620CEDDD7108FE69EE38800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000DF7CC187260007EE54725EE6E50D4976F5A2B8A37C2A3FF228B549D16D07C278DAC7000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000005F7CC1860C0007EE70E2CF770B7D4EE54864703B60BE3BEFC7381B114312B857FB27800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000DF7CC000000007ED5E339D710722DBE72FF21B3409FF7BA82C2676606AD30A0CAE29800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000CF7CC000100007CE15DFDE6A9A0E0000E9DBDEA3F9F03FD823094E4AE33CB32E41C1000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N51
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w [3] = ( rom_addr[13] & ( !rom_addr[17] & ( (rom_addr[15] & (!rom_addr[18] & (!rom_addr[14] & !rom_addr[16]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[18]),
	.datac(!rom_addr[14]),
	.datad(!rom_addr[16]),
	.datae(!rom_addr[13]),
	.dataf(!rom_addr[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w[3] .lut_mask = 64'h0000400000000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000D17AA0800CB3080B816BB701FD780D58AC2EBF6EFFFFFFFA44784F45CE2BD211B3800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000D33AA8800C00002ECFA98D64373DE995CE744FD0079FFFDD3D86E3B5FD19163DB3800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0000000000017AA28000000005502FF3E3EB541A8A25C85C42387DFFFD83D5084630D311E13B3800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0000000000076EB780040000032267802C7C2360B1649F8F9E5001FFFFCCB8535F537487877D7800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000F6EBF00040000203068541607D18D825252C46A9107FFFD91D056B32635BA08C57800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000662AC000403000F901D12562C656D93B9ACCAD2B933F7FAC6D53203A1F1413ABD7800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF000000000005E22C0000035019C77B96F5FE6F90F78060D26BA03BFFFAC4D84B5897B1222B633800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF000000000009A32C000002131D22DCFC96F8BF7CA5300CD719481F1FFDE2C77BCF0B1423FB533800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000091A800000378DD9A93C9B00C1524523B160A0A06033FFECF1AB196C697ACBB750000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000B0CD0000007A380988791938E11589B42ACB66803BFFFB856E909D26186723F52000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000090ED7000039256439ADF472C5538E60F9A592A008CFFFFB2A20C6227FE5143D53800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000D0069500004E0DC02F53D43206128E7075456EBB83CFFFEEC3B61345A032AE3FD3800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000D20CE5000046C8D004CEDF883441BC7A6B267C4EC0CFFFBA05C0A72261815A37D3800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000002899E400001807ABE4E3CC8E2250EB6B78B7C06F803FFFF856F8C4764FB5453393800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000078B9C50000073FB3E9D1A4F06A7C4FAE69062C2B043FFFE86AC7072865E13CB7B1800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000CAFDCD00000087FA49C83D18A273F1134D66F2F0667F7FC122D55E03E98AF53FB0800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N30
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w [3] = ( rom_addr[16] & ( !rom_addr[14] & ( (rom_addr[15] & (rom_addr[13] & (!rom_addr[17] & !rom_addr[18]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[13]),
	.datac(!rom_addr[17]),
	.datad(!rom_addr[18]),
	.datae(!rom_addr[16]),
	.dataf(!rom_addr[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w[3] .lut_mask = 64'h0000100000000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000F09BFF83183F9BC8D6EE5B071E2F4AD6F58FE4FD43F7EF21F77F7D60AD0A9477DC70000000000000000000000000000FFFFFFFFFFFFFFFFFFFF00000000000005366BFCB003F1698C17A1CE333F038C10D3BE60D6F37D7F48FA2F54BD4296477DC70000000000000000000000000000FFFFFFFFFFFFFFFFFFFF000000000000053E6BF803FBF2E08030B37D23AFEB8511E3F1301217F13534BFF913B4B1574F7DC70000000000000000000000000000FFFFFFFFFFFFFFFFFFFF0000000000000A3E6E9CD8087FD01F2070B639877AEC0FD0D8865ACFF5FCF2CFE85543D4F65D7DC70000000000000000000000000000FFFFFFFFFFFFFFFFFFFF00000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "0000000003E0ADE9E72096C1CA0F730A323AFBD849995E5F803DB6CB9DBF3355F924C883DC70000000000000000000000000000FFFFFFFFFFFFFFFFFFFF0000000000000D368AF396F70712170B6350241FB478079FA831200253F848BF86ABCC0F4CBC35C70000000000000000000000000000FFFFFFFFFFFFFFFFFFFF0000000000000A368AFCCE274ED8095CB818C25B99FB9AB650E7400F1EFCFBA62AB451B5A204B5C70000000000000000000000000000FFFFFFFFFFFFFFFFFFFF0000000000000AF673EB34986FE779604AA0C02D6D84B5EB00E689DE7B8DD286D1F682D4A08E2DC70000000000000000000000000000FFFFFFFFFFFFFFFFFFFF00000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000AFA1BBFB3F78B76DC2B85D2CAA3A4D8EC7F545385DB503A6234AFD0164310CD89400000000000000000000000000007FFFFFFFFFFFFFFFFFFF8000000000000095A1F8FB9FF9B7277A62021A0C47C7056B88F9EF977A96DCF211F3C3F70D64789C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF8000000000000031E1FBE01BDFFE24B0B3127BDCCD83FA86773B276F79BBAC223E8F32005D444A1C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000C1CDFBC0479F3A2D4E79AD4AA1627CD82CADE43EC01FD4BF667E0581153677521C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000384FBBFFE7C3FE8A8B8F15138181F1B922BF5A2C641FE3FE2448B95AD2A554EA1C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000982EBBD987930FA8DAE0AB47E4C29B87B99A8B3B201FF82336D6DF245339D0819400000000000000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000AE0EE3C1163F9FE3404AEC51E05DB1E56B94874F4F1FFFA5D4C6A7D0D30810D91C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF800000000000006602ABBEA2CF872EB2A90D0FA533240FF765C87F8C0DFF5F65AD21C72450A4FB1C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w [3] = ( rom_addr[13] & ( rom_addr[16] & ( (!rom_addr[15] & (!rom_addr[17] & (!rom_addr[14] & !rom_addr[18]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[17]),
	.datac(!rom_addr[14]),
	.datad(!rom_addr[18]),
	.datae(!rom_addr[13]),
	.dataf(!rom_addr[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w[3] .lut_mask = 64'h0000000000008000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "0000000022E3C8AAF4A7B2ADBC69AE22D2FA6C8CD08C34897FFFFFFA62FAC695713BB8ECF7800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000000022E3D23901A8D309B5018BDEEC848D6C5BF22E4FFCBFFFF4BD1F7EF27BC0C1ACF5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000A2E7FF27D6BF33280F3084E6C1C3B74A3B3613CF000FFFB4FE73634D657F39BA77800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000A2E7C9AEF8C3324AEA0FE3543E5CF2BBCEDF1F28600FFFBF1EB4384380DCC1D775800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000E267688A975A7F3242A4808414A0D8A740E00A1A00CFFFFD5F22A68EC2966AA777800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000C2271293E3C5EEF16D4E0526884E78038C91986140EFFFC7FCC622BFBD886633F5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000D1A791EC7DE2BDF61BD8B0718E8B66A00EAC939D004FFFDEBFBC60F078E046A477800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000001194A633652994A89E5AD0BDD8BF09A80280D83A408FFFE8F9146A60A07A62D6F5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000E4836F4417CB0CF5EF875602721BAED72BFAD9D10043FFB8AF84E9B0DC86569E77800000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000E4E929BBE6C1CDBD06CD494F3A0B7A1B14A0F7170067FFDCD1EA6507D14D62A575800000000000000000000000007FFFFFFFFFFFFFFFFFFFF00000000000000076EB56C3BA265C1FA438729DC161649333FE52660267FFDECF1B6FE53D40DB9277800000000000000000000000007FFFFFFFFFFFFFFFFFFFF00000000000000062AE3FEF15BE5E52733B03AA6AF705E38467BF200207FFBF0395B932CA18D69375800000000000000000000000007FFFFFFFFFFFFFFFFFFFF0000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000608408657C75B86637E685F346CA53DE50C35A510207FFBC63A3FD93E8EEA69A77800000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000B08E01C623EFE728CDB854311D52965B3152E54F000FFFD9C0FE3370D6B6CEBA75800000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000300B7A2087A46F08CA9716CDDF9C462749C0DE14000FFFDA7A1B8537407200F677800000000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000240152B6DBB895916077C3BB2C559489A43B62CD001FFFFA1350D2CF7E458FBF75800000000000000000000000007FFFFFFFFFFFFFFFFFFFF0000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N3
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~3 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~3_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a164~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a116~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~3 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~3 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N30
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w [3] = ( !rom_addr[17] & ( rom_addr[16] & ( (!rom_addr[15] & (!rom_addr[18] & (rom_addr[13] & rom_addr[14]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[18]),
	.datac(!rom_addr[13]),
	.datad(!rom_addr[14]),
	.datae(!rom_addr[17]),
	.dataf(!rom_addr[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w[3] .lut_mask = 64'h0000000000080000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "0000000035E7894AD338787015271633387E31B63CF0DBFE01FFFF9FA6A2A4B6039C95767C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF8000000000000076E79786B404C872A914E7DB1B6B4B8922B547E57FFFFFF6E504CBD2AA24ADF17C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000676716B9432A5B65E7C566D8FD945C724B13A4CF00FFFF88405B831C8105E1767C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000766B58EEB83F6FE82FB14848C0FAC353BD0F86A3FCBFFFB39B7FC246FA6178F6FC00000000000000000000000000007FFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "00000000146A5EFEBA934464DBBC2306A032AED4CC521C0E003FFFA2EF747E3949C0BFF67C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000046B6CD0D6C6FC6439862CB13FF78E91BE2B4EE4007FFFDC1EE60417D813C1767C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000062B2948A79A8FF8C5CE7841848A9DABC48EAE59107FFFC2EA8FFB224232D3767C00000000000000000000000000007FFFFFFFFFFFFFFFFFFF8000000000000046AB4566E76EE8C3EF6C8337395E0B3E50EE4B9F1C8FFF8EB1719D4C7398AE76FC00000000000000000000000000007FFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "00000000B2BFC9366273099EEA5B868F4079B3C16366A546883FFFC3B676075B9CA6E5B6BC00000000000000000000000000007FFFFFFFFFFFFFFFFC0000000000000000B2AFA7CE3D22FCA9B58B86C99F549638496516DC003FFFDE9BDA43E8B76D27B2BC00000000000000000000000000007FFFFFFFFFFFFFFFFC000000000000000036A381F1018B3B5318FFD3A77B3B13DB1592F79D403FFFDC9F68610B2160BF227E00000000000000000000000000007FFFFFFFFFFFFFFFFC000000000000000034E35A05A1F1B41C9F59452766A1FFEFA069691C807FFFDE12A62004A778D2A27C00000000000000000000000000007FFFFFFFFFFFFFFFFC00000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "00000000B563097E1D1807C2E4DE4CE901813CD620EC86F640FFFFBCFC212D073ACEC0727E00000000000000000000000000007FFFFFFFFFFFFFFFFC0000000000000000E160839A3987A8E4100793579BB0E7AAD900E2DAC1FDFFF3F2783A43AE7017F6BC00000000000000000000000000007FFFFFFFFFFFFFFFFC00000000000000004B10AF3860859847EA66F4580CECD787E2E31147C07FFFFD3F268E63C5AC5276BC00000000000000000000000000007FFFFFFFFFFFFFFFFC0000000000000000CBD3600BC961976CB312BC8A97E3D7BDD1B36AC6803FFFB5C74245A200E5B8FDBC00000000000000000000000000007FFFFFFFFFFFFFFFFC00000000";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N0
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w [3] = ( !rom_addr[16] & ( rom_addr[13] & ( (!rom_addr[15] & (!rom_addr[18] & (!rom_addr[17] & rom_addr[14]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[18]),
	.datac(!rom_addr[17]),
	.datad(!rom_addr[14]),
	.datae(!rom_addr[16]),
	.dataf(!rom_addr[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w[3] .lut_mask = 64'h0000000000800000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "0000000051BB4E80000015C94E764DD39E09C72790FD72E4864FFFC69151E30AC7D3EDA5B7800000000000000000000000007FFFFFFFFFFFFFFFFFFF8000000000000000517B4200000057AACC8AE47E0C47B77869283D587E27FFA99C9F4B8EDB3A3A24B3800000000000000000000000007FFFFFFFFFFFFFFFFFFF8000000000000000727CC0000000950CBE82D63F701A1F610181B858FC0FFFF020B86BF3F0E7CA2B37800000000000000000000000007FFFFFFFFFFFFFFFFFFF8000000000000000E27C80000000F4B69C18ACF2ECECEC87BDF85790800FFFDA6CBE2F6F7C212BC033800000000000000000000000007FFFFFFFFFFFFFFFFFFF80000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "000000006F7C8080000082465140F9F009A7F5C428C418E80C9CFFC2693953526025D577B7800000000000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000006F7082000000F129DC227DADDDF8951B5AFB0D68261FFFBD50CEC0A58E269A77B3800000000000000000000000007FFFFFFFFFFFFFFFFFFF8000000000000000F73080000000B7AB888F7B46DA6E3E683FB954D8A03FFFE1D49A40F47E2B32BE37800000000000000000000000007FFFFFFFFFFFFFFFFFFF8000000000000000F77880000000D84CDC223118531CD0A488EEA218EA347FC59021886D6C2BDABE33800000000000000000000000007FFFFFFFFFFFFFFFFFFF80000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "000000003B3D800000008718BAB12F89BF3ED513747F13ABE373FF8E2F3E389B658A90B620800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000233DA0000000A1EE347C016CA8B2BA007FD1C607803FFF8E522D10633239523621800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000002179A0000000E16E3C2B27A6E47DF9D8DBE2A640800CFFDBA7CF51DFABCEC33E21800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000007579A000000064950F8C4E69B25EB415C384FC38000FFF694805DD3C0CB7E23E61800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "000000007569A380000400D1229FA9839954F81D26D736C80007FF3BAB3D30121F7B69BE21800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000009549A380000607B681B6D295FDB8A9CF272B593C0017FFBC3733DA8081BF5FAFA0800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000000095C9A3000006879BB7BDE0938C0F42DA5296B3F8C7DBFFE5D87842B157F82AAFA0800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000000095C9A200000381B59606AA8FFA8E07B101307CC0388BFF9AC85D66B4EC5EEF2FA0800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N45
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w [3] = ( !rom_addr[18] & ( rom_addr[16] & ( (rom_addr[13] & (rom_addr[14] & (!rom_addr[17] & rom_addr[15]))) ) ) )

	.dataa(!rom_addr[13]),
	.datab(!rom_addr[14]),
	.datac(!rom_addr[17]),
	.datad(!rom_addr[15]),
	.datae(!rom_addr[18]),
	.dataf(!rom_addr[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w[3] .lut_mask = 64'h0000000000100000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "000000009033F48FF1CCFF381E83898E3DC7FC0A752B84ED8C9C26485867FE5CAFCA1F24679310229BFB8036DD1296837D179DF05A995B7FFFFFFF8000000000000000003872345A10117F81A9CC47F42028F08F044DCBC7F978840D1D149DBAA194714CDED4436BD2B6F5BC1BE6A279BECF6D584D251BFFFFFFFF8000000000000000007B4240420350BFD8519419D32B25251C5300C35E901F8D68626BB87FD195ECE94BCC45D5959E25B4E4C14D987A933C6CBF2E8BFFFFFFFF800000000000000000DF8050060A200EA5C8C0FF60A3B7FFFCBB337FAB37FC6BB5751798C034198748BFECEF37FF216F775B729BD1D691F1EDBAE507FFFFFFFF8000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "00000000DE801D1CBF97BFA885AB8754F3AB2BFFCB30FE662FF6F7421CB7D8DF44A8406B1DE0767EAB93583DFD5053131A78C4F1ED559FFFFFFFFF8000000000000000007C8036590859FF3F86536EA1E4D8E5FF61BDBAFE1F4CE44BBC19B835EB8FF1B7B7F3C645E03A074D148702F71340DB7FDE9B37FFFFFFFF8000000000000000007D0030440793CEF9E886DD806CDC74DB55381B3F1C1FC1F0F85A634D8980A6BAB383C0111FC6194FF84F4512A501A847BF91ABFFFFFFFF800000000000000000FD55B77C2736FEBE27A267E929B37FC0BF502F1BCB3EF4886EFC64938C5BAB7643EF9164C4504E7CAFC39A07636760BFEBF023FFFFFFFF8000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "000000003E3947000E4DFC7AA180308932A97EA1E796AB9FF47F517BF47FDED7E5BB58DA1781E303B7500F869AB98741FFE07F819FE1ED7FFFFFFF8000000000000000003E3151F9CC12FCF5273CDAAC13D1FFFDB7BEC9F59A1EF4138D924F324BB98433BF80F36F0754864EC569E11280731FC05F85E57FFFFFFF8000000000000000007E0470CD82E87E9C710A73D74537FD8FB1BF89E3E31BF51C268718FC960E0C01FDFFDCE0BE2013E7658F57337F3FFC7FCF59B37FFFFFFF800000000000000000FE027C67A96CEB940CEAB87149FE7DCFB0E084CD3B925A5EFD710DA75C2B4EE8B7FFFFFF8C7F9D866BD80626FFE3FC03CFE5BFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "00000000BDB7FE1E21EBFE23D8CD9B9517E7FDF7CC5A11586160AAFFD47EF3FB92FC6E60BC3F87804CE0001474D17A30607C7FFC4F9B3BFFFFFFFFFFFF8000000000000095C95F8020765CB2BD5BBF976277CFB7BD899333179369FEFF975B57649991D0BF000000000000004C06C07AD47FFE67ED872FFFFFFFFFFFFFFF80000000000014996F867404FE0B39550979E37FC723B1F8F769F676DD34F6D0B515F6C27E81B000000000448000308000F015C3BC1FF8F5E1FFFFFFFFFFFFFF80000000000090472C3E0406E6371AD56388549FE5723E5A97B44EE60D39767492AC5855892C88000100000000102000120006A0007FB0D5E5FFFFFFFFFFFFFF8000";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N33
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w [3] = ( rom_addr[14] & ( !rom_addr[16] & ( (rom_addr[15] & (rom_addr[13] & (!rom_addr[18] & !rom_addr[17]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[13]),
	.datac(!rom_addr[18]),
	.datad(!rom_addr[17]),
	.datae(!rom_addr[14]),
	.dataf(!rom_addr[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w[3] .lut_mask = 64'h0000100000000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000E8F5369319E955206EF99008469EC604AD1D25BFFFFBFF587CEC287AA02E012535800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000287557D2CE6B0C0359F8733E63E37D4DD8D2AC278E1FFFFF90E8538BD8C16D29B5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000000030793190890A02CCFCF5C1BCA54799083EEC7F88E0077FB828B624AE2A0D4F92B5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000000050793C6CCD2C3D96067F4E3FB5E33AD7F06DC4288043FFBD7857C55F126628A9B5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "0000000052771452188E93B5C7077C357F61E04C4D2140280047FFFE92A900C7B0086F59B5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000000092671CBABF40FDC41381A08AA94F7D6E53F24248000FFFD3BFAF8AAC616E4CAFB5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000926704CE3214FDE9B9F6C6FA3533260EEF5784B8000FFFF27D2AC1E77C53797FB5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000527B35C3D48C00BD25A01F573970F10E1F19EC5800EDFF3E0870F8E96061E178B5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000A2C64A880982A21492E5D35639880BF4F0CBB0060391FFDC8267BD7538A4207BA5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000AB9E841718F34ED16BA93C4A43D0389D7D421F30C731FFC5F62DD7ED6A780E3FA5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000AF9CF47806C4E8A2F602605D06A8A03C77BBE351C04FFFC61B434B73FEB297DDA5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000E25FE284C4FA0DE807097DE10DC6A6C123340960408FFFFD7A46DF6B548A4077A5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "000000006256A59D05FAA5384C79FECB249431B72D632D0A018FFFFEDBD58BE05531F831A5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000000066D4AB5D3101693A7B1459168F24F9F1A58A5332808FFFCC016418E85C7C086C25800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000000066D22C96361B120D9908B55B5343D4ED882EF560801FFFCECA1AAD9E177A99E2A5800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000E2E89AE2223A69CC8EFD252F41431E91E0130704041FFFBAF4DFA40A4CEEE86D25800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N18
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~5 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~5_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a140~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a140~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a140~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a140~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~5 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~5 .lut_mask = 64'h048C159D26AE37BF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N24
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~6 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~6_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~3_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~5_combout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~2_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~4_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~3_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~5_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~2_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~4_combout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~3_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~5_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~2_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~4_combout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~3_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~5_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~2_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~4_combout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~2_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~4_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~3_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~6 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~6 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N33
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  = ( !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datae(gnd),
	.dataf(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0 .lut_mask = 64'h5500550000000000;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N21
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w [3] = ( rom_addr[14] & ( !rom_addr[15] & ( (rom_addr[13] & (!rom_addr[17] & (rom_addr[18] & !rom_addr[16]))) ) ) )

	.dataa(!rom_addr[13]),
	.datab(!rom_addr[17]),
	.datac(!rom_addr[18]),
	.datad(!rom_addr[16]),
	.datae(!rom_addr[14]),
	.dataf(!rom_addr[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w[3] .lut_mask = 64'h0000040000000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a428 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a428_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .mem_init3 = "00000000F0218080000936E4B480E8935EF2DA08A7A26444B60FFFC66455D9CE3B7E7689EE00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000E080808000001C21C9F640D90B3EFC57F29168933807FFF1388C4661288674D1EE00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000C88880800000CB00223E83067DC3F95342C26C59C003FFFD02C22C32BECB8B81EE00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000CCC080800030B107937522A7927E3860DE7E5CD33301FFC6EF633A9C0AB7AC5BEC00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .mem_init2 = "00000000CAC5C080003246D527AC9FA2D872B7A528F039FFE8F3FFC6FF7B857E8C6D7D5AED00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF800000000000006884C080003D53471216E4A9B77E6E93E1DB47FF87FFFF31715CD34B39BE7E319D00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000A804C3800071CB42168CEAF4D91C6E3A2002F018C763FF31F1089BC8E237E7B88D00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000CA0083800038A3C5A74303DF4353492045A1784FCF73FE6F91AD089D354F4FF58500000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .mem_init1 = "000000000085018000B16ECC1C393095182AA56E53306788BF7BFFA6C4FBF454715EACB2CE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000006858180015068A708CF5FF19AFCD00C35987FB67FF9FFE36A8C9CDCAFFDB5373A00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000060D8100010E4D71886F0BFE4444DD1E19018FE17FF9FFB17787AE5A7AFBB2230A00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000008205430001465F24045C23BD879E516045458CCFFF78FF9CBD63C0CC7BABD7C82E00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a428 .mem_init0 = "0000000002134000000BAC558A12EF7A3D1E30AFB88C3D8CFF78FF9CEE0CF4F51D1D16C65A80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000002D9C00001393B21E7CB3D11671347B3565038997E10FFEF25B74F1FB7FCDF81FE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000002C9C000036E352DCDC52E4485A41F8B98B5F8397E12FFE550B301AD9F48C9300E00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000C2C9408012BAE872A9EEBF4FD437EB48ADB87C37FE92FF995D42AE425A7093899A00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N15
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w [3] = ( rom_addr[13] & ( rom_addr[18] & ( (!rom_addr[16] & (!rom_addr[14] & (!rom_addr[15] & !rom_addr[17]))) ) ) )

	.dataa(!rom_addr[16]),
	.datab(!rom_addr[14]),
	.datac(!rom_addr[15]),
	.datad(!rom_addr[17]),
	.datae(!rom_addr[13]),
	.dataf(!rom_addr[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w[3] .lut_mask = 64'h0000000000008000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a404 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a404_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .mem_init3 = "00000000A0A60600000918C577E3B57D9ABFFDFAA0E7D52D1943FF924AA04E4F0F89EE2D378000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000A1AA8048060015F47DB5F890BB5F5434707C9E1B03FFD62C9A14F0AE22BE89B78000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000000001AB00180003E5BFF09ED4868F7973898BE1BAFCDBFFCDB8D1AFCBFC570549B78000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000078080003006E06A5A21525B4786174C1F7F30025BFFC7A1FC2CF0C37CC2BC358000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .mem_init2 = "0000000001D70480000039A0DBC4585D6B6DA1BE7F89ED537E73FF82F8B4C3A9ABA7923C378000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000008CD3848030005EED43EBD6F088196144D872F9F8EFF3FF92BF0B9CBC5CC924E8378000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000008CD183804C19DDF36CE618E070FE5A2DAC0D0F6D4F13FFC03B8DEBC1675DB468B78000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000CC5B80009410BFEBBC07BD10C38975F09E32DC467F1AFFC564C3CE17BFCF6F7A578000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .mem_init1 = "000000006A678480700712D3C670BD3511FA29671202496398523537E7A6FD69A4D84ABFAC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000006BE782014A01D98D97F7EE3123184CC68727CEDABF1ADE06F79C94FB67D412D98F0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000E863818044019FF4EE7D04F662B5F074B8B5DFE7CFEE7F09A767591E84B8D08B8F0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000C16E0380FE009FE5E2E5C3392E0A4D17CDEBC8A5829FB99D8EA613FA0904FE4D8F0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a404 .mem_init0 = "00000000006E01007800FFF0F8ED4E1F4495E1DC7C88043DC19E72CEE83D5FA4DFFCAF230C0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000008CEE03000000367E4692EB10111D768542620FF75E8DC293BE1CB27C4A05FAA22C0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000009EE9030000019957F8531D24A41F4C944A7910433EFCCBBD97C5598412EA324F8C0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000001E4903000007BEAECF4B3E9D3BCA1516D9E8A69758A74C83FF0573096F9F6A228F0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w [3] = ( rom_addr[18] & ( !rom_addr[13] & ( (!rom_addr[15] & (!rom_addr[16] & (!rom_addr[17] & !rom_addr[14]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[16]),
	.datac(!rom_addr[17]),
	.datad(!rom_addr[14]),
	.datae(!rom_addr[18]),
	.dataf(!rom_addr[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w[3] .lut_mask = 64'h0000800000000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y58_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a392 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a392_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .mem_init3 = "00000000C1218380000E76FFDA03E5B486271E3927FC6F70394BC7CFC557EFBFF2EDCA9BDE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF8000000000000000618181800C58033F28719B42D0238D409F972ACA0C7313740E8FCFC41AD2CB4E0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF8000000000000008E18103800C6007B912A90D3D4415A4584FFFCA1C54F014B6DC77DF46B59ECB6E0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF8000000000000009C40000030EE067E0AAE813240771EA3E4F3CBB930BC99776BA562FEEFF079BEE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .mem_init2 = "00000000810C0000031F836738A0817AF046B43B9930D324BE59A18FDECAF4F69D3FEDC8FE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF8000000000000080C00000021FBFFF48DE2E50CB9268F89BFBC6C07F57155CD30BCFCE87483268EE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF8000000000000080A100000001E7FFEE166CC1066BC5267CBD966236241DC6D8517C9ACFFACCCA4E0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF80000000000000B8A10000000047FFBFAEF07228C89AECA898DA063E388DA0CACB4CFE92F7D3025E0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .mem_init1 = "000000008AAA800001001D911E4F3E0D924447176503F897179FBDAD6E4CD4921C5850DC460000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000080A6000003C07F1738E7AD33A1C29A19387AD500521E4C2B5C1B4720D555984FAE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000022E780000FF81FE42D27CF06EC96FA4A7DFBAAF712D04F1D05DC766FA4F70AF24E0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000082C5000003F808F320DF79113697893E3FFEA5886AC9A90A56FF89266D0DD2872E0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a392 .mem_init0 = "0000000082E40000037051DBDE62322E444AE36133F71D2E2DBC46326E6C9F9FA7783442EE8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000E0F4000003402BCFE0B6D21CD14396D154F4C11C55443A797F19FEA4E95E4DD4EF8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000E4D6820001002DC06CF46AC332AB3F48BBEC08B496CBDDFDACD2964B05120368EE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000805406000007FFD777835949B26AD28DBBE4E1209E8E062E7C696E4B49D269C46E0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N24
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w [3] = ( rom_addr[18] & ( !rom_addr[15] & ( (!rom_addr[13] & (rom_addr[14] & (!rom_addr[16] & !rom_addr[17]))) ) ) )

	.dataa(!rom_addr[13]),
	.datab(!rom_addr[14]),
	.datac(!rom_addr[16]),
	.datad(!rom_addr[17]),
	.datae(!rom_addr[18]),
	.dataf(!rom_addr[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w[3] .lut_mask = 64'h0000200000000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a416 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a416_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .mem_init3 = "000000001483838003AF3C89C20D483C4E9C060A90A24C9FFB37FF4656424DB072C93E698D0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000009483C380012E9E839DACD1B9804291D56A6FA809FC13FFB14A847732891C8761AD0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000D0C3C380010337B9AC17320FBF03F60CA891CCEDE672FFB1EFF03DEE9DCFE4E1AD0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000D0E1C180002FCC72C0FF2B64A1EE7D1300747EC2FB42FFC78FD80B5430D77821AD0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .mem_init2 = "00000000D0E5818000018E49854A72761CB02090ADDCD0537F1BFFC6B109AB29A7BFCE29AD0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000500180800096331FA87679281B81BC46935D4E52067BFFE1242C6F8B3E2C09E12D0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000D005C00000C34EF352D8AAF01EF678BF4108657D847F7FF991F935378DACD131950000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000005065E20000B089DC6523705C08C6F4849A0DF3A8E40FFFCD56D0BDE6FFCB9E23950000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .mem_init1 = "0000000098E5E10041E5C3CF20B6DD0CE5824097A39645B01827FFF27812BADCB1BBA2F1D78000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000088E5C000015B48D98041F0112997639A227A5EC8803FFF834330B3F7F7F7E7BB378000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000E5610001A2A63C7E384BC13851C7BD557EFB35003FFFC584CD86479D1FFE3B370000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000006122000647096A339C5793C856048AD747D765401FFFC163C6A3B535FD70E9B78000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a416 .mem_init0 = "000000000801E60001000DC34809F56C3E29402F06F866363D1FFFD2BD6B5E78B2788341F78000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000000809400002126FBCB407442B406860C541099E081FB7FF92D18A14F7A312537BD78000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000008812380014499841F93E6B6A3E7E136E5A0C5939BB7FF930E4DCE6EFAF9BDBBF78000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000000980A00040071800F7BDE57CC3D4F6C5C5B7E113C1A3FFC18461AD73C4DC1369778000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N24
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a392~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a416~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a404~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a428~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a392~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a416~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a404~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a428~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a392~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a416~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a404~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a428~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a392~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a416~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a404~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a428~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a428~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a404~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a392~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a416~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N18
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w [3] = ( rom_addr[15] & ( !rom_addr[14] & ( (rom_addr[13] & (!rom_addr[17] & (!rom_addr[16] & rom_addr[18]))) ) ) )

	.dataa(!rom_addr[13]),
	.datab(!rom_addr[17]),
	.datac(!rom_addr[16]),
	.datad(!rom_addr[18]),
	.datae(!rom_addr[15]),
	.dataf(!rom_addr[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w[3] .lut_mask = 64'h0000004000000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a452 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a452_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .mem_init3 = "00000000C202000000330626BB2FA4AB0FE68B1E60E3A62E626AF7DFB0F59825DD94AAE01280000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000040130000005818B4BD2F30A4D63FA8D4DB5D098B7F46EA97EF17C9BBF4DE8E800B80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000C01900000017BD09E427B9953B9378B0E78185F622CF3FE69276477B5A2608768B80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000401004000006A4ABB37037FE01BD3B3D7337F934445F8BB55787BFE79532A6D61A00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .mem_init2 = "0000000000860E00000D432289BFCB82A1CF60C251FF967388BB7EBF1287D99028B5EA419200000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001840C00000D13018E3AF2105F17007828AF74BA1D64E58A6111CCCA34DBC7F21270000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000020058400003017F5F0DE2693A2F16B6708B4DF82119C1FA771F6DEE5DB9B8DA4927F800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000E012040000212297F43391AF28BB7101340A5A846732D14BA7197B2693CE98619A7F800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .mem_init1 = "00000000F1F5008003BC010045FE38A7F39DD7E061FB83A2C6707A61A3F419951CCCEF921280000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000000000E1F10080003C4000BAEF6D7E92EE14972F8A0F4BF140C478E1124C8AF1BB61963200000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000000000E4F3000000000000F2A51122B5C7D0363CA088CCCCE9413780DDED927269FD142200000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000000000A68B0000000000C0349870618557D5717BB62BC1DAF9DE95490AFA5114FB9F511200000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a452 .mem_init0 = "00000000828A80000000004E8CDDBE2932925370C54429FDF8F882EA4EB2B255CBE316595200000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000000080C08000000000EFC14DB31E3774C0FC46D39D5D593B0F45F5AC333178C19E1D5200000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000000000C0E480000000002FC083720C650C8A1EC09AB0E2DBAB4A386F74D927F4833B9F1200000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000000060C100000000185191785E533151BCB0FD3BC94686E3FE20B53D91B11DE7414A3200000000000000000000007FFFFFFFFFFFFFFFFFFFFF8000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N51
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w [3] = ( rom_addr[18] & ( !rom_addr[16] & ( (rom_addr[15] & (!rom_addr[13] & (!rom_addr[14] & !rom_addr[17]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[13]),
	.datac(!rom_addr[14]),
	.datad(!rom_addr[17]),
	.datae(!rom_addr[18]),
	.dataf(!rom_addr[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w[3] .lut_mask = 64'h0000400000000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a440 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a440_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .mem_init3 = "00000000F0E1018000002C73734E9323AA4BB2B7FB95F1EF8079FF401CD8A914F5CAE73C3700000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000026100000000103B0093D2FB236E5DFA834A287DFFF8FF0C8149E57823D367313700000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000827080000000042B00C1AFCF67755DBDA5B5588203EAFF326ED3612692767ED71500000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000827080000000EC2941B46DB64B52272E688FED9F03E8FF119D44DFD854C9F7CCB500000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .mem_init2 = "000000000E3180000000983031FF4BD1CB5CB14CB4CCA71F3FEDFF8419AAD7B6EEC748017600000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000008001C0000000C400300858BA47754DBA22F521649FFDFFE05044CC5165329FF77600000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000000004C1CC0000008404DE4E079AD4C3A181E9804E3E903FFFB9BFEE2E479F5D315F3700000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000008C61C0000000E086C2D18E3F898A30797D142395FC13FFA7C3331488F79B8B859F00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .mem_init1 = "00000000A41CC380000E96172E55E9F93868BE5917245C4A8003FE0C79918DB46EF37D3D2600000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000000000006400C380000867558F9C01C6BC27B43814AD4F12041BFF39211C6953C33BF890B680000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000000000006800C3800005C81BC040ED8B5130F986A68C47680C9FFFB1C9627293ECCA9E9C3600000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000041028380001FF80050E4ADD25167AB37DB633719041FFFC7A1331258C9BD5E2FA600000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a440 .mem_init0 = "000000004126800000015020537570A1E5EF6A518C9BDCE6007FFE04CA5B89D0C2371F9BE600000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000060818000001ED00093B716D723D20894A6AC5E629C7E7C315DCCE566A6EE41D52200000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000E621808000021E0240D3C696C1C15DEAFCFC3ECF980E7E313440F220DDC65F9F2300000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000000000005535028000043C13E113E59536252D0B6847C0508007FFC7C68916E6DB3721F9EB00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N42
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w [3] = ( !rom_addr[16] & ( rom_addr[18] & ( (rom_addr[13] & (rom_addr[14] & (rom_addr[15] & !rom_addr[17]))) ) ) )

	.dataa(!rom_addr[13]),
	.datab(!rom_addr[14]),
	.datac(!rom_addr[15]),
	.datad(!rom_addr[17]),
	.datae(!rom_addr[16]),
	.dataf(!rom_addr[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w[3] .lut_mask = 64'h0000000001000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y46_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a476 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a476_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .mem_init3 = "00000000C4F4000000388A5E76F4F46ED6413D889EBB2D20DD4FFB8104B3B1D869F5366007800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000447400000071F3252020DE35AA15AC7B494C6F8E1123472ACC29CD59E18D42DC03800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000044460000008F2CFF8DE809E47C7A2557908ECFD1D7E46D8802B922FC9E5ED57C07800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000008602000004E9443FBAAFFC235E5BFC88A31A3B1EF20120C0BB8E86B61F3ED57603800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .mem_init2 = "000000000402000005B6AA3D2E6237B27FE015D01688706BAF479FEF4121D25B2F1470D307800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007C420000010EE38D1EAA26A55A0613F7D09DB4E20F7A922AC0D8A07C58A6B35A83800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FD660000013400725CDA0CB094BC128DE43366D353C97B9C08C5ACB1A884F0B707800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007DEE06000190022951F4C439821422F31711C69474D5F1AD2B1792E1ED16C68703800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .mem_init1 = "00000000CC7E05000159950AA9C8E43BD34A00C468BB6D17B8074CAD99B70CF69381D24D8880000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000447C058180C3701A972C0DF0EA8654B478474DDAE3EC3298A68C642998AAE4017100000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000647C05C18010082495380D99EB731CA06E5A1A1EACD9AE48D3AFB0DB1515A04D4180000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000057403E1F047797EB89A05D484AE58FA4FC2901EAC2E946576B9E866BB965E88A580000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a476 .mem_init0 = "00000000BD640061E040B82770A38A35B68094B7EBFBA277CA65BB2106240496F7C888E29380000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FC740F00C64EFB6BA0CE460F901D4B332DB85B33B698D3B7A7FF195BA2F4C5B20B80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FC70178003D3F649F868B7C752CDCAFF12840953EB68A5C3BD094767C448198E1180000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000507017823106A1446B1DFCD21F430E3702DB5087578B5A6575F6417A9A0A627AFD80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N6
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w [3] = ( !rom_addr[16] & ( rom_addr[18] & ( (rom_addr[15] & (rom_addr[14] & (!rom_addr[13] & !rom_addr[17]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[14]),
	.datac(!rom_addr[13]),
	.datad(!rom_addr[17]),
	.datae(!rom_addr[16]),
	.dataf(!rom_addr[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w[3] .lut_mask = 64'h0000000010000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a464 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a464_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .mem_init3 = "0000000031F01F8DE156180030FF63FB4867D57F38E8AEF73EBA367015F6D96DD69FB0B7F698830000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000031F00E00006D272004F6DCCCCC98E6DE01568B073F907F7A78166DB77B62F088B7CEB00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000317000000196C50305ECCEFA5CEC8502A05C010BBF8F49C07EA715333BAAAB206CFF700000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000038540F8041F91602007F92C73AFEE767335E5B7CFF92CC919607C3CDE8F1E3A400D9600000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .mem_init2 = "0000000018761FE0056F3F6200DFDA979B194FDFAA320A987791CEFE6CA1D5B3F716F0D19C053C0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000008761E7001454CA201003B94AED74E1E311975D5FBF6F0703BBF17CDEC9780412E1E7D0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000856000FE104DFA70014EDFD819A0E922F31D4A0FB4F5356E0C58B8E8E9655F7690F008000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000088DF0001C071FF0A3041210C8014A95908C0F84503410920E3B1B35C5D9FBB6ECF70B10000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .mem_init1 = "000000001AFC000018200201404C80008FBF15C8C9EEFD2481EE5281D740DF834D55FAA02A73F00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000AFC000000043E8BE011429BA001D58C07AA2EFC399297C60121658ECFBB8EEE1486E00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000005DD000000046034F838EED24C517C01DD91977B1DDCFF9F5BDF1033485FD5220382E00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000004DF000000C07D5619CA4A081F846437DC39B2B4B99206C570A7497967FE2813BD7F400000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a464 .mem_init0 = "00000000081F000001C1F07A01210D95285114597809CEC01415FD03DAA106C42196E2B99DF3400000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000581A000001C3E1B301A077E9C606464A5C2A08FD88E948A473A0D3275BEA7E37E9F0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000601A000001874A8731C6C26D2772675BA76FAFF78E7C4C54DE4FD86BEDAB5562CF8C000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000281A0000019BB382B9DDF2BEFB499E7121006673B94245EF352D3F92A0D749701E40800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N30
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a476~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a464~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a440~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a452~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a476~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a464~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a440~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a452~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a476~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a464~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a440~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a452~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a476~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a464~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a440~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a452~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a452~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a440~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a476~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a464~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~0_combout  & ( (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~1_combout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~0_combout  & ( 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~1_combout )) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w8_n4_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~1 .lut_mask = 64'h0404040415151515;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N57
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w [3] = ( !rom_addr[15] & ( rom_addr[13] & ( (rom_addr[17] & (!rom_addr[18] & (!rom_addr[14] & rom_addr[16]))) ) ) )

	.dataa(!rom_addr[17]),
	.datab(!rom_addr[18]),
	.datac(!rom_addr[14]),
	.datad(!rom_addr[16]),
	.datae(!rom_addr[15]),
	.dataf(!rom_addr[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w[3] .lut_mask = 64'h0000000000400000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a308 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .mem_init3 = "00000000789803A17C190421863C46C4DC7E1F22A6C92361D7B6CE7F8C9A94FE0EF889A49D8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000708197BDF6F9137BA568BA5E8B12B8223344E9678AC147E3EF823319E03285C85D0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000001003680FB0FEA75C73108B3864E2C7FF8618B2469F1E736212C03663BC2AEE6BDD0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000001A0EF64578FE81D3CF04A368A1FB759024A718AB0C419417F8591A10F3C9C244DD0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .mem_init2 = "00000000EAC0B1B5CF9EFFB84D321F8E388B7D4EA4A27C2DB42664FB5D19A2C30778F88E4D0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000004BC0119BB1F917707D0F35A57C7F3F6421675726D5F10F6EE8C25799F0FE970ECF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000EFC067F3B1FEDFD1BA5454FEF73CCEC90324389A8CE7497CB159D3E30E7F2968CF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000006DD88181F7E293B5408F469018C95C0EB523621E33437907DD6D181C7C6095ABCF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .mem_init1 = "000000007F0204BC345E3CD6CDF404E5302CCA8D738C18ECC1CE863C093DC661838E0AA65B0000000000000000000000039FFFFFFFFFFF7FFFFFFFFC00000000000000007542A1DFB8090F763D131D6C4236E9562228A02E73CC3EE83685FA9E1C1879C8DB0000000000000000000000039FFFFFFFBFFB7FFFFFFFFC0000000000000000314A81FB123FFB8C0D7E86D5391224FA17421387ABCF8133A6D38D71E3C39F56D18000000000000000000000039FFFFFFFE7FD7FFFFFFFFC0000000000000000308C31A7785F708CD664D4197D55BD1231BEC74757081D80683D170E0E780E6B510000000000000000000000039FFFFFFFFF3F3FFFFFFFFC00000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a308 .mem_init0 = "000000009C0C29969374B34F43480B5D739295D6D6367B06DF8093799877D97061E183FF07000000000000000000000003FFFFFFFFFDF43FFFFFFFFC0000000000000000598090C02E72AF7B295357C3EBF2F6167533422389BFB8A6668CFC0F0F9F8CB98F000000000000000000000003FFFFFFFFDDCABFFFFFFFFC00000000000000007EA014DDE03CF1BB5C0BA8530FFB5C37FFE895D16E3E2FC083DEF871F0E0FFF91F800000000000000000000003FFFFFFFFFC50FFFFFFFFFC000000000000000066B044984DE1E7BB5EC7DC0AC4767712327B07BDD47F9D6E7060C7878F870FBB5C800000000000000000000003FFFFFFFF8D07FFFFFFFFFC00000000";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N3
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w [3] = ( rom_addr[13] & ( rom_addr[17] & ( (rom_addr[15] & (!rom_addr[18] & (rom_addr[16] & !rom_addr[14]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[18]),
	.datac(!rom_addr[16]),
	.datad(!rom_addr[14]),
	.datae(!rom_addr[13]),
	.dataf(!rom_addr[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w[3] .lut_mask = 64'h0000000000000400;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a356 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a356_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .mem_init3 = "000000004F8B8681800270823803C7D97743E235B359C438AC1F08DA02A35BF24D4D5DD4560000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000003C3CF80E0038294FFD4A72D7C76A03A115F06791F901C46F84EA75F54D7A5E4560000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000001C2CF000001E6B1D7E422D0E2EEE58860B65C0418058A9464B4B34191514818560000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000C2030000006F5050090736E657FB53CCC872A993CD0310E45CCBE5135C1BE7560000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .mem_init2 = "0000000004C343000181EEA2CCF1FEFFDC8834D2EAE9D36DE7AE6DED70723527A92E8B67560000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000030C703000187BE0E2670A38F0FD82234E2FAD3075E858227ED14121C5DA49198D60000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000304601000187FD94555DAF47602B52F973CF77FF510967BFD0E912EED6EAD5E7D60000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000E246410081C3EFB7AC495EFC5EACA5438FF84941A68087C6F155197AEDCCCF1FD68000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .mem_init1 = "00000000CCDBE33711606DEFC79B64CA71FEDAE082C38EC267CD2774CD0D46128EF4042DD70000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000CFCD3FB9F07D8DCB7C560F9B7A3FFC4C47CBCEFBCE6759DFE53EAC9CEC51FE370000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000005C5497FFFF80FB1D46BD1EADD7FA543D21128EB51FCA348C871562C30681A09D50000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000C4D57E0FF7F819DF9D3A960EEFE3AF6E48813C19ADC553FA01B854CC554D8B21D50000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a356 .mem_init0 = "00000000C0D51C839F7C03CD0F80C65EA8E15AD47AC33F5D85DC99EDDB3BEA1F458F79F5F50000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000010C49F803F06039FAA52208BE078DFF7F5240FF8BC89B402D9D065076AEE649B770000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000040CE7D803C021F83A3C11EF8E20F115C20DBC89E4FD720A7BF14C1B5AA364C95D70000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000E4CF2D7C100201E1A9A733DDD51EC8091793FE03BA79AB902E6267660E335D6F170000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N57
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w [3] = ( !rom_addr[14] & ( rom_addr[13] & ( (rom_addr[15] & (!rom_addr[16] & (!rom_addr[18] & rom_addr[17]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[16]),
	.datac(!rom_addr[18]),
	.datad(!rom_addr[17]),
	.datae(!rom_addr[14]),
	.dataf(!rom_addr[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w[3] .lut_mask = 64'h0000000000400000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a260 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .mem_init3 = "00000000FF8DAC37D9E69E7382C6D7D2D54B6952E77C9019E90D6B19A1DB781CF0A6DFC7B003D86F43526EDC4649F7CFD9BE8D86FF056317A856FF800000000000000000FFEABEE6E06A3D8F17789FB422257D6EFD891AABB83C172BB0C6AF9C9581F6E68D55AA4EE7BCD1F932EB27ACE9B20DB336C0DB1DDF96FF800000000000000000FFFFAB9BD2AF1F952443818D0FA06BD6E0FA2FAF08E49E22E503A3F9257570BF58F13E1BF2927555C1CBEFAE8EEFC40488997854AC74FF800000000000000000FFFAD7DDE72F813F2941A2BB8D28C1C1A74F7A67A84F999DED40EC33774CBB9475233BC6BA206CC51D85379C9B0DC18338B839AC22BD7F8000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .mem_init2 = "00000000FFFC65505DA0303B5BD3209A6A9D64F3B8A8A4B1F216F4FED9138F0B1F65A0AEF8845D21BB1F061EE17917FFFA03F586BAE8B64CE0DD7F800000000000000000FFFF5181D7376E6A63FE527F7A296E350925DD9FEC55B3AD17568173E4C6BFB6CAA0C3E8FF2E2C383E7525FBC2F33414FEF5F7E8963D7F800000000000000000FFBF8379B070AB06F7FE8E996D6A07B4D9BA83B3C40AABBBC9E722F87F4AB4714B1208F0C194A03F7C6264EBA1C0A796C84C8941E3ED7F800000000000000000FFFFAEA78D64C32F63E71CA6968FF91F43BC34F99263D9DAC4283E7C51316DECFC2350BAEDC84AD95C02A46BEEF42D2D3D453EB6DD4D7F8000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .mem_init1 = "00000000FFFFB2A0CA21DD4FCC43FFB9BA51FF1B46C8F8BCB72A47EAEB92B336959CA1F54B60E7B1C6EAB0856F153D6CD9822F7DFF1DCD0BFC6EF8000000000000000000FFFFE9EE92460B9C7324FF9880400B5F26E95261F722D84D20BA07536C429BB62A9C5A323313C47D67C5363EC5622F74FEFEDA0FD69BF8000000000000000000FFFFE7AC73464926ECE7FFB39030FA3FE2C4E9BFFABD734F0DFBC78698FBFE8E65F2F74BB5DCD0070DE5377BC5622F56FFDF7CFB52F7F8000000000000000000FFFFA9A5A489ABDBE407803290B780FFE035D6FFFF1FFE468C7F7763DCB495C3BB320A1414AEED043F75375315022F76FE7580BA29E9F80000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a260 .mem_init0 = "00000000FFFFC213210C6DA07FFE7827FA5C8F26F8CDCE4799FFD9F9D0106D5F2EC7C798690AC0078F143143B875277395022F72E673B836B28F7E000000000000000000FFFFF3D887E0F215E3FFFFCFF458C4E7EBAC3BD7B2F85E41B0BB6F895BADEDAA80DB4968D30AB77BD4F337D7C5822F52EDB1C156D877FE000000000000000000FFFFE63B2D87F127EFFFFF9B8B3456E3F433D77F871C54686C87FAEAC2FFE3621409442045B256B99E7513A3C5822F52FC2FD9E9718EC7800000000000000000FFFFC5ED55D2E5DBFFFFFFDF8BE09DD6E72FEB717F8C91608D8A881E9526FD4D1CCB786D79F73C1879FC6FCB85042FF2E54FE1D6B193078000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w [3] = ( !rom_addr[16] & ( rom_addr[13] & ( (!rom_addr[15] & (!rom_addr[14] & (!rom_addr[18] & rom_addr[17]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[14]),
	.datac(!rom_addr[18]),
	.datad(!rom_addr[17]),
	.datae(!rom_addr[16]),
	.dataf(!rom_addr[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w[3] .lut_mask = 64'h0000000000800000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = "00000000FE7D0A4C9B33C7BE218528E3A73917E0E3236EEBB7399DE0DC965B6E8D783FB785F58C3A4BEAE72781FCDD8BC0C1340C350F9C2A4A7C9FF00000000000000000B9FAE328FAF0D6D83C56E361D8DE8F5AE84BFE887CBF4C11777A3A654EBE4DAEB71EC7A32C1D1DD433B85FF21EC03050EF1B30D2A8FFBFF00000000000000000FF742EE6F16162D1A735BD8EF619EE003608F2D6FEEBCCD19B4F3AB7ECC453BC7D77F8639DA547B39132CF83DA7FF46CF77F2362A277FFF00000000000000000FF68B66130FEA56AC952A72FF53400E99E66BFF6F2FB71E6D37DBC92237D9BC7689C8FE80623C89C849BA9F7A53025E4BF4F6914EEBFFFF000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = "00000000FBF1B4DCB6BEA9366A70B51DE4D30394B0132FB1A48005EEE6A78DF1B88F7BC26D69560566D9243E397E86BC608BC446E6D185BAC71FFFF00000000000000000FE930E5B24BC0E96C26C209792B9F39D537924EC2056339BE9A3AE46B69ECD47373F94C967977E3C4F881297E9C3BCA60F17467592FFFE700000000000000000FD25ECF8405FD6CF060ADBB0592625A9B085E73D912003E72C2F9D944AB9205C4E935119D2689CD584DCAFFBCDF58C0056790B1D46BFFE700000000000000000F8D4EFBCC15D72B77D513CDF1ADCA9B73E4C40F81A823EEEC0BA5440DC2E6CBCEEA8F594312FBF40E02C3FFECAF262813EB331B66FAFFE7000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = "00000000F9E4BEE8861F824F42888E64BF51ACD80BE04C813F1A6DD47C31CEEFB635F10FAE990444305C62F409CF4DF72C50C28EFC538D60CDF7FF800000000000000000EFF0766C860587C1C7B62E007D33DD3D421C477755CD550CAE2B505AA7AB94DCA1A039145E1837C2A8DB780A793496AEDF45BCBC89DFFF800000000000000000FB92370C865ACD196A86A1669AC4A77D903CDAF7EEDE03993E81CA3635C5687303B01E82E0349BBC9D5490D47248DF46FBDC95A974BFFF800000000000000000DD8DF78E871B0AA69FEB42B76DBC0854A96C2FC7FB9DF39D06F3927FA6B34E70058738A3D1EBD821532B00B077309B90A6F465527AFFFF8000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = "000000002935E78C87949C997BD5642443BFAF9D91A8D848FE444136802CDE6D334B97CB59DE443C73962F5BC4043CF2BA53EBA9CB815968837FFF800000000000000000B02DEF8C87DD23AB801334687FBC1FF641FFA484B2B17FF81082087DE72F183B1168DE0890E22288A81764E916CBD5EDF62C0DA907FFFF800000000000000000D2BC26C007FC9433F3E0795FF9EC895CCF0ABA07932F3407EC9B52DF19BB1EFE3ABD0062E10C03A225E5CBB37C93DAEDEA9F7BCA8E7FFF800000000000000000F2F4264007921CCE925642C7FE29E7BB666B1C1AB865A57EC70F3DBF3937EF99B100D2DC300B1E5E3D5C9AB27A709B6DCF3D522E347FFF8000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N24
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~8 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~8_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a260~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a212~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a308~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a356~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a260~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a212~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a308~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a356~portadataout ))))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a260~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a212~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a308~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a356~portadataout ))))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a260~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a212~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a308~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a356~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a308~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a356~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a260~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~8 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~8 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w [3] = ( !rom_addr[13] & ( rom_addr[14] & ( (rom_addr[15] & (!rom_addr[16] & (rom_addr[17] & !rom_addr[18]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[16]),
	.datac(!rom_addr[17]),
	.datad(!rom_addr[18]),
	.datae(!rom_addr[13]),
	.dataf(!rom_addr[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w[3] .lut_mask = 64'h0000000004000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a272 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .mem_init3 = "00000000077F4ECE9D9BBD7BE6087B7AFABDFFFD952D486957A1DF7CC2CBD85C3AF7E1F42DDE468A0746598C83600738910F66D139B257FFFFFFF00000000000000000007A635A9078AD7081B5FDE1B1F7BFFFDAD55253E765974C7F876AF13D6D654AED5AA1717F626EBD10BB88712F0F7086F1764CDFFFFFFFF00000000000000000000C835293BDADE6EFB74AF5CC67CCBC2636B170254A030CFCC7A8EF9BBE71253E564A7EF464C6519AD60CAD78166E07A97F03C7FFFFFFF0000000000000000000C02373C4A7B04AB62FE29F4171CCF8E3BF2B6A5690A303FCB3F7DE3BE08098B971635783BF9826D10072DA5576CF3798CEF2F0FFFFFFF00000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .mem_init2 = "000000008731F3CC89C80F22429230744E7FFCE8331BD001DDDAE7FBCD74D46D6BA0CDBFDBEA25BAADA4BFFC8157A5F9BDBBB45EFE1CE8FFFFFFF0000000000000000000E518EFB365F8825A48FCA2F68F73F7BDAB0EE2CB66C72EDB1880C752CC6FC32E2B2A4676213AA107149626C950F6A69EFE8774FFFFFFF0000000000000000000E0BC6FB165796330B65B2617B2F7F787EE8F4BB7D066A09E9C9ECCED2886BA2FD018BCCE0D258EAF1894F2B41F440296FF8162FFFFFFF00000000000000000007E3CFFC7AAD89355731CE4ED6A5FFFA8924404455A98892C09997D2BD6DB958BBBBFDF2F094CFE6D0D229E93DA6802D6DF3DAD7FFFFFF00000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .mem_init1 = "00000000BB315140F5B11ECFDB5DF6BA5BE737BB55AEABF54F5FA455C161B158E34058D2CD9D7F905AE0F7EA055CF739105E5F96EFB2A2FDFFFFF00000000000000000000C3F270F4A0F8714236834DB91E545D21808966B56FEFB33327BC96DB975ADBC1E623F9DA99948FA9FED7162AE599F96FAC6165A5F7FF0000000000000000000B7E3A7B76BBB406BCA7128DBEF7D4FF2E46CAD53A29292188A6E207E7148C65540D14A69ABC0E19B0B71CF8291CC4F189F07FF7B8F7FF0000000000000000000CB018F9DE4C7B585A0764258BA6A621F4D96B9A38B2D7923BB58DB396FC98FC254B885989419FDAA2B5DCE20DDA6C398FD6CABEC86FFF00000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a272 .mem_init0 = "00000000ECA08F005CAA886619C75FF1539DE38125499F8793B9D6B20EFD275C3D27250CDEBCAFE670241AA216613011A28EC398BF4AC48A84FFF0000000000000000000E3EEAFDED9D904FCF2B9B9D1FA6B34DD0677FDE7FD3FC854C6EE1D9DFB6BF435093D8CDE07CD0C683FF4721C014093E0FFC33ED98D7FF0000000000000000000ED661FA7C032D834C1408F333DB5C3490A875BBFC83FB0FA04727C17F193818708EF82411502498257F165CB906C1353EE11A1AE1D7FF0000000000000000000FF398B3EFF64683C1268DFFB97F0849EC818129FEF351BE7128C7197E7E6BF73DDFCD53E43A557F9045BDF76077DC14779022DE62F7FF00000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N33
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w [3] = ( rom_addr[14] & ( rom_addr[17] & ( (!rom_addr[15] & (!rom_addr[13] & (!rom_addr[18] & !rom_addr[16]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[13]),
	.datac(!rom_addr[18]),
	.datad(!rom_addr[16]),
	.datae(!rom_addr[14]),
	.dataf(!rom_addr[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w[3] .lut_mask = 64'h0000000000008000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "00000000FFF745E000C55EDA402549B9A60E6FABA2E96F7C1C7E00318BB68BF90AD743213019D394146EC2C4C0ED53EFFF7DFB485DF8F5961559F8000000000000000000FFF7128000FB05498CA11379DB7FF4A105E333AFDE9B9076929868D55915475D12A303F3DC65C682C22191FFFE7DBA206E889E2FE58EF0000000000000000000FFF70780007EFF9855F0F7FEA39FC4D56AEBD395C7F2ED50DB8DFBD8F7E9CD09DB923A3EBFECA6D518FEEE1FB103C2047E817FAE8E4AF0800000000000000000FFF7738000249F36A38338FF1E32589FA3100212C3568140DCB47E6D7285AD2E7A34E7DF97220CDE26920FDFFABFCE843FF4969834EBE38000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "00000000FFF760000323ED57F80271FFBEF7E0B9772CCF4943BF91A24C4C67CF91012BFEDA39E004457BF2907EDF7F67BAC02CB04D3EE8268856C7800000000000000000FFFF46E0033A8DB02C8626FFCDD7037F95512FBE4FF895E1F035D27863C2B59BCB275C5192A04454C9BB8EA36E403CA85B08921BC4178F800000000000000000FFFE13A0038A8CC2592944FF5CD6830A1FDD6511D213C6CF87A752229EAC6FD3CEABDCB1D95480E18F994BAF1AC83E9C7AA9C41F62EF0F800000000000000000FFFEB30003D1F779906DF5BB4DDA9926EE793CD27054D091EC3DFD29467DB0E9B3BACA09A96FE54B3FE89F223337B0EEE8BBB5FE26470F8000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "00000000FFD691C03FFAEBC58684B7FC3A3264C599E4B0D04BC5095F638CCBDBF4234B67A08DD1C3BFBEC45145E66FA37DEAB08CB6889AFD18B487800000000000000000FFDFCCC03FFE34262A4344D1D9BEB6148ECE5D2C0CC794C7AE41072591E2C27EA4C8028CD61F5BA700342FBB7AEA348CEE7895E2564007800000000000000000FFFFE3A03FC90933F22126FF676DFE02BDF1BE999AC47A0376136F7324AA30B4773ED5877664D86727B42FC342FE3C8CFEA395D37066CF800000000000000000FFECD6DA7FA1422EC94F07D7B0691ED9BCE4CAA1B98CBC206C035D2B62D177E76AAA7B4A45C29A8A7D742FF7C7FE3C8EBBE9F87AC580FF8000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "00000000FFEF7FFB7981FDEBDD22766F849C2E4099364B5681F77AAC067ED3A46193E2A1F533004719F9928F90762FEB78EA2C8CE4F3BA404AC0DF800000000000000000FFFF0667182143EE0652E1D2646327A61F6F70E586E653BC880977CE4CB378463C0B3D41E1733F115E3A2FFF7AEE2D8CEFABDBE2CD401F800000000000000000FFFF6EB99BFE1E50345754FFEE622FAD4FE92F5BBE3D93B9526752500BC4B5C58EAFE3079A562140200A7D9BE7AEAD0CB94D34DBFE4C8F800000000000000000FFFFF5FDFE8072F7D1C39E3F981ACFA7D031A4954D335D93A407D4D6778460767C7FE6FA7E1AA53AF4EA7D8560E32D0CEF7D505F7BD3178000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w [3] = ( !rom_addr[18] & ( rom_addr[17] & ( (!rom_addr[15] & (rom_addr[14] & (rom_addr[16] & !rom_addr[13]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[14]),
	.datac(!rom_addr[16]),
	.datad(!rom_addr[13]),
	.datae(!rom_addr[18]),
	.dataf(!rom_addr[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w[3] .lut_mask = 64'h0000000002000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a320 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .mem_init3 = "00000000861FC84001AC7B2128917BE77DF29BFD0D82184772700DC57316B8FB15CCA7143E7000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000003E3EC80000D661A85CA083CFF230789EEF12BA71A75751189A09EBB7EECCCEB4A67000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000303E980800977E5CD162C3AD1AF1FFA2470F81864BF61E3214FC2014894D0AB6A67000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000807C9A9C007CB2032A8DF34C5C538DDEFC8F172FCAC3EEC3D799680DAD3ED03F3E7000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .mem_init2 = "000000008078FA080008E8597FA62842D7159E7A5FF14C94EF63310C0F62ABA59A9369783CF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000020E03800003F4F46895B18A7B133FB9D5885BBDA019AAC80B34853B8F242EDB0BCF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000020E238C0000F6D2354A4D0E27D27F02BEE6ACAF17DBA7DC264BDB78244484533FEF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000008CFA39E00018A272A65D7615FD673F3B9F1192985BCAFF994EA89486CA5D40C31E7000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .mem_init1 = "000000004412DBA0020F7E5A2FD881F44FD4B20CDA55F4343838FFC66F7BA786C54896935F0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0000000000000A412DAA0005F8FEDF1B26054A5C65F120B0B63EEF703FFB8D91AAABF519E4A099F0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0000000000000A4219D60007EFFB268B520685052DF74E20738214B12FFA8460A8C056E7A88BAFD8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0000000000000C095BA80203BF93EB2652A28DDB3332899F9220920E2016A11FCC1C2E6BCEE643D8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a320 .mem_init0 = "00000000C09FB5B876391E0DC267EC972238536F048FC6331FEEFFD63BE1CD98A04425501F8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0000000000000080DD27F7FED0E5AE3A3B801B7B8A9CEEDF08B44561EC0567E44EA11BE6AA6CB1E0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000005819917F5FBFFFEEDB6C3C458E272071CCD9EF3B2C57FFF264164902788D03385E0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF000000000000018B51D834DFFE29CEDB53E567C331ADECA87D2DB24E1802994DAE8F0781893504E8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N30
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w [3] = ( rom_addr[15] & ( rom_addr[17] & ( (rom_addr[14] & (!rom_addr[18] & (!rom_addr[13] & rom_addr[16]))) ) ) )

	.dataa(!rom_addr[14]),
	.datab(!rom_addr[18]),
	.datac(!rom_addr[13]),
	.datad(!rom_addr[16]),
	.datae(!rom_addr[15]),
	.dataf(!rom_addr[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w[3] .lut_mask = 64'h0000000000000040;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a368 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a368_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .mem_init3 = "00000000D316A60000001B8527FE4759E404E260DF406ADAFE0FCF22FA4B6255D9DDD15B560000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000D2D7000000007886BC693AF9652937B5FF5872FD7F7D2AA2ED3A911AAF5CECC1560000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000D0D30300000053CA8F2BE890C641DC1ECF8DCFF5E62D13D1CC7E4697875DD5ADD60000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000010C20780000EFC04CD7B8FCB6E2746086FCE302C074C76542A4007A5EDFF713BD60000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .mem_init2 = "0000000010EE06808001DA6FAB4596C27CCDD1C2206EF7BD78BFF3A96E195C97761A5AD1560000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000090AF060080009B43A1023D7A93EB71F3800801987C9C33E7BB305A57EA97170ED60000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000090EF04018000FAA471E805339BD42BA9010E9BF6FE28898FBDC6F3999396CEFFD60000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000098EA8C81800EDED7FCB2E6977CDB3CC27EC361C4E7B4277D87AF42A8548992E2560000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .mem_init1 = "0000000014A283818100BE226A009F129D97254CF60C04249ADE690C249FB88531B2EC2A17800000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000000682839FB9007CBC439F598E824E9B9AFD015EB076C0D5C3CB98151025CC3D9297000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000002686839FFC00EE94D788BB7C7FC5730CAFFC46EB6DB8EBA12DF76CE6251343E816000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000006287839DDC81DC95DA53EF87F5DE5BDB7CF4A89FF7C1DD6CB027E5C42965E94876000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a368 .mem_init0 = "00000000E18383878C878039FAA1C33EDCA7E4C0F28333D8E8707C6C68363419769ADA1276000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000E9818303C807A1F0A8C890C9FFA1E921ACDE982B38C9C1142BAC71269A0E8A8AF6000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000499783008804B974DA767D17C34F82570E8F1D809387386BE8D53FC34ADE94D874000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000591783000000447A4DFCD2BFFD6EE7CA29FFB2EDDE8692CBC230ED35B734367654000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~9 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~9_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a320~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a368~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a224~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a272~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a320~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a368~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a224~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a272~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a320~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a368~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a224~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a272~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a320~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a368~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a224~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a272~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a272~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a320~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a368~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~9 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~9 .lut_mask = 64'h02A252F207A757F7;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N15
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w [3] = ( !rom_addr[16] & ( rom_addr[17] & ( (!rom_addr[15] & (!rom_addr[18] & (!rom_addr[14] & !rom_addr[13]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[18]),
	.datac(!rom_addr[14]),
	.datad(!rom_addr[13]),
	.datae(!rom_addr[16]),
	.dataf(!rom_addr[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w[3] .lut_mask = 64'h0000000080000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = "00000000E99AE86047264709B772484F2F38FF4BB764F0BBE5AE5346E965CB1C6F899DDEDD1E7FB8F4172B05FDFAE711EDD9D95DF61852C63E7FFFF00000000000000000DA9621800235EB5103DA8558BCF9AD19AFD78420AC12D1BA30FBCBA1B0DFEFFB9586741E6E3EF0DA987F27814780595DFF7385EF7C7FFFF00000000000000000E024C3801E3A31A2BB1EDE4E5EF8B5DBB22E050A5DB7FE486ABAAC17F703365A8645EBEF113DCB94CDAAA7E01B415959FCAB757FF87FFFF00000000000000000FF68C70C1D69B4471235F9A673EFB667729BA9635C766C34761836ABC35B059B6B72D6957C8A5B37F27056E1992199D9FD7CFCFFF1FFFFF000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = "0000000026E9831E4154FABCF340DDE1BDFF66DC98B83301BDB436CD206A9B79FFCCB6BC334FDF6815D86ABEFC4F889404D8BFB1B8C36F7FFFFFFFF000000000000000003A0B639FFDFBF1ADCF2416411D2F8BE5AEA4A2ED5D9F0CC99860AE6C7DE837C21DE020D202425E2FF6DFFDA82D5E9F90B89CEFFFFFFFFFF000000000000000001B130880FC09F6FF6F79B3A75187C6F192AF116BB3FF9649E72443DBCF379EFCD3DAB92D1DCC5453745424651ADE9FC8FF4DE9FFFFFFFFF00000000000000000BAD22E007FBDDBF96594B8DE4282D8FF077827585F1C366F9998E4D21E19D37B9343EFCC491D13FDB332693C92C31EECF6EF39F8FFFFFFF000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = "000000005B72C82F0BFE9EBEAEF8CC92A8D163ED046A224E7CE0CDF784C853D2209D58FF1A3F0E8CE989C141B9064148198B0FAC7CBE73FFFFFFFF8000000000000000006BF2C9E4FFFF88E506BEBD0FD7DEEF558058387E9035EF07D137BE626EAF4F573EF29C56F21B7CC2F5ABEFF6269B0F44EE4CF7FFFFFFFF8000000000000000006BF224E007CFCE1C9DB9FC4F9F686EF9C5351566AF0C1DDF29EB96F7D98C7AEE9A2E2CDCA062F9CF8789023CED174EA03EFC7BFFFFFFFF80000000000000000066081C2B3FFFB7267C2F480FF02A469D48C4102359853C5B47EA94B2FF9F2431B48B0946255870EAF290276C84FC2E287C1CEFFFFFFFFF8000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = "000000006EC87C3E7FFF87F51129140F7E486CFEF2001CA7CE0A88FD74349434BE8B7D47D69BAC8B411FCD92942E932C89702E800FAB4FFFFFFFFF8000000000000000008A2C81EB801F805FF0C1B337FB097568FD896E87539A2AFA8ABB33B88F744675E2B0D90270707C7D2CEC6A596121DFC45FFAD7FFFFFFFF80000000000000000080348C0F087CFE49CA91AF6DF57DA51AF3EA39C4F17CFF6C3FD7195D0397457E35AE518D756D3BEF28B9371BF2B7ED2CBFD2D7FFFFFFFF80000000000000000000439FC6C27A7A36439BCA61FBDFF611781537DAB7FC19C546F40BAEE9CBDA46257E8DA0437396FAD1AC9F035F50E5CCEB3E47FFFFFFFF8000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w [3] = ( rom_addr[17] & ( !rom_addr[13] & ( (rom_addr[15] & (!rom_addr[18] & (!rom_addr[16] & !rom_addr[14]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[18]),
	.datac(!rom_addr[16]),
	.datad(!rom_addr[14]),
	.datae(!rom_addr[17]),
	.dataf(!rom_addr[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w[3] .lut_mask = 64'h0000400000000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = "00000000FFFFD62F143A16FFFFFFFFF1E2357C8FCDFD2FFAAC74154188FA833B1EF940758BDBC14EF8928FC54F56C3AF85926DDEBEDAF5ABBD0E87FF8000000000000000FFFFD422BC6A5E57FFFFFFC0FC2AF8790CF7EAAA66B682910C47C3813A13DE31118675C21F21F1171839433CC9422F5CF364E4A3FFFF87FF8000000000000000FFFFD4692B9FD47FFFFFFFEF0EFC4FBB8071009C3F94517743C172C11BB9B4D7289D7777281A5F4CD7B12F2FC8C22F7C3689D888B97F07FF8000000000000000FFFFD53D471ADC33FFFFFFF97A780FC5B07852FFFC6F5A4C84572878642638A0FE41C58A60855178C7F13FAFE9BD4D683D12B47B534E838000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = "00000000FFFFD3B55F457201B2FFBFAF8EE1E82000502240C177C1A805BD4B3E0A8030249500C7C33D5486D2305FB32788547C30FE9EB677E72687800000000000000000FFFFF7F96253895FD926E0FFB8C32BDB10703C66B446B9E0AAA16A11725486E46736026D316D58C630BE70DDB977BC06C9041CF1B70F83800000000000000000FFFFF7F8BD33EAFB116D9F8471F6A71C4860DC7CCFF816402F4EAF187A046E790C45877786F11BE83A1350B212BBDCE68B68A3C5093707800000000000000000FFFFE5F122323BBFB8DD7FD0643F995B22E145E9F8396CA00C58169EB103DF334DAC7CA44A41D931636E9FFFE68BA886748C2BFC011B838000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = "00000000FFFFF7DE3FBCB2FB4996EED2FE67B5015040CDAC0D1CFB44B9E3930524E0B4E0C7B7752B52C14207363EEFF3FEC374411EAFEABDA548DB800000000000000000FFFFE7DF7CB25B8F4BA6FD567F9FFC69ED8119C610E2A6853662504C8DAC57215D5777E4ADE1AA8C320D1FF7FF0BF4002F008697A793F0800000000000000000FFFFF7D29E73931B5B871D6EFFF05016D8874FF37A8AD39AA87152547C150D655CABD715913777C2A3E64FFDFF81BCC22FAC1A6F8832F4800000000000000000FFFFF7A00C73562FDB83AE9DFF913DD5B22E559818F9F3CFA0BD3CD802A82F5BB08BBA2490685B6550FE9FFFE20FDE66FC4B7095F5916F8000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = "00000000FFFFF7C0F048561FD9A73D7DFFBF7B693E5B7FE1AB9EEFC15603993EBBE108D9105C6C18BC40D97D207E6FFF707FC7A6FC6BD717B5D1FD000000000000000000FFFFE79E1B64362FBD235AFDFFFF73D4F6898600A8E223CF074E4C6BCA28158306373C50A891989B825DF7E7F8802704E759B8FE720105000000000000000000FFFFE3688B4E3289BD23CAB5FFC7D178935564D6166E634ADB33F0653DE0247D385AF981D8F3DE1EBB1DA7E1EE487F2827B5D898D397E5000000000000000000FFFFF23EB94AFF65BE379D43FFEEA25C27B1703FFE2D103AB2BB25BDAB72C44CA0B67C89622695E1AE885FF12C082F1D7FED48ADA438CE0000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w [3] = ( !rom_addr[13] & ( rom_addr[15] & ( (rom_addr[17] & (!rom_addr[18] & (rom_addr[16] & !rom_addr[14]))) ) ) )

	.dataa(!rom_addr[17]),
	.datab(!rom_addr[18]),
	.datac(!rom_addr[16]),
	.datad(!rom_addr[14]),
	.datae(!rom_addr[13]),
	.dataf(!rom_addr[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3] .lut_mask = 64'h0000000004000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a344 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a344_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .mem_init3 = "0000000061F64C3C07C047FF74C6FADE9EBE748B77AA7F610925DB2B81E939DECDDD683FA78000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000019E635FFB8009FF465AB44437C80A00C7AC8336AF0832F2D202728EF0F54AFFF178000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FF636800000BFF1A5CE705310F15501D354D87A1531ED0DB05C19641D528DBF960000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001C723200000DFDDF40D14D3920BDB3E97C347034585F3CD5B58EEAF28918985E060000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .mem_init2 = "000000001860FC00000F77A3A2CFD52A60FE2B0666288629C9FB1A2D229CAE2CD80B037BC60000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000001E25800000763E22A4A2973B2C23D2C5B7DF84713E52493E68B0F63CF2E5678978000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000362680C1081F77A2FF90FC45CC32F35D9373FE5EF8BF191C30BC2CB77B1A25C168000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000E23E80E0001BF0B25C869D936AB3B54CE1A7DB8ADEADDB71542B2B359B0671F060000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .mem_init1 = "00000000BF50F688000FFF6067039FA4210AE78DCF40EEC371F09BFF407CAFDF6A2F2CDD160000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800000000000003C52E000001FCD28316048D6B17D3CB911F90B9B3288A737368B059F2D60850D860000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF8000000000000038578000001FA55C70CA77158BE3848801959E1FFD238DB61BB24F5103DD702D860000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800000000000001C571900001E6CE54B58ACFD44BA247AF45C6CF3C386F7E35430B458FD52C2FC860000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a344 .mem_init0 = "000000001C5F181C003E1007E529B44EC16CC1195592718C1D77A02983F48DD6A5EED6FC860000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800000000000001E7B981C003A5DAFE5B12FA20790BE8590216CF70F0F8A6B599305E2E1B28E27060000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF80000000000000337BD91C00BE595321C4879E00D22D0E732DE03E732B2953A58A81EA34AC8807260000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF8000000000000023D3F98001E07093D93D53E073069BF94F7C31D0E0950F625B975F0EB2F03904AE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N39
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w [3] = ( !rom_addr[13] & ( rom_addr[16] & ( (!rom_addr[15] & (!rom_addr[14] & (rom_addr[17] & !rom_addr[18]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[14]),
	.datac(!rom_addr[17]),
	.datad(!rom_addr[18]),
	.datae(!rom_addr[13]),
	.dataf(!rom_addr[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w[3] .lut_mask = 64'h0000000008000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .mem_init3 = "00000000E790C5B4A8A2EF86A23DC299C3F42A0F27E2706E5A82875428527070703071F88F00000000000000000000007FFE7C7FFF19817FFFFFFF8000000000000000009F61111043E34FC426033F9108A3B25AEBB15395CF60BF01964987838383E7F88E00000000000000000000007F83C0FFFBE2387FFFFFFF80000000000000000019C0911B8E55CFDB8FA6190F5AB43B28369FDBAABFF39B514DE1783C38B83FF98F00000000000000000000007FB89E7E411D717FFFFFFF80000000000000000077909109B339CF6605978893F7979CB6CB7D0F2AA966461F78438781838787F98E00000000000000000000007FFC61FCB075377FFFFFFF8000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .mem_init2 = "0000000022D8EDF6B0A5CF6791B512E3BD67D3A4A92887B07D92A6936758381C1C1E1FFB8F00000000000000000000007FE3B85B0384467FFFFFFF800000000000000000A85E65A47A94FFC0BCAC6A376F177E5FCBD0DE9FC94166AF848781E1FFF3F3FB8E00000000000000000000007FFE007977FF567FFFFFFF8000000000000000003CF82144F89FFD8400CEB18DEB08135DF2C21BBA9A43C0D72210781C0F1F1FE38F00000000000000000000007FBC0EC1BFF3D27FFFFFFF80000000000000000034B4210351907D75F3C43ABFEE4EC6BCCC6714941FB230F044C3C3E060E0F9F20E00000000000000000000007FE22804F361B8FFFFFFFF8000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .mem_init1 = "000000006DF75012F8E2BDB4AC1FACFC98064BCF732E508CC6B492CE90088E7C0FE703C58C19225B00000003337FE07E987C7FFFFFF70C7FFFFFFF8000000000000000003ECB3900F62F10245434C57FC5931F67CEF90D18EC104B80238D33F1E07EFFFD9C4480000080000001B224781C097FFFFFE99CFFFFFFFF800000000000000000F0E8515EFE0241ABDC1B6DE787CE1025256C97305E7E7363EECAFB1FCF03FFCD9504800001800040CC3B46063D007FFFFFE516FFFFFFFF800000000000000000C9B858EA72B49FA9FCA91711BD48CE82520C02753191FBDBA2BF83E0F8FFFFFA99B000000780000C0000365B1003FFFFFFE710FFFFFFFF8000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a296 .mem_init0 = "00000000FDB0575E9C0D5A89E7BF0BC3B5BFC2126591AD7D01193F9F3007F387EF01FFFC842800000004431EB7CCDBB6007FFFFF8FCD92FFFFFFFF8000000000000000006DF86CB23C7FCC9C77B43581D4F89B32E34B2941ACCF2F78B6258641F3FB0788C86FDF3F8000470EC83FC9047C7FFFF80FEB87FFFFFF800000000000000000002178256FFE3FFE0AF9E3057BB3FE7F203A8D6B8D4E9F256DE3A7DD076FA770387F1C9380A478BF20AB6C0A2FE07FFF83FFC89DFFFFFF80000000000000000000B197A387223ECF5C6501F75478D5CDB518F3B39152702FF804107CAF38297F522F4110B71DC06BBFCC8929FC9FFE7F9FFFD29FFFFFFF800000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N15
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~7 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~7_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a344~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a200~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a248~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a344~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a200~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a248~portadataout  & 
// !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a344~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a200~portadataout  & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a248~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a344~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a200~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a248~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a344~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a296~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~7 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~7 .lut_mask = 64'h2700275527AA27FF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N45
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w [3] = ( !rom_addr[15] & ( rom_addr[16] & ( (rom_addr[17] & (rom_addr[14] & (rom_addr[13] & !rom_addr[18]))) ) ) )

	.dataa(!rom_addr[17]),
	.datab(!rom_addr[14]),
	.datac(!rom_addr[13]),
	.datad(!rom_addr[18]),
	.datae(!rom_addr[15]),
	.dataf(!rom_addr[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w[3] .lut_mask = 64'h0000000001000000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y47_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a332 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a332_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .mem_init3 = "00000000E862EB00007AD597987AE75DDFFF89C7FFFBDE5798C77F3FBB87560B5D2D85A02F0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000048636B00003FC01E67E12E7DB68FB76D78515F379D26C0ABB73356E2D495B1A6270000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000001B47180001E387681C2FE0C0E89F3741F0D46B9306F76DF28C1865FA02D87287A78000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000009340480001FFFE9E812641960E9C3F6B71A64AB069ABA4DF3FF357AFD0061244A78000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .mem_init2 = "00000000B340480000E647EF3AE8CC2EB7F963FDEE70AD4234AAEA39D34D62CDBAD48A24A60000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000036358000052665D9640B1330DFEF3FF6F86B4C19239BA6A6E09D50DF25ACC84AE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000001735800003C121E01BFA531D169FFF77FB604D84B82058AE58A75DCAD59ED64AE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000325800040C3C14670E6EFE1BCEF7F5F98568248BC8A5A64AB35A96B5BAE5ACEE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .mem_init1 = "000000003426B8000030C61C5F2ACDB43A7FDFB3FF6FB6D3ECB2528C6DBD4E17967370B7A70000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000002826780000554B34D3F3BD7FF406D744C1E79AAD9D263C213D05B85682CDE684270000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000028183000000782A967711B615CE33270BDD22A6891D642A234CA3E9290399631260000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000002E1938000019CEABE566A7D978AE5E23D887E8A2A1EB6C0D513779CF346D5A772E0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a332 .mem_init0 = "000000001859EE00003F945B031BE48657F020AF33DE93AE5D1290EC37970B0466ECEC432E0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000001078AE000008CBFD35BB073DB7FB9C26462A7B1D0A2EA4413309AA6E628C66F53E0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000D03CA800006A937566CF73435DF1E4DE11ED546297314D067483B2EF58D21A013E0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000DE25E8800021A27927BFCD61AAFFDCAC6C426568037DA169FEB540032D6B1737BE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w [3] = ( rom_addr[16] & ( rom_addr[17] & ( (rom_addr[15] & (!rom_addr[18] & (rom_addr[14] & rom_addr[13]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[18]),
	.datac(!rom_addr[14]),
	.datad(!rom_addr[13]),
	.datae(!rom_addr[16]),
	.dataf(!rom_addr[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w[3] .lut_mask = 64'h0000000000000004;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a380 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a380_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .mem_init3 = "0000000072C68C00000FEE5C191EF777E9D79A235F24880CD7156DCDB306F03D5A4E18402D0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000218E860000293C82BE65D309D39A62CD36EA2F41EC5A99E33EC911D34A918F6CAD0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF80000000000000359E87000012E9DCD56B614742E9A25416B3D145EAB6701BB5FFFE3C94F4C2F0AD0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000065C68480000BC25D51755EB75ACEDB669FCDD435376AF66E0D3B5DDE9137B2ADED0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .mem_init2 = "0000000014868480002A4571B9D96B9B5C83C9A9AEB0DD18B49E5AE54347CF781F2755777D0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000054C6830000BE4D6684D5C81CACF09752D2624EECDD494B8B731D34BF57C9A27B550000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000074C2C30000AE3C8F0759A370549CFD8C2DEFAA2D42559ED39B5FF3E2BFF37194550000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000002043C38001E53A00582E71ADB7533858C6E6C493407CBCC32F0C04BB3FDE1A4B550000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .mem_init1 = "00000000C36787000CB1E95A630205ED0162AA1EBBE138B1CB626FD7AA467806EAF32CB2560000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000DBE4078000C21F9F0EA3642774477A6B0E2A8BEF7542A6EC5FA3F7EAF8D494CB560000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000008FE487800353C7FFE088E978D3599E7CACB8F697844C02431FD62326DC1E90ABD60000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000C1A707800372B3188E1BEF972407C24A50F3B8CBB8CADEBFFAACA7E16F2616F8560000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a380 .mem_init0 = "0000000088A607FC0361FF6B76416C1E37BEFFC403A751871D080CDC5EF3C9B81789A5F0560000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000088E407FC03007861C3EE39ECAFCF5C52297EB76D07CD4728EEAE0D621692E8CBD60000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000C0E487FC01023B3F0EE7760FD36595F753E4BEE5F930CF9498FA45CA850DAB7A160000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000DBF836C0000BC734C79CC00BAC567F7BCE44A6B1A03A107726DDFA7D7254B5A160000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N33
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w [3] = ( !rom_addr[16] & ( rom_addr[17] & ( (!rom_addr[15] & (!rom_addr[18] & (rom_addr[14] & rom_addr[13]))) ) ) )

	.dataa(!rom_addr[15]),
	.datab(!rom_addr[18]),
	.datac(!rom_addr[14]),
	.datad(!rom_addr[13]),
	.datae(!rom_addr[16]),
	.dataf(!rom_addr[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w[3] .lut_mask = 64'h0000000000080000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "00000000FFFFE7709D48A110CE2B55D4F08121A387AFB4F7C4B9912FDC2E34B99599BCE1ACF4FD7F9ED07AFD7DCC2FF4F8622FAEFCA8118C192E57490000000000000000FFFFBD8D8B922FD216DEB0CB7585FCEB0FB55C4B90F3C7982E54DB79734984C81E55B9B85AE801753EC26FF5E06EAFE6F720B62EF274AAFC0000000000000000FFFFBC8FCC86623212CAC9ED7F8E4A7497F170B05270CE6EE1FE2E3F7F3FD821D37138FAD3E88970AEC26FAB78EA2FE6376436EDBB88C41E8000000000000000FFFFB90FB58A895CB1BFDCE27F863F33DEE2A573C341BFBD075A69B6AFB58D7D6556A23A7671D1F099F42FF3C08A2FF25FA5425F865852B680000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "00000000FFFFCD0FD0AB64C7999809AAFFC1AC0583FA427C2A11EC7C151FAF71AFD4F306467469B9C2F189F0B1E7AFFF857E2FF25F0D607FFE7B4F520000000000000000FFFFF00F75AC223333A81A15FFF91B366BDACAF405A10C4158F55CA7EF466A63245E710AB0DC8BE1ADC42FE3847A3FF6EFC6619EE7BD4B720000000000000000FFFF995F740CB06F19F49EED7FFD1E9DB7AD85E488464FAD840BCE76AF04597C6835610214D4BBF18DF42FE3C4FA7FECEF5F1E4886215C500000000000000000FFFFFA5FC42ADB233824D7A6FF7F8C9FD7C440C74980D3D13A14E6B6C78980231A550529D204A570937643F9077EBDEC9E75A9FC6C706E4480000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "00000000FFFF4AF30078D7638C9DE09006E63FD9465A6A3FE0B1D13B0A83CC6820C7AB2F44D072C9300FE74107E8A3E0E9F3FD41701DAF4C588257800000000000000000FFFF4DF3004CD745075E80E00F987F8C87B4CC44BF22FFB019B7BBF2A0DADB76187BE79778C1EFCF5BF303E1D8C82DE03E290F7EFE25EB800000000000000000FFFF513300273616B3431F800199FFF00F4073C98F564B8BF5236BECBEA2C8EC78392BCAB51829EF9C901BF3E4586FD0FF7D3E8CF298F5000000000000000000FFFFAEB2000742C9F6756000007FFE8BF0695A2A37CF82FF9D5911C4BC82FCB36656442651474FC14868C3E7F0032E54FEA23A57B57B4D0000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "00000000FFFFD5B000510EA14E143E01807FE78F560B48FD227FCE11745E306206B114F64A684A47F8A98B40D8EAFFF7937E8766BD08F07F25F2BD800000000000000000FFFF2A3000558CFBFF53000FBF97C263FFABCF4B0E06B257E17635D910036C502CDAA2A5D2F14F202CA7A85B8181DA261D75BED6C3F276800000000000000000FFFF78E0001809889BAC000FFFC6CEC22B8B35F7743D0A3D04574678FACF9D737BE40388B715243F7CF6887DDB7E3AC07EC5F0E55AA732800000000000000000FFFB2E60002D7F83F74C871FFEBDF0C161703F76AB0DEB198DEC55F9A2C8223269BE30AFF3B6997F2B6E6BE7D567FA0C6FC9B41DBCEEB90000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N42
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w[3] (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w [3] = ( !rom_addr[16] & ( rom_addr[15] & ( (rom_addr[17] & (rom_addr[14] & (!rom_addr[18] & rom_addr[13]))) ) ) )

	.dataa(!rom_addr[17]),
	.datab(!rom_addr[14]),
	.datac(!rom_addr[18]),
	.datad(!rom_addr[13]),
	.datae(!rom_addr[16]),
	.dataf(!rom_addr[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w[3] .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w[3] .lut_mask = 64'h0000000000100000;
defparam \my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a284 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_bit_number = 8;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .mem_init3 = "000000005D1AA078AF3C9A1B451A797AEAD7C65EC79DA65C6FC68DFBAD7DD637EFA16256DDB28BC113583A53F041C1867AB064FFCFF887FFFFFC00000000000000000000DD1A2FE00FC7C33EFF4DDEEDB73F308477644E69E29A61FF6B0F6CD384D8EC3B1A10530E27753C632A981C7AC307FEFFFF8607FFFFFC00000000000000000000F8123E7B8CB998791A54DFED321DE37E583A8FB77A1D44671E669CDE90AF8865641F886815FE0BA7FA9CBDF5E247FF7FFF9C05FFFFFC000000000000000000007A972E0DF9BFB8173783BDF84CC440660711CFEB1F835C2CF6B50B01599D0A23FBB265E471B40E6C42985E3AB7C0FD0FFFD9DBFFFFFC000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .mem_init2 = "000000002A87301239A35574AEBC225DFFF9257D6C895A0B5C78FDBFF47CDF7483D7AE1CD23B16949B6B03FDCF34733A2FC70298FFB55FFFFFFC00000000000000000000ACB7B05EFFC9370D03C595274FFBD9EA476A8D177E9477FF3E6F32C0B15E1792DDF412566F62BDBBF721EC0CDFC775E8FFB25BFFFFFC000000000000000000009DF3BC0A4C14DEA27E010B14C2D20308E2E7A5E7377F3FB853E2EC7BD51BA06910C3644B67744E6BBC68388D658E2BE8FF468FFFFFFC00000000000000000000C3E241CF72580EF14974D62D96D3D8E34120614AD6235F541F313C205D3B491D70F0B0578E317730B9843BE1C39E3B687F300FFFFFFC000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .mem_init1 = "00000000808B1DAD06CA9CCAEC2F12FEAEFF636D43987C8EC03C0F9B6A2E9BB5BA7826EC23190C96586B0777D595448745A2A6A86D0FF7FFFFFC000000000000000000000201A9C034B6B9A1C9AE427D977F7FCEE725AC7588DF7E1DFD49B2172C1A203A1955CC11AD19EF6781FE3EE8B63BE6D42E7179FFFFFC000000000000000000000216FACC653DEBC781914083D983FE0A8CD14ADA964E0E56FCC57B1F66D68F05B234FB100EA88DF9E9E18168FC9236EC7F7C39FFFFFC00000000000000000000022A817EC02FA046ACF88B0F3AD9FE1B5E279BE5F23FAD832BB438DC389F5F9465DAAA84FEF4A4ACF75C88A8F5EFBE927F7A95FFFFFC000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a284 .mem_init0 = "000000005916F722F85CBE3F522E4A6793FC7F8C0C77442E3E7F7F57B1483C0AFF60E8BA03ADD77FC7C075327FBE0104977EF7310EBCFFFFFFFC000000000000000000007DB202AA38A7B06637108AF18D677FDC69BAFA22A00ABFB7B081E845D934E93E45B8F061EBCE8659169DD51E948FB3732F2A77FFFFFC00000000000000000000CF5047875ED4AA25EF5B317616437FB8639FAC37BF510E73E2ED0448F74D9112AA1ECEDEDBC30DAC661CE90A0D4FA2C27FF277FFFFFC000000000000000000008F244465885BBD4A044A92EB73F87FB81B8728245A8FDB1DC2CCF1C35DA0D2140885483F338D6BDDCEDC4B6865CEC6EE5D5B5BFFFFFC000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N42
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~10 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~10_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a284~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a332~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a380~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a284~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a332~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a380~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a284~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a332~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a380~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a284~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a332~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a380~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a332~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a380~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a284~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~10 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~10 .lut_mask = 64'h02138A9B4657CEDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N6
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~11 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~11_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~7_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~10_combout  & 
// ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~8_combout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~9_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~7_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~10_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~8_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~9_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~7_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~10_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~8_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~9_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~7_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~10_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~8_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~9_combout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~8_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~9_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~7_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~11 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~11 .lut_mask = 64'h02468ACE13579BDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N51
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~12 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~12_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~1_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~11_combout  ) 
// ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~1_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~11_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~6_combout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~1_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~11_combout  ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~1_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~11_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~6_combout )) ) ) )

	.dataa(gnd),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~6_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~1_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~12 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~12 .lut_mask = 64'h00C0FFFF30F0FFFF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N52
dffeas \data[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[20]),
	.prn(vcc));
// synopsys translate_off
defparam \data[20] .is_wysiwyg = "true";
defparam \data[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a405 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a405_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .mem_init3 = "00000000DFFE2180400600080004747449BC80209B58C8A9FFBC00005A8694A454E2820A880000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0500000000006080C3E849F262B2998ABB8BFFFC0000D9144A4558B8E5BA080000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE040000000010E00E515CA970DC5D57D2FA1BFCFC0000D2088494939AB1FA080000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0700000002B9303F6C2EC62403EAC02C3B7FFE7C00009115894A29A79E0A080000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .mem_init2 = "00000000FFEE0300000005F7D5FE7466A62EBD21D7349C88018C0000460294828251450A080000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFEE030000003F7165679F4FDD957DB7975DC04F1000000059114A098794515B880000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFEE070030003E7B7F51061655F27FF55A1CF0B14FE00000D240809452CB2C5B880000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFEE04806E00005C38A2A5D3D6475317E952A39D001100004025294124A2D908A80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .mem_init1 = "00000000DFFE0181CA000DFBF8FEEDBA63F9E900F11A87BD8099C800421290160A62A32C180000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DFFE0280040007E3E384D29E896479E723B1C763FF9120005D044121A49AA8EA380000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DFFE03008000606304AB8C6163FCAF656317A63DCF718000C28A329271639E28380000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFF800000006002160488604D32F85A6014B7C5809040032C05A925547125AC380000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a405 .mem_init0 = "00000000FFFF80000000000016DF4B50823191D8971E183DC191CC05220892514924D980B80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFF8000000009801EB45A2394C20F74C758E0CDDFA3EA0B51046524238B2601980000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFE800000000760048AD3C38D0A5F61E8FE707EFEE37A13860A320AA8A3852C380000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE8000000041B005821103760D3C5C99341E2D5E50E26E276629A28229A381380000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a417 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a417_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .mem_init3 = "00000000FBFC00000001E46A7E670B6EAEA8297442EFF00007C000000E502814189453DA200000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FBFC400000016C10DD0DD6BC2AAA287B12F1B00603E00000AF0950A4234A5C5A000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC40000000CD6E91BB43644E1AC3D9BA8C681E01810000DC14AB5310A20A5A000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE40000008A5AD0B1114E94F16C4937A64A9FC00B10000212AD009E529A39A000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .mem_init2 = "000000007FFE0000001D183DCB26F5F56958E32E7BBC181C809000006912E1445212789A000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000024C286F24E87D82C213862C04ADE03F9F00000B12942A524B5545A000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000038C27AA5AF2DE2E3D0B5FACC47654DFB808000E614A1820209470A280000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000004A72E0A0C8946DC5031CF65CB65F6FBF00000A9220214A494F39A280000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .mem_init1 = "00000000FFFE0000006C3129C039A9F15EABEB300D4541C77FD800000420E00A044938CA280000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE20000004F1B6003E3B2C8D0FD9632427D958FFC00000C7294A1890988A08880000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE20000019CC100007B86B68FF3E050DAFC799FFC000009480A5294B292508880000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE2180015A04AC0003706DC3A5C0480933CFE1FFE000008C2006105A90455A080000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a417 .mem_init0 = "00000000FFFEE18003C1C23CB000F33CE804C6A0326F6E407FE00000449084A568A5547A080000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFF6A1000100B0007800C29FE18380220D948E05FFC8000051914A420E73C508A80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE810000005000000FE1CF5E25243F180EDB33FFC800009080A53425225208880000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0300000030000003EE3E6846495F8630DB13FFDC0000E90D084A714AA85A880000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a429 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a429_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .mem_init3 = "00000000FFFE40000000380341D58F96B23C100145509868CFF00000175940A142151C5A0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF40000000401E23B5B7D43E9F61CC6A5C9F4BC7F80000E12A804005314A4A0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFF74000000024056EE1EFDD7CB7FFB3EA396031FFFC0000845140A50B14A08A0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF400000000E03EF03C9E6D368EEF78602FF1FFFFE00004B2A8042D42109C80000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .mem_init2 = "00000000FDFE400000022500801EEEFDB374541B79C83E00170C0000075502A41AD290482000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DFFF400000019322C044450A674E6BFEF41FF80000000000802A814212E4A50A4000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DFFF40000003CF614102114364CE23F7286F000000800000C45142A50D4A520B4000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFF40000007EF09C18A3713B98DF4DF5C4B80000080000009A0A502902414AE4000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .mem_init1 = "00000000FFFE400000042020A11A5F456EC6C3D39C768007408000001ED5428625A95A134000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F9FE40000080E642508CE2BE314B50B3C5EE800180000000BD2A860A52105A8EF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F9FE400000C0C1B57F2ED145005216A1A2EF000080000000C6554231202568CAC000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFEC00000801F244AB93E983B5D1041C6AB000000810000012AA52942562A4A6000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a429 .mem_init0 = "00000000FDECC000003002C1DCD9FD057A83730EB1A2C0000081000036154110A446ADAC7000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDE64000000001F81E3C634E27FF8A5ECAEEC00081E10000902A94C9024A696A5000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDF64000000108ADB19131E849E768542141000081E10000C6554A52C4A3945A2000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDF6400001011B283D3656A27A1BA1B137AA800001E100008120052908C5455AB000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a393 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a393_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .mem_init3 = "00000000FFFE0000000008000BC26403937A234A33038B40C7B073C86AA24249258078B8280000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000000000013127A04D5D217111501660A8533D111C414249271C59E28B80000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000000E3EBE0707726B1C1F80162A6120B08B4E0A42491CD145A8B80000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000001FF7F9080F9D19C4FF000E0BE1A7B2595091048258247138380000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .mem_init2 = "00000000FF7E0000000000001EDA47063E261287E60301510167192D182D4A48F289342B380000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000000000007E4EA6EBEC501842404077E00E350114094A49229A3852B380000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE000000001800006FB80F29D15CF340499AB00150AA39C88AC94DC248A169B80000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000038000001E2261A9BCC5CB37C85B00162BBD654201493459A6801A80000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .mem_init1 = "00000000FDFF00000000006E011F1C49BDAC5A1D4BFF8700293FDBB208294A28F1439E3B980000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000EFC02B9ADDB150097A7F86E4F88F46B7EC4F14A48A1C31C3F0380000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DDFE80000000001CC048C8F3B16C18D6B8079D3AF683B81C8C0A41248A2C7880780000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDDF80000000000FC162A82F038D994E4401F78EEBD4E6BCDA14D453A68B1E20D80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a393 .mem_init0 = "00000000FDFF000000000E0401DFEBFA7ED82432FC09B44C305C8ACE88094914D1A387A0580000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000015001D3401EC1EA04F592396C53752C77E77CC14930A3468A1E3580000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000011FFF039E58B071EAD19041F04E3AE1A700F040828A08B1EB80B580000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC80000000011FBFA2A95C4DE396A3C403B3DFD6BAE8B1D0128279A2450F23D80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N0
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a429~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a393~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a405~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a417~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a429~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a393~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a405~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \my_rom|altsyncram_component|auto_generated|ram_block1a417~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a429~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a393~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a405~portadataout  & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a417~portadataout ) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a429~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a393~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a405~portadataout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \my_rom|altsyncram_component|auto_generated|ram_block1a417~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a405~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a417~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a429~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a393~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~1 .lut_mask = 64'h04340737C4F4C7F7;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a465 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a465_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .mem_init3 = "00000000FEFE00000062E8000070ACF28918D4ECD77C8300003F1778748B795001000FD746E0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFE0000009EDE0000014C712F7E623D9B4CB000407B122897DAA9AAAAADAA8B29E9000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFE000000EA420000B1A408E532C376D000B440401F06DD27513F5555443543FD86600000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFDE000000E0260001BDEDB4D8BE4531DF622C00003AEF95C7A71DAAAEAA8896EA61400000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .mem_init2 = "00000000FFFE0000008309400179F7B2025AD4E1C9FE8F2608618EF68BD78FD55554C5461878840000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE000000A018C000FCD18093569CADCEE4852204460EB1E61C8BAAAAA06A863CE1840000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000080FB420035B926BBDE7BAEDDA784D8044152D4E5E818D515052184FE7FE08000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFE00000000E5050039642A78CECA1576B0B3F43D1AB66690B156C0800014156CFF410000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .mem_init1 = "00000000FDFC00000000E53F0007989C5072BAA6E46A70A73F904D3C62C0BB800088A4A4E78D000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFC000000000C55002DE844D3A4337BB0901103C115BEDA2F003428215533CFF8F3000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFC000000004CBB000DF00EB3F364FAFDEA498762AC2F10D502A3002E2A9E94FD06000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC0000000080100006CD7EBE7E0F2AE4E64985E5E3D14899A150205554DD864300000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a465 .mem_init0 = "00000000FFFC00000000E09000C664F72EFE848FD036F5BC62F6099831E22A00B2605F4C2A00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFD0000000000E00006B1C7C8763A2DF81F73867307876091015501411128922400000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFD0000000031C00008FD45D89A96C240DC398370C31386B1422A50A3116876F800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F7FD0000000072840015C604826638DC92F30BF632E4BD7813E15C01400A23A43900000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a453 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a453_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .mem_init3 = "00000000FDFD000000007D8044388FD4379377DB8CA0C302F99E89ABFA76AAA8A15D3D163000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFD0000000C5840073ACA55EB19635B75C0C9F79AB91047BDA6555542810DD4B800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFF0000000F70200316D4F238A3A55533090ECFD230CCDA6782AAAA8140D6E6B800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000455404144A0D1C3827E5D07CC078F89E0A0F934A1DDD5488033863800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .mem_init2 = "00000000FFF8000000068C197001F8A0FB8E2A9641651D4C56C72976BF84EAA2050290D4B000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFA00000005722830F7D002F35E0CD6081C9E3C091F1820F3205551028152663000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFA0000000B5038001E0980D42782D0451F17C42206604D630232A80142E7263000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000A40602052B0817363867F8BE10D381D4EE015FC211D400AA52D94B800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .mem_init1 = "00000000FFFE800000180000322DEAE03599D377833051843F8B7061E6F22AA1D52914D63000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE8000000000000DE092A1E8CD7061A3DD05BC13BAB80F27A15500A814F2061000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FBFC80000000000006521FDC5A740463C887D603200C9044AE00200154AF42061000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F9F48000000000001F34049C4954753EB0C2641E1E1F082310201C20A210C1C73000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a453 .mem_init0 = "00000000FDF58000000000000A381B50D09589BDB4007AD61F397C06C2B0001950B94F4F3000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000064E11209390DFF6543180A6E4A801C7A80002A14CF50F3000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000C000081B7CB983B1DF3A45408C2450A102CD80001550A5AC0F3000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE8000000060E0000B60F1441088476B4846A879100001E424082A21528C1E1000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a477 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a477_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .mem_init3 = "00000000FFF800000001A31BC900CC6C2CA24A1C3B98EF7881283403D6574A81C623930000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FF8000000218CAAAD100DF377DE369FAEEC1DADC04BF800F31DF94032339A4000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FF800000052A0997F9040AF030BB81BF170BD9D69D06826249B62B05501FE2000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC000000C393B0008003E40FB4F407C1A4CDCFCC35C92194DEBD502A81B55000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .mem_init2 = "00000000FFFC000000D0D1AB898000D0B79B67022624BF1700A46F90CA2BABA815DED0A800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC0000033A704328B001BE904038028661238540944AD7C53A045501C34BD600000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFC000002C2018B309000AF8C844738EA8D19A700359DA3BAE7B2A804660F4D00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007EFC00000100003920A003ADFBBB140159D53920012824207DD7117D02631F6280000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .mem_init1 = "00000000FFFC038000E0A02990C003D92583D5BCE523BF420206BA967A7F940AA0733EA76080000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE03800002800B68B8031D50CBF0168BBCDDC002888A442403AA4501119ACC9A00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0380000D301828921F1E8D4DF1E6A5203F6022A02C316263C4AA8888D5E2E000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFE00000002D8048036164AEA60FF42D65B7EE04221490BBB712E55555CBA51A900000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a477 .mem_init0 = "00000000FEFE00000003B814000F0455FB705998325BBEC001385C88D829150AAAADDE823D00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BFFE00000003B795C6578076935841EA7958E100497C3F68697BCE95441674566900000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BFFE080000008A47460D783EF06B16E0A5DC3E200496140048E8B002A22E2B4E4E00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BFFE08000083FF8010085163E803749AD82BA8E020766D73340DE4810111358A6580000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a441 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a441_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .mem_init3 = "00000000FFFE000000005000001325A204F8B910EBB60F507F800004A1D005DD0210BD8E1000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFE000000004000000C087DC21D80794985964200010004872F82B4110A528E1000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFF000000003810000056F902A493FD0AF29D3FFC0100008C0053400A1D244E3000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFF000000002410004E087920CDEC751836DBE0FC010000EE6D46A09D2C4A4E1000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .mem_init2 = "00000000F1FE0000000004000070071F418F433D4B3026E0C000000004B45B00A160A30ED000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000078000078196DECBFC749748F6280E0000000822AAA8340A0294E5000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000000078027CCFD4BEC8184FEB9CFFC000008A1D5D4AE3C29C4E1000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000000C1E078D922CF18584120725FFEC0000462AAFA542414D0E3800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .mem_init1 = "00000000FFFF00000004E00B0B3E0D508216A696381AFCB2FFFC0000039D5403940A128E0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000016C00B0407EE3D9C8AE8B2BB1F36727FE40000F42AA0011A5022429000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000012A0000084045EBEF806D118F34194FF600000CE11540A852D124E1000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF40000012400000C044674635E93C3C3F2BDDFFE00000412AA0952C10A50E0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a441 .mem_init0 = "00000000FFFF4000001E200000C08E24121A71007307B88BFF800000125550BC64A1A90A0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE40000003200000412DE7CE00E21073A46DD0E3818000802AA840305394C68000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE4000001800018105FDE9FBBC9044B3EC15E7E7F18000D25154B0429C890C8000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DEFEC0000018180181853364D8BCCC1B1116CF10FFF800004080A010814A528A0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N18
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a477~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a441~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a453~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a465~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a477~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a441~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a453~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a465~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a477~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a441~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a453~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a465~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a477~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a441~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a453~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a465~portadataout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a465~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a453~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a477~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a441~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N30
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~1_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~0_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~1_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~0_combout  & ( (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  & \my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~1_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~0_combout  & ( (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  & 
// !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) )

	.dataa(gnd),
	.datab(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~1_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w9_n4_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~0 .lut_mask = 64'h0000303003033333;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a369 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a369_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .mem_init3 = "00000000FF7F00000000647C820217720FFEDD69E037CE3801F7E68EC0218B469F1F1F30F00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000307D77069E7F43EB41580030CE7000833C7180026AF364C7D7EAF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000002001E884A41EB246341C007B67EA81C04965F029122CF1F1F1C6700000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000483386D04E81602F22003A13DC0084F0BB4812848B34647C10700000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .mem_init2 = "00000000FFF6010000003D5049FE6F4B853F4655DF97143780006A2E5C25F144C15D1DBAF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFF7010000003EDC0C32C5B9321B18DCFF359FF380135AFED29BE4812347C7A5700000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFF60300000006F3ED56F3347C346B74FF3E187881B6291EEBBE600828F0F8D4700000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFF7030000000E15E55938A4826710ED8F3D62118016F66D3FB2D39B1A141E19F00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .mem_init1 = "00000000FFFF000000000226940DB9CCE29C14580FCA7DD047A0BEDE43D0388982058F91B0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFF0000000000273D4040517DF8C3840307B090A2D0D7943B06FD1061A1E1D9B0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DDFF00000000018A5471BEE3003CE8E0100FA6CE2E01C018924F82767C287853B0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000009DFE000200003F6EE64743B003A54AA1830F58F67B9024C03E5567D04F0B0F33D0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a369 .mem_init0 = "000000001FFE000000000FC0019CF910234EF5FB817C04F0E3BFA230F6F737356B4343D9D0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000017FE00000000400FC0B9C9300053C65B6B21780FFF38D063EA8343B228F8F8D150000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B7EE00000000198FF5821B8800A273ADF6F1E5FF7F7081860045833216121A33D0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B7EE000000001CC610F1AD4000B43F069101CD1362E3A8048B943978848787DDF0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a321 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .mem_init3 = "000000007FFF8000005D5A37C967FC9899217B2D060DE8A8EE1A8C00B91998A3EC738797E00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000D576FF0D9507826A1869C5BDF617618D54301258E22CCF18F2097600000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000037F25C44D21E1805E001EE22C9C839839283804111DC3B8EA1F617600000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000054C1F0436B67802EC733C94B314A9424C638120E476EE61C21F9FE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .mem_init2 = "00000000FFFF8000000116EEF63DEFFC0E8862044C7C9C27AA9ED580F13D8E01E61CE1DFE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF40000000B4B9BF5879BE0A6C07968C3CBC453AF1170124CFB2047DC31C17600000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFD4000000013FE6A6339FFBD500FF2C25ECD7936D782001111CDDDC7B87B94600000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000073FD40C00000593E82A2987BF0C0C11EDEDF008142DF0001B4C4196F38630754800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .mem_init1 = "000000003BFFE0C0000001DA16C2FE0B1E3BCD3CDE7F3C5E04F70000A93C8614BB0F7094800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007BFFE040000000231B857FAB9DE79EE9CF229B30C0BC000122C319451E70F604800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007BEDE200000100306FA8BF9FA5E399FA186703284715000110F8F3FCA3860F75E00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F7DE700000000BDA8E0BBD3DA153CA21FA172D600A50000E4C21C3E1E2360F7A00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a321 .mem_init0 = "000000003F7FE30000000117F130F98F2197C42365F9A1E61FEF0000B13E44079FC7DC17800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F7FFC100001001BA1E51788C361AD720F49192BB9E1F000024C719E06F98B944800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E7FFC0002040001BC4BD3DCC0017BF8E332002FF4C1E000011B0F2FC0CF303F7C00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E77BC00030401DE9ACCEFD4E22029DF9F1FD1E2E7C11FFC0ECE67E0F851FF017900000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .mem_init3 = "0000000007FFD101EC04620573B97C0701C20003F042EE37760600003EACF7E7C7F81814EBDDF9557A85014C9A52664E7F0F009EC210A7FFFFFFFFFFFFFFFFFF0000000018FFC10FE530EE2E7EC99B7E0040003EAF59FFA9B60800007FAC5E040C19022F7C40883C9E19E6693CC670008E83809E88BA27FFFFFFFFFFFFFFFFFF000000008CBFC10C41321038E394930E0030001A48F7FE2E390000033E7750FB3E729BC6108206486302A62810052167198301CE80F63FFFFFFFFFFFFFFFFFFF00000000003FE0005AEBCFC068130FBE003000138280FDC384F600030A6F2F391263BF0C6504347C00AD192C18000FEF458341EF21DA18FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .mem_init2 = "00000000E03FE0007E3B8A8F218CEE03B000001BC840EC5A0D9703003EEF1C3F7AB96D45A98EE7846C6AD0D00EE015FC72C3C06F00FA08FFFFFFFFFFFFFFFFFF00000000D41FE00C16D487F101B00C897E000803E36DCC1A0CA0C5607C7E06DA4A5C0CBBED0EB980A77720D78DE1984CBE8680EF001388FFFFFFFFFFFFFFFFFF00000000FE3FE00E179767B9D1F4B6747300083FE580F4AA7B59FBA1783E995E74F86F9BFD98EDF09E56F6276D62CC42FBC404E7005D9C7FFFFFFFFFFFFFFFFF00000000F23F600004B703231E73187EEC200037455B0B013F766103E473E86665045B9A0527D1BF49B1A54148D1216A15E004A7201D18FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .mem_init1 = "000000007EB1C8300CBB81D2576F4F7B10000054B4D1B7F20BAE3D0824CFD3624BE029BE72656BB7F8DD7DB63BBD2C1AE4A001E710C3C93DFFFFFFFFFFFFFFFF00000000FEFFE830356578FC4F19CFDBE000881DF2E7AA77D4F79CC1F58C609DBCD9AC3A46EBD843523DB4CB00122351FC6001E7040B63121FFFFFFFFFFFFFFF00000000CFF3E8181469FCE60D085FA7C0800003641F8F607A577445FD9DDEF430A3E51D4671FA1F24808E73F734F073E640516F20C4CEF0FFFFFFFFFFFFFFFF00000000F7D180381B4D8E19FF867DE5EB31B034CD1F4A407CC6FCFC7CB3FFB58FEF4386F630ADABE5A38157779A30AA6EA8DDEF01CCB6820FFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a273 .mem_init0 = "00000000F3E080F9A06436FDBF10E00F2BA3784EFE16E5006839DFFDC5FF24997E38F00DF7D0E8467967D18987610C3731005DEF402779AD0FFFFFFFFFFFFFFF00000000FCE68061262DAB7A0E27C03206478B3D700C65800367A86FC5F1FF0453FF173F3DAE8DF238C1CC78C83C725CB5C00D8F0017DB94F5FFFFFFFFFFFFFF00000000FEF220403FF7B386BF25F0FC83BF6027800AE4C007A60E8787E19C6E5FC727A7981F7ED9901BFB5E98074F070CE00D1C11DFBE7D557FFFFFFFFFFFFF00000000FFF9B08041794E5E9803E037E8CB50223021DF601100959F1353F929EE56F3F3ED831D7E61E829FC2397B41181281D1885B735D35D7FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "00000000FFFFCDFFFF3E8B50BFF2D4005001016C1CCE2E6F0388FCFBB0C25BA0F29E23D0B8B10F346FF2083C39353FFFFF7E02FFE1F7F89E0251FFFFFFFFFFFF00000000FFFFC6FFFF017227B93B83FE0450098BCEFC75FF01330CF4FF9DF40B89DEFEE39A747F803F79BF04BA79BFFFFF7E433F9131FB36BA9AFFFFFFFFFFFF00000000FFFFC8FFFF85E72FCACDE5FFCC7039FB536117ED00151DD0E793E3BC924AF2EB6BD47D437FFF599160FFFFFFBDFC135B80488B3530CAFFFFFFFFFFFF00000000FFFFD7FFFFDA999D9A347AFE20B1D02BCE3A8B4F000971F8D4C4A0B54A06320D73A324E3197D95E020F3FFFFC3BF835BC068EA1A7A8BFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "00000000FFFFF97FFCDF16EBC365F9FF80B8F06E65EE2A9E00067180DB985F21F307B6524B1875BB46E3E9EE78F3FFE7C300435FB1ADFC01EAE7FFFFFFFFFFFF00000000FFFFE97FFCF6348BC341D6FF001040F2B67227C1000671DD596BFCC8B9073DB90E3FA9F413406FFAA9B37F7FD300434FA4EDE8765517FFFFFFFFFFFF00000000FFFF9C7FFC41988F26EF3FFFE023C0B6EC84A46F8DE0C7D02B6AE65EE1BE365BB2923FF442E0EF1CAFF3FFF9C300436F846FFDB2C22FFFFFFFFFFFFF00000000FFFF1F7FFC3E9EFFA61B04FD8201031C31879CAE8FFBDF8EE3360DEF61AA3F85333E438F22F05BB72FE37FF1C237C30F1144C2FCA0E7FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "00000000FFFF217FC01D3EED44B95FEDC281038A909DDC8FB47BCF06FCF68FF8071B8FF7E251E407C3F73BD2D1E3EFD3862AC36F4890EE846F25FFFFFFFFFFFF00000000FFFFD4FFC019364C0A6847158481A1DD01724353F3F87D92EF7570DE876AF2B2BB53767F8C70407FD1F1EFCF832A436F11BDECC5B840FFFFFFFFFFFF00000000FFFFA0BFC021C35A2950B1600000C1EC000F61FE6778199B7A86C8FC42066B344F327278D75F473FF771EFFF833E436F005DF1B51EBFFFFFFFFFFFFF00000000FFFF83FD80618FD26B9EFE60000041C94803775E1E701DACB58ADEEFEEDA9F2485614F2A31D1677BF7F1EFFF063E436F4447A7017826FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "00000000FFFF8D9C0061F11DE2DECE10000101978201B78F7900BD5764E25A0790EAF86CC9BC90E33D73E17FBBF3EFF7812A536F18EFB1E1BE05FFFFFFFFFFFF00000000FFFF6D180001C3F2EFF64F80000180034E008FDDFC81D51BD2F29E11C0EEE805973CB1B72A63005FFBFBEFC3832E536F118C25F1276AFFFFFFFFFFFF00000000FFFEECC0001FC39AEBAB23000000C0402C06DCFFC4C3F6F8BF1A63DFC62069123DDBB3A1C11F1E4FDBFBFFCF062ED3EF46A859AD27DFFFFFFFFFFFFF00000000FFFDF5180161B3A93E7EA100000630A0FA00B878F3CFFB545D3A9299DCEDBD281F8DD9D1F595C27D87FBFFD7812253EF100ECC14ABF7FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~8 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~8_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a273~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a321~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a369~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a273~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a321~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a369~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a273~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a321~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a369~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a273~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a225~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a321~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a369~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a369~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a321~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a273~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~8 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~8 .lut_mask = 64'h0145236789CDABEF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = "00000000D184000000012526699FE09D1007E75378A654FC0059E14FF42CD44FAFC65ABFF2F3FFC97AF2847E7E0930E21499D19E0996A0463FFFFFFFFFFFFFFF00000000A3884000018302697BF84027030675DB60024BE4000DE08BCF8C2C1FFF79C8707A7FFC74F2BC37BDFC00007FC4E0519E007DA26F7FFFFFFFFFFFFFFF000000000318E000019130CD5B5A9A078107FD1C6A42F8BC20609087A2440C5FE0F3DB41EBFE779CA5BE0E173E49C01FF861519E01D5AAFFFFFFFFFFFFFFFFFF000000004F10E00003524CBD7DDD954F8010B401DC4F40D521E173B3FE0145F460DCFE616E7C376D85FBB6100F838F7F99C1911E0079AC7FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = "000000001610A00002C70103F1AE856C0380D403C14DE0E10003FAFE60E6FCFFFFF24BB3BFB03F97BCE79E7983B077638118915E4015AF7FFFFFFFFFFFFFFFFF0000000002F0200003F00043BE0E052C03C07C12E584D1F3A0006AFE7FE2B16A7F8E8890623FE773CFFDADFC79E0EF97E01E915F4038AFFFFFFFFFFFFFFFFFFF0000000002E0200000700600FEF72A0C0FA03FC351CBE044E000767FE71CA4DFCF385EB39C5ABFBE7B3FACA5FB8FF398829E91170051AFFFFFFFFFFFFFFFFFFF00000000A1204000007806061D27D36019CDD980F6A20024A060CC9FF9AB9E6BBFE183C4ECEB9FB396BE49244F8B36C10300113300797FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = "000000000000FC0000016741D1CF39EDDBFBBC82FA1804F2301800CFC037BFF9AF6340BFE1F59671E5F9273A06159887F7040133816E93FFFFFFFFFFFFFFFFFF00000000100080000000771B697F7DF07AFF10A27F84CA026C16017FC0CE7F9CAEC7FFEF5B6611D1F3FC27F03937180C5F18017B10F417FFFFFFFFFFFFFFFFFF0000000010003900000031F9E8797CB075F29F063EA06E19BC1FE3BF1F9F0F8D0FC7C41FE4739F1E3F9F3A6A6633FC401E1C41DFC1989BFFFFFFFFFFFFFFFFFF0000000018707F32000078E0D9EFF8B00827B962B7FEEF5CD00343BB7F220C4CC66140D70E73FAD8BBBFB35AE7651E0026FC01DFC0F01FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = "0000000010B003CA0000787ACFEEEC70801A2801FE7F2338300647FEF53587CEC7F1007B4C5129F8FFF83FE99BB6E6404E7001FFF1629FFFFFFFFFFFFFFFFFFF0000000070147E1A00007F81880E7E20065C6217BCF6F17FB40605FC3E81644A478339657C0D50F98F8F827B03460726CE31D17BA1660FFFFFFFFFFFFFFFFFFF0000000070047FF8000301B7BC5E6A7209FFFBE77FF77E3D140220E80423FEFECC0E7BE7F89727738E98C1F9C040C03A3CB7E1B340BE0FFFFFFFFFFFFFFFFFFF0000000070301FF03D8701BDB1501EAFC5FFFC25CF12B9A77802202002C3BFAD065C66F943961EDBBACC696EA01000423D47E91310EA8FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a345 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a345_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .mem_init3 = "00000000FFEF843FF80000008F248DF94E5814301CA60023D5720656D847646213130F9C200000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFCD80000000033BDFDF0403871F001880801C9679C06CEDBECF888FC7E1DC700000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFEFCF00000000067D7E50E3DFE2ED3E0C622001E9CC9C8AFAC00227F1B0FC1C700000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFEFCC0000000064BFF71C8C8F96B6E284ED0003288CF374E8789888F4241FBDE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .mem_init2 = "00000000FFFF00000000086D7BFB1C4B9E2D443701BE01C09EEA4AD07D1232321F0C83D8600000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFA00000001C5C4B0C1B5FCDC1F341A6B007E11AC59E2E220C88844FE3B05B700000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFB000000008F34FF08FAB01F140B2E7F8C00044DFA6661922232391C83E3FF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFB0000000C0F381BCD134011532FFD23380412011634C9668C8C8643F07BC600000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .mem_init1 = "00000000FFDF8000000000D08BBAD819001D88F5946F003CE00EFD87D31231110D8FE0FE700000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFDF800000003E900999CBB2009203AFBA433004A478A0CF6F0C8644E1A0FCBE600000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFDF800000007863289875BE00316325DA38480F378ABB703913A3B1F8E47F9E600000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFDF00000001F3C2A3C80A2A9700220E120C880C21D5B178FC48CC64731D835F600000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a345 .mem_init0 = "00000000FFDF00000001AE95434AB5AFEA10241AEE0DA9302A04E188BD221319866330DF600000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000001838E0072A43EFC001C90FF1F41B801CF47E7C204866321C8F214E00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000001A0D3D00A01C504000780005F69018229F5BCE1232198CC320F94E00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF5F0000001E3737DDB077BD9EC0734E0003E65FDB5EE013D4EC64723D87E1D7600000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a297 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .mem_init3 = "00000000FF6F40004363803FFDF19280A503CED08F6079AE616C14B4BE640F800FC00E048000000000000000000000007FFE7C7FFF33877FFFFFFFFFFFFFFFFF000000009FFFC00045E2803A75C371AC04C04F91812E01C4080F1FC519CA007C007C00048000000000000000000000007F83C0FFF947B67FFFFFFFFFFFFFFFFF000000009FFF40007877000E73E6596F4175C0F20D8E0091440F55CECEE68003C007C0048000000000000000000000007FB89E7E45046E7FFFFFFFFFFFFFFFFF00000000F9EF40000CDC0010F17015ED44B61F02A56170115D7B92F3B90078007C0078048000000000000000000000007FFC61FC2C0B427FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .mem_init2 = "00000000FDE7600C0C58002DF150AC3FB16BBF43866FFFFFF19E1DE4BFE007E003E000048000000000000000000000007FE3B802205DC37FFFFFFFFFFFFFFFFF000000007FE1E0121DC0002FA7DEC24F010B19E1513F27E0F9C11CB93778001E000C00048000000000000000000000007FFE00520005E37FFFFFFFFFFFFFFFFF00000000FF61E0001E4003EB6C7E303F30407962E03FEBE79BC3D7F9600F8003F000E0048000000000000000000000007FBC0A80000BE17FFFFFFFFFFFFFFFFF00000000F779E0003EDF831DD07C355A96C6FAC2571F675A1FB98499A3003C001F0006050000000000000000000000007FE330000C9C8BFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .mem_init1 = "00000000FFF8C000073A03BE91BE8A03DEE37BF1BDEFBA1B7F4B8331DFF00180001800008000000000000003337FE07E9815000000043A7FFFFFFFFFFFFFFFFF00000000FECCE0000006EFC86BFBDA019F1F7FF2B6FE76B113FFF00E5072000E00010000800000000080000001B22478015080000007AAFFFFFFFFFFFFFFFFFF000000003EEFC0000007FE7C73DE841A15FFFFEB44900B33BF818008E0070000300000060000000000000040CC3B43C02A000000002C2AFFFFFFFFFFFFFFFFFF000000003FFFC71C0C43606193B8F58C15BF01F3B4F01072B26E04288C4C7C0007000005800000000780000C0000044DE0000000002BACFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a297 .mem_init0 = "000000007FFFC0000003A146393B61383D5801F3C02958736CF5B266CFF40C7800FE0007862000000000431EB44CD8480000000070002CFFFFFFFFFFFFFFFFFF00000000FFFF90C000003343C9FFCC79C9F26025E3B81E47AFBF3319F7A7F7BE0C04F8748E50000000000700D30F280003800007F0243DFFFFFFFFFFFFFFFFFF00000000FFFFD9D8000001D1064E70FBD7FE801FD92B2B23904E76B74246BDFFAFFF7FF89F32FF7FA0183FC2DCEC17C01F80007C0014A7FFFFFFFFFFFFFFFFFF00000000FFFFC00B000000A532DE28F631F80048883FBA3CA852B851C1D143384D88FF4C01CC03FF0B9F65603FFF6FC360018060000AA7FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y59_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = "00000000FFFFEF9193AB7E27FFFFFFE61DFDF8700000FA045F8A1B19901ECF1FDD6194FF0E51B0BB6AC0A81DBFD0DFEC844241AF4157C75590CFFFFFFFFFFFFF00000000FFFFEF90C176408BFFFFFFB6E2F6FFFE30082C5B998F670F103FFF90583398186332DEBA8DE1A6C9C839DFE1C002412F0CCED9C122BFFFFFFFFFFFFF00000000FFFFEF9246FA98CBFFFFFFD351E3FFC0300EC84FC074E50F1039CEBF064CE9CC0D6540F5C7E2431A8C31F3FBC102410FC93EFF51F73FFFFFFFFFFFFF00000000FFFFEE922FF8824BFFFFFFF07A07FF800007D10003E8D1BFA3AFF42BEE61D4FDBE0FF2E5B7E76C9C17F1E3FBC140610FC1CFDD0BF00FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = "00000000FFFFEC9A17FD9FFBCD004013E19E1FC0000FF2B03F64C8DFFE43B94868E678DBD657C48835E7A2C6A07F6FFFC100515F01D5DF85C177FFFFFFFFFFFF00000000FFFFCC920ABFF2EB9426FF04073C1C60880FF3B02C4BC65F6C5FD3F61E221AFD6816D684FE0E9A80E03FEF2FDD7FD1593684CB2C715FFFFFFFFFFFFF00000000FFFFCC9307FF93CFFABD1FBB880918FFB01FD0803E25EFFFF0BF2E805BC88A724BBC4AC9E6FF7EE0641B0F0DEEC401B9741DF45E6EB7FFFFFFFFFFFF00000000FFFFCE9A0BFF07CB7634FF9B004000FC701F60C009FDF3FF1027DB49C13269D8015D36B49E365AE7E3763FFFFFF441B98947FC1FA98FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = "00000000FFFFCC973FF3DF5FE02E502300400844E03C80D812237CBC701F72EAE5C2BEBB20D7E76C7B82471F6A265FF7FFFC81BEE19F90FFACF6FFFFFFFFFFFF00000000FFFFCC923E7FB25FE03E60278060182F80F9003F39FF677DF81F34787CE9938665B88BB76548F1241614BFFFFEF401FFD0F7D8F54E84FFFFFFFFFFFF00000000FFFFCC8190E792DFF03F600F00002B91E73E305A38F13F7D6C0E3137249EF2E6FD1C0B94C94E3F60C7FE1FFFFEFE41FDD0D7DC66C927FFFFFFFFFFFF00000000FFFFCCA3DEDB52FB703FD01E00006AA4BF073A5ACC000FFC6443907FFD1035C08F5A728476E0269984FF6FFF9D0FF3390145A45CACD5FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = "00000000FFFFCCBC94ED32DB703F42FE00000C547C078012F80C1FCEB47FF8FE44A1B56F6A7FA31C5A00C679E433FFF7A07FE379015DA0DDCED27FFFFFFFFFFF00000000FFFFCC8027D1123B543F257E0000317BF41F81FFC8101F38FE3FA3FC8AAFC1058AF8C31CF561DF1D6611EFFBC180435B1885D9FF200147FFFFFFFFFF00000000FFFFCCD67FCF3FE7543FA53600007D78DC0D83E2341C1F8767F22CE83F6FD1C6FC3C00413DFF981C7F19FFFBD100434FD8CEECFC25B6FFFFFFFFFFFF00000000FFFFCCC80D539F9D563FC28400018887F00903C7B51E0F877EBA3E68BB77F94462321FB99F3F19FD6CC9DFF39140436E8162CFEC3CF8DFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N30
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~6 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~6_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a297~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a201~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a345~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a297~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a201~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a345~portadataout  & \my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a297~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a201~portadataout  & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a345~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a297~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a345~portadataout  & \my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a345~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a297~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~6 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~6 .lut_mask = 64'h2205770522AF77AF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a333 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a333_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .mem_init3 = "00000000FFFF10000005AD487AC66783A8007FB800005D08678FCAD4E919190CC6E1FC13E00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF900000003FF191AA8905FC0038E8802EFBC03EE3F4DCEC84C76330EC3F95E00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF00000003FE1204203A2D86008A8002F666CF00D3F0D612391887E1F8354600000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFF000000031FC049024DCFF600090007F6E8F7EEFB4C0708862311F87F057600000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .mem_init2 = "000000007FFFB0000019BF36084B30E69D80800201FFA939F0BABC1949133D8E6330F617600000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFA00000339A652474E0F7E8018000807EE13972DB3C1F648E462188660F57600000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFA0000015E1FC73A7BB245A80000080778DE6783D8600D02391E4331E61B7600000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFEA0000001300A57685101C400080200489E129C47E60034C8661986639C1F600000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .mem_init1 = "00000000D7FF8000000100F88606FA8B9600204C006F4F41CDA87400AB33098770887F97600000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DFFF800000588C3B55863A084F3820BB3C55E7F12E303E01A68663B0FE138757E00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DFFF880000787FAC4CCC381662BC81FF7C5EB376673003004123C8EE1F827017E00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DFFF8000000034CA2409EC3A07C1BEBC3B7C2652AB240F80244C6708879A6617E00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a333 .mem_init0 = "00000000FFFF800000007FDA26A76820EF000DB0F7825D2253FC2300F9190C8790F20FD3E00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC0000007FFFD71FD4C4C2F00078A018CB736FB647881A48E63987E0FE0D7E00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC0000003864D2220D40EE00014AD10D04C524B5E6D000123C8731F426627E00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE80000013E60D2351D19F81C034CB614AA053F463028004CC7B4CE1981F97600000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a381 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a381_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .mem_init3 = "00000000EDFE000000301BAC27BC058E16E8762400C3D83C90CE93514029251068A3C3E3980000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFBE00000017F775D8A000062C7F304D89F1B409FD41ACF780144445162AF803980000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFBE0000000D5DF22C487C01241072824810F049FF89438809292491479A1E53180000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BFFE0300000652A67B736114DD8D0B2392B8777176C86B91A010E664F1EC85A2580000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .mem_init2 = "00000000EFFE0300001AFA3F8794247CE33B7A62A245F77775EFC140A4292492A451B188D80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EFFE000000133C9944B08E43D3F49C3239D14D5C807F4E808090416499143810F00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EFFE00000063EE00C7B97ECF9A42F1440873DAC37CF4FA402089249364451F33F00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000001C747F980046DFD0FC27D1941AD43366FCFC8040528A244933C3E0F00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .mem_init1 = "00000000FF7E00000003F039E3D39013E05C2CF8341CA6D653873900D02923A936485AD1F00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BBFD00000001E007750ABFD8159F12775006CAD2018C98812002C2234F9A1A60F00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFD0000000C7800E338AA4F89981543A00603F7FD80FB0C3001345031C587A0700000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE8000000C4CFF8EA126A8C18E6456C80E97D23E0E1E280052093C7450F0D3F00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a381 .mem_init0 = "00000000FFFF8000000000E9D148E02000EFFE2C904DB184110FD5C94029220F59543C53F00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFD8000000007BAEB1D7DB30642D23F4682723717FEF5B0800249A3C7058FA0700000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFD0000000007565D1025500868835D8C1B14E859CFB360302510F8F1A163D1B00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000003D35D811FBF0AFCF9A64310FEEE2B7F9FF40012497A6C3C7851B00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a285 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .mem_init3 = "00000000FBFEE0791000018652FF2C87C60008216755BFB6D43B70000BB306910604017A30338FF2ED67CBEF97BE3FF9814F8100300EA3FFFFFFFFFFFFFFFFFF00000000FBFE6FFC70006758D0ADBD12C8A0A603A0D47FAFD1E0C0009141E0F13E8AE038310F60761FFB3F806BE7E3BDFCF80100005623FFFFFFFFFFFFFFFFFF00000000FFFE007E7000E7DB5DBC70129EB01C01D722BFF1C7FFA000815BC77138DE0CE3B7FFC4AFE301F1F020804147EFF80080004C23FFFFFFFFFFFFFFFFFF00000000FDEF100DFE00C1DC75FF4A07B96E76194500BF85C0402040018FCC2F76E0A222A3FF9CFF7B4F89B3D967E18501FF02F00013F7FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .mem_init2 = "00000000EDFF001AFE1CEBA43EFFEFFDC7FFE80335B92D1D834D404003DCEC1C3701A857B28F46B7B99D7F33B0FB8C8B707FF19F000577FFFFFFFFFFFFFFFFFF00000000EFFF005A003E8F7D5FC484277BFDF0067F24B871821978000308FCF743F9B51B718262266E9EFD7798E11FFF447FFD8F005C73FFFFFFFFFFFFFFFFFF00000000FFFF000F33AD2170330583FBB9F9E804C819389819CBC800032004DB8BF3D03ADD05A3269E8CCFF7DBE33C7F607FE98F00F6F3FFFFFFFFFFFFFFFFFF00000000FFFE3E043E67C2AC65B33453BA58601F893790843903E838030B13508F5385979B7F77AF6FB044BCF6EB3C13F97FF90F808E73FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .mem_init1 = "00000000FCBFE7327056A183E0FCDD0182800013933C30112A345078071B0FAEC833CC183ACF7FE27F330B2FFAA73A007D63E0CF92588BFFFFFFFFFFFFFFFFFF00000000FE3F9000246E186C93587E03A1408031977158EC74F021F8031A04FFF4524CFA4B9D5E63DEFFDF72FE9EC2C5C97BA09BD0C40DFFFFFFFFFFFFFFFFFF00000000FE2FA000488F45A1647673FF8D1C01FDFC8AEDF0461AD1B4024FBE516716D2FDFF6A1D8FE43BFEE6799EF81350E3F0B3805F4DFFFFFFFFFFFFFFFFFF00000000FE3BAE80124100FA202080FFC5F801FCBE3BA7083EAA127C47C903358CFD7572891B7D16D404FE4FCBC37A1CCA8FF8AD804FC5FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a285 .mem_init0 = "00000000FF1FE3874163DE605E61AD9877FA8073FC5AFA013185A020C9BC9CF91F7DA5872EBD2D70C8D668720B32A49855FEF1CEF01DA7FFFFFFFFFFFFFFFFFF00000000FF9F8D87C7B3938612F3ED0070A00023E3487D8D75C3400048F7F5C03849B00DED38B30E774D43DDFD5D3BC3B00FF58CD098AFFFFFFFFFFFFFFFFFFF00000000CFDFC000E4FB62C78ED55F81E18C8007E3B7DE05A40A70001E60FC243DC6DBDC3ACBBDBE078011C6E06515717A4FE4FD8046AFFFFFFFFFFFFFFFFFFF000000008FE7D200747065C275D33C87800780477C7FBC161100E4003E0CE12DA77BC03E7812BF519C41702A4988500667CEC0B1A087ABFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "00000000FFFFCD80C54FB01F363782A70000EDFFB81FC30FE34C25D13C300CAD911DB8D9C0AB639D23D0F0F9FDCFFFFBC122434F0176776F9AF083FFFFFFFFFF00000000FFFFC20D9AFFC789924EDFF3800030F8700EBF3781093FE69FF7282D738E3B9E701EDB6567F8C971FCC3FFF3C12EC30708A4FCADE5BA58FFFFFFFFFF00000000FFFFC28FB5FF9032124BE7F1800022F0E008757C1AFC7FF79FE5372B7FBE00D229107B45E6F849756CC3FFFFC12A4307C88C0ECFE642DFFFFFFFFFFF00000000FFFFB28FBDF7B8A4B426877B80001573E01F56006A3CCFC07F5B0AABBF35B740FE31FFC5E2F159F54DF1FFF7C14A4303A15C5E5FF93B205FFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "00000000FFFFC90F93F6E24B703C7FF3000059E9BC184900150C9DA071F80C2DBF15B8FCFEFDA79BD6F151F545F17FF7C43E4303A1FE5C1FFD98055FFFFFFFFF00000000FFFFFF0FFBF594B57A2C65E60000E1AB5C0EE9084A40F8D536E5CFFBFF8790DE08B7E982DEFD53F555F1FFF7C53A430710A8597FFEDE415FFFFFFFFF00000000FFFFF05FFBC5FC47703C610E0000E15F48456018238272C381CE592BFF85FDBA0053180D5AFD53F555F1FFF7C53A430F109F3FCF669A5B7FFFFFFFFF00000000FFFFA15FF7C7BFBF537C694700800049A0604838E213C5977BE0FBEBFF0DC8D4703A132458BD59F54773DFE9C63EC10F61CFD9891E86CE7FFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "00000000FFFF847FFFB7B2D351347F1FF819C05CF8EE70010F1209D4FC9C19925F73DDDF04347EA4187F4805C1617FFFD0B3C12E8D8F63CEDAA76BFFFFFFFFFF00000000FFFFF7FFFFB7B2DB52767F7FF057807C386B138C50130E57EB9600E2DF7725CB45CC2A7F58F948054573DFFBC100410FC136CFFC128537FFFFFFFFFF00000000FFFF97FFFFDE12C32277607FFE56000F3FFE9FB4500FBB886BC31EF94137D69FA4406E739F998E0540109FEF9900431F00B4BE9DC1B47FFFFFFFFFFF00000000FFFF67FFFFEE168669DA807FFFC0000F5097085D2000437C44E92AE33CD182419FEA87CBBC3FEFC5987B3FF7C103431B01A1FDCEBA6B9FFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "00000000FFFF077FFFAE2AD422453FFE7F80183F7697D3BA41804FF035E1FCE18080CCFCEDE8026254A0703CCCFB7FFFA17FE33941E9FA07C658BFFFFFFFFFFF00000000FFFF68FFFFAADA79B007FFF040203D87FE4FA9A381F9BD761EFAE54FF18104FAD185E1B57DB7C07A4C3FBFFDFF01F339C03DC0D793D47FFFFFFFFFFF00000000FFFF727FFFFF824CB08BFFF0003031E079CB32FF8BC3263D3210910FFBFE395A847A7FF1593768551DBCAFFFE67FC3FF804FFDE6A3E57FFFFFFFFFFF00000000FFFF647FFFDFE6290A9378E0004001903789A7CF5F83F15B176A10ED3DF09E210E8D4F73434A8312A7D42FFFEE7E03FFF054FD3FC1A2BFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N0
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~9 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~9_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a285~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a333~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a381~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a285~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a333~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// \my_rom|altsyncram_component|auto_generated|ram_block1a381~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a285~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a333~portadataout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a381~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a285~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a333~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a381~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a333~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a381~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a285~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~9 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~9 .lut_mask = 64'h04073437C4C7F4F7;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a357 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a357_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .mem_init3 = "00000000BFFE000000000E3EC37ED47000A81EB5AC207BC3F2AF21011075F0E8A1A1B19FF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000001BE1B2DA785808950DC3520794AE1498E504DAEABB06CEC3C5FF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000001817E43800913011DAC1D70A090EB9A97304169FB731F1F0FBBF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF4000000000F3F714EB000A0FF8C43238FA036C124C401D26C02684C7C3DCF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .mem_init2 = "00000000FBFF80000000019D9F2B0700937E54EBD107F828001C6CC237AD146159D8F85CF00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000004152B9540C41703E168021050649A15418181BB19D9C643C1FBB700000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC0000000035B58143099BFE3FA7EE83C00B880A1F8002D0B6D89998DC7DC700000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFF800000001EF7AF01E01339ACEBE18D0C24F12471D02135DD67E32621219C700000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .mem_init1 = "000000007FEB000000801F7BA6C3F02AC7D26658AB0078315EFB471FE4C06868F88C7C1E700000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0200000000EDBB5491E8D555BF1C780029BF9C7632773B83D77212721FDFB00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFD060000000001C5222721E8EE413BC000E5C405A7B31BB8B9A1EF878FC3DE100000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FED01F0080006006AC001F07E1AB0C30000F3FF09B8D9DBFFFA43A1B1A1F812100000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a357 .mem_init0 = "000000007FED63FC608000009647730467483D8F14000024C01B98D1D5B80A647C247F96B00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EFFDE7FFC0F8000046FF767C09B9B20808180008182084849B3F0B090D89075CB00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF85FFC3FC000038B8AE47158122C0123C01DF4838E0804CC95A0663EBA0D6100000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFE857FEFFC0000585D0CA0373E6FA00CA901D9C8805E3CE07ED190F848641CD00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a309 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .mem_init3 = "00000000877FF0000000FFDF3D4169AE562737DC541BAD7B5D94FEA0B21C4501F1A0FFA3400000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008F7FF0000000F0B80CF1DD05F16340E9E8C0DF9D8E7E7EB0A803C9E01F8E0627800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CFFF97800001EB3F387EEE4545DB13A9FFE7BED8FEA07EBDAB30489C03E76067000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CDFF01820001FE4F73436EC300E5A59F0E40A4A6FB80047848671E0F003BFE03000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .mem_init2 = "00000000DD3F40423001E04F8B2F7CB247BE0137015DF7A4AEE61B1D631E6100F805FF61900000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C3FC0700000E0F0064B7FED83876F1B38197CC929FF03B0AF438DE00F0187E1100000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FC3FA0280001E07DFD8E3EE00080864DFCFC37FBDD82FBA127B9FB1C0180F827100000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FE3F402A0001E74BBF53953E0786D32F48FE369FCC02CB99B1F31E03801F73A4100000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .mem_init1 = "00000000FE7FC0181F01CC21A1EBE17E83A2780B1C78499EDA82DA77B43E26007C01F9E1000000000000000000000000039FFFFFFFFFFF7FFFFFFFFFFFFFFFFF00000000FE3F60381B00FFF9DD50B37081C86A6651DABFC12183FAB7B98607E003E007A7000000000000000000000000039FFFFFFFBFFF7FFFFFFFFFFFFFFFFF00000000FE37403031003C73FF00B1E4C0EDE1157FC01F814600ECF2E433F60E003C00DB080000000000000000000000039FFFFFFFFFFDFFFFFFFFFFFFFFFFFF00000000FF73C0703120BC033B33D8EB00AFE1EBA1B20DDBA2070CDF79C31C01F007F01C080000000000000000000000039FFFFFFFFF3F7FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a309 .mem_init0 = "000000007FF3D06031039C80559BCAD3806B6A6BF0C479DC2307EBBBE4783A801E007C0028000000000000000000000003FFFFFFFFFFF7FFFFFFFFFFFFFFFFFF00000000FA7F40001C825084609FF230F00B0806070C03E46A000D4CA98F43F00060034490000000000000000000000003FFFFFFFFFDC8FFFFFFFFFFFFFFFFFF00000000FF5FC0001EC16004ACCFEEB07006922BF38701C7F1418D70D43F400E001F000480000000000000000000000003FFFFFFFFFC297FFFFFFFFFFFFFFFFF00000000FF4FC0002F1C80046F24CF34B800D2358AD401D4634131F37180F8007000F04680000000000000000000000003FFFFFFFF88A0FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = "00000000FFFAF4B0418C3183C3FE1B08000400F56801A91C21C6F86FD43A03BBA4A87C9D7D0F4EA5B19D407C0BFFFFE5310043EFC9EAB8A5BAFFFFFFFFFFFFFF00000000FFF55390010030C3CBAE8A02000D80587107891FE2C0CB867670DBA7A7633D872EE706A36D8EDC23D3FBFFB70300439F112B7C24C7FFFFFFFFFFFFFF00000000FFEB5E990000A3CBB3F4C680000F016DEEF02F09FE904BBF02EB1BBB0543324CEEF8722DFBC807FE13732FAF1B7F83B3009A3A51C2FFFFFFFFFFFFFF00000000FFD74C9F8001E6E2E8E780F940083ED48A4FC009F31F8F6E26B30909D7581C4299C803903A7A007207FA6FFFF830333B407962CAC97FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = "00000000FFEEC8030041E2B6122106B1180C31B149A4100FBF5FFFEC7F7313A2941607A2C56253F58116D81F597FF9FEF278037918F8C751DFBFFFFFFFFFFFFF00000000FFFC448000427B1860C42D25000098B192C4031FDFF7FF890E9F8F9F05F1BD851732125CBF98FB9F7188DD0A39B843D9F13FD943E49FFFFFFFFFFFFF00000000FFF8830000022F51573D0C58920158237B6818FE0EBFCFF0F6D21DF03AAF3FCC47ACE16CDE69A0061AF48FDBA53C03FFE0C74CEFEF9FFFFFFFFFFFFF00000000FFF8800000033F60858C16962402844CCA938FFFC7FFFE360022F439A77A40066787379AE0155F1162D42FFDE3BE01FEC13C09798B8FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = "00000000FFA0C00000007AB08DCC998C0000C18F410E9EFB017DAC6515BE83ACBE19B7CFF0995C10FFE43EC60A743FFFCBBC013100872881849FFFFFFFFFFFFF00000000F7D04800000262BE35BEBA1E020FE0DDB3430BEB8BBE377C07B6135B3825B0401D80464D1E00072113989D48047C1131214ADD1DCEFFFFFFFFFFFFFF00000000CF9208000007A126CEDCA0C2673B189062A26BFE113FF378805368EC1FFDDF8CF04CFF5DD9C3E4A37DE374B5CC78119904BF575605FFFFFFFFFFFFFF000000009F000800000778C19FFBC1A402007010C07A4BD0003F7F7B1E3CECF8B5FF978FBF4BFF9CF4B7A7BCFF41FC6D0E30515F417097A21AFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = "000000003C080800000399671BEEACD90040106263FE771101BF7F7FF82DEBF3E3AC7B07ED32F91F0CB737BCFB850C310773314E30A623E9F3FFFFFFFFFFFFFF00000000780000000002823B9CFCC53F00439071EFFBC6414DC98F21C4500CDDEFC4DA47EDA7E15927C746AF8B87C0A3F8631B0E0860D3A00FFFFFFFFFFFFFFF00000000F3000000000397ABFF7F995000138E1649F54F206CDFCF0AD3958C51F7DCA1E79703FFFEC46B7F5FA395C42FB433110E05DD1F1A0FFFFFFFFFFFFFFF00000000EA88000000015EE5F2D5E0C80196FFCC21BAC30047E00361CD1A695740671FE157FF3F2FCCAFE7CF3D8C08438FB0118E317F24D317FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a261 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .mem_init3 = "00000000FFFCB18026492C700DBFF87F4E99D8330007AF66371440BFD13FFE4AC0D9D41E0024F89866C596F962755FFFDC8081B90075F0DC4ABFFFFFFFFFFFFF00000000FFF6312059FB58FB2D8010C1EE28081F0074211A647BB8BC7FFF1EF55DBB7B93300C2E300C363EFCAEF71FDFC68C01CCC00B60BCEF3FFFFFFFFFFFFF00000000FFF360323F5B51F1C70E1E71FE0D700900064000B886A0BC7327E3B04FDC7DCA60B7BDBF54EB2438F9F757DDC09C01FFF1D6AE56EDDFFFFFFFFFFFFF00000000FFFDB8FC0B83D8637AD5E5F7FF58000040CF84001E0EE620F37CF44B3891897EA1B2785038F92CC025FD2FFFEFFE01FCC0E9F61F329FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .mem_init2 = "00000000FFFFCA7BBF4731E1DFFE2DA7A91D8000C06F430E0E87BBC1A79F7FB6B99F514E3E45234F57B96C5A39F9EFFFF3FC31B94527C16E5CFFFFFFFFFFFFFF00000000FFFFEA7D2C7D7D61E3F493C0E9A98000EEE762001FF3BFC3C95F7F6FA5686B2EAA725FB1D9A53CDD67F1FFF7EF00205B001C8BE80D7FFFFFFFFFFFFF00000000FFFFFC5F69FD7EF1EBF8F9E0AEFB0000207DFC0C3925D94787FF53F3F85B9B59EE4E261E4B1201217DF4FFF78180C3D9318E79D1C0FFFFFFFFFFFFFF00000000FFFFC95903E0DF38B7FDC341754306003F73F8006D467E263FE33A22E982FB262776820B59691D643D947FF79B48414EC1BCD123A57FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .mem_init1 = "00000000FFFFC5A0A5DE84C9B6480040542300000F0F30004F45C807F7737ACEEF60DCED9B3DBA3AC9594D51AF91EEEFC042410E01C53A812FFFFFFFFFFFFFFF00000000FFFFC02CC9B2D49C889B006054C08400144E0C000F4191BF3F0712ADEBB1EF6A5D27334D7F91C74DA7D1EFEFC4224107005DDB40EFDFFFFFFFFFFFFF00000000FFFFDDAE87E4AEAF179800002F130BC016BF1C0005C34C3FFE0737DEB3A2375E97B7A7B181641F92AFF1EFE7C42241270036158A0ADFFFFFFFFFFFFF00000000FFFFD271111B56E13C68007F9E7470401A0E390000FFCC7F7F83C3D27798CC13AF97ADA54F8633852FF1EFE78442410700C416220C13FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a261 .mem_init0 = "00000000FFFFFC615E2F4C3BBFFFFFDF96338CC006BE34E067FFEAFFDFFFFA4A1C2D933080BCEF14975F97EB9FF1EFBF8442410319E5F63F2807FFFFFFFFFFFF00000000FFFFEC7E1B6FC83DFFFFFFDFC233C800141FF9E04EFFDCFFFF7CB2A0538E1126E145E31F3DD5B06F77F3EFBFC44241231217DD9EF98FFFFFFFFFFFFF00000000FFFFFDBEB50BF313FFFFFFCFD7FBD800000C34807FFFD8C7F3F83A4650B6C7EE9345887098CFDF0ABD71CFC7C44241230325C5913ABFFFFFFFFFFFFF00000000FFFFEF57C06F44B7FFFFFFCFFD3E922010001C00FF7F98DF8E777A22B12AB063BC3CCDCA6BF2B03F0FF0D3E78440418319D5D3A2EE57FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N27
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~7 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~7_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a309~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a357~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a309~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a357~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a309~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a357~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a213~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a309~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a357~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a357~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a309~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a261~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~7 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~7 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N6
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~10 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~10_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~9_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~7_combout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~6_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~8_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~9_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~7_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~6_combout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~8_combout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~9_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~7_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~6_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~8_combout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~9_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~7_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~6_combout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~8_combout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~8_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~6_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~9_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~10 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~10 .lut_mask = 64'h048C159D26AE37BF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000FA1BB001613A068BDE01039C75CC427841FC79700040000BCAA627D9096569D880000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FE5FB09FE129E4F13C0101D2A17E47CAAB200B73804200027933F249A4B423CC80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DE57E1E56F443733028031A7DF34EAFE9601F873F8020011E4121804B6D4A78E00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DE07B3706A7082B3070031A0CB72BA75259F80CC7FC00009CDF303669CD2D7DE80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000D61F1E253418A9930B1E32027ADB7D2ED57E0FCC004000235B18F986F34AD7DA80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D01F2E4D0D310A19600784BA76EC0FBD7679F067E042000778119DB2482F41DB80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C01700784E24434101438CA4E83F317A9EEBC0F380420001E4199A99CF7F2BDD80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C07F1A006616A4C4200272A7E2FB4873BDD706F410420003E05DFCDE7CA4B9C180000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "0000000041771800664203E35801D65E01060DDB334A007C004000035B39CE0824F2A1DD80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C0778800384490E33C30BF58057448132333F8E0004000107C1DE67CB7DE93D580000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000008C7788000039E9C7B47DA553D38186728EE7F8C007C40011EC57264F24DF4C5980000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000008C778803001E80F2223AE70677E8143C0D840FDD07C00003E784278792583BDD80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000BE37880300038C23B3825C9902DC83B4FC96007368400002CB0CF23EF93D77D980000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BF27880200400F60280A32E237B70555B4D7C0F3604000037E231E24CFAC979080000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F6F8800000004000FB232634FBFB60C4AEF01C47FC000017C4AD160092497DC80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FEF8800000000000D8452A670B94A26D602FF7A00000000C5A7F91F3492598580000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000F6CF000000000019E55ECE7825A0A6F5FE73DB440221000B724C6383B7193AD30000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F65F0000000000115FB74E58C1878305FE7F80447F81000165B3CCDDF3191B530000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000725F00000000000675127B1DA59B198F7AFC06AFFF800000DFF21950CE78C5130000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000707F000000000010D528B9D235DE1EF5ECFC06C402000000E564353BF39AC4138000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000745F000000000011C17975C40F96EE3B6B7FC04016000008FC19CCD479CE73038000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000764F0000000000219BA20EDC0D363FFF7B7F8055FF800002D6B3398FFFC211838000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000764F00040000005BD5E22B1C2CFFBF26793C04C786000004DD6675378A619F530000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000076DF000400000019270F12023EBDCAAFEFFE005406080002C7C888E31A98CE5B0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "000000003A4F00000000000E0C27BCC0F433807FCE7F005007CC0008659131864E1DE11300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000003A4F40000000000CDC4EDDAB05E402FF337E07A7FE400001A5319118CA17588300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000007A4F400000000000A339C511B1164F73FB780444000000015C6228E3F106160300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F80F400000000000637C7839667E80FB9F7E005006400005C5A2661428F3C78300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000D84F40000000000316FB60537C3F9A301F7F0044DFCC00007BC4CC5AFCA1F39300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D84F00000000000261A0FF6BBEEE1B2CD27E0FFF00080003A13935DF1DDC989300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000058EE000000000003F325B8B13D6518BE537F8000010800255436E7361C4E9A9300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D0EE80000000008DFD81B5AECF6448F89BC003E7E3F80007C64F8CEE4E813C8300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "00000000B933FBA090C0F2D4FD25431E2C53BC795FB873DE89C10011590A4345A2E8B1C9C00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF00000000BD33FD418980725CFD2D927D18337EDA62A7FF4436C8000151AECD0D1B459343C00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF00000000BCE3E3A355D0028C1C9FF5D98DBF2664AD206F6BC0480001A10A90B45A048BDEC00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF0000000030F7FDF1E150039B1E6EF5E02DFF16153797FDF260480003EDA26A92898249C0C00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "00000000B0F7ED42A71042EC1FAE483F29FE33203597888C07C0001059BAAE8B65916A5D400000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF000000009CF5CCE307B01243CE28483B0256B4FA415F98F40208001150EAAAA9568A45CDC00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF000000009EF7A377717832916F677B29C39C0F331557FFC280080003A3AE8B00146D2783400000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF000000009EFFE12619982B02BF3A566BC00C7947C057BFC6400000026CA8A52A9568B5CE400000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "00000000BEE3ED9F200CC5237FBFFC64A78114A581D780C405A00013F8A2020A8B45A54B40000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000AEE1EFF13179EF851B05E4E251C270B0C9D7B8CA05040001E0A1005CAA4597C140000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000009EE1CDFA18B9A415708433B46325B956F95798C20104000375A6214568B418E540000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BCF1E3BFE933A1517BA1FE1763323C0CA8FF98F617840002BCB15557A2B2DA6F40000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "000000009CE1E3D7D9C3631BD1A0B9BAE32285E269FC410C3E0000023CA851C9D68645EE40000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000009CE3EB791B00343DEBFB952DDC0E0C6CA9FFB0F260400001F2A15714565A2FEF40000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000098E3F8F2982417799A104F11C4197FBE71FE3BF3804000032FA54AD0D10A76EE40000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B8E5F4928134E1BC06ABB08C3F0C71B7E02800F41FC0000BCCB92A8A435525EC40000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "0000000009E7C00008044158D24D37BBEE8018BFFF658046FA00BFE00C1FF41C520302D940000000000000000000007F000A8000039433FFFFFFFFFFFFFFFFFF0000000019E5C0001809102ACAD02FD80500019F1F9302607E00F1003D3BEFCC406021C940000000000000000000007F80405400003611FFFFFFFFFFFFFFFFFF0000000011E4C000180968EE2681CCE19400039F8FDD8021FA3FE4007FF38CCC0E4606D040000000000000000000007FC00E05200001537FFFFFFFFFFFFFFFFF0000000011E7C0000023E845BEB063E7BC00023F8F8B800351F8E80077FD8C81808060C9D0000000000000000000007FE0406025001551FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "0000000011C7C01000278B04A7FFA3CFCE0000477F9A8C2640F1F00064F71818198C18984000000000000000000000001FFF8E05601E59FFFFFFFFFFFFFFFFFF0000000019C5C010081FC13F0AC107CBFA00004779524E3740F647C0A7618189018980C94000000000000000000000001F9040182C130AFFFFFFFFFFFFFFFFFF0000000011E0C0001838C65B67A7CC9DF83801FFF96A777FB0FCFFC08FE278180C905AD8400000000000000000000000078FFFFE036C39FFFFFFFFFFFFFFFFFF0000000031E0C00018D0C738B0D1C0F7226807BB7D383D1F90F8F780C9FA09811A6382C940000000000000000000000007E00FFFE0FD08FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "0000000001F0C00010004F18FB30E8D46712032FFEF066B0F887400580E0D831A07821C14000000000000000000000000000000FFFFF41FFFFFFFFFFFFFFFFFF0000000000E0C200000033FD14FCF1DF7C0C43FFFCEF7F32FF31C00300214382060206414000000000000000000000000000000FFFFCF13FFFFFFFFFFFFFFFFF000000000080C6000001879D1A6669FF3C001FBF27899FBF3FA1FE1C8065F3B0306C72E14000000000000000000000000000000FFFFC1C7FFFFFFFFFFFFFFFFF000000000183C2008003E7FCEF494FFE20001C7FEE171E3CDFC0FA1A71E7020606860CE14000000000000000000000000000000FFFFFF22FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "0000000021C7C20080038B64AF08AB7E20301C0367EDFF243E0CE705FF2014606E6187A14000000000000000000000000000000FFFBFC22FFFFFFFFFFFFFFFFF0000000080E7C2000003F0344BF3DE7E17000FC3F8C0DAA40209EC0BCD184644CE118EA94000000000000000000000000000000FFFBFDC7FFFFFFFFFFFFFFFFF000000008067C000000F45AD1A37C43F27000F87E3127E7C0201F8188C7D6048C98182B94000000000000000000000000000000FFFFFFFBFFFFFFFFFFFFFFFFF0000000010E64003C00004F7AD3FB5BF7F870F1F9F2CA666821BACB29E7B668C191C67B94000000000000000000000000000000FFFEFFF7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N39
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~3 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~3_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a177~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~3 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~3 .lut_mask = 64'h048C26AE159D37BF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000D067800000000007EB941AD3FD6F8FFC16FFC39FFFF000086BCB198F85C39C930000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000D0FF0000000000224F2CD7AE1765205C4A79A757FFF00001AB372619F05DC0BF0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000D0FD0000000000597F5C27E788E80E600B1B66967FFC00044E3CCC6BC05443E30000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000D0FD00000000005D2270471CBBC1003979FFFFEF7FE00002DA1993806C781C030000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000707D0000000000056036C33ABB0DC1487F387CCFFFE00001E776D9B08D9C4D030000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F04F000000000012AFF886E2695CF193FF3480DBFFE08003A7663A6E414FB4430000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F09F000000000005E84DAC537880303DEDE0317FFF608005124D662CC3E1DB1B0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F0BF0000000000155811445C91B74266ABB132EFFF4E0012D084ECFD88C0E9090000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000F6FF4000000000011B550CF5A855D6A30354266FFFE0C0097E01191990DA101D2800000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F6FF0000000000007D740C02845CC06E2D91A3477FEA1C01833234333A0B35608440000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F43F0000000000605BD354C2BDAD58CE284526AFFFFF7C04C7E660C8867F8C0EB5C0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F07F000038000001B57A10F91FE8C1D60EDD32AFB3F4F80258C4C9990FCDC02E23A0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000F07F000018000001A49A1F39167BEB72D7BB549483D038097131266EE1F0E306DFF0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000707F00000000000185E779CAFB0B1DF39603FF34FF403C03B5301CEEC3AA5C1770D8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F07F000000000000B9E81C4D00F01111068B67F402017C05D6E6599F88EC084AB13C000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000E07F000000000001CE591D19F0D60EF1CF4CFF300206380299C9319D3707C21219B8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "000000009CE3FD970D187748D3D167418DFD81AB29EFFB76800000041CE5EAAA2C1517EFC0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000009CE3EDD47E4008C07E17E261C387806BA47E4FB00340000150C78A8B0AB438EBC0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000009CE7FCBC20414E71D46406017F83B64FBFC22C0FFFF00003A691AAA8A0AAD2E340000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000009CE7BCBC07B28683FD7A4320BE5CCD894C8A830FFFF00002EE973ED516CB0BCE40000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "000000009C67FB9F382301C1E1F28080B7FC9C31D13873A3FF30000218BEBCD4D8CABDE640000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BC27E2C01C395D17FCB64B80787E5C73FD06101ABF1000105092CB555561086EC0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BEA7631380B5C33AF6BD998007BB4EC03E2EE036FFB00000E79EC5535345A5F540000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000003EB47B41C0C6EC88248AEC4C17BFD7C71A3FC05FFF700003CC9AF54D0D554DAFC0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000BE87FD02F1B47070A9DAB8F093BA714F18F90067FFBC0007184A95042832A6EF40000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BEEFBC058E7913D9569CB196E3FA3D936EC607E7FF98000175DB56D4A2A8B0EE40000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BCEFE50E5F8D2BC36F2C88C3CE8A3FFF2AE1F60FFD980000B74AC4AAAAD68FAF40000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BCAEADCE4829FBFC07891C70F7EFD3F3BC8ACC4FFDF80002CC5B542E9042C9CA40000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000BC84FB469BF1014404839DF0BFF7DA6191301767FDF800035849C8EA010748A140000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FC8EFA4CD89F7EB0B898AFC3FEFFFBC2DE59D677FFF0000474CF6295555565E440000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C0FF8D3341AB798B46461144FFFCF4085F7E0E7FFF00004A24A4AA14D5D2FE940000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000007807ECC259A0880151445045ECD7A9362862BD6EFFE00003CCDFEE954AB0F6E040000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "0000000010FFC0000000673BE9B8BCFF2DC037340D707CF33C0F9CC58F7F2241918665694000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000013E680000000E133FF7BFF7F718F877E05F01E73F0C834BB7FE18658186602E94000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000013E680000000F1E27F03B75E0B01C7EE01C8737FBE80F301B7F7A08386E613E94000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000043E6C600000000F38E078FCF8B80C13F00FE7FE7FF009FC0C3F70C98626D18E94000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000E3E0820000000932360FFFC82007C03F87FF7E07FFC3BE0113836D930E130EB94000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000023E080C006000FF2FC064DC06207F87F87FEFF13FFC33F2A81FA8C93618886B9C000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000003E08073040003F39DCFF98FADC3E047EF1BF1F1FF001F003190C936089C6FB9C000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF000000000FE780403080027B9F7CFB0C6F0AA7871B0FF1A5E21848020C7A08B09186F1994000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "0000000027E1C40080808F437F5E5F2C1401BD8E0235B3FFB84DF011EAE94184886E72A08000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000005E187000000CF053DFE9E0037033FE7394F07F09887352238941DAD82F613CF8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000001E184000400C1E6FF3F9E601FB3FFD331387B3F70867BA38810EDC42E63383F8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000031CD84000000C167C9FF8F62D45583A7E35227CEBFE03CC01E845223661199AF8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000C04F8400000082648FCF17336A010FF0E0DFCD5C9FE00701EE90024961998DDF8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000C02F8400000F736518CCBB7CFF00FBD0F9FF4CF9BFE0000138921699C8D04FBE8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000D00F9C00001FE025C0577C1CFF17CE021BFB2DC19FE0000BDAD0C2184D85E6E60000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000B0039BC10030FCC8F0BACC7E5347C0000F6BF3B8FFF200001F160E82C84EC2E58000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000B3BF0800000000001296DA22DB284377613000B0000000035BBBDFD3F2DA5FD480000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B3BF00000000001180035CFF5D6DF67F848BFF9FFFE000017B6B18791EDF29D880000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000372F00000000003B41075E21E0F85B78757C0203FFE00005EEE3189F9349A7DE80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000576E100000000001C2FFB239CB89FBDBD3D60507FFE00000CCECFF8AF9249390C0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000D76E10000000000002B7E8BE2ABC8C6254B67F6FFF800001497094F69FBA0FCDC0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C7AF100000000000039B7C7BB27AD7B43333588FFCC0800229ABEE4648DA7BD8C0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DFAF10000002000000CCEF7395AFA776707458AFFC400005DC7473AEBCC3E5DB80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DFBF10000005800C07584C3E4A64ECA635318D61FE0E000089DC4212CF0927D880000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000DF9F10000003E82612A06E3736B59DD0D8B5E337FFCC000365D7EE73CEBD91D2C0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DF8F00000004E44C0D2569ABB8D113737B0E00CFFC40000232777B4193FED3D2C0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DF8F00000006181B48077B3E0E1757DE7E98DDBFFF300005FE7C2BCB6186DBD0C0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000978740000004023191CC388881EA6235F13E49BC7C300004CD8863CAB392C1D2C0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000958F2000000C070C9F9C24FFB5E5C97ADF1F218EFF300003C11F9CEB98C923D2C0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F1E20000000005F173033F9D26147DFFD587B4CFFC000023276188ED04DA7D280000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000006F3E2000000000271E3C1AFF9703FFDD60FFF60FFBC00005FEDC4FCF4FAEA7D280000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DD7E200000000016763BC357774A4D87BC5FB3B6664080170C8F84E7CE2697D280000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N12
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~2 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~2_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a165~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a117~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~2 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~2 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000DCF7DFCCDAB2A383D2E637539158F8831D9FDA40000400017BF1EF258E54BA8E80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000009C77BC4FA384C0626E24A84191A5CDA389AD535871E00001571904972952A78000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000008C7FFA120EADEE29311D19C35ADEA0F42F001CCFFFF88005E7193CDCADCAD01100000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CC7FF792029B3FE1101D1FC020DBD4E68D7E8D8FFFBC0002EF5926D2857A568000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000CC77FF0407A0102D1D5C26CEFA83FFF33347830FFFB800035FD9A24ADCE1D29100000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CC67FF1D05E4A4C14DD6477BEEEB1426E90CF24FFFF0000571D896D912850B0A00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CC67FF31C2F95A7551CF0986EDB7D501E1CB297FFFF00005E38D9212D2DD209100000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CC7FFA078758CCB1C01FEDDF6E2AEEC4A27FE2DFFF120000C5C8992F4E54BA9B00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "000000006D667F474C507BB96128BFB8714DFA8948A53819FC6E0001199C136D09518B9800000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000647EFB281C02A83A9885DAD4A40FF54BE95183C7F8CE0013396ED905AD0EA1D100000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000607CFF1363C6016BA15899D0FDDEB5F4E30158277FB00011E3C61B94E5A82AB800000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000006DFF9D55F3D04941897A00F4C3E98FDDF35B550F7F700003E7FEC8749AE0A5DA00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "00000000EDF7DFDB4205FC51FA0A01E764F48696A75A11ABFE70000250E64C923692E4DC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E977D480C4C62E73840BC3900FEE3616D9C48193FF7000125926649AD2D2D6C380000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E973D70A4126A00622F108BED58C1E2B76198A3FFFE0001142C68652194B79DF80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000ED697501C0E7071D402080F8F80FFE9543F02587FFE00005E56266887D297FCC80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "00000000604000080E3300EFF0FC784FC7E7F4F6CB0079427363BFFA07E3FFD90037C06B98ECBFBDFC467FCF2100099A3847911FA55693FFFFFFFFFFFFFFFFFF00000000C000001F000E0102E07FC687D703DF73FBC87CD00787867E0392FE7D0063A6B3805BF9DC75CF4BCFE4181E7E4A4FE11FB13AD3FFFFFFFFFFFFFFFFFF0000000080004046300F01777037C0845A561863ECE43CE06FFFF0991E427F8C206250168833FBCBA8FF8B48031EBFF9BA9FF10F4090D3FFFFFFFFFFFFFFFFFF0000000000804032301F81D1606B309F1F000003BCD4005CCFFF9A0D8F47FFFFE5E7F8F7C0F27089E09EE888E00C0CF7C41FF10E442957FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "00000000008001D3003800585F23F0A30A101000CCCF0019DFF80FFE4F87BF603B187FEFFEFFE121F47C8C8383EFBCF3C3FFE3FE10DBCFFFFFFFFFFFFFFFFFFF0000000000805B86071000C851F3608E59F41800FFBC8401FFF01C7FCFA97FBA1B7F8E7BC8FF79BE1FC7CCB3FB0FCEFF2F7F048021F54FFFFFFFFFFFFFFFFFFF0000000001006018009031C8737E418385FA8824E37F84C0FFE03E0F079A7FF247FF799F40FF3FFE3FFFFF4FFFBFCD9E39FE5780409547FFFFFFFFFFFFFFFFFF000000008101E80000A001C259F867A4C3F0003FC0C4C0FCCC400F7492CE8340CFE7EC97AFBFD964C78FB2BC3021EBFFFF989740101D47FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "0000000000019080019003075F8033FC3E00001E1877447CF800F7878A4D3FEFFEBF5FFADFFFFCFFF85D7FFF7C4C0C01801F807E60EE69FFFFFFFFFFFFFFFFFF0000000000018000026D8308F8CCFDDDD0200000781F000E7C61F76FC0AECF33C801FC23407FFCF007DDF80F26EE80737F80E03FA09469FFFFFFFFFFFFFFFFFF000000000034A0300107817FFF08758D8A0002707E03401C7CFBF1E3B9BD407C607183B6E0002000FFE003F994F798CC00C0038030F82BFFFFFFFFFFFFFFFFFF000000000036A01800030044FC8DBF878E0002307F1CBB30FC73DBE1F3835E609E18B1DA68000000000000078FC1BB38001C03FC3024A7FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "000000000007A000000701D639C394131F80023833E61EE7FEFFFB00A381F602118070DA60000000000000007ACF5CA580038003B06627FFFFFFFFFFFFFFFFFF000000000809E000000F038119C7909C3800307843F9DCCFA3EF790187A83067231E0CCA60000000000000000C06400378000180123EB3FFFFFFFFFFFFFFFFFF000000000819C000080F0147D82F975AB98038FC4FF8B89F8F8FDE7B8FEF6E0C070181C96000000000040000200000F01B0003E0073033FFFFFFFFFFFFFFFFFF000000000C47C000000E814911713F981C8018F3CFD8F84FBF01C8F08F8B426060320E4950000000000000102000120000A800004F0A37FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "000000004E3CC0000000EBBB93F2C39A7861DE491BE28DDB7FB0000B537B0BCC775C995E80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000004E7CC0000000EC89BE238707986BEAB2C40C275FFFF800137ECA3FCAF8C64DDE80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000006C7F400000001FF2AB642B4A898B4DA3E7BC649FFFF00005F8B8D04E1CC645D500000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EC7F40000000002FA90E42BC9D1F7AEAC149AC9FFFF0000459B350CE7E53373500000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000607F400000004D590A0DC2CAE046F5A93707288FFFE3001BEF4C6B319779318280000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000607F400000000F363BE000B5E880EF878EEF3FCFFFE000032E98DC39CD9C1D8280000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000687F400000003F768C610429C57C189F0C4AC9DFFFC0000410B73AECA3EC8F4300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000687F4000000051B30BA6CE93C435B5F9301A831FF7CB8013A37E1F1A7CE7E34300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000607E400000006064875F44F1E01782F39D0F0083FF8C0023ABE4731F1AF3734300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000607E4000000046B58FFBA615E73DA1F3804B9827FFC0001327D386EEB5185D4300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000627E4000000006828739B915E33FE3A7259A471FFFF3000453191A2EC61193C300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000727E40000000004BFE76D0898FB673F6C1CB45DFFFF00004FA3A71FBEDFF954300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000726E4000000000271C13D76F01FE87F999AECF6FFFF800036A62C6AA7084CE4300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F24E4000000000177543F5EAC6A45FEF7C029553FFE800034ECC30DC19FE665300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F2CE40000000000A6D461666AB550DEEEBDF48EFFFE400045FADB78F0F26035300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F2CE400000000008B0EEDE63CD60ECCCBC007AB038240001FB7798321A63205300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "0000000079E762876002FFF14431F9F767A3D1457100FF7FFE000000590335445D0B22298000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000038E7643C00FB4FF1A337EFC1E4F5607430BDB81880000000C99280604A991BA88000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF000000002867E13B80C1BFE7E78FEF1600A0800D9C60185FFF8000021841AD8B24E85F298000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000386FE50902C09FF36CFDA49E3032891C9A0FE003FFC000080A16B45B5704D5A98000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "00000000786EE533AB8CFC7AF38AE352121AF61CABA019E5FFC000055AD1ACD0B2AEC5A98000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000786FF702F13E7F623274B6C692D34E00D9C84FE7FF800002D0708B5411641F298000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000786FF36628264CFB4529FBB96AAC0F049114EFAEEF80000AF0D5AE0C09A061298000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000038EFFBF780460341EC57EEF0529038EA5174CFAFE3700021221068B62D0F33298000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "000000007CFFF3DD604155C1F2C4D2F6FF075F4BA980BF05F7C000145FD5A291681B13E9C000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF000000007CEFF8FD841B9FA507F0EE2A1E3DC709CA59F699FFC0000051555683228898E9C000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000078E3F514203C617EFF185FB09AF38D88779F7703BFC00002A1545A251645D2798000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000078E3EA72293870317F86E29EFFF39220DD2F7E477F800001A354C9701A1689F98000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "000000007963F56BA3D1F243100921A0FFAF3188B80B95277F000001DDCA44A2D1B45F698000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF000000003D60F9AD816000F1F3B56110FFDD6990A57FB3F67E020005515514D6C5A2E6E9C000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF000000003530D02C0BA002721E6285D8CCFD2D55C2E30D17FF8000032112345AAF1B6769C000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000B5F3F770108070E25C67E4795C61957C75CCD70DFFC0000AC790954B745917E8C000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N57
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~4 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~4_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a189~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a189~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a189~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a189~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~4 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~4 .lut_mask = 64'h02138A9B4657CEDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000F07F800000000038E5671E6E9F352DE3C761F0300446082377927B3B3278782BECDC000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F07F000000000031D41C02FE18B180DFD96208CF984008012D24E64266C09A4AED18000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F07F0000000000016818A0FA95B6A0E2E77A7CF4A4C01C1537798C8C8C5A3966C502000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F2FF0000000000411035EF939CFB13D8B50E607E90C03C00EDDB5D27339EC22C5290000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000F0FF0000000000421FBB77D2F1D30ACD4F1AA0FEE04018017727344CCC4DD83AFA10000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F8FF800000000004BDC66A08D02F21558099BFFE308259031C2E6C91D9810401B100000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000787F8000000000033BE3FA8AE31326EFC95CA07F8E821804C7DC5B340DEE549A6000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000307F00000000000C004DDE5D9C73F49BF51AC2773B421C016FD0A673320DE30F7000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000707F80000000001E10DCB7B09CF092FFC759B0767DCD082A6FA14C66C00C692AA000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F07F800000000016AF4557C3472539FFF459F83EDDC10C02BE44B4D134C2068E4000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F0FF8000000000F72669B69B1E6E9B7FE659E07FCC411C00D72D31A67FE7A9470000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F2DF80000000001CCDE18D18DFE7267FD758E06400003C08CB9A5B60AFFDDE0A6000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000F2CF80000000000C6FC32C95DE4EF877D7B5F00000003C09AEB566948A9008240000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F2FF80000000012A6FEDF761C2896033FA538000000038039AE9CB19000020E88000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F27F0000000003B74E50EB287FE6A484FB90F8627FEC7804D78A9B13007E08E00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000FA5F0000000003DA67B90D76FF8B3904FBFFE058FFEE7C036A07243C9DC112C00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000CC7E0000000003A7F13E1F70E0FCC85AD53B9153E9000002A211CE4273F2591280000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CC3E4000000031F446BC85C670FAC3AB8B260053E90000023247C72E2D1DC3B280000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DCFE4000000038E4DEA7DC47F28A6B282B4E04D406C00015DC0DC2119F97493380000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DC7E400000003807B43765B3C6B4302D7B707F8C364000104C7AC63194C2A3B380000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "000000000E7E400000003034993EB073BC24A1A42D3404D3C9000003606BF1DCFCCDA39280000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F7E4000000000348215F027EC0D21842D7784D00000002232442148462CDF1E80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000005E7E40000000006C02054A7EA3D37C8E6D6F0454F6000015FDB0637EC6B64B9E80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000005E7EC0000000000B012E93D8E55678E35D70049400000009CD739C0A7EE20F9280000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "000000005EECC00000000012408C3165B4060802DF378491C8000021E26E10E4331F220F00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000004EFEC0000000000D5D249AE75D70B8FB5937D4D00640000232FC3F1BE1D3359600000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000006EFEC00000000006142CEAA578C219F05016078CB6C00004CFDEEC3339F9911780000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000006EFEC0000000138547134F681452B968F9242ED268400024DF1F02E592DC984000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "000000006E7E400000000E1B4C0EB1FB6271338F7E2800D000C0000BE23E1509EF7E40DE80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000006EEE4000000046D5C65FB079D996337FFABF805007C080012870C2328727E1DE80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000004E6E00000000675FB287ABE63F553863ECB33F382000002557858DE9B4D673D280000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000005E3F800000007A886D71EFE145E23DC3EF7F0000004000009F1DB88C61093FFE80000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000A14195800C014DDFF0FFC6F5366C30008E3FFF9FFFC000052E11344E42E633E90000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000A1739F060000F49FFC79C2735C5FF0DF7333D1FCFEC0000170C405C6967101E98000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000C0E795800001BE0FF9B8310EBE819FE47DBFE03382600002FAA985A1630B12698000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000C0C7DA000021FFE7B01A3100FEC00679BCE60012024000051AB4AD8818930DA18000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "00000000C4C7B9400021FFFFFA5A7B059EC1389C8F040CE806C000054AB146E804984FE10000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000DCEF88402641CBF9FE7C7305909F7B5F08003EE804400001F08928C42CC4CEE10000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000048EFADE00AFFAB98FE7981CDF79DF9AA409C0483014000027AAD98214CAC06A98000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000040CFDAC00601FF38FEFDA1EB5375FD4610F80403210040070A644B8A62C697A98000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "000000006055906009E07FFE647011E7DA6649A5F628041001000016D8B00802536131A98000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000605DC3C00245C0EEFF8F85B99AD6B6581228049261000001DAAA6A18820992298000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000785DC3800FC0C1D4BF0C8F5FC0146631747C0093E14000095AC1D24408819BA98000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000078C14EC800F5FF888ECC825745C0E9B760480493804000001E488284849819A98000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "0000000070C14CABD4177FF7F280DECA2DE57CEECC800EEC17C0001748EA1A94A405CAA98000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000F0D5DF37748FFFD9F01F9EE2FDE3BD63DC800EE300400000D10854B5462EC5A98000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000078D7FF0BB238FF17B21F81BA61B34454BCCC00338040000A58DA15A131662FA9C000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000078F77DC3A01CFDFC620D0809273D62333DCC0072024000022F5AB4AD8BA16129C000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y62_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "000000007C2F7C3A03901756DCFA33B75DDCC2030CFF9E1BFFC0000B18E16A64CAA193EF40000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C27ECD4DB78E11DF6796F396E70E9EB047F03FA88410001F3EDE85208D6C7E140000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000007D67EC97507652007FA26ADC807F220EFABF068820490003E669AA0A2A5C592840000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000007D6FEC653BF501DA1E10327481808FEACDFC03D3A0400002CD25E038A95163A640000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000FD6FEE6A2831BD0A5EB066E1477E325AC96C797407C800021CFF2929E7531B8600000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FD0FFC01CC28F1525E05E3A5F87711FA5F480342080C00017325BD059D2A29C700000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BCAFFA32C06034C69E6641C795F0F240BBFC030BA10C0001A67FA1A814B82A8620000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000000003CFFFAD8CC60807E7583E9DA7FF03A68594833400C04000ACD25BFA4D2E5158700000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000BD7778FFAD5230E23FA445983C78ECE9B900FB45010000021CE584A44A951F8900000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BDFF7941A94117F6323DCE9033800E6B2148034201000005730492D5BA5437C200000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BCFFE78FAB708C9252D384BF92074DE6D14C0343790C0005A664D2D0E9D4C2D900000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BCFFFABFF593B992219A61B6CB0778F441CC037406840002CC24D752A7532F8400000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "000000001C7FFDE3CD78C26204EFA9518CA877ABD94438740040000218F7495E956811A100000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000009CFFFF03D8734C0207DE9C6C839C4D1E05C6074BB84300017606CF685489238A00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000008CFFCF70AF24612203FC67138996C3C503E003F302C00005A626680F42A58B8D00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF000000008CF7DA801EE1F00BDF7EE6EA824940BA62F00FCFEC08000ACF7F39AF0A95088300000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N39
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// \my_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a153~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~1 .lut_mask = 64'h207025752A7A2F7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~5 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~5_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~4_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~1_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~3_combout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~2_combout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~4_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~1_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~3_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~2_combout  & !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~4_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~1_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~3_combout  & 
// ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~2_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~4_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~1_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~3_combout  & 
// ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~2_combout  & 
// !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~3_combout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~2_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~4_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~5 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~5 .lut_mask = 64'h03440377CF44CF77;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y34_N15
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~11 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~11_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~10_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~5_combout  & 
// ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~0_combout ) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~10_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~5_combout  & ( ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4] & !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5])) # 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~0_combout ) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~10_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~5_combout  & ( ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4] & !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5])) # 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~0_combout ) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~10_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~5_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~10_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~11 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~11 .lut_mask = 64'h0F0F4F4F8F8FCFCF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N16
dffeas \data[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_rom|altsyncram_component|auto_generated|mux2|l6_w9_n0_mux_dataout~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[21]),
	.prn(vcc));
// synopsys translate_off
defparam \data[21] .is_wysiwyg = "true";
defparam \data[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a310 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .mem_init3 = "00000000FFFFE000000000008D7E9369DA67F8000807DF7AA27701C07E1FC6000060FFB7AFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFE00000000C078DFE03CBFF03FF101C3F3FFE71FF81C06F83F900007E07F7AFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFE00000001CFF39FF11CDFBC3F41000007EBF01BF81C0E3F07F00001FE077AFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFE0000000003CFF7F91CFBFE7D66070007CDF07FFFBED787F1C000007FE17AFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .mem_init2 = "00000000FFFFE0000000003070DF83BE7FBE7EE07E000FDD4299FFE0FF1FE2000003FFF7AFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000007FFFE0000000000FF82F83DDFFFF70E7C6008FF9C300FFC06FC3FD00000007F7AFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC0100000000E002A829FFFFFC9E50003CFFBE30187C0E7F9FC0000001837AFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFE0100000000000273BFFFFFFDFC18007CEFFE78187C1F1FF1C0000000FB7AFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .mem_init1 = "00000000FFFFE000020003001E2F2BFFFFDFE7F0E004867F27012189FC3FE700000007F7AFFFFFFFFFFFFFFFFFFFFFFFFC60000000000080000000000000000000000000FFFFC000060000000EDFFF7FFFFFF7F9C406C07E0600010FFF87FF0000000077AFFFFFFFFFFFFFFFFFFFFFFFFC60000000400080000000000000000000000000FFFFE0000E00000000FF7FFBFFFFFDAF783E607E30001B0BE7F3F8000000002FAFFFFFFFFFFFFFFFFFFFFFFFFC60000000000200000000000000000000000000FFFFE0000E000000010F24F77FFFFDFBDE7EF23C1980FB3F79FF180000000003AFFFFFFFFFFFFFFFFFFFFFFFFC6000000000C0800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a310 .mem_init0 = "00000000FFFFE0000E006000372736DFFFFBFFFC0FF7863819807C1FFC7FFC00000000038FFFFFFFFFFFFFFFFFFFFFFFFC00000000000A00000000000000000000000000FBFFE0000301E0001FE00EFF7FFBFFF98EFFFC1811807E1AEF8F8000000000031FFFFFFFFFFFFFFFFFFFFFFFFC00000000023000000000000000000000000000FFFFE0000303800073301E8FFFFFEFDC0C7FFE3800807E0EC7FF8000000000031FFFFFFFFFFFFFFFFFFFFFFFFC0000000003D000000000000000000000000000FFFFE00012030000801B3FCF7FFFEFC87DEFFE3B8080AE0D71FF0000000000011FFFFFFFFFFFFFFFFFFFFFFFFC000000007041000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a322 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .mem_init3 = "00000000FFFFC0000003BDD7CF0FFF007EC004F2FFF398F0127EF0807F1F9A63FC7F87878FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC0000003B4EFDF09DF8019C0019FE7E1506073EB3F80E78FE37CFF8FE0878FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC00000080D539FF3D1C0038000E3FE70F80843AEFF0171F1FCFF8FE1FE078FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC00000020210FE387980018000FF6CC0EC2E427F9F00FCFC7F2FE1FE1F8F8FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .mem_init2 = "00000000FFFFC000000602F00E38100001A001FFBF83FCFE6EFF36007F3F8C21FE1FE1CF8FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF4000000003C07F5C06400640006FFFC3BFBEBEF27800E7CFF37C7FC3FC078FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF4000000000C178E406000360000BFD81CF1EBAC4000171F1FD3FC7F87F878FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF4000000000C1BEE400000FD000E7E1E0868EFED00000FCFC1E1FF87F07C7EFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .mem_init1 = "00000000FFFFC0000000003DA2C50000FF9000C33E60881FCFE000006F3F840CFF0FF087EFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC00000000007E78780007DC86007CF3D8F3F0FA00000E3C3F9031FF0FE17EFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFEDC00000000016778FC0007DCC6601F87F3F2FBF28000170F8FF03E3FE0FE78FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFDC00000000043BBFFC40C2786FFDEFFF94E1FFF580001FCFE1E01FE3FE0E7CFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a322 .mem_init0 = "00000000FFFFC000000000E3F34F0678DF87C7DF9BFFBC3FE01000007F3FC6007FC7FC07EFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFE00000000006FE0F878BC98EF81F03AF9E3FE1E00000E7C7F9001FF8BFD7EFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFE000000000073CC3C3CBFE07C00000A7FE3FF3E0000171F0FF0004FF03E7AFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFE000000000066CF9C3B9FE03E0000003EE0F83FE0001FCFE7C00031FF007AFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a334 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a334_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .mem_init3 = "00000000FFFF80000000423FE6A598001C003040000038D000503BF7EF1F1F0FC7E1FC038FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF80000000000FAFEC76020000001000003CE0007C3CFFE787C7E3F0FC3F878FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF80000000001F33CC7F07360000100000E6800FFEF3FF61E3F1F87E1F83C78FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF800000000002079F9B23280000000000CE0007EFBB3F7CF87E3F1F87F0478FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .mem_init2 = "00000000FFFFC000000000C20E7780297B00000000006F800FB6C006CF1F3F8FE3F0FE078FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC000000C0B803A0CC0782F800000000117808DE7C007678FC7E1F87E0FC78FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC000000E12024FBF8043DC000000000FFE0187FFF807F1E3F1FC3F1FE1E78FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFEC0000006CFFE77086000FE0000000039FFE17FDF1800FCF87E1F87E3FC0F8FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .mem_init1 = "00000000F7FFC0000000FFFFCF033007CC000000001CFFA02DB788006F3F0F87F0F87F878FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC000002070BCDD84700780C0000003B7FF00EC3FC000E787E3F0FE1F87C78FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC0000000006F4CC8F00F81C0000003DEE381FC7FFC0171E3F8FE1F83F0078FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC0000000034BE4F06807800001C007FCE9E1586FF000FC7C7F0F87F87E078FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a334 .mem_init0 = "00000000FFFFC000000003DBE680E81F00001E400FFE60B1B07FFC007F1F0F87F0FE0FC38FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC000000007FEF106C803C0000FF1FFB24F23F85FFF00E78FE3F87E0FE0C78FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC00000047FFEE31FD80180000CF3EFFC3C67F9FFF38171E3F8FF1FC27E178FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC000000A29FEE20FDE007C000CF79F2E9C5611AFFE80FCFC7FCFE1F81F878FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .mem_init3 = "00000000FFFFE0003C1D0000000E737F7EFFF7607D9F86118001FE0FBE780000000000031FFFFFFFFFFFFFFFFFFFFFFF8001838000D109800000000000000000000000009FFFE000381D0001883CFE73FFFFFC607FDFFE3BF001BC3E9FCC0000000000031FFFFFFFFFFFFFFFFFFFFFFF807C3F00064108800000000000000000000000009FFFE000018800010C19D6F0BFCBFC01FBFFFF7FF801BE3FCF180000000000031FFFFFFFFFFFFFFFFFFFFFFF80476181B8053880000000000000000000000000FFFFE000000000090E0F9E40BB49E0017E9EFFFFFE81FF0FF9800000000000031FFFFFFFFFFFFFFFFFFFFFFF80039E03C80058800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .mem_init2 = "00000000FFFFC000000000180E0FBFC04E9C00007C1000000E61FF0BFF800000000000031FFFFFFFFFFFFFFFFFFFFFFF801C47FC40015880000000000000000000000000FFFFC00C0000001C5801FD80FEFC8000BC000000063EFF40F8000000000000031FFFFFFFFFFFFFFFFFFFFFFF8001FF9C00017880000000000000000000000000FFFFC0000180001CE801CFC0FFFF80819F000400643C7E00E4000000000000031FFFFFFFFFFFFFFFFFFFFFFF8043F300000A7A80000000000000000000000000F7FFC000000000CE3803CF8179F90101BA008827E0407F07E4000000000000039FFFFFFFFFFFFFFFFFFFFFFF801C4000000132000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .mem_init1 = "00000000FFFFE0000004004F78406F0061FC8400FE10046780007C0FE0000000000000031FFFFFFFFFFFFFFCCC801F8167E60000000DB380000000000000000000000000FECFC0000000001FF0003C0060E08001F900004F80000001E0000000000000031FFFFFFFFF7FFFFFFE4DDB07FE600000001D3300000000000000000000000000FEEFE0000000001FE021F801E2000010FB0004CF0000000770000000000000031FFFFFFFFFFFFFBF33C4BD3FCC000000000DB300000000000000000000000000FFFFE0000000001E6047E803E240000C6F000D8F4C00000770000000000000031FFFFFFFF87FFFF3FFFFFA7180000000000AB1000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a298 .mem_init0 = "00000000FFFFE0000000003FC0C77C07C310000C3FC6018C9E0E4C01800800000000000319DFFFFFFFFFBCE148334430000000000019B100000000000000000000000000FFFF9F000000003F8003F8060BF800181C07C1B8507F3CE7C818080000000003118FFFFFFFFFF8FF1C8F9000000000000019B000000000000000000000000000FFFFBE100000003F8031F80407F800000610D470604FF878FC390200100080070F3100005FE7C0030013E000000000000019B000000000000000000000000000FFFFBFF20000001B8021F0098BE8000076004460C7DF70203E2FBFC7B3F780BFFE33FF00F81F61C00000900000000000001BB0000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y33_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~8 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~8_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a334~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a298~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a310~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a322~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a334~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a298~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a310~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a322~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a334~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a298~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a310~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a322~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a334~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a298~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a310~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a322~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a310~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a322~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a334~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a298~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~8 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~8 .lut_mask = 64'h024613578ACE9BDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a370 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a370_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .mem_init3 = "00000000FF7E000000000003E401F78C1802FF76000F91F880001FBDF339E3C79F1F1F0B9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFE000000000003CE007F0080177F78000801F10000DFCFF98E78F3E7C7C7DB9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFE0000000000301A006DE1A1BFFC780007002F0003BAFBFCEF1E3CF1F1F1DF9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF000000000030120199CC709FEFDC00066C3E00030FFFEE73878F3C7C7C0B9FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .mem_init2 = "00000000FFFF0000000000E0198227CC0203BF88000FE84E00001DEFBF3DF1C7C71F1F8B9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFE0000000001E01C4EE3F00C0787E000CE607F0060BDFF6BA7FCF1E3C7C79F9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF0000000001141D8F0FF8000B94FE00C1E7FF0041F77F47C1FFF838F0F8CF9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF0000000001F01D8A1F780180FFE800031FDE0009CA9D80C1DC7B1E1C1E0B9FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .mem_init1 = "00000000FFFF0000000001D903FE7FD001E3C450003183EF0C0FBF3F1841C76183878F8BDFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000FFFF000000000040C3BFC060000743A000F802EF132FE8381CA1CAF061E1E1CBDFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000FFFF000000000064EA84BE400003E3C000001931EFFE07807FC0EF963C38784BDFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000FFFF00000000000001B97FA000034DC000000739FC38038073FAAE300F0F0F0B9FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a370 .mem_init0 = "00000000FFFF000000007000067FF9E00001FB818000033F1C0041403378F0F163C3C3CB9FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000FFFF0000000000001979CF80003FFF81100007F000022000177CDC7238F8F8CB9FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000FFFF0000000006000E7E1000002F0BC3F9001600000A70001FB694721E1E1E0B9FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000FFFF000000003C81E0038800001800FEFE001800811DBC001C77BEF0878787CF9FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a358 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a358_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .mem_init3 = "00000000FFFF0000000001C1FC81C000001C01B57000000001D924000F3B7FE0E1E1F1CF9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000007FFCC3A7C200000FFFE200008700FFC9A01B72ACB07CFC3C4F9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000007EF9FFE0860C00025FFE0F0069047F9F60FBCFFCF31F1F0F8B9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF80000000000FF7E3E200070007F7E407047A003F1AE062F6CFE787C7C3CF9FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .mem_init2 = "00000000FFFF800000000043FFF708006001F7FDC80006DF00736800087F9BE1F9F8F84F9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF8000000000E1BF5C30002001F99FE80000FF003B1000006F9F9C7C3C1F8B9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF8000000000E0DF1C4000C01C31E71C000067E01F000002377F8F9F8FC7CF9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF8000000001C86F018000005F10FF7E00005F380FA0180A2D7FE3E7E1E1CF9FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .mem_init1 = "00000000FFFB80000000009C66C38014382B81D8DC0007FF8124F8B81B3F7878F8FC7C0F9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF800000000013FB6CE0205BEFC09C00001A0001E1FFB8077FEFFE1E7E1FCFDFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFD800000000003B6C608107FC1FEE3E0001E00F8437FFC07C9FFEF878FC3CFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFD8000000000001C3E04003FE5BF9F90000000B0453F3C00F8BFE1F1E1F803FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a358 .mem_init0 = "00000000FFFD80000000000079C970F833B77FC3E000001BF8307F3E23F8767C7C3C7F87DFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFD00000000000031E173000007F3C00600001FF8107B7FE7F30F0F0F8F07CFDFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF02000000000007A78E80087F33E00C000000C8001F7FFFC1C387E3E3E0C7FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF02800000000007E305C008A19CF0004600067F0001CFE07EF1F0F8787C0FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a382 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a382_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .mem_init3 = "00000000FFFF0000000001F3C0BCF60000078E27E0007E3CAFC099BEF339E71C78E3C3DBD7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFBF0000000003F801E1C40000014E4DC0001A79C340B918799C71C71E38F85BD7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFBF00000003D5E1C3CAC800F9FFFEC001E00FB9C18C73F06DEF3CF1C79E1E4BD7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000001DC03E772C808204E37E3E1C008F149C86380A673CA7CF1E7879B97FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .mem_init2 = "00000000FFFF00000005FC007FF1E800007A07E3B18E38F04BCFC200B339E79E3C71F1DB97FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF0000000CC300FB71F000000CA3F2200FB3FCFF7F4C40799C71E79F1C384B9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF0000001C1F007879400061BE423C300005FF7FF4FD806CCF3CF3E7C71F0B9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000003F80067E078006F3F1829980137F37FFCC300E6738E3C79F3C3DB9FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .mem_init1 = "00000000FF7F0000000000061CF39E001FBFAFFE780366B07FFFC600F339E38F3E7878CB9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FBFD000000000000F8BBB8000BE0FE7F60014B32BDFF7F00F98EF3E3CF9E1E5B9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFD0000000000001CC7AD000067E367B001E4363DFFFC007CC73C70F1C7879B9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000000071BF3FC00389FF6DD001FE323FF1E1D0E6738F3C7C70F0CB9FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a382 .mem_init0 = "00000000FFFF000000000016388FF9C00069CE3FE003C8641EF03BF07339E38F1F1C3C4B9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFD0000000000472CFEFE400025EE1C80004FE818003BCC798E79E3C7878F9B9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFD00000000008FBE09E0E0079F9F5E00012FEC66007F947CE71CF8F1E1E3CBDFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000000CBE05FFC01D03FFB9800FCDEE44007FD0E673CF3E7C3C784BDFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a346 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a346_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .mem_init3 = "00000000FFFF03C000000000001A8E0001E1EE000341001FF600018DC07F3C7E1F1F0F8FCFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF0200000000000007C7780079200007000001F8060013E1BE0F8F8FC7E1CF9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF000000000003020110FC207E420000C0000012050077F8C003E7F1F0FC0F9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF000000000003000F1CF0701CCF1C03F200001F050C8DEC78F8F8FC3C1F8F8FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .mem_init2 = "00000000FFFF00000000001E7C07DC7401F3B3F800A400003C17E585E71E3E3E1F0F83CB8FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000003FCBF21760003F80FE00600000FC2AA1C7E38F8F87CFE3F04B9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000003CCFFF8FB0000F004F00800003DB30B9CFD9E3E3E3F1F83E0F9FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000003C81FFFEF800F8A70FE10C00008006FF835678F8F87C3F078F8FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .mem_init1 = "00000000FFDF00000000003F83FBE07200E0570E98F000000001FE00331E3F1F0F8FE0CF9FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFDF00000000007F0239CC730061C0467C3000005807A8009F8F87C7E1E0FC0F8FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFDF0000000000FF0F387678000019C53C003000C27BB00FF9F3E3F1F8FC7F8F8FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFDF80000000007F8C380C1008001E870C0070001E6E4E07BC78FC7C7F1F83CF8FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a346 .mem_init0 = "00000000FFDF80000000719B02F636101C001DE4000046001CF81E47FF3E1F1F87E3F0CF8FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFF800000003F8E01FE27C1F8000360000085000030301FC38787E3E1F8FE078FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFF800000001FD3C1CE07B8F8000300000099800196027CE1E3E1F8FC3E0F878FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFDF80000001C8743EFF77000C0006000000142040A01FF3DCFC7C7E3F87E1C78FFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y33_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~9 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~9_combout  = ( \my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \my_rom|altsyncram_component|auto_generated|ram_block1a346~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a358~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a382~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \my_rom|altsyncram_component|auto_generated|ram_block1a346~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a370~portadataout ) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a346~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a358~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a382~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a346~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|ram_block1a370~portadataout  & \my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a370~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a358~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a382~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a346~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~9 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~9 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "00000000FFFF7E000000965280400000000000107F9A16E000070307BFF2CBBFF2DFE3003FB1FFFBFFFDC8FC3F823FFFFF800200006FFEF77D5600000000000000000000FFFF75000006FE6640FB1FFF00A000704FD76BE0000C030CFF9FFC7FF9DFFFE01BC67FFFFF7E7FFD3D86BFFFFF8002C000EFFC56D88100000000000000000000FFFF7F000003BF3EA1E9EFFF81700000DB5EEFC200080230FF9FFFFCF3CBFFE80A667F7FFFFFFFECBF001FFFC1FFF2E0005FFC5798ED00000000000000000000FFFF6F000001A67BBDAE65FF81A020101B47BC8000000E20ECF7BCFD7B87BFEC03A7E7FF9F7FFBFEFF0C1FFFFC4012E000FFFD7DC5D4000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "00000000FFFF7980000083377FC835FE01000010F2D19C0000000E60BE7FFFF9F287BFBE333FF1BFC7FC1FFEA70C1FFFFCFF92E0003FFF51638800000000000000000000FFFF79800001C3477FE3B8FE80208000748D980080000E3DBC5FFE78E2863DF7333FF9F793FF9FFEB64C1FE7FCFF92F000FFFCF6E7C800000000000000000000FFFF1F8000302730FF965CFDC000004068025B800000383FEFEE7E7EFFBE3FBB8398FFF7C3FF1FFCB00C1FE7FCFF92F0007FF9E885D000000000000000000000FFFF1F80000061007F80CFFD400080C3D801A3010000207FEF3C11EF7FBBBFE1B334C3CFA3FFBFFF301C1FEDFCC812F000DFFBD88FD8000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "00000000FFFF19800000C118BB1DDFF781008017E003E300000030F5FFF08FF81F3B8FF7E79981C7FFFFFFD3DE1C0FEDF8D512F0011FF4F63FAA00000000000000000000FFFFDC800000C999D69F8FF803004003E000E08000000275EFF107FC9F6AEAF23E9B00FCFC7FBFFFDE0E0FE7FCD592F000EFF7FBECD700000000000000000000FFFFE0C0001E7C8DDA8FFF8000000012A000C0000000067CFEF3CFFC7E0E63F47F3D00FCF77FBFFFF80E0FE7FCC192F0004FE56AB4F800000000000000000000FFFFC080001E7C0D8121F18000008036C600000000000253BBFBDFEF9EDB9FE4E1EF0FF631F3FFFBF80E0FFFF8C192F000DFCF5E61B9000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "00000000FFFFCD00001E0E060E21F1800000C06CCA0000000600000367FE5B87F0FBFEE7E1BC80FF2993FFFFBC0C0FFFFED592F0017FFEAB663A00000000000000000000FFFFAD80001E3C070D69F0000000C06D7C00000203002807C3FE1F9FC0FFF8C7373CE1F73BE3FFDFFC040FE7FCD192F000FFB58AD49D00000000000000000000FFFF930000003C671EC0F80000018063E800000003000907FF7E03DFC3FC79DFBFFFE3E7191FFFCFFC041FE7F8D112F0007FFD61C82000000000000000000000FFFE4A00001E0C5E0D80780000018002700040000000002FFD3E90DFDFFDFC7F9FFDFFDF7D1FFFFFF8041FE9FEDD92F000DF7B35B408000000000000";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = "00000000E18040000000F8C006001F20000000DAE019A300000000BFFC5CC7FFEFE7DBFFFFFFFFF9BEF3FF7FFFF7FFFE04E632E0017B07B9C00000000000000000000000C38040000000FD8607873E000000023C180C30180000007BFFFFEFFFFFFFEFFFFFFFFC77FEBFD7FFFFFFFFFFC4FFB2E0012A07908000000000000000000000008300C0000060CF050766640000000220041C00400000607FDDFFB3DFFFF3FF7FEFFFFFFFBDBFEFF7FFF7FFFFF87EB2E0004A00000000000000000000000000004F00C00000BC030203E36200000048002030800E0000804F81FF7BFFFFDFFF3F6FFFF7FDFDFBFFF7FFFFFFFF99FE72E000F203800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = "000000000600800001B806000FF16200000008003833C01E000001001F1EFFFFFFFFFDBFBFFFFFFFFDFFFEFF7FFFFFFF81E772E0017A0080000000000000000000000000020000000000060001F1E200000000001B7AE00000001100001EBF6E7FEFFEF37FFFE7F3CFFFFFFCFFFFF3FFE1E172E0016B000000000000000000000000000002000000000000000180C400004000002FF180830000098018FCE7DFCF3FDEFF9FDABFBFFFFFFF87FFFFFFFF836172E000CA0000000000000000000000000000A00040000000000002D80C000810265009DF00C3000000000677FFFBFFFF83FFFFFBFFFFF6FFFF87FFFBFFFF03FFF2C0007290000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = "000000000000800000000000003006000FF4007001E40001800000003FFFFFFFDFFF40BFFFFFF5FFE1F9FF3FFFDDFFFFF1FFE2C000591C0000000000000000000000000000008000000000009000020009F8000000600401980800803FFFFFFFDEFFFFFF67FEF7DFF3FFFFFCFEBFFFFFFFE7E2800123180000000000000000000000000000003E0000000000100603000CF500000040C00058000000FFFCFFFEFFFFFFFFFFFFFFDFBFFFFBEFFFBFFFFFFFE3A200004B14000000000000000000000000000000003C000000198010070007D000000001C00020008004FFDDFC7F3FFF7FF7FFFAFBDFBFFFF3FDFFFDFFFFE703E200007B10000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = "000000000080000C0000000180100380000410000180C040000180000DCB87FF3FFF7F7FBFFAAFFFFFFFFFFF9FFF7FFFCF8FE200005910000000000000000000000000000004000C00000060073001C0012F8000430000000801C000077F67FBFFFFFF7DFFAFDFFFFFFFFE7F3FFFFFFFCFCE3280000110000000000000000000000000000004000E000000600720118004FFD000000080020801C01003FFFFFFFFFFFFFFFFBFFEFFFFFFFFFF7FFFFFFBFF4802C00061100000000000000000000000000000006001000000600A2001100BFFF1C230E040000001C018013FBFABFFBFFEFF7FEFFFFBFBFFFFFEFFFFFFC3FEB802E0006910000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = "00000000FFFDCF0000000E7C1C00FC00000380C3F00010004000001FDC3E03FDBC287CBDFDFF723FF9FFFFFFFC001FF3FEFF92F0006CD78B450000000000000000000000FFFB8C0000000F3C04017C0000030166CE00700001003070FA7E1BE7FEA37D8CDFFFFA3B6DFFE3FFEC041FE7FCFF92E0007DFD87000000000000000000000000FFF7010000001C3C0C0B38700006015FF91FC00001003070CE771BBFFC8373CC9FFFFE39FFF9F87FEC8C0FF7E48012C0004BFFD68E0000000000000000000000FFEE83000000181D39187CF02006019851A800000C00009EFFFF0F0FF6981FC3F9CF8FF03E7BFFFFF8040FFF7FCFD2C000DA4F2D4580000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = "00000000FF9C848000001C49F3DEFC23000000F8667800004000001FBFFF1FDFB61E7FE3FD63DFF5FFDFFFFF66801FFF0CF80280017BC31C5F8000000000000000000000FF380300000184618B9FDA383000006C6C3800000008007A8FFF8FFF37FFFDE62F339FDDFF9FFC7F7E77FFFDB9F80200006CB75AF6C000000000000000000000FE70800000018020F6C7E4EC28008048862800000040300FFFFE1DF1FA2F3FFF7FBFFEFDDE6FBFC7FF03AFFDC3FC0200004FFCB1FEC000000000000000000000FCE08000000080007DF3E9480001000636480000000001F87FDEF4F9FF2E7FF99FBFC877FFFBE0DF9F032FFFF6FE020000A73C61FBD0000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = "00000000F9C08000000004407DE37EAA000180063A91810CC08013BBEA4F7C53C1FE48301766E3D3001BC139F7832FFFF6FC02C001629CE7F7C000000000000000000000F390000000001C407BA2DE8E0002800208211C1C000008FFF87FECA4C7DE4FBFFE7FFFDFE1FFF8FFFFE7FC480183F2C0001663D7FFC000000000000000000000E712400000001EC03122D0D8000000039102981800000CF9FFD2FBFFFFFDFFFFFBFFFFDFFFFFFFBFFDFFFB0DC387F2E00045E000F20000000000000000000000CE00400000008700600433A0000000236347F8B8000080F51E37F3FF67FFDFFFBFCFFFDFF7BFFFBFFF7FFFC5C3CFF2E000FCE0691500000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = "000000009E00400000006600E4001AF8000000304CC7ED60000080F3F82BFBE7E3EFFFFFFDFEFF5F7FB7E7FFFFFBF3CFC38CD2F0016A846D7C00000000000000000000003C00400000007C4463003BC0000060384007F8E0000600FFC0100CFDEFE7DBFFFDDFFF19BFE7A6EFB7F83F5FC39CF2F0013A84231000000000000000000000007B00400000006844000066A000007059C00F71C0000000FDC3910CE9FFFFBFFF9FFFFFFEFC6FFFFFDFFA3FDF87CCF2F000471E99100000000000000000000000F28040000000E1000D281F30000000573005F0800018009FCF182DEFF867FFF91FFFFFFFFCEFFFFF3DF3F7FE0FCFF2F000F387901800000000000000";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "00000000FFFFF87F6EB04BFE7226FFF800001E30400000001806020003C01CF191CDBF7DE0EBAFFAB8D0A0FE3E301FFDFEDD92F00065F37FCCB868000000000000000000FFFFFA722400004C724EFFFC00000F0780000080780600010008187173DFFF7C707F3FE2F8F891763F3C1FFFFED112F8006F7DBFCEE659000000000000000000FFFFFAF07D0031FDF24BE7FE00001D0F00060E03E10300010018B0737FEFFF7C397FFFFC78F891762F3C1FF7FED592F8005FFE1FFF50FC000000000000000000FFFFCCF042004025302687FC0000088C000038000703000280A484F3BFE5B8FEFF7FFFFC78F181F60E0E1FFFFEF592FC0057BE3FFFE0014000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "00000000FFFF86706C00000194257FFC000000064001B0000E0303C28E078071BFC5FF18FFFDEFF858F181F6060E1FFFFAC192FC006FBC3FFFEC04000000000000000000FFFFB0700C02181396357FF800000044800110003C0304E38F1BC0F3FFD7FF1A0FB7EFF958FD83F6060E1FFFFAC592F80067B97FFF5840000000000000000000FFFFB0200C3238BB94257FF000000020800218007C0188F07E71C073FFD5FE220FF77FFBD8FD83F6060E1FFFFAC592F00040FEFFFFD059C00000000000000000FFFF9020083037DB94257FF8000000300033B0003C0C31F8847FE0B3FFDDCF307FFFEEE3D8BD81F6048C3FF7F8C110F000D87BDFCCDED18000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "00000000FFFFB1000000FFFF94257FE0000000238000C000F00C39F7879FE2E27FA7FE187DF7FEE3987F9006069E1FF1FE4C10F00000E7DF6EFB00000000000000000000FFFFF0800000FFFE16677F8000200003C011A003E00C07F7C7AFE0E2FFA7FE087DFFEE70D8F99006068C3FF7FEFF90F000E9DF6F5875A0000000000000000000FFFF908000007FFBB6667F8000200000C0012003E0000477C7F9F8E9FFE7DF0C3C7FEE741F99D00607EF7FF7BEFF92E0006B9F8EF3D400000000000000000000FFFFA68000107FF7FBFEFF80000000008F20F180C0003C03E3F5F8EFC33FFF001FFD87F81FFFAFC60F841FFFFEFC92E000BF7DCCEB0A200000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "00000000FFFFB780001057DF7DFBC0000000000089203F418000300FCBFFFC8FFF7FFCC60FF7827E5F5FFFFF0F041FFFBE8012C00074F38F6F1AC0000000000000000000FFFFDB80001087E78FF800000000007801902FFC00004089FFF2E5CFF1FF0383879FE03B5837C0798FC05FFFFE01F2C000EFFB5EDE5580000000000000000000FFFFCB80000087D18F7000000000007F8790F3F80000C1C33F10F18FFBFE0683E7FE7FFF40B7601CDFC3AFFFFF8002000053F96DAE2080000000000000000000FFFFDF800000FDCF816000000000006E0F93AA90000000A73B58718EBFF081C06FBC7FFCC37D831E65832FFFFF80020000DFF9F76CAB400000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y33_N0
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~6 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~6_combout  = ( \my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \my_rom|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a226~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a202~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a214~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \my_rom|altsyncram_component|auto_generated|ram_block1a226~portadataout ) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a238~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a202~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a214~portadataout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~6 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~6 .lut_mask = 64'h0A5F22220A5F7777;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a286 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .mem_init3 = "00000000FFFE9F800000007FA000F00031E00000182240698C1D8000100FC68FFFFF7F7DFFCC700C008004000800000000000000001BB400000000000000000000000000FFFE1005000000BF2012780030400000183B80700FFE800000BFE0EFFF7AE0383FFF7FF9E000C07F940000000000000000333400000000000000000000000000FFFE7F8400000027A003F80061A0000020DDC0600003C00000BDC78FFF7E0CE03FFFFCEFFFFFFFFFDF7FFE381C00000000593400000000000000000000000000FFFF7FF6000000238800F00004F66000E2FFC070003FC000007FCFDF79F822223BFFFCFF7FFF8FFFFFFFFFFFFE000000004AE4000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .mem_init2 = "00000000EFFF7FE00000001BC10010020BFFF800C275C0F000B98000003CFFFC3919AE1FB28F46B7BFFF7FFFFFFFFFFBFF800E6000366400000000000000000000000000EFFF7FA1000000F2E03B7BD88FFFFC0180DC40F801E98000002FFF3C7FF8371BF180422EEFFEFDFFFFE1FFFFC7800C7000336000000000000000000000000000FFFF7FF0004200FFC0FBFC0017E7E00307C9C0780087F000001FCB38FFEC700BD9018326FFFCCFFFFFE33FFF678018700073E000000000000000000000000000FFFE7FF40180017392C9EF804987800006C9E07800DFF00000071FF0FF6C019F1B7F133FEFB047BCFFE33FF3FF8008F0003B60000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .mem_init1 = "00000000FCBF87C00F2143571FC3EF80410000000CE2207811CC60000007963FE33C0CF80BCF1FFE7FB30F3FFFB73EE77D9C1170003BE000000000000000000000000000FE3FA0001B01E7F53FBF81804080000008CA1018030FC0000087FF84E7128CFA4B1DDE7FFFFFFF73FF9EFEA7F9841160002B6200000000000000000000000000FE3F80003300BE7E1BB7800004E800000360700C39E6E0080183FD3AE4961E018EB89FFFE7B8FFCFF99EF9F3B0FC014000F36200000000000000000000000000FE3B80006180FF3DDFFF70000BFE000001C7C0061540A0008005FD058FFD710C8A1BFFF6C784FFCFC3DE7BFF20F0094000FBEA000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a286 .mem_init0 = "00000000FF1FCC00008061FFA1FFF00007F8000003A701861403C00006056209C8FDE1FC383DFF70CFC667F203F2E7FFC9810000007FC800000000000000000000000000FF9FA00000406CF9E1EF70000BC800001CD100060E018000070E03C1FF01E0707D38F300FF4C05DC07DDFFFF8DF000000062C800000000000000000000000000CFDFE00003001DF871EDE000000000001C78000E1E018000019E03FFCEC73FDE38F8FF9EFF801F06607DFDFF05B0110000EAC8000000000000000000000000008FE7E00083801BFDFBF3C300000000008000C00FBE00000001F31EFFFEFF3FFE7FF0FFDFFC017E0E49F9DFFE1931314000B3CC000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = "00000000FFFFFFFE0C07EF9BFFFFFFE820020000000004000001E080600130FFC09E48B80E4D418309210804502F3FFDBAFD907000C5FBFCDEB000000000000000000000FFFFFFFF7B84BFFFFFFFFFF0C20100000000100400000000E000007079CC0078002A07826C00000017C63FFFFEFD90F00047FDE04F8000000000000000000000FFFFFFFFFD07207FFFFFFFE62B8000000000300000080200E006017F3E0021FC0C5487F40C02430113CE1FF7FEFD90F0009FFDA3D7C000000000000000000000FFFFFFFFFC073FFFFFFFFFEA5A0000000000200000102000400003F7EFE010DC3E3FFFE43C076783180E1FF7FEFF90F0004DF9CB2290000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = "00000000FFFFFFFFEC023FFF800000107000000000000100009830000000074FEBFD98FF97EFC7803D07A5B93F801FFFFEFF80E000C7FBF1190800000000000000000000FFFFFFFFC5003FFF9026FFF800000000000000004380000010000DF7FE7E68FDEFEE75847F0F9BFF3FC01FFFE28000E0004FF3D6FD5000000000000000000000FFFFFFFFF8005FFF94241FBC00000000000020000132000000005E807BCF88704FFC7DC1E6FF781FBFE4FFFF80FFF04000DFC7B6DA8000000000000000000000FFFFFFFFF40083FF942D7F9C000000000000800007020000E00028A9F903F81001FC79840107F8183C81BFFFFF000040004FCFF69780000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = "00000000FFFFFFFBC00023FF84277FFC000000380003000006C00003800008B83C3CAE4000F7F8E06C83A6F8BDC1FFFFFF00000000D7DF772F5500000000000000000000FFFFFFFF81803FFF84277FF800000010400600000600180200000C37DB767378023FFC687A06E0DBD5E3BFFFFF000000006F9F7FA38800000000000000000000FFFFFFFE2E985FFF94267FF000001063800000240700000010000F78C36013D8023FFC4B5E00009F0401FFFFFF00000000579FED85A000000000000000000000FFFFFFDDE9BC9FDF9426FFE0000011C1000000243300000018000FB000003600407BCD5B68E00001C7001FFFFE0FF2C0004CC7DCCD55000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = "00000000FFFFFFC167AEDFFF94267F80000032020000000C10000030080007B000F9B60F027FDFC36000C07E27CC1FFFBF8012C000677BDD7E9200000000000000000000FFFFFFDFF4BEBFDF90267F8000000F8008000000100C003000001FB18AF7F67982FFFFC37A01C01E25EE1FF7FE7F92E0004BBDFC7360B8000000000000000000FFFFFF9FF4B0DEE39026FFC800003D8720020001C8000030000C1CB13FB7F6787FFFFFDE7AFFC01F3CE61FF7FEFF92F00051DEFF3BD640000000000000000000FFFFFF97B6BC77FF9226FFF800006F38000680000800000001441CB1BBA7FEF863B3FFE6783FC1FE2F363FFFBEFF92F00065C6EF9888980000000000";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a274 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .mem_init3 = "0000000007FFE00003E01FFEF9B983800000000008F0100FB8000000011037FFFFFFFFF4EFDFFFDF7E071F0C9B73F9FA01F0F1600072C00000000000000000000000000018FFE00003C01FDFF9F9E6000000000140E0001FF8000000001037FBF3FEFDDF7FFFFFFFFE7FFFF9BFFF8FF98FFC71600062C0000000000000000000000000000CBFE00003C00FDF7CF0EE300000000181C801DFE400000000002803BE73FFF9EFFDF9BF9FFEFFFBF7FDDE9D19FCF07000EAC000000000000000000000000000803FC000011037FFF7F3F8000000000C01FC003F6F000000040000C60C03800C7D07F7FFFF75FFFF7FFFF01D42FCF07000F2C7000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .mem_init2 = "00000000C03FC00001F077F0FFFF19800000000407DC0007E580000000000A0A04405204098EE7FFEC08F0900FFFFA0200FC71F0007ED700000000000000000000000000E41FC00009E37F80FFCFF300000000001CF00007F3C003800001F8243785004E110EFFFFA73020086D81FFB300F971700047D080000000000000000000000000F63FC00008E09FC06F8FC3880C0000001870005C076007C00001E88083010F8E0198F3FFFFF606388D80BFFD05BBF17800C5D780000000000000000000000000FA3FC00001E07FC0E18FC2001000004038D0F0FE076036C01800F6D584202F82C1BFDFDF79FFA4628CC1FFF8219FF1780035D7800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .mem_init1 = "00000000FC31E00003C67FE1A0FF8004E000002008A0400FB7F060E018000F013300098300FD6F7018C1F1FE3FFDFFF800FFF0780065C782000000000000000000000000FF7FC000039EFFE3F0FF8024000000200DC071802CF861E008001FFC4011AC38C6E400C02201FCFBFFFFFCB0007FF078005157ADE00000000000000000000000FF73C000031AFFF1F0FF80000000003C1B807080061809E0000001F03000E45DC60E040000808FF3FF4D3FF2087FB0F000DB8370F00000000000000000000000FF91A000003E7FE340798003C4CC00383260040004080000000C00710F804F86F64F7144024001C7FFE7FFA204DF3070006543700000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a274 .mem_init0 = "00000000FFC0A000001F7F03409F8000C44030300060020007C620003800DB588030FCCDF60F088C79182150079EF3B749FFB07000E2F170000000000000000000000000FFF6A000001E778701BE000C018070028C008200009877803800039C73FFF73E3C208C1403C1CC780FC38DFC08BFF0700044F374820000000000000000000000FFFA2000001467C300E600000042001E7C04000000581100780003FE700AA7A798FFFED9901BFB1E1FF89EFF019FF0E000C7DAC5128000000000000000000000FFFDA000009EB7C367E400000076201C0006200000FE4000EC2006BFE077FFF3CDFFDD7E618F01FC3FE07FEFC1DFF0E0002A52FBF900000000000000";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a262 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .mem_init3 = "00000000FFFEA00001AEF38FF778000080A6300C0003400000C6B0400E00014EF0D8DC06003CF81866C700387F82FFFFE380804000FF3F4B7BC000000000000000000000FFFF2010079CE507F3C7E00211DFF0000003C00403D500400000018411B48086007C2E000C360038BF00BFFFFF8000000049F5B5FFC000000000000000000000FFFFB00401FCEE0D74BDA00201FF8000000180000779404000C01C0019F3828E40CF3C3F107B2938FE00FFFFFF80000000CBB5D8F98000000000000000000000FFFFD006317C3E1FFBF7D80000E700000030000001F04040008303CB18C3760601CB387038F920003A02DFFFF0000000016ECFDA32C0000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .mem_init2 = "00000000FFFFE084403FCE1FDBFD5E401662000000100000017840004060007E00C6BE0E187D4080703F0C1A3E061FFFFC00304000F7752C4CC000000000000000000000FFFFE0025203821FE7F7EA0016560000101880000020400000A0009E19C2100D0C50C000F5270C19380E1FFF8FFFD1E00055E58B4D0000000000000000000000FFFFE8225603C00FEBFF0600500400001E00000000C0060000008C124524805A08E0E01E451380C1220F1FFFBE7F126000DCB7B0E00000000000000000000000FFFFF422A41FE0C7D3F80000083C00001E00000000800001801CCBE267FF26602167F43B1909C004226F1FFFBCFF90F0006EFF730280000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .mem_init1 = "00000000FFFFFE5FC13363BFFDA00000081E00003C30000000803000000C246201BF62A2C56734380319C109B06E1FFDFEFD90F000D67959C00000000000000000000000FFFFF9D30199237EF8100000383F00000F30000000806000C0002C4110BF1BE140671400B311C70DB82E1FFDFADD90F800576DFCA82000000000000000000000FFFFFE53009B47DEF010000070EC04000E000000000080000000100080DD9FC108E8818001041F86300E1FFFFADD90F800CDBFDE691000000000000000000000FFFFFBFEC3F0E18C638FFF8061880F8006800000000000000000084CC7C0CBCC6068898440463F84300E1FFFBAFD90F8014FD6543C24000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a262 .mem_init0 = "00000000FFFFFF828193B3CDFFFFFFFFC18070000100030000000400200000440061F577A0608F105097F7C2200E1FFFBAFD90FC00F7DBF92B7000000000000000000000FFFFFF80E4930BCFFFFFFFFFF1803000000006000100200000000626CC0DB12100410F18DC17B042A80C1FFFFAFD90FC0017EFD3D1F000000000000000000000FFFFFFC111F00CF3FFFFFFC0000020000000080000002000000005E04F4661E110410C002C9E1002608E3FFFFAFD90FC009FF594BBB000000000000000000000FFFFFFB86E70BB4BFFFFFFC0200160000000000000006000700005E00EDCF0A03C600DD308113026D00F3FFFBAFF907C004FFADF7F48000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y33_N33
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~7 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~7_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a274~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a262~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a250~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a286~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a274~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a262~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a250~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a286~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a274~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a262~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a250~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a286~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a274~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a262~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a250~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a286~portadataout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a286~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a274~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a262~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~7 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~7 .lut_mask = 64'h018923AB45CD67EF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y33_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~10 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~10_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~6_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~7_combout  
// & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~8_combout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~9_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~6_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~7_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~8_combout  & 
// ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~9_combout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~6_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~7_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~8_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~9_combout  & 
// \my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~6_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~7_combout  & ( 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~8_combout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~9_combout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~8_combout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~9_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~6_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~10 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~10 .lut_mask = 64'h0047CC473347FF47;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "0000000080E3F80102002037F0AFDF7FFFFFF9AFE710000000000001D4912363E1F1F06E3FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000080E3F863000001BFFCCFE3FFFF87F9EFE181F00000000000E9448D8D0D87806A3FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000080E7F843000081CFFBAF87FF7F83CFCFB9FE3FF000000001D59F36343C361E62BFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000080E7F8430001CDFDF5ADFCFFBE5CFF89CCF8833000000000A82C48B1F0B8784ABFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "000000008067FC780087833FE1197F7FF7FC9E019C6003BC00000001D4D3674743436066BFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000008027F3780005836F01F9CFFFF87E64C3BC079FFC00000000E9458D1B1B0F0EEA3FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000080A7F20018038CCCE6C79FFFFFBB4E403E2F7FF800000001D4927C68687C3C64BFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000B4FC861833031E06C2FFF3EFBFDF401A3FC05000000000AA2891A1E1B1A06E3FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "000000008087F8810821418F9047FFFFF3BBFFC098F8007800000001D4A346878F85866EBFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000080EFB80019066066C96DFFF9E3FBFF948CC007F800000000E84D1A1A3E343E6EBFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000080EFF0082010003CE0797EFFCFFBFF94C8F9C67000000001D4167CD8D8B0F82EBFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000080AEB80426100C0FF07AFC7FFFFFDF8C5CF8CC7000000000AA69B1E343C3404ABFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "000000008084FCC00C48CA17F34FFDFFFFFFDB98100020780000000194A24F8D0F090E2EBFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000808EFCC00C01840F7B74FFFFFFFFFC9A7C58387800000000E9493E2C6C6C7C6EBFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000FFC0008C100A77D1A707BCFFFCF180DF000F800000001D11678D1A1B1E06EBFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000007F8012078639EBC3E707EECD78A000EADC07000000000AA692346CD87866EBFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000F06700000000001F36FBFC000201FCFC1D003FE000000002BF52801548A528DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F0FF80000000001B30D33810789BFFFC087800E8000000037E84152AA9D0A6DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F0FF8000000000268083E8187737F7E00880992980000000FD5AAA057329CEDC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F0FF800000000022C18FF8E37726FFF97800003080000001BC95554CAA1328DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000707F800000000002038FFCC770023FB87E000310000000023B6AAAA9154A27DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F04F8000000000091007F81FF0230FF07E041960000000017ED5555572954ADC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F09F8000000000181003E83F8057CFFC7C00314000000000F92AAAEAA55280DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F0BF800000000000000FB8330060BFBE3840F23000000001BE55555544A653DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000F0FF800000000000019EF003D3E23FFE1820E0B000000002BBAA2A2AA954C6C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F0FF80000000000003BFF0017BE37FFE3C002078800000037E545255513A9CFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F03F8000000000002728B80103C3FFFE3844253000000000FDAAAC044A1538CE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F07F8000000000000FE5F80001873FAE18AC3130000B00013E5550009540A6DFE39FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000F07F8000000000000FE5E0000986378EDC0210F8000FC002BC82155552A94ECF502FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000707F8000000000000E1C860104F6D30F9D861FF8000FC0017E567AAAA55128D4FFF7FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F07F8000000000000677E383FFFFDF8F3D387FFBFC0E8000FCAA9555442A62DDBF3BFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000E07F80000000000033E7E3877F59FE8FF475FFFFFC0FC001FF50AAAAAA954ECE1FFBFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "000000008C3FF000000000000C0DE19C3FF5FF8FDDC000400000000092A1096925966856FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000008C3FF00000000000001CE300BBF2CF0E7D00006000000003ED5094929269E05EFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000082FF000000000008018E1C03FE6FC07F5FC00FC00000000DAA5294929A28A5CFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000486FE0000000000001007DC03DA67C27F020017800000001A5409494928A2856BFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000C86FE0000000000001682FC19DA37F9FF40040300000000292294A434920E04EBFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000D82FE00000000000004C9B843D6134CFF300003000000000FF50B4A514B3CE5EBFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C02FE000000000000058108C7BC0648FF00400D000000000F8A2420249453C5CFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C03FE0000002000000D836D9F7882F7FB401816A00000001E550A5282414505EFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000C01FE0000000100007B804CFCFCA5E3FF807E33800000000BAAA42124249405CBFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C00FE0000003180005D80647C7EEEA0D780E007000000000E414210529259E5CBFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C00FE0000000000007D80001FF6CFE3EFC8021C000000000DAAA5096120A685EBFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C807E000000000030FB803077FF9EFFDF20049C000000001A414A5796528205CBFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000C80FC000000000030F3803004BFFF5FBF80039F1000000009A2A108094A28E5CBFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000601FC00000000000081C00000DFFFFC3F8407B7300000000E4152948694B3C5CFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000603FC00000000018000001800CFFFFC07800303000000000DA0A2494A4B4D05CFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C07FC00000000039800000A00CBFFD8D1C8033C99980000065154A524253445CFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "0000000010FF80000000000400470000C200000802000300800000380080E07F81FE04EE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000013E6C0000000000C008400008E0000000200018000000861801F87B81FE07E6E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000013E6C0000000001D80FC4821F400000000300C8040000CE0000FBF83FE07F06E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003E680000000000C01F87030740000000000001800006000300FFC1FE073006E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "0000000003E0C0000000000C01F00037DC000000000081F800004180E07CE1EF0FF00E2E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003E0C0000000000C03F9823F9C000000000100EC0000C080C0060F707F80FE2E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003E0C0000000000C623006705A0000001080000E00000081C008F707F81FE02E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FE7C0000000018C600304F398010000E7C0001E000007C0C387F83F81FE002E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "0000000027E1C000000000BC8001A0D3F8000271FE4A000000020CA0F677C1FC0FE07E2F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000005E1C000000000F8800161FFF4000018C7700000600008A048EC1E61FE07F06F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001E1C000000000190040619FEF00000C4F4004C080000441E3F0F307E07F002F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001CDC000000000183000709DFBB800401F80180100000300C987B03F07F01F2F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000004FC000000001197030E8CCEFFE00001F00308300000000F21F83B87F81FC6F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000002FC0000000801867334483FFFF0420060030064000000148EE1981B81FC02F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000FC000000000183FA003E3FF18000004001E3E60000001B330FE1FC1FC066FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000003C400000000310F443381010400000090083F00000000C887E0FE0FC0FE6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N21
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~2 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~2_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a118~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~2 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~2 .lut_mask = 64'h02A252F207A757F7;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000002FF800B038E09922BBF37CDDD8C80C0C001FE000000001D4A2CD0A163C1E6EBFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000027F838640040220821E736FFF0F9041C7FFFBFFF800000EA4B346878B0F06EBFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000167F8A02180187E01539FF37FFFF080F8BFFECFFF800000D534D8E3E3C7C0EEBFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000016FF84A0402183C017FC7FB7FFF5C63F6FFFFDFFF800000AA51238F8F1F0E6EBFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000816FF8801C064C7C01CFC37FB881EE7BF67F87BBF8000000D4248F347C68284EFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000810FFA30281A1EEC017E007B0780EFF8707FFF8FFFC00000EA8B2471F1E3E04EFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000080AFFE01181C42780119203B8E0061C036FFFFCFFFC00000D524D163878F0E4EFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFE2330180B988BFC003F0A0045F8767FCF8FF3C00000AA51648A1E3C2C4EFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "000000008177FF0040800B1C01FF827CDD0007F9F67F078AFFC00000D4268A3C78F1F04AFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000081FFFE0044A0321801CA0057DE0001FBEE7FFF8FFFC00000EA8A28B163C7864AFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000080FFE80044835D7C210800797E0023728E7FFF8FFFC00000D53CB3478F1A1E5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000080FFFC4008C36CFC005000099600237C4EFFFFBBF9400000AA51411E3C685848FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000007FF8000082009C0070700F031028B7D67FC7BBFF800000D4241468F1A1C062FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000080FFF8000180007C0021600201B83BE6F2FFFF8FFF800000EB8A79A3C78F0E4AFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000080FFF9801102007C0000000D00383F6FF0FFFFBFFD000000D53CA3891E3C384EFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000080F7FD8061C001F4008003190036BC47F0FFF03000000000AA128F3478F1E04AFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000F07F8000000000001BC9E19368FBFF9FFC7DFFFFF80FF000BAA15555554B28FFF77DFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F07F8000000000000BE3FF01EFCFFFFFFA7FF730000FF003E642AA8EAAA672DEE77DFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F07F8000000000001FE77F01EFCFDFDFE0678300180FE000FDB555151554CCDAEDFDFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F0FF800000000000BFEE7021C7C7EDFFB2639F80600FC001BB42AA1400AB98D2479BFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000F0FF800000000001C704E021FB8CFD7F40671F00000FE002BA95522AAA2770C69EE7FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F8FF0000000000036739F1F1DB90DEEF83E60000004DA001F74AA055554CC4DEBBFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F87F000000000000CB9FF1F1FC3CDFFFCA630000004DE000FD9542AA2ABB9C5CB7FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F07F800000000000CFBFE1B3A00C6FBFF2670000048DE001BB4A9555546753DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000F07F000000000001003FC84F200FEDFFE0660000000EF000BA952AAA0CC0ACD9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F07F00000000000F00BB883CF85BC7FFE3660000000EF00175285540A99B9957EFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F0FF000000000026019FC9E4F81967FFE1660000000EE000FDF4AA9555551283EFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F0DF00000000006303DFF367F818FFFFF0670000000FC001BF295502EAA889001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000F0CF00000000003393E7DFEDF9B1FFFFF0C20000000FC0023BD2AA5511199613FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F0FF00000000001D90C64F49FF73FFFFF8800000000FC00177A552AA33330C27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F07F80000000000CB1ECDAC780197FFFF900000000038000FF52A855662AB05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F85F800000000009B9F0FE01007CFFFFF9001FE700018001BFB542B0555861BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "000000000141C986000080200F00390B400FC00001C007E000000000F21F07A07E07F06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000173C0000000080003863D8F005F80000CC02E030100000148FC1B87707F006E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000E7CF80000000000607CFFFBFFFE01800401FFFFD8000009361FC3F03F81EEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C7C580000000000E01CFFFFF7FFF800019FFDFFD800000CD8761F81F83FC6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "0000000004C7C78000000000040187FB9F7FFFE370FBF337F9000000D63F07607C1FC06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001CEFC780003E300600038FFB9FFFFCD077FFC137FB800001C8F83607E0FC0E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000008EFC0C00400106700067FFBF7FDFE6C3F7FFB4FFF8000001361F83F0F607E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000CFE0200CE000C700025FFF737DFF6B9FFFFBCFFFC00000CD07C3F87E07706E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "000000000055E0C0060C000D980FEFFFDA7E4F29B03FFBDFFFC00000D43E0F83B07F006E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000005DE02001083F15007C7FF99AF6BF00B43FFB5FFFC00001E8D8761F83F81EEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000005DE050004C3E0740FFFF5FC0166F01F67FFF5FFF8000003341307C0F81F86E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C1E0300F08000771BFFE6F45C0E987E67FFB5FFF800001C90F8360FC1F806E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "0000000000C1E070230800000DFFBEF7ADE5FCE6E6FFF133E8000000D4761D87607C0E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000080D5E060A30000000FE1BEFFFDEFFC63B6FFF13FFF800001E9F86C3B07E0FC6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000D7E034410000084DE07FF7E1FF7C5056FFFFFFFF8000003343F1D83F07E06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000F7E03C400002039DE6FFF6E73B9F3017FFFFBFFD800001E91D8761F83F00EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000C07FC00000000019C000F9801F03FEC49C3BFFBFFFC00000F92294A52925145CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000C03F80000000000CE0037B800F07FF6D885FFFBFFFC00000E42172825290705CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000C07F80000000003D601B23800F77EFE8087FFB3BF9000000F8C0A5294929A05CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000C07F80000000003C480982403F7BFFEC184F8033C980000125A14A5290A30E5CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000007F8000000000030001CFC073FBBFFC0A4FFB3FFFC00000BB50A90A494B385CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000007F8000000000430002CFC0337EBFFC0A0FFB3FFFC00000E4225294A534B05CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000407F8000000000138002FD807CECFFFE0A1FFBBB09C00000D954A54B4A43CE5CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000407F80000000001C80016D801EE9F9FB1A0FFB3BFFC00001A4AA10A52425145CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "0000000040EF80000000000D8003E6801FF9FFDDDA4FFB3FFFC000023955294A5292515C7FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000040FF800000000000821877002FBFFFF4DE4FFB3FF9800001E4AA54212569E4547FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000060FF800000000001E31817420F3D7FFED64FF83349000000FB542A5294929C54FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000060FF800000000C03B30C34960B8DFFF7FE5FD13FFF800001B6AA9421294A285F7FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000607F800000000187B3071C061D8FFFE7F85FFF3FFF000000B95522948424A05FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000060EF80000000010A39A7D806246FFF87F8CCFFBFF8000001FEAAA5094A524C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000406FC000000003800DFFD01F00EEFF9FFCCCC00000000000FB154082AC012853FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000403FC0000000014780F2001F9AFDFFFFDF80000000000001F62AA14A5294505FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N30
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a106~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~1 .lut_mask = 64'h028A139B46CE57DF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000403F800000003047E0F3006D87FEFF7FEB0000000000000089155094A1694C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000407F800000003377C3A300F9E7FC7BCEBFF3BF6000000001EA02A97B54A5145FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000607F8000000063E75FE704F1E7A5BFDFFE7C002000000000DD2154A5294A705E7FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000E07F800000000FC1DDFC01C363C19EF7FEF9802000000001328029421529E65E7FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000607F8000000000E17FFE01871FD90DF558F7473000000000BD2A10294A129C5CFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000607F8000000000A1FFD380421FDF7FFFF11F407000000001FA540A52954A285CFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000607F8000000000E17C9E00F03F43FEFFF3F8C06000000000FD2A942A50B4E65C7FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000607F8000000020E1FF1F005C1FAA7DFFFFFE82A000000000FA552A94AA524E5C7FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000607F8000000000C3743E807E1FE87FFFFBCF003C00000000FDAA152A9425285C7FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000607F800000000043F07C00FB1FC25FFFFFC3003800000001F3554A850294305C7FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000607F800000000071F0BC06FB1FC21FFFFE02186000000000FEAA8142A529465C7FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000707F800000000030E0F927F67F098FEF3FB002E000000001B15542A140949C5C7FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000706F800000000018EFE060F0FE097FE67F80007000000000BCAAA051294A785C7FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000F04F8000000000080F800871F9DBFFF0FF04116000000001FB55540A72A4A65C7FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000F0CF8000000000041F8009F9B162FFF1FBA003F000000000F68AAA15C9538E5C7FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000F0CF800000000006778101FCF3E7FFF3BC007EFFC7C00001B111550394A5385C7FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000C0F7F9806040017C0100038C0027007FFBE0000000000002B527345163C78E4EFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000008077F800406001FC018007801818321FF900008000000000CA9471448F1E3C48FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000807FFC0C004011F60F883F001839750FDFFFFFF000000000D529E7923478B052FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C07FF83C0C40C0BE0F881000563C630C7C8081B0000000008A328A68F1A3C648FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000C077F8380C70ECF20EA000000C3CC00CFF00033000000000954F38A3478F1E52FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C067F81800B8783E202018041F3448D97F80F27000000000EA94F34F1E3C784AFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C067F8180588608E200030019D0CC8FF1FC3E04000000000D539451E68B1E052FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C07FFC000080314E00C60020979DC03FFD7FE16000000000A8A39459A3C78E5AFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000E0667C03838C064E00C5006019BFC47FBF79402000000002D14A29A68F1C385AFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000E07EFC010B9C070C51A4014059BFCEFF1ED663F800000000EA34B28B3478E058FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000E07CF82190280B9C586A0000183FCEE31486247880000000D573CD2C91638E5AFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000E07FF822083002FE00FC0008282E59A394C0A170800000018AA59411458E3C5AFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000E077F8008000076E01FC0018DBF679E9D8C401B400000000914A79451A289052FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000E077F8098001C50C43D0003BF3E8F9EC0E4001AC00000001CA3CA79668B3464EFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000E073F88080C164F80120C3002BFE21DC0FF8004000000000F4730A68F2CD145FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000E069F886001332E2000043000FFE0168BFF007F80000000188A53CE3CB34484DFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "0000000000007FF3000000700F0007300BFFEB0130F000B000004004001FFFDFFFFFD9EFFFFFFFBFFFFFFFFFFEFFFF9BF9B872E00069040000000000000000000000000000007FE0000000FC1F8039780F38E00000300020000078000068FFFFFFFFFFFFFFDFFFFFF7FFCFFFFFFFFE7FFBB002E00055040000000000000000000000000000003FBA0000008C8FC83F7804080080001800000000000601BBFFFFFFFFBFFFF7FFFFFFBFFF8FFFFFFFFFFFFB6012F0006D040000000000000000000000000000803FFA0000000E9F9C0F0000000000400800000000040200B87FFFFBFFFFFFFFFE7FBFBFFFEFFFFFFFFFF7C7E012F0006480000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "0000000000807E1E00000007B8DC0F0006100000300000000000000180787FFFFFF87FEFFFFFFF3FBFFFFFFFFFFFFFF3C3801C0000EC080000000000000000000000000000801C0000A00007B80C9F700BFC000000430000000003800076FFBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFCEFF0F80000000C4880000000000000000000000000001004000006000078001BE7C13F80000008000000000000000257FFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFCD9E3E000000007C88000000000000000000000000008101C000004000018007985817E8000000380000300000030101FFFFFFFFEFF7EFBFD964C7FFFEFC3FFFFBFF80000000003488000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "000000000001E00000600000007FCC0001F0000000080000000008000180FFFFFFBF5FFADFFFFFFFFFA37FFFFFF3FFFE00000000005882000000000000000000000000000001E00001800000003300002000000000000000000008000041CF33C801FC23C000000007DC000FE7EF7F8C00000000002E82000000000000000000000000000004C0000000000000F78800300000000000000000040E004043407C007F80275FFFFFFF001FFC01FB87E00000000000000EC0000000000000000000000000000006C0000000003B037040003000000000034000000C24000000BFE01FF8006F5FFFFFFFFFFFFFF80FC03CC000000000001244000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "000000000007C0000000003986306060E00000000001E0000000040000000E03EF807E6F5FFFFFFFFFFFFFFF80C0804600000000003CC400000000000000000000000000000980000000007FE6E06060C7800000000620004000860000400878E01FFC6F5FFFFFFFFFFFFFFFF3F9BFFC600000000066440000000000000000000000000000198000000000FFE740E08446000000000700000000200000001FFC07FF806E5FFFFFFFFFFBFFFFDFFFFF0FE20000000008440000000000000000000000000000478000000100FF2F8EC047E300000C002700000000300000003DE07FF00EEE7FFFFFFFFFFFFFEFDFFFEDFFFF300000001A40000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y57_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "0000000001E7FC3C0001000FBBCE3FCCFFBC0EFC77FF000000000000D43E3B07C1F83EEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000E7F83C0000300F5CCE1FBAFFFE9FFC3542000000000001F9F0F87E0D81F86E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001067F8080000001B18501FFFFFFFFFFC19FFFFE00000000073C261F83C0FC0EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000006FF81C4100001F93601CF1FFFDFAEC180F803C00000001CD1987C3B07C1C6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "00000000006EF81C5100039F0C101FDDFFFDCE6C080019FE00000000D66C321F8360FC6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000006FF82F3801839FCC1B42C5FF34FEF018084FFE00000001E890F86C1F07C0EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000006FFC931041B307BA1C07FFEF6FFFE0101CEFF000000000934663E0783E00EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000EFFC800001F03F13B871FFFFDFFBEA507CCFF000000001E51F0F87E1F83EEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "0000000000FFFC828626B23FFDB05DF9FFFE36CB6800BF7B00000000D26C3E1F0F83F06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000EFFF00C264405EF80069F79FCE36884841F6E500000001E9B1B0F83E0F806E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000E3F788C600640C0020F87F9BCC7E88759FF7FE00000000D2C7C3E1F07C1EEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000E3FC184000008E0021D9F9FFCC7D20FD6F787E00000001E51A0F0783F0F86E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "000000000163FD90402041BC0F93D9DFFFB0DF80D80F91D88000000050787C3E1F87C0EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000160F9C00080060E0C12E0EFFFD20F80E1FFB3F980000000E9B1F0B0FC3E066E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000130F3400440048C01896227CCF2EB25C2E3011800000001528587C361F87EEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000081F3F4800C00001C02205B07DC6E9B1DD400231000000000911E1B0D07C1F06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N0
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~4 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~4_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~4 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "0000000001E780000003803FEEFEC04791000040008300200400000003000C1FAE03FE6E7FFFFFFFFFFFFFFFFFFFFF80FFF30000003E400000000000000000000000000001E580000006601DF7EFC007F8000000E006000000000E0002001FF3C07FE06E7FFFFFFFFFFFFFFFFFFFFF807FBF98000003600000000000000000000000000001E4800000063019F1FE001E78000000700200000000180000007F3C0FBE066F7FFFFFFFFFFFFFFFFFFFFF803FF1F9C00005228000000000000000000000000001E78000001C303BE10E001840000000700100008000100000027381FF807E6E7FFFFFFFFFFFFFFFFFFFFF801FBF9FC6000E22000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "0000000001C780000018703BA80600300000000080410001800000000000F81FF80FF86F7FFFFFFFFFFFFFFFFFFFFFFFE00071FE400C220000000000000000000000000001C5800000000000F1BE8030040000008618000080018000001F81F701F7806E7FFFFFFFFFFFFFFFFFFFFFFFE06FBFE7C80C300000000000000000000000000001E080000040018480180060060000000628000040030000001E7FF80F701E6F7FFFFFFFFFFFFFFFFFFFFFFFF8700001FD83010000000000000000000000000001E08000000000C7400E0008C410000002400200600700000006F781E603FE6E7FFFFFFFFFFFFFFFFFFFFFFFF81FF0001F2301000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "0000000001F08000000000E7000F0023800C00100120190C00780000001F383E607FE06E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000E0800000000003E8030020800000000310804C00C00001801EC3FE07FE06EE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000320400000000000000000000000000080800000007863E4018000C0000040184E0040C0400008001E7C703FE07E6E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003E480000000000000000000000000018380000000186330008001C0000000105801C3E00004000018FE07FE07FC6E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000E100000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "0000000021C780000000300330804401C0000000980000C3C000180000DFF07FE07F802E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000403C1000000000000000000000000000E780000000000390002001E000000007002443FC00100982E707BC0FF00E2E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0004023800000000000000000000000000067800000000072E1C03800C00000001C000003FC00003D03857FC0F781FE2E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000004000000000000000000000000010E600000000030240C04800C000000000005919FC00400001879E0FF81FE02E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001000800000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000F0CF8000000000063AE1019FF243BFFBFC73FFBBFDC00000A480AAA5029452DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F05F80000000000E267801BFBE007F7BFC7FFFBB80400003F82A5550A529CE5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000705F800000000019FEF801621E04FFFFF8FFF91000400000F6C12AA942139C5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000707F80000000000FFFD003E00E05FEFBE8FFF93BFDC00001BD025150A94E705C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000705F80000000000E3F8003F80041FE7FE87FFFBFE9C000022A55000A1294A65C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000704F80000000001F240131F800C1FFFFF87FFFBA004000017B2AA01529739CDC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000704F8000000000072E01F17801E1FF3FFA3FFB3879C00000F655440214A7285C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000070DF80000000000608C0E1FC01E3FDBFFC7FFFBBF9C00001BDAAAA852B14A65C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000784F80000000000000C0737E035FFFFFCD7FFFBFF8000002B355554A25294C5C7FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000784F80000000000020F15EDCC21BFDFF107FF8180180000378AAAA81467428DC7FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000784F8000000000007CFF5EFFCE09F0F3987FFBBBFFC00000F7555550A9CA765C7FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000F80F8000000000003CF3E7F39801FFFB9C7FFFBFF9800000BDAAAAA253A94ADC7FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000F84F800000000000E990FFE00003E7F01C7FFFBB20000002AF5555542A52A8DC7FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000F84F8000000000019FD3E4840013E4EC107FF000000000017C8A02AA950A70DC7FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000078EF8000000000001E43E44E001BE7FE1180000000000000FF50815529944EDC7FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000F0EF000000000002123FF841001A77F81900000000000000BC83402A253294DC7FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "000000008133FC100C00013803AAF401EC5FBC19DC0073E000000000D478787C3E0F804E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000008133FE30DC0001B802127F03FFBF7CC3F0E7FFBBC9000000E96321E1F87C1EC23FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000080E3FC70C82061F803000121FFBF3FE770606FAFFF800001D28D8787C3E0F84E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000F7F8E2402000FC019003F9DFFF1F87F0F7FD3FFF800001AB3E361E0F83C0423FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "0000000080F7FEE34020019800102658DFFE3F23F2F7FF33F8000001D4C8D8F87C1F0ECCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000080F5FFC0008001FC0010265CFE5E37FBC63FFF3BFDC00000E9236361B0F87C4E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000080F7BC80008001AE00000BFAFF9C0F831637FF0FFFC00001D0898D0787E1E00EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000080FFFE10000000FC00040FBBFF8C7947C737FF0BFFC00000AA343C361B0F844FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "0000000080E3FE0008C0103C0018037CDF81F6A7C6B7FF0BFBC00000D4D0F0F8F87C3CCBBFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000080E1FC0E188000BA07BE033EBFC3BFBEC6B7FF0FFBC00000F962C3C763A1F041BFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000080E1FE04010003FA0F4E047C9F21C7D8F637FF0FFFC0000156890F0B0F878065BFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000080F1FC00018040AE078E056F9F33C38AE79FFF3BE8400000EA2C6C6C3E3E1EEFBFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "0000000080E1FC08000008E42E0F434BE303FE6E669FBE33C1C00001D4D8B121B0F07C6FBFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000080E3FC8300800BC21F4C6F5E3C0FFFEF269FFF3FFF800000EB62C487C7C3E06EBFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000080E3FC020000A09E7147BFFE3C19F9BF769FFF3FFF800001548B161E1F0D066EBFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000080E5F8018008323FE0EF70F3FF0FDFB5E69FFF3BE0000000AA2458F8786C3C6EBFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000F01BF82600100994200000620E6F9F07FFFC7FBFFF800000930A524F1411A059FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000F05FF860001113DE0000006C1A0E7E07C7200FBFFF800001EA29251451678E4DFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000D057E88A003BC3DC01000078040CF707EF01FFBFFFC00000D2739471659A3C4FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000D007F88A0739E1CC0000007C040F770EFD9FFF3380000001A02539A59268B05FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000D01FF8320B30C06C00000044073FF2147FFFF033FF8000009294928A49A3465BFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000D01FF812021C84E60000007F072BD006DDF9FFBBFF800001EB294B28A3891C5AFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C017F8000014C63E0000005B4FFBE087C5FBFF3FFF800000D27294F24924585EFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C07FF0001828433A00000C5A427FE187C66FF93BEF8000018C8B494924D16042FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "000000004077F000183C241C000021B0E7EBC007EEB7FFB3FF8000009294A51451258C5EFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000C077F0000038791C180031D0C3FD000FFFFFFF3FFF800001ED284A4964922856FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000008077F000000090380830776001CE000B729FFF3FF8000000DA343CA48A69A05AFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000008077F000000180018C11342003F7020FF3FFF022F8000001894A520928B38E56FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "000000008037F000000001C00C71A1A00DDC064F7BEFFFBFFF80000092942524928B2C5AFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000008027F000000001801F75E01909FB82EE7BEFFF3FFF800001ED1292514934F056FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000006FF00000000000010DE0180373C9BFB5FFFE3B80000000DA2529A51451465EFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000006FF00000000000000E61188D75FDDFBDFD000000000001A94A929241451446FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N12
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~3 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~3_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a178~portadataout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  & !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a178~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a178~portadataout  & 
// ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  & !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a178~portadataout  & ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~3 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~3 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~5 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~5_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~4_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~3_combout  & 
// ( ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~1_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~2_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~4_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~3_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~1_combout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~2_combout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~4_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~3_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~1_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~2_combout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~4_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~3_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~1_combout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~2_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~1_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~4_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~5 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~5 .lut_mask = 64'h048C159D26AE37BF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a478 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a478_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .mem_init3 = "00000000FFFC000000007BE79E0000F1FFFFE43F47A7E8CFE09600062B8FFBB36664AEFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000007FFC000000007FB7DE0000E1FFD8798077F3FE43E11E00077FC505D9B332563FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000007FFC000000215F66000000717FF47F806FFF7E63800E9001BFC79EFCDD99391FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000FFFC00000030384F01C000297FFF6F187FBFCE31000B36006E017F766ECCC6CFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .mem_init2 = "00000000FFFC00000038305F10C0007FCFFB8E0DFFBFFE01C01E36003F0F7BBB37766967FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000FFFC0000009C003F9040009FE87FC60DFFFEBFC380003B807F1DFCDD99B317B1FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000FFFC0000018C003B8060005F7CFBFE07DEFEFFC2000009C041187EECCCCC897CFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000007FFC000000EC01F98040005F1DE3EF06EFEEFFC1020211C000385357666644BE7FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .mem_init1 = "00000000FFFC0000000040DA00500067BBFF8F039BDCFF00039803600C187D9BB333334B1F7FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFC00000001F004C0700063BEFF8FC9F7C3DD800090435354785ECD999998A799FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFC00000003F000804C0061EFBECE59CBC7FF4040C01E93381076EECCCCC453FEFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFC000000013003404F083DEE9FC8FDB1E4FE4003003EF0040CBB7777763219DFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a478 .mem_init0 = "00000000FFFC00000001F000807F00367FCCE87FF5E4BA8002C003F009DADD9BBBB9988BBFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFC00000001F803802F003F6F65D05D77E7FB80000000B018AC3EDDCCDCC44F93FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFC00000001FF808035003F0FB6D11FFE63FF8000004BD030371666E66E230797FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFC00000001CE000036383C17FF7367FFC47D000000C760C8021DB333333183A0FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a442 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a442_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .mem_init3 = "00000000FFFF800000002000000C0FECC2875FB81C6FFF80000000037CF667773398E707C7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF80000000200000000B9EC183FFF0FE7FF9800000000377BAB3A999CE7387C7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF80000000000000000F1EC01BEA72BF4FE3C000000001FED9D9CCCE773CC7C7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF8000000018000000151EC633DFFEFFFFE7800000000037288AE67739CE47C7FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .mem_init2 = "00000000FFFF80000000780000001E3EE633FAFEFFF9BF00000000003D967533B9CCE30787FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF8000000000000030061FC303AEFA977EF8FF0000000076BBBB99CCE639C787FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF8000000000000030000E832F77F97FFFF61F000000003CD5D5CEE5739C47C7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF8000000000000060007F07C77FFD7BEE300600000000396EEAE77399CF07CFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .mem_init1 = "00000000FFFF800000000000040006FF07E159EFFFFE031D000000003AB777339CCE7387D7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF8000000C0000000007C303711FCDFFFF001D8000000055BBB999CE7338CB47FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF8000000C4000000003870067FF6FFF7F419F000000007ED9DCCEE7399E47C7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF8000000C00000000039E13E277CFFFFF23DE000000003B6EE677399CE707D7FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a442 .mem_init0 = "00000000FFFF800000000000000001DE39F1E7BFFFFF808C000000003B7773A9CCE73983D7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF8000000000000000C30C31F9FDEFFF5C4C1F0000000075BBB9CCE6739CCFD7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF8000000000000003830724F3EFBF7F1C1C080000000066D9DCE6739CCF07D7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000DFFF8000000000000003CF9121DBF3E4FF76001F000000003ACCE67399CE7383D7FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a454 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a454_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .mem_init3 = "00000000FFFE00000000000000CF7E0FF8FFE02C7FDFF3F104010477C7D2EEECE777398FC7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFE000000002C00000C740D30E7C7ACBE3FF90003000DC7C3B5777773998CCD4FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFE000000000CC000C8600FF07DC3EEFE7FFF800300600EF9DBBBBB99CCC66F4FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF000000033E000083B860F86981E4FE7FFEC0070020097BED555DCCE6338FCFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .mem_init2 = "00000000FFFF0000000052000000FF41C069EDFFBEDBFB800E00D80E7FA2AEE6673398CD47FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF00000002E0100001FE81E0EDFFFFF7F3F9C00E03F81EF3B377733399C66FC7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF00000007E0000031EF01E3CC7DFFD3F86CF80C03F003F3DBABB999CEE72FC7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF0000001C0000001C77C080DC79F051FCBFC00007F0207F6DD5CCCEE7398D4FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .mem_init1 = "00000000FFFF000000000000141C15C0187E28F87CCDB2081807003C67D66EE777399CCFC7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF000000000000061C01C01D2E0FFE5C67FE003E07400D3FB37733B99CA60FC7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF0000000000000C0C20E18DBE3FFFFF7F3F702D137809AED9B999DCEF730FC7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF0000000000000FCE3BE01EAE0EFFFF3D9FF03F03B000C96CD4CCE67399CEC7FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a454 .mem_init0 = "00000000FFFF0000000000001DC60FE00F6E3E7E3BFF870000000001CF96667773B9CA46C7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF00000000000000003FE0CF6F37E039EFCE0000065003F33B3333B9CCF706C7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF00000000000000043B73CE7F7FE07DFFFF00000010013FD9999DDCE73986C7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF00000000000000041EFECB6F77F81CF7FF00000000007F68CCEE67738C47C7FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a466 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a466_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .mem_init3 = "00000000FFFC000000810A000000593C75FF3A13EF877C000021C942E80605D999998CCEAA5FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFC000000000E0000603FBE73FC1F03E7BF7C000004C107E80115EEEEECE202EBA67FFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFC000000043E0000607FF73BFF3F8E8FFF7800000041A35C0003777766310AEBFFDFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFDC000000360F0000E0FFFB3F72BB8F8CFDF000000E816EFC0003BBBBBB888FEDFE9FFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .mem_init2 = "00000000FFFC00000036070000E639F9FFE73B3FF7FDF000001F000CFE0803DDDDDCC44FDF7FDBFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFC0000000607C000053FF9BE2FF373FFFFFA000016414E174807EEEEE6620FFFFFDBFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFC000000001CC0000D1E19BE27F071FEBFFB0000F161231F1E07F73737318FFBFFDF7FFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFC00000000194200098011FFBF77E2FF7EC0100005A1D96BDE09D999999C4F7FFFBEFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .mem_init1 = "00000000FFFE0000000018E2001FF803FFCC67F07FEE80580062F0C3BFE701CCCCCCE62CFFFF7FFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFE00000000405A0013F003FFB8E0F07FB3C000037E71207FB3526E67773384F60EFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFE0000000000780013F001FFEC83F132FB800081D78BEEAFDBB3333B3B9C8CFF01FFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFE0000000000D80001C001FFE1F3F133FF8702004A1C6707EDD9B9DDDCCC0FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a466 .mem_init0 = "00000000FFFE0000000000600003F308EF21FBD027FF03058186063F87C66ECCE6667305FEFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFE000000000040000366000F39F1F027FF8105801801FF6FB377677333388FDDFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFE000000000000000326823F3DF83C3FFFC706800000596FDBBB73B999CC6F0FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFE00000000010000092FC37D9FF03E7FFFFB00C000021FEEEDD599CCCE632DCFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N9
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a454~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a466~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a442~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a478~portadataout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a454~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a466~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a442~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a478~portadataout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a454~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a466~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \my_rom|altsyncram_component|auto_generated|ram_block1a442~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a478~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a454~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a466~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \my_rom|altsyncram_component|auto_generated|ram_block1a442~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a478~portadataout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a478~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a442~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a454~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a466~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~0 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a418 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a418_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .mem_init3 = "00000000FFFFC000000018F79FD8B7DDB91FF7C3E77F0000000000003F73399C739C73D3D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF80000000306F0EF6AF4FDD1DC780FDE7C000000000004F99DCE639CE1C53D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF8000000038130FE48BFB9DFD81E03B577000000000007EDCEF739CE38E53D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF800000101B33B7E00FF39CF9C3ACBBBFB000000000007B6E7319E739E393D7FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .mem_init2 = "00000000FFFFC00000020772B6F10FFB86FFDCDFBA639FE0006000001833B9CC739E7893D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC000001B079907B17FF705DEC79F33BFC19C0000000055B9CEE73CE71C53D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC000000181FF03106F9F078FCFC73FFF64920000000076DCE7338E39C713D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC0000049C0FF811079BB078FCF7FBFF467FF000000007B66339CE79CF393D7FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .mem_init1 = "00000000FFFFC000001200F60000753FBF0437FFEAFB41C7800000003D33B8CE31CF38D3D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC00000F80060000007FFF5E03FFCDBDFD82F0000000027B9CE739CF38E13D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC00000CC1860000007FB74E079FAFA5FC01E0000000036CCE739CF39E713D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFFC00000E1981000008FFFCFF83FF060FFC07E000000007B66339C739C71D3D7FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a418 .mem_init0 = "00000000FFFF00000000800000000F3CEFFE3FD00DF7619F800000003DB39CE738E71C53D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000000000003E3FE1FA7FDC065381EE000000003519CE738E73C713D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000200000001FFFFFE6DBC007F1C01C0000000036CCE73CE738F393D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF01800000000000001FFFEFC7F3A219CF405C000000007B6739CE71CE3853D7FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a406 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a406_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .mem_init3 = "00000000FFFF00000000000000000C7BCFBFA3C7078FC0460000000033B39CE71CE38E13D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000000F80000FF7CFFD798F0F87F864000000003D9CCE71CE38E793D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000000FC001EFE36FFFE38E3427F8140300000076CCE79CF39E31D3D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF0000000001073F0133C13E67F81C3FF33F8001800000337739CE39E79E13D7FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .mem_init2 = "00000000FFFF00000000020FDE0263801E6F421E0E7BBB00000000003B339CE38E71C713D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF0000000000097E9FE0803F9D820E4E3BFF80000000003D99CE39C79C71D3D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000000B4031FFC9B7FE600E87FBFFCEB000000076CCE39C73CF3C53D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF03000000003FC0635DEC35FF6E2F36F5FFEEFFE00000F26739C73CE3CF13D7FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .mem_init1 = "00000000FFFF03008400003C007F1DC01207EE3F0FFDFFCE7F6000003B339C738E78E397D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF010080000070004B3EA01983CE399FDB3F8C006000003D9CC739E79E38D3D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000000003767C409F038F7B9FCB7FCE3000000066CE739E71E39E13D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF0000000000000F7D7840F3FDCF6D9F8FFFF67F600000BE6739E71C71E797D7FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a406 .mem_init0 = "00000000FFFF0000000000000F7F7B607EF19E3F0FE7FFCE3E600003FB399E71CF3CF99BD7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000000001B63BC06CC010FB3FE71F0E20700407FD9CE73C638F3E1BD7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000008003CEB2007C0E50CE77018F8C01F0040FA2CE738E38E38717D7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF000000000040024E7200F20C23E3660301CEA160191E356739E38E39E39BD7FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a430 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a430_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .mem_init3 = "00000000FFFF8000000000000002C7F909CFE7FFFBF1FF8F000000003F7773B9CE771CC3D7FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000FFFF8000000020000402CFF819CFC63F9DDBFFEC0000000055BB99CC6731CE43D7FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000FFFF8000000000020501C7F883CF86739DF89FDE0000000036D9CCE73B9CE383D7FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000FFFF8000000000000400C7D9EC87971779FEFFE000000000316EE6739CE739C3D7FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .mem_init2 = "00000000FFFF800000019A03C001C1C3CC0F8E7F9FFFC000000000003E7733BCCE739C43D7FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000FFFF80000003E0C1801BFBC79801943F17D000000000000075BB99CE73BCE703F7FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000FFFF8000000050810007FF8E7301EC3FDFF000000000000076D9CEE739CE7383F7FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000FFFF800000003C60001CCFEE7780FE3FBBF00000000000007BECE7339C671CE7F7FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .mem_init1 = "00000000FFFF800000021F61F08D83F831817E3FFF390000000000003FF7739CE739CE3BF7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF800000001F69F900071F0087AFFFA7310000000000005DBB9CCE739C7387C7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF8000000038687041263F038F29FFE23000000000000076DDCE7338E738C3F7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF8000000026F17166016701822FBFA6300000000000007B6EE739CE738E43D7FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a430 .mem_init0 = "00000000FFFF800000001F3301FE038E01008FF1DFB10000000000001F37719CE71CE78787FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF800000001E1B81FCFF8E5800FFE1F1F100000000000075BB9CCF33CE79C387FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF800000001E5AC3627F9FFE18FFE3B0FE00000000000056DDCE739CE39C53D7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFF800000001CDFC6D839DDED0C7FC5C05B0000000000007B666739CE71C71347FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a394 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a394_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_a_first_bit_number = 10;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .mem_init3 = "00000000FFFF000000000000043E6600737E3FB7D400048F00C014387BB3CE79E78C7883D7FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFF0000000000000CFE7C0031AE140EF6008FC500C032F1FD9CE79E71C79E13D7FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFF00000000000007FEF000FE8E7C03E0000FC580C373E1EACE73CF1CF1C793D7FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFF000000000000007F0607F0A37E3300001FC400C0727176F31CE3CE3C7183D7FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .mem_init2 = "00000000FF7F00000000000001E73E01C139F9900000128E0080F021EB39CE78F38F3C13D7FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFF00000000000000031B81C1F8FF93C0031480000CD011399CE79E39E38713D7FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFF00000000000000007900DF80E3FF80050DC000EF88012CCE79CFCE78E1D3D7FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000FFFF000000000000000023C1E307F3FCC0030FC000FD8987F6631CF3C79E785BD7FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .mem_init1 = "00000000FFFF0000000000000000FC73B81CBE1DB0000E7800F0CCA8FB39CE38F1C39E03F7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF000000000000001078B8BE30F87B80010CFC00D1E4E8359CE78E1C71C3DBD7FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF00000000000300F0388C7E1CF8BDC0007FFC09DBE01868CE71E78E3C78DB97FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFDE00000000000000FC1840FC7D79ADF800608F1DDFE03CF4779C73E78F1E1B97FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a394 .mem_init0 = "00000000FFFE000000000000003FE3C67F38E7E30000BB3FCFFF827C7B39CF1CF1E3879B97FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFE000000000E0003CC01841F1FC91E0009FD2F6FE73238359CF38E3C78E1DB97FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFF000000000E000249E104F801B31E0000FCFFBFFA7073E8CE38E38F1E385397FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000FFFD0000000000E00063F980001C6E8600007FFF8F7AC8DEF6738E79E3C70F1B97FFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N12
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a430~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a394~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a418~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a406~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a430~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a394~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a418~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a406~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a430~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a394~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a418~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a406~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a430~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a394~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a418~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a406~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a418~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a406~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a430~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a394~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~1 .lut_mask = 64'h024613578ACE9BDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N57
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~1_combout  & ( (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~0_combout ))) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~1_combout  & ( 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~0_combout )) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(gnd),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w10_n4_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~0 .lut_mask = 64'h0011001144554455;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N45
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~11 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~11_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~5_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~0_combout  
// ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~5_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~0_combout  ) ) # ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~5_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~0_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~10_combout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~5_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~0_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~10_combout )) ) ) )

	.dataa(gnd),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~10_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~5_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~11 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~11 .lut_mask = 64'h0030C0F0FFFFFFFF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N46
dffeas \data[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_rom|altsyncram_component|auto_generated|mux2|l6_w10_n0_mux_dataout~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[22]),
	.prn(vcc));
// synopsys translate_off
defparam \data[22] .is_wysiwyg = "true";
defparam \data[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a407 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a407_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .mem_init3 = "000000000000000000000000000003803040400000003FF000000000044C6318E31C71E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000030008000000007F0000000000263318E31C718640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000010000000080007E000000000093318630C61CE240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000C000C000019800000000C000000000004C88C631C61861E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .mem_init2 = "0000000000000000000000002001800001900000000040000000000004CC631C718E38E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000680000000006200000000000000000000026631C638638E240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000004800E000008018000000000000000000009331C638C30C3A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001C02000800800000080000000000000D98C638C31C30E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .mem_init1 = "000000000000000000000000000002000C001000000000000000000004CC638C71871C600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000300140060030000000000000000000026338C61861C7240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000038000007080000000000000000019318C618E1C61E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000207800000308000000008000000004198C618E38E18600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a407 .mem_init0 = "00000000000000000000000000008480010E6000000000000000000004C6618E30C306640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000498400033FE0000000000000000000026318C39C70C1E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000310C0003F1A000000000000000000059318C71C71C78E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000318C000DF3C0000000000000800001C898C61C71C61C640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a431 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a431_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .mem_init3 = "0000000000000000000000000000000000000000000FFFF00000000000888C463188E3340FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000027FFF0000000000A44663398CE31B40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000C0007FFE00000000049263318C4631C740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000800010000000000000491198C6318C6340FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .mem_init2 = "000000000000000000000000000000000000000000000000000000000088CC43318C63B40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000008200000000000000A4466318C4318F40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000020008000000000001000000000000000000009263118C6318C740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000041318CC6398E3100FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .mem_init1 = "000000000000000000000000000000020000000000C000000000000000088C6318C631C40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000018C0000000000000024463318C638C700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000060080000000000000001DC00000000000000922318CC718C7340FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000800000000000000019C0000000000000049118C6318C71B40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a431 .mem_init0 = "0000000000000000000000000000000000000000004000000000000000C88E6318E318700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000A446330CC3186340FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000C00000000000040000000000000002922318C631C63A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000020004000000000000049998C6318E38E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a395 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a395_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .mem_init3 = "000000000000000000000000000198000C81C0000800000000000807844C3186187387640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000180000E01E8000800000000000C0E026318618E3861E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000010000000180000000000000000C1E11318C30E30E38640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000004080000000000000000D8E890CE31C31C38E640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .mem_init2 = "0000000000800000000000000000000000C0006000000C0000000FDE04C631870C70C3E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000400000000600000080000002FEE06631861C61C78E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000006000000000000020000000077FE1331863031871E240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001C001C0000030000000000007678099CE30C386187A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .mem_init1 = "00000000000000000000000000000380400301E2000001800000335004C631C70E3C61E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000700400F07840000030000201B1002631871E38E3C240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000700000307000000000000241FE013318E1871C387240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000002000000000000000000780000206100000187000201FC00988638C1870E1E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a395 .mem_init0 = "00000000000000000000000000001C018007181C000040C000007D8004C630E30E1C78640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000003FE03E00030E0000002C08018CD8002630C71C3871E240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000001861E00000040E00000030040058F801331C71C70E1C7A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000000000000001C0600000001780000000060053700098C71861C38F0E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a419 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a419_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .mem_init3 = "00000000000000000000000000000000400000000000000000000000008CC6638C638C240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000010662319C631E3A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000004000000000044208000000000000123108C631C71A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000040040040000000000004918CE618C61C640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .mem_init2 = "0000000000000000000000800000000000000000040060000000000006CC46338C6187640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000006000000000020000000C003FE0000000000A463118C318E3A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000010000000000000009BE000000000092318CC71C638E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000006000000000000009800000000000499CC6318630C640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .mem_init1 = "00000000000000000000000000000200000000001000BE380000000002CC4731CE30C7240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000002000000000027F0000000001846318C630C71E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000048300000000003FE000000000493318C630C618E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000003000000000003F80000000000499CC638C638E240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a419 .mem_init0 = "000000000000000000000000000000C31000000000009FE000000000024C6318C718E3A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000001C01E04000000207FF0000000000A66318C718C38E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000018000000003FE000000000493318C318C70C640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000001038000000003FA0000000000498C6318E31C7A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a395~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a419~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a407~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a431~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a395~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a419~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a407~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a431~portadataout ))))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a395~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a419~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a407~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a431~portadataout ))))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a395~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a419~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a407~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a431~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a407~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a431~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a395~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a419~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~1 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a479 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a479_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .mem_init3 = "000000000000000000000400000000000000000000401000000000000000044C999841FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000800000000000004000000000002000000000000000800000000202264CCC21FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000080000000000000000000000080000000000000000001000040000103226600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000010800000000040300000040000000000899133083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .mem_init2 = "0000000000000000000000000000000000040000004000000000000000100444C889861FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000004007800000000040000000040000000322664CE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000004000000000300000001000000000006000400011333337083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000800000000000000600000000000000000000000200000E0000002C889999B841FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .mem_init1 = "00000000000000000000000400200000000000000000008001000C00000002644CCCCC30FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000010000000000220001000C20080001326666671867FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000400000001000000010000080010000600400091133333B8C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000110000000000018001C00000000244888889CDE600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a479 .mem_init0 = "00000000000000000000000300000008000300000000450001000000000422644446677400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000082200080000400000000000000012233233BB024FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000020000000020000000000000000020000009991991DCF020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000800000000200000000800000024CCCCCCE74127FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a455 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a455_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .mem_init3 = "000000000000000000000000000000000000000000000C0000000000000911131888C6700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000C0000200000000000006000C000038004888888C66733207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000C000031002444446633399007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000004000001000020000000000004006801222223319CC7007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .mem_init2 = "000000000000000000002000000000000010100000000000010000018059111998CC67320FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000001000000000000000000000000010C4C888CCC6639900FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000010000000000020000000000000000C244446663118D00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000018000800000000002000000000000000009222333118C67207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .mem_init1 = "000000000000000000000000080000000000000000000C00000080001809911888C663300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000001000000000000000000000C04C88CC466319F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000120000005126466623108CF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000036932333198C66300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a455 .mem_init0 = "00000000000000000000000000000000000000000000000000060000304999888C4631B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000080000000000000000000844CCCC463308F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000480000000000000000000000000002666622318C6700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000010000800000000000000000000000933311988C73B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a443 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a443_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .mem_init3 = "0000000000000000000000000000001001000040000000000000000002099888CC6718F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000040000000000000000000000000008444C4666318C700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000004004000000000000000012626333188C3300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000002000000000000000000000000000093311988C631B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .mem_init2 = "00000000000000000000000000000000000004000006400000000000024988CC46331CF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000010040800070000000000094444663319C6300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000100000006000001E00000000041222231188C63B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000020001CFF800000000049111188C6630F007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .mem_init1 = "00000000000000000000000000000000000000000001FFE000000000044888CC63318C700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000FFE0000000000A444666318CC7340FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000BE60000000000126233118C661B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000200000000000DC200000000004911988C66318F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a443 .mem_init0 = "000000000000000000000000000000000000000000007F700000000004888C463318C6740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000003B3E0000000000A444633198C63300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000003E3F000000000092623198C6330F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000200000000000000000000002000000000089FFE0000000000533198C66318C740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a467 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a467_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .mem_init3 = "000000000000000000000400000000000200000000000000000000810000022666667330113FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000C00000021111131DF4101FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000010000000000008040800000888899CEF410003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000002000000000000000000000000100000000000000010000000000444444777010003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .mem_init2 = "000000000000000000000080000000000000000000000000000001000000002222233BB020803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000200004000000000000000000980000800001111199DF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000200004000000000400000000E800000000008C8C8CE7004003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000008000061800000000000001000800E0400004000026666663B080007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .mem_init1 = "0000000000000000000000000000000000000000001100000000080000180033333319D30000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000200000000000400000004C000000000801804C89919888CC730101FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000400000000100100244CCCC4C4637300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000200000300000000000000000000084039800122646222333F008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a467 .mem_init0 = "000000000000000000000000000000001000002000000002000801C00019913319998CF201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000300000000000000200000000004C88988CCCC77003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000200024448C4666339007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000200000000000000000400000000000012226633319CD207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N24
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a443~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a467~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a455~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a479~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a443~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a467~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a455~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a479~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a443~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a467~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a455~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a479~portadataout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a443~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a467~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a455~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a479~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a479~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a455~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a443~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a467~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~1_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~0_combout  & 
// ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~1_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~0_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ) ) ) ) # ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~1_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~0_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~1_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w11_n4_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~0 .lut_mask = 64'h000000F0000F00FF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a359 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a359_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .mem_init3 = "000000000000000000000000000038000000004A000000000000D8000000801F1E1E0E200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000058000000000000000000000030000001504F8303C3A00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001F000000000000000006000060000000000CE0E0F0640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000008001C0000000008180000040000E4000009301878383C200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .mem_init2 = "0000000000000000000000000000F0000000080030000000000090000000601E060707A00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000040A3C000C0000060100000000000E0000000606383C3E0640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000020E3800000000000000000000000C00000008070607038200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000010FE00000000000000000020C00040000002801C181E1E200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .mem_init1 = "000000000004000000000000193C000000040027000000000000000000008787070383E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000483001020000063800004000000000000000001E181E0200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000020000000000000801F0000000001C00000000000000000006001078703C200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000020000000000000001F8000000400060000000400200000007001E0E1E07EC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a359 .mem_init0 = "00000000000200000000000000308C000000800000000000000000000007818383C380680FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000200000000000000008C0000000C000000000000000000000CF0F0F070F8200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000004071000000CC000000000030000000003E3C781C1C1F280FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000F8000040000000000000000000001F810E0F078783E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a347 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a347_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .mem_init3 = "000000000000000000000000000170000000000000000000080000003F80C381E0E0F0601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000038800000C00000000000000000001E41F07070381E200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000EF00000180000000000000020000073FFC180E0F03E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000E3000063000000000000000200021387070703C3E0601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .mem_init2 = "0000000000000000000000000000238000000000004000000000000218E1C1C1E0F07C241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003401E0800000000000000000001040001C707078301C0FA40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000030007040000080000000000000004000261C1C1C0E07C1E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007E0000000000400000C00000400000002987070783C0F8601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .mem_init1 = "0000000000200000000000007C04000C0000200060000000000000000CE1C0E0F0701F200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000020000000000000FC06300C000000000000000000005000007078381E1F03E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000020000000000000F0078800000000020000000000044000060C1C0E070380601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000200000000000007007F0000000010000000000000000000387038380E07C201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a347 .mem_init0 = "000000000020000000000060FC01C80000000200000000000000000000C1E0E0781C0F201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000071FE01D8000000000000000200000000003C78781C1E0701E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000002C3E31F8000000000000000600000000031E1C1E0703C1F0681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000200000000000080000880000000000000008000000000C23038381C0781E281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a371 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a371_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .mem_init3 = "000000000080000000000000180008000001008000000007000000400CC61C3860E0E0E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000080800007800E000000000671870C183838240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000040012004000038000008010000004000310E1C30E0E0E200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000C006630000010000001800000000000118C7870C38383E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .mem_init2 = "0000000000000000000000000601C03000000000000000000000001000C20E3838E0E0640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000038100000000000000000000000000000440030E1C3838600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000080200000000000000000000000000008000000007C70F07200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000080204000000000010000080200000010200002004E1E3E1E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .mem_init1 = "0000000000000000000000000000002000003BA000000000000040000020001E7C7870640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000003F8000003C40000001000C0000000040000F9E1E1E240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000103418000001C00000000001000000000001009C3C787A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000080400000B00000000000000000000000100FF0F0F0E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a371 .mem_init0 = "000000000000000000000000000006000000000000000000000000800000080E9C3C3C240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000060630000000000080000000000400000000200DC70707240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001E0000010040000000800000400000008600DE1E1E1E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000300000070000000000100000000000040000008400F787878200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y36_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a383 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a383_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .mem_init3 = "00000000000000000000000000430800000001D8000001C3403F66000CC618E3871C3C240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000040000000000000001E3800000081B20000018600BF460006638E38E1C707A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000040000000002200003430000000013F8000000600738C001210C30E3861E1A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000002000008C30000030001C0000000E80379C00598C31830E1878640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .mem_init2 = "000000000000000000000000000E10000004001C4000000F80303C004CC61861C38E0E240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000E00000003400DC00000030080B00006638E1860E3C7A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000006800000018003C0000000800B00001330C30C1838E0E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001F80000000C0066000080C80030000198C71C3860C3C240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .mem_init1 = "000000000080000000000000000C6000000050018000190F800000000CC61C70C18787240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000040200000000000000444000000001808000340DC200000006710C1C3061E1A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000000000000000050800000008040001809C20000000338C38F0E3878640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000040C000007000802000000DC0000000198C70C3838F0F240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a383 .mem_init0 = "00000000000000000000000000700600001001C00000061BE00000008CC61C70E0E3C3A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000200000000000010000000001801E000018013E00000000671861C387870640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000200000000000000061800000060A00000C013800000080318E3070E1E1C240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000020000000000400000001180000008198C30C183C387A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y33_N42
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~9 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~9_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a371~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a383~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a347~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a359~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a371~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a383~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a347~portadataout  & 
// !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a359~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a371~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a383~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a347~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a359~portadataout  & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a371~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a383~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a347~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a359~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a359~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a347~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a371~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a383~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~9 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~9 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = "00000000FE7F80000000000000000000000000240000000000000000038338001018240000000006010C008000000001FB000C000080187FFFFFFFFFFFFFFFFF00000000FC7F8000000000000000000000000000000000000000000400001000000010000000038801400800000000003B000C000090187FFFFFFFFFFFFFFFFF00000000FCFF0000000000020081000000000000000000000000000000004020000C008010000000424010080000000007800C0000301FFFFFFFFFFFFFFFFFFF00000000B0FF0000000000000000000000000000000000000000000000008000002000C090000802020400080000000066000C0000001FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = "00000000F9FF4000000000000000000000000000000000000000000000010000000000404000000002000100000000007E000C0000801FFFFFFFFFFFFFFFFFFF00000000FDFFC0000000000000000000000000000001000000000000000140918010010C8000180C30000003000000001E000C0000901FFFFFFFFFFFFFFFFFFF00000000FDFFC00000000000000000000000000000000000000000000003182030C021006025404000000078000000007C000C0000301FFFFFFFFFFFFFFFFFFF000000005FFF8000000000000000000007E0002000000000000000000000000400007C00000400000900007800040000FC000C0000000FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = "00000000FFFF0000000000000000000007F800000000000000000000000000000000BF40000008001E0600C0002200000E001C0000800FFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000000000007FC000000000000000000000000000001000000800108200C0000030040000000001C0000980FFFFFFFFFFFFFFFFFFF00000000FFFFC000000000000000000003F800000000000000000000000000000000000000000020400004100040000000001C0000300FFFFFFFFFFFFFFFFFFF00000000FFFFFFC0000000000000000000000000000000000000000000000380000080080004042040000C000002000018001C0000000FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = "00000000FF7FFFF00000000000000000000000000000000000000000020078000000808000045000000000006000000030001C0000800FFFFFFFFFFFFFFFFFFF00000000FFFBFFF0000000000000000000F00000000000000000000000009804000000820050200000000180C000000030000C0000980FFFFFFFFFFFFFFFFFFF00000000FFFBFFF0000000000000000003FFE0000000000000000000000000000000000000400000000000008000000400001C0000180FFFFFFFFFFFFFFFFFFF00000000FFFFFFFE000000000400000007FFF8000000000000000000000040500000010080000004040000010000003C00001C0000100FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "00000000FFFFFF803F0030018DD900000000000000000000000000000000037E6E32403E1F141007DF2F1F0000000FFF80000C0000880F9FFF0797FFFFFFFFFF00000000FFFFFD807F0000300DB10000000000000000000000000000000007FE8C30003F8F80001F9F073E8800000FFF80000C00001803DFFF0187FFFFFFFFFF00000000FFFFFD00020000000DB4180000000000000000000000000000004FFC8010003FC68000039F073E8810000FFF80000C00003801FFFFA103FFFFFFFFFF00000000FFFFFF000000301BCFD9780000000000000000000000000100007F7C401A403F008000039F0E3E0830000FFF80000C0000A801FFFF81FE3FFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "00000000FFFFFF800000003FEFDB800000000000000000000000000100007FFE403A003F00021007BF0E3E0838000FFF80000C00008003FFFF81FA3FFFFFFFFF00000000FFFFCF800000606FEDDB800000000000000000000000030000003F7C0038003DF0481007BF023C0838000FFF80000C00001806FFFFA1BE3FFFFFFFFF00000000FFFFCF8000007FFFEFDB800000000000000000000000070000003FFC003A001DF0088007BF023C0838000FFF80000C00003801FFFF21A63FFFFFFFFF00000000FFFFCF8000007FFFEFDB8000000000000000000000000E0000001F7C0032300F8000001FBF423E0838000FFF80000E00002007FFFF210FFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "00000000FFFFCF8000007FFFEFDB800000000000003180000000060800601F7D801800278208011FFF803FF838000FFF80000E0000E01FBF9D049FFFFFFFFFFF00000000FFFF8F0000007FFFED998000000000000000C0000000000800401F7D001800378200118FBF063FF838000FFF80000E0000103F9FBD8A1FFFFFFFFFFF00000000FFFFEF000000FFFC4D998000000000000000C000000000000006077600182033C380118FF8663FF838000FFFC0000C0000107F7F3C0B3FFFFFFFFFFF00000000FFFFD9000000FFF804010000000000000000000000000000000207700000003FE0007807F800103830000FFF80000C000040FE3F74947FFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "00000000FFFFC8000000FFE3800000000000000000000000000000000000037000000339F0007D81B800000030000FFFC0000C000083FC7CF0A47FFFFFFFFFFF00000000FFFF840000007FC300000000000000000000104000000000000D1A300E00FFFC78601FC0BFC83F87F0000FFFFFFE0C000013FC2DE028FFFFFFFFFFFF00000000FFFF840000007FE3000000000000000000000C0000000000C0EF0E700401FFFC18018000BFC89FE3E0005FFFFFFFFC00003FFE1FD059FFFFFFFFFFFF00000000FFFF8000000003F000000000000000000000446000000000C0878E70400F7FFF904380003C807CE1D800DFFFFFFFFC00002FFE0F9251FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = "00000000FFFF8000000000000000000000000000000000000000000023C1FC0043D78342020081C00600000000000FFF80000C00009F38443FFFFFFFFFFFFFFF00000000FFFF8000000000000000000000000081000000000000000F0181E41801DC8273000001C49200000000000FFF80000C00009E32487FFFFFFFFFFFFFFF00000000FFFF8000000000000000000000000080000000000000000F3180E44003FC8C33000001C60006000000001FFF80000C00003C700871FFFFFFFFFFFFFF00000000FFFF000000000000060000700000000020100000000000010000F0F009E7E03C0630700FC184000000001FFF80000C00002CF010B27FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = "00000000FFFF0300000000000C0000700000000000000000000000004000E00049E1801C029C200A0020000080000FFFFF07FC00008CF821A07FFFFFFFFFFFFF00000000FFFF8000000000001C60040018000000000000000000000470007000C8000218C0CC60220060000080000FFFC607FC000099C821093FFFFFFFFFFFFF00000000FFFF00000000000009E003001000000400100000000000000001E20E05D0C000804000022190403800005FFFFE03FC0000398042013FFFFFFFFFFFFF00000000FFFF00000000000003E003E000000000003000000000000180010B0600D1800000400008000000200000DFFFFF01FC00004BC086043FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = "00000000FFFF00000000000003F001DC00030000046000000000000000000000000000000800002C000000000000DFFFFF03FC00009F610C083FFFFFFFFFFFFF00000000FFEF8000000000000041017C0001000004C08000000000000000000000000000000000200000000000000FB7FE000C0000BF0008003FFFFFFFFFFFFF00000000FFED80000000000000010F3C000000000CC1040000000006002C040000020000040000200000004002000C023C000C00003E02180FFFFFFFFFFFFFFF00000000FFFF80000000000000000C58000000001C8004000000000EE1C80C00180020004030006008400040008000023C000C00000F0210EFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = "00000000FFFF8000000000000000010000000000300000800000000C07D004181C100000020100E080481800000000003C000C00009D02120FFFFFFFFFFFFFFF00000000FFFF800000000000000000000000000030000100000000003FEFF30210182400020000E640181910400000003C000C00009D025E0FFFFFFFFFFFFFFF00000000FCFF800000000000000000000000002030008000000000003C6EF3060000400060000001039000000000000078000C00003880660FFFFFFFFFFFFFFF00000000FD7F8000000000000000000000000020C00000000000000030E7D20007980006E000000003100000C2000001F0000C000000186FEFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000FFFF8000000061AD00000000000000000001E1C000000000400D34400D201CFFC04E000000003703C000CFFFFFFFFC00008FFF0F80A3FFFFFFFFFFFF00000000FFFF8800000001998004E00000000000300887C000000003006003800620001FE439800000800003C0004FFFFFFFFC00001FFF8F0167FFFFFFFFFFFF00000000FFFF8000000040C1C01FF3FF00E00000248000000000000F006000030C340017F439808000000003C0000FFFFE000C00003FFF8E4307FFFFFFFFFFFF00000000FFFF8000000040004059F3FF00400000648040000000001F0308430284784013FC58180060800001C0000FFF80000C00000FFF86020FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000FFFF860000000000801FFAFF000000000C00C0000000001F018000060C784001FCC00E4038000001C0000FFF80000C0000CFFFBE041FFFFFFFFFFFFF00000000FFFF860000000000801FFFFF000000000800C00000000002038001871C79C200FCC006086C00000140000FFF80000C00001FFF39083FFFFFFFFFFFFF00000000FFFFE000000040000000BFFE000000001001800000000000101181810041C0047C6700083C00000340000FFF80000C00001FFE71183FFFFFFFFFFFFF00000000FFFFE0000000000000003FFE80000000000040000000000010C3E2108044401E4CC33C305C000000C0000FFF80000C00002FFC61103FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000FFFFE6000000000000022FF8000000000000000000000008000F7007E0C4700819E67E380000002C20001FFF80000C0000EFF9C9805FFFFFFFFFFFFF00000000FFFF23000000000001003FE0000000000001800000000008100EF80360951D0DC1E4FF030380000020001FFF80000C00001FF984132FFFFFFFFFFFFF00000000FFFF1F000000000007000000000000014000000000000000010C300381F19C0B80C0FF030880000000001FFF80000C00003FFB844307FFFFFFFFFFFF00000000FFFF3F00000000001E000000000000000000000000000000400420100124601B1E10F001CE0C000400001FFF80000C00002FF3A48647FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000FFFF3200000000001C0000000000000004000000000000009801A4780F0401181E437F00C60C000040001FFF80000C00008FC71481C7FFFFFFFFFFFF00000000FFFF1200000000001E0000000000000080000000000000003C01E0603F000738C8C31E08C41C002000001FFF80000C00001FCE110BE7FFFFFFFFFFFF00000000FFFF0000000000000C0000000000000010000000000000000081FC203C03862040001C18E6E0003000000FFF80000C00001F8E921FFFFFFFFFFFFFFF00000000FFFF8000000000000000000000000040000000000000000002C16F20200203806002002082E0000000000FFF80000C00002F9CC21FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~6 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~6_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a203~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a239~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a203~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a239~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a239~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a215~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a227~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a203~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a239~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~6 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~6 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a263 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .mem_init3 = "00000000FFFF40000010000000000000004000000000000000380000000000B10F2723F9FFC307E79938FFC780000FFFFF7F7E00000380A4843FFFFFFFFFFFFF00000000FFFFC00000000200003E00000000000000000000000800000000007BEE4FFF79FF83D1FFF3C9FFC740004FFFFF7FFE0000378242003FFFFFFFFFFFFF00000000FFFFC000000000020BFE40000000000000000000000000000000007FE60FFF71BF00C3C0EF84DEC700000FFFFF7FFE00003DC223063FFFFFFFFFFFFF00000000FFFFE0000000000007E8000000000000000000000000000000000034E73FFFF9FE04C78FC706DFFFC0000FFFFFFFFE00009DE021CD3FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .mem_init2 = "00000000FFFFF0000000000027E0800000000000000000000000000000000001FF39FFF1E782FFFF8FC0F3E5C0000FFFFFFFCE00000CE891B33FFFFFFFFFFFFF00000000FFFFF000000000001FF8040000000000000000000000000000000001FE3DFFF3F78F3FFF0ED8F3E6C0000FFFF0000E00002E7814B2FFFFFFFFFFFFFF00000000FFFFF0000000000017F000000000000000000000000000000000000DBEFF7FA7F79F1FE1BEEC7FFEC0000FFFC0000C00003F780E1FFFFFFFFFFFFFFF00000000FFFFF800400000000FF000000000000000000000000000000000041D9E7F9F9FDE980FC4E6F63FFBC0000FFFC0000E00009F380C7FFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .mem_init1 = "00000000FFFFF8000000000003F0000000000000000000000000000000001FFDFE7F9F1F3E98CFC7FCE63EFE40000FFF80000E00002F9E263FFFFFFFFFFFFFFF00000000FFFFFE000000000107E0000000000000000000000000000000001FFEFF7FE41FBF98EFFFCCEE38F240000FFF80000E00002F9E0317FFFFFFFFFFFFFF00000000FFFFF800000000010FE0000000000000010000000000000000000FFF7F3FE03FFF1F7E7FFEFBE079C0000FFF80000E00003FCE0197EFFFFFFFFFFFFF00000000FFFFFC00000000039FF00000000000000100000000000000000007BF383F303FDF9F767BBFF9C07BC0000FFFC0000E0000BFEF89C3CFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a263 .mem_init0 = "00000000FFFFFFFC00000003FFFFFFFFE00000000000000000000000000007BFFF9E088FDF9F70EFEFE8083DC0000FFFC0000E00000FE780C48FFFFFFFFFFFFF00000000FFFFFFFF00000403FFFFFFFFE00000000000000000000000000001DFBFF3CEDFFFBEF0E7E3E84FBDC0000FFF80000E00006FF3A0260FFFFFFFFFFFFF00000000FFFFFFFFCE00000FFFFFFFFFE000000000000000000000000000001FBFF99E1FEFBEF3FFF361EFFDC0000FFF80000E00007FFBE2444FFFFFFFFFFFFF00000000FFFFFFFF9F80003FFFFFFFFFC000000000000000000000000000001F7FFF0F1FC39FF23CF7EFCFD9E0000FFFC0000E0000BFFDE000BFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a287 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .mem_init3 = "0000000000017FFE0000000000000000000000000000000003E00000000039600000808000000000000000000000000000000000000443FFFFFFFFFFFFFFFFFF000000000001FFFA000000000000000000000000000000000001000000001F0000051FC7C0008000000000000000000000000000000CC3FFFFFFFFFFFFFFFFFF000000000001FFFB0000000000000000004000000000000000000000000038000001F31FC00003100000000000000000000000000026C3FFFFFFFFFFFFFFFFFF000000000000FFFB000000000000000003F980000000000000000000000030008007DDDDC4000300800070000000000000000000002403FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .mem_init2 = "000000001000FFFF000000000000000007FFF000000200000006000000030003C0E651E04D70B948400080000000000400000000000883FFFFFFFFFFFFFFFFFF000000001000FFFE000000000000000007FFF8000003000000060000001000038007C8E40E7FBDD910010200001E000038000200000C87FFFFFFFFFFFFFFFFFF000000000000FFFE00000000000000000FFFF000000600000000000000003007001F8FF426FE7CD900033000001CC00098000600000C07FFFFFFFFFFFFFFFFFF000000000001FFFA000000000000000007E0000000060000000000000000E00F009FFE60E480ECC0104FB843001CC00C00000600004487FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .mem_init1 = "00000000034078000000002000000000000000000007C00000038000000060401CCFF307F430E001804CF0C00048C11882000E00000407FFFFFFFFFFFFFFFFFF0000000001C040000000000200000000000000000007E000000000000000007818EDF305B4E221800000008C0061011806000E00001C87FFFFFFFFFFFFFFFFFF0000000001C04000000000000008000003F000000007800000010000000000FC1869E1FE71C76000184700300661060C0F000E00000C87FFFFFFFFFFFFFFFFFF0000000001C44000000000000000000007FC00000000000008074000000200FA70028EFF77E40009387B00303C2184001F000600000407FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a287 .mem_init0 = "0000000000E0000000000000000000000FFC00000000000008000000000201F630021E7FC7C2008F3039980DFC0D18003E000E00000007FFFFFFFFFFFFFFFFFF0000000000604000000000000000000007F0000000260000000000000000003E00FE1FFF82C70CFF00B3F823F82200007E000E00001D07FFFFFFFFFFFFFFFFFF000000003020000000000000000200000000000000000000000000000000000000380021C7070061007FE0F99F820200FE000E00001D07FFFFFFFFFFFFFFFFFF000000007018000000000000000C00000000000000000000000000000000000000000001800F002003FE81F1B6062001FE000E00004C07FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = "00000000FFFFFFFFFFF0007FFFFFFFDFC00000000000000000000000000000003FFFBF07F1BEFE7CF7FFF7FBE0000FFFC0000E00002FFCE0217FFFFFFFFFFFFF00000000FFFFFFFFFC03007FFFFFFFCF0100000000000000000000000000000F87FFFF87FFDDF87DF3FFFFFFE0000FFF80000E00003FFE7C907FFFFFFFFFFFFF00000000FFFFFFFFF8001FFFFFFFFFFFC7000000000000000000000000000000C1FFDE03F38BF80BF3FDBCFFE0000FFF80000E00007FFE7C083FFFFFFFFFFFFF00000000FFFFFFFFF8001FFFFFFFFFF7E5800000000000000000000000000000101FEF03C1C0001BC3F8987FE0000FFF80000E0000BFFE340D3FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = "00000000FFFFFFFFF8001FFFFFFFFFE0000000000000000000000000000000B01403E7006800387FC2F8587FC0000FFF80000E00002FFC0E269FFFFFFFFFFFFF00000000FFFFFFFFF8001FFFEFD90000000000000000000000300000000000080181F7021001887B80F0647FC0000FFF80000E00003FFC0F028FFFFFFFFFFFFF00000000FFFFFFFFC0003FFFEFDBE040000000000000000000C000000000017F8430778FB003803E190087FFC0000FFFFF000E00003FF80F014FFFFFFFFFFFFF00000000FFFFFFFFC0007FFFEFDB8060000000000000000000C000000000077606FC07EFFE03807BFFF807FFC0004FFFFFFFFE0000BFF00F4867FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = "00000000FFFFFFFFC0001FFFFFD9800000000000000000000000000000000777C3FF41FFFF08001F9F7C19FFC0000FFFFFFFFE00002FE00FD0A3FFFFFFFFFFFF00000000FFFFFFFFC0001FFFFFD98000000000000000000000000000000003FFE7FFECFFFFC0001F9FFF1FFFE8004FFFFFFFFE00001FE00FD073FFFFFFFFFFFF00000000FFFFFFFFC1003FFFEFD98000000000000000000000000000000000FFFFFFEC3FFFC0003FBFFFFFFFF8000FFFFFFFFE00003BE01FF259FFFFFFFFFFFF00000000FFFFFFFE07003FFFEFD900000000000200000000000000000000007FFFFFC83FFF84003F9F1FFFFE38000FFFFFF00C0000B3F82FF228FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = "00000000FFFFFFFE0F103FFFEFD980000000018000000000000000000000007FFF1E4830FD80003F9FFF3F8018000FFFC0000C000080FC2EF02CFFFFFFFFFFFF00000000FFFFFFE00F007FFFEFD980000000000000000000000000000000007E7518083E7D00003F9FFE3FE018000FFF80000C0000307E0FFC9E7FFFFFFFFFFF00000000FFFFFFE00F003F1FEFD900000000020000000000000000000000037EC018083F8000003F9F003FE000000FFF80000C0000383F0FFC093FFFFFFFFFFF00000000FFFFFFE04F003803EDD900000000100000000000000000000000037E4418003F9C4C001F9FC03E0010000FFFC0000C0000983F1FFF0727FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y5_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a275 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .mem_init3 = "00000000F80000000000000000460000000000000000000000000000000008000000000B1020002081F8E0F3648C0005FE000E00000D0FFFFFFFFFFFFFFFFFFF00000000E70000000000000000060000000000000000000000000000000008000000000080000000018000064000000670000E00001D0FFFFFFFFFFFFFFFFFFF00000000F340000000000000000F000000000000000000000000000000001FFC418C0000000000000001000408020002E6000E00001D0FFFFFFFFFFFFFFFFFFF00000000FFC0000000000000000C000000000000000000000000000000001FFFFFFC7FF382F808000002000080000002BF000E00000D0FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .mem_init2 = "00000000FFC000000000000000000000000000000020000002600000000007F7FFFFBFFBF671180013F70F6FF0000007FF000E0000010FFFFFFFFFFFFFFFFFFF00000000FBE000000000000000000000000000000000000000000000000007FFFFFBFFF1FEF1000058CFDFFFF27E0007FF000E0000380F7FFFFFFFFFFFFFFFFF00000000F9C000000000000000000000000000000000000000800000000077FFFFFFF071FE6700000009F9DFF27F0003FE000E00003A087FFFFFFFFFFFFFFFFF00000000FDC000000000000000000000000000000020000000800000000001FBFBFFF07DFE40200086005B9FF33E0007FE000E0000CA087FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .mem_init1 = "00000000FFCE00000000000000000000000000000040000000000000000000FFFCFFF67CFF02900FE73E0E01C0020007FF000E000018187FFFFFFFFFFFFFFFFF00000000FF800000000000000000000000000000000000000300000000000003FFEE53C7391FFF3FFDFE03040000000FFF800E000038887FFFFFFFFFFFFFFFFF00000000FF8C00000004000000000000000000000000000001E000000000000FCFFF1BA239FFFFFFFF7F700C0082000DFF800E000038000F0FFFFFFFFFFFFFFF00000000FFEE40000000000000000000000000000000000003F000000000000EF07FB07909FFFEFFFFFFFE380000005DFB000E00009A000F0FFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a275 .mem_init0 = "00000000FFFF4000000000000060000000000000000000000000000000000027FFCF03F209FFF7FF86FFFE3FF8000048FE000E00001C020F0FFFFFFFFFFFFFFF00000000FFF940000000000000400000000000000000000000000000000000638C0008C0C3DF73EFFC3E3387F0000003FE000E00003E000B0FFFFFFFFFFFFFFF00000000FFFDC0000008000000180000000000000000000000006000000000018FFC5858670001266FE404E1E0000C00FE000E00003E011AEFFFFFFFFFFFFFFF00000000FFFE40000000000000180000000000000000000000002000000000401F88000C320022819E70FE03C0000FFFFE000E0000DF890C06FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N0
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~7 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~7_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a275~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a263~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a287~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a275~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a263~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a287~portadataout ))))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a275~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a263~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a287~portadataout ))))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a251~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a275~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a263~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a287~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a263~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a287~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a275~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~7 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~7 .lut_mask = 64'h04158C9D2637AEBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a311 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .mem_init3 = "0000000000000000000000007280001021980000000000840008000001E03800001F00481FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007200003000FC00000000000000000000107C06000001F8081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000C6000032003C080000000100004000001C0F800000001F881FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000008000304018080000000300000000008780E000000001E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .mem_init2 = "0000000000000000000000000000004180418000000000020100000000E01C00000000081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000800000000000000000100002000080000000000600000000103C0200000078081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000011010000003002000000040000000018060000000007C81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001800000000200000000100000000200E00E000000000481FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .mem_init1 = "0000000000000000000000000010100000000000000300000000000003C01800000000081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000020008000000000380100000000000000780000000000081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000002408001800000000004180C0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000C003008000020400010000000000008600E000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a311 .mem_init0 = "00000000000000000000000008C0012000040000000800000000000003800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF0000000004000000000000000000010000040000000000000000000110700000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF0000000000000000000000000000010000000000000000000000000138000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000040008E000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a323 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .mem_init3 = "0000000000000000000000083000000000000000000007000D81030000E0641C038078681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000810200620000000006000008F800C00800018701C0300701F681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000A0200C20000000001C018007F03C4100008E0E0300701E01E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001E001C0000000000000030003D03D800000030380101E01E0601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .mem_init2 = "00000000000000000000010001C0000000400000000003001100080000C0701E01E01E201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000000000A000000180000000004000410C000018300C03803C03E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000000871800000080000400003080413800008E0E0200380780681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000000411800000020000000007970012000000303E0000780F8281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .mem_init1 = "0000000000000000000000004138000000600000018073E00000000010C0780300F00F681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000018007800000230000030C070C0004000001C3C0600E00F01E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001200000000000980700000023000000780C0D000C000008F0700001C01F0081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000020000000000004400000000780001000681E0000000000301E00001C01F081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a323 .mem_init0 = "0000000000000000000000000C80000000783800000043C00000000000C03800003803E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000010180007000710000004061C00000000018380600000740281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000300003001F80000004001C0000000008E0F00000300FC081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001300000001FC0000000001F0000000000301800000E00FE81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a299 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .mem_init3 = "00000000000000000000000000000C0000000000000000000000000041800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFF0000000060000000000000000000000000000000000000000000000060300000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFF0000000060000000000000000000200000000000000000000000000030000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0201FFFFFFFFFFFFFFFFFF0000000000000000000000000000600000000000000000000000000006000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00621FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .mem_init2 = "0000000000000000000000000000400000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800221FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000201FFFFFFFFFFFFFFFFFF0000000000000000000000001000000000000000000000000000000018000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000401FFFFFFFFFFFFFFFFFF0000000008000000000000000000000000000000000000000000000018000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000E41FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .mem_init1 = "0000000000000000000000000000100000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF80000000241FFFFFFFFFFFFFFFFFF0000000001300000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF800000000241FFFFFFFFFFFFFFFFFF0000000001100000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFE7FF0000000001241FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFC3E00000000001443FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a299 .mem_init0 = "0000000000000000000000000000800000E00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFB80000000000000643FFFFFFFFFFFFFFFFFF0000000000006000000000000000000007FC0000000000000000C00000000000000000000FFFFFFFFFFFFFFFE070000000000000000643FFFFFFFFFFFFFFFFFF0000000000007FE000000000000000000FFC00000000000000300000000000000000000000CFFFFFFFFFFFFC0000000000000000002643FFFFFFFFFFFFFFFFFF0000000000007FFC000000000000000007F00000000000000020000000000000000000000000000007E09E000000000000000000002443FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a335 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a335_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .mem_init3 = "0000000000000000000000000118000000000000000000200020040810E0E0F0381E03EC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000401000000000000000000000000003001878381C0F03C0681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000CC3000000000000000001900000000009E1C0E0781E07C281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000001F8600000100000000000310000104000830781C0E0780FA81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .mem_init2 = "000000000000000000000001F180001000000000000010000041000030E0C0701C0F01E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000403C18300001000000000000800000000009870381E0781F0281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000C01804040002000000000000000000000000E1C0E03C0E01E081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000100000000000188F78000000000000006000000200000030781E0781C03E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .mem_init1 = "00000000080000000000000030FC000000000000000000001240000010C0F0780F0780681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000004022780000000000000008000013C0000018781C0F01E078281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000010B33000000000000000211C00038000008E1C0701E07C0FE81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000341B001000000000000003100007900000038380F0780781E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a335 .mem_init0 = "0000000000000000000000241900100000000000000180400F80000000E0F0780F01F02C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000E00300000000000004180C00780000018701C0781F01F281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001C0020000000030000038380060000008E1C0700E03D81E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000410001C00200000000300009103A00E100100030380301E07E0681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N51
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~8 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~8_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a299~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a335~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a311~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a323~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a299~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a335~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a311~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a323~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a299~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a335~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a311~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a323~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a299~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a335~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a311~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a323~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a311~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a323~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a299~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a335~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~8 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~8 .lut_mask = 64'h02468ACE13579BDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N0
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~10 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~10_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~7_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~8_combout  
// & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~6_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~9_combout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~7_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~8_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~6_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~9_combout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~7_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~8_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~6_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~9_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~7_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~8_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~6_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~9_combout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~9_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~6_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~7_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~10 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~10 .lut_mask = 64'h018945CD23AB67EF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000FFD000004000002001040CC0222737FFF3FFE00000000000231C30F1E1C3E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFD8000000000000019E18C0000F06FFE3800000000000000430C387870F0F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FE9800400000000000BC000000000FFF074001300000000008C3071C1C383F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FE90008000000000008000000000239C0F00002000000001118E1C7070E0F1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "000000007E9000000000000000000000000001840F80000000000001231870C38387C7B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007EF000001004000000800000000000078F800030000000000470C38E0E1C1FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F50000030000000008000000000003FCF0000300000000008C30E1C7870F1B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF0000000000040000000000840000078F80003000000001118E1871E1C3C3B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "000000007E8800000000040000000003020000060F80003000000001231871C3870E0FB47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007E0000000000000000300028000000041F800030000000000471C70E1C3879B47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F00100000002000003000008000000D3F8000300000000008C30C3870E1E1A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F000000000000000020000000000003BF00000000000001118E38E1C38787B67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000FF8000000001000000000000000000402F800000000000012318E3870E1E3F9C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F0001800000000000000001000000010F000030000000000471861C3870F1B47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F00000000C0000000000000000000000F0000000000000008C31C70E1C3C7B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F0800000000000000000004000000000F00000000000001118C70C3870E1FB47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "000000000F8000000000000000000000000000000382000000000001004C88888884C7000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F80000000000000000000000000000007800000000000001099113111198D210083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F8000000000000000000000000000001F8000000000000000022262622333210203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F0000000000000000000000200000004F80000000000000002444C8CC4467218867FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "000000000F000000000000002000000004000000BF800000000000010048899111988F2101FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000070000000000000000000000240000007F000000000000000091132222333B2107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007800000000000000400000000000000378000000000000000222444C44463210FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F8000000000000000000000400000400F800000000000000024488889988C200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "000000000F8000000000000000000000400000001F8000000000000100489111333313245FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F8000000000000000000000000000001F8000000000000000932226466466201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F0000000000000000000000000000001F80000000000000000244488888CC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F2000000000000000000080000000000F800000000000000044889911133007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "000000000F3000000000000000000002000000000F00000000000001000911226666600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F000000000000000000008600000000070000000000000000122444CCCCC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F8000000000000000000400000000000600000000000000002444889991003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007A000000000000400000000000000000600000000000000004899032226007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "000000003F80000000000000000000000000013F63C400000000000104CC6318C618E3A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FC00000000000030000000000000016778000000000000109988C718C638FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F800000000000020000000000001017F780000000000000033318C630C61FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F800000000000000000000000000013E7800000000000009246318C631C71A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000FF800000000000000000000000004003F780000000000001048C46318630C7A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF800000000000000000000000804003F78000000000000109998C6318C30FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BF800000000000000000000000000001F78000000000000002231884318C31A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BF800000000000000000000000000604E78000000000000012446318C318E3A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000BF10000000000000000000000000002027800000000000010488C6318C618FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BF0000000000000000000000000000002780000000000000091188C618861BA8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009F0000000000000000000000000080002F800000000000000023118C630C63A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009F000000000000000000000000000000078000000000000000446318C631C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "000000009F80000000000000000000000000000007800000000000010488CC6318C31FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009F1000000000000000000000000000000700000000000000011118C6318C33A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BF90000000000000000000000000000003000000000000000062331C4338C7AC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BFC0000000000000000C000000000000000000000000000000C446318C638FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "00000000FEBE06000000000000000000FFF00000000000000000000001E0F81F81F80F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FE8C07800000000000000000FFA0000000000000000000008703E0780F80FF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF18000000000000000000004000000000000000000000010C1E03C0FC07E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF380000000000000000000000000000000000200000000030781E07E07C03907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "00000000FB380000000000000000000060000000000000000000000021C0F81F83E03F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E310000000000000000000006000002000000000000000000707C1F81F03F1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F710000000000000000000000802001000000030000000018C1E07C0F01F81907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF30004000000000000000008C82009C600000300000000030F83C0781F80F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "00000000FFAA000000000000000000002581B0DE6FC000200000000023C1F07C0F80FF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFA200000000000800000006650940FF6FC0002000000000070781E07C07E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFA2002000000008000000A03FE990FE2F800020000000018C3E0F83F07E07907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF3E00000000000000000180BA3F16783F8000200000000030F07C1F03E07F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "00000000FF3E00000000000000000100521A03193F000000000000002381E0781F83F1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F2A000000000000000001000210039C6F00000000000000060783C0F81F03907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF28000000000000000000001E0083AFEF000000000000018C3C0E07C0F81F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF080000000000000000000018C000CFEE0000000000000010E0781E07C0FF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N18
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( \my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & \my_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ) ) ) ) # ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a107~portadataout )) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a107~portadataout )) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~1 .lut_mask = 64'h3535353500F00FFF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y34_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "000000003F08000000000000000000000000000006000000000000010218C38E1C3871B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F880000000000000000000000000000060000000000000024638E3870E1C3B67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F800000000000000000000000000200000000000000000008C61861C3870FAC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F80000000000000000020000800000003FF7E4000000001118C71870E1C39B67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "000000003F88000000000000000000000000000000FFFCC0000000012230C71C3870E1AC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F980000000000000000000000008000007F0D800000000004630C30E1C387B47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F980000000000000000000002000000003C1F800000000008C638E1870E1FAC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F80000000000200000000000000000000801F8000000001131C63861C3871A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "000000001F9980000000000000020000000000000006FFC0000000012631C61870E3C7A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F810000800000002042002000000000002FFC000000000004C30C70C3871FA67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F830000081004000084002000000000087FFF8000000000088C30C30E1C71A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F800000000004000000000010100000083FFE80000000001118638E3871C3A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "000000001F880000000000800000000000080000003FFE400000000126318638E1C70FAC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F880000000000800020000000100000003FFE400000000024C31861870C39B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F8C00010000030000000000000000000007FF8000000000098C71870C30E3A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F960000000000000000000000000000000FF800000000001318C31C30C387B27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "00000000FE1800000000000000000000004000038E0000000000000023C1C0F83E07C1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF180000000000000000000400000003CE00000000000000060F0781F07E07907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF980004000000000020000000000003E6000000000000018C3C1E07C3F03F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF900000000000000000030000000403E7F07FC00000000030E0783C0F83E3907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "00000000FF910000000000000000002000000183F7FFE600000000002183C1E07C1F03907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF90001000000000000001380008010FE7F7B00000000000070F0783E0F83F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF90000000000000000000001010001FEFE31000000000010C381C1F87C1FF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF100000000000000000000000200415AF8330000000000018E0F0781E07C1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "00000000FF00000000000000000020000000083497FF4080000000002183C1E0F07C0F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF100000000000000000100060000877B7BE090200000000060E0F07C1F07F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF1C08000000000000000000640000778A600800000000010C383C1E0F83E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF1C01800600000000180000000000DF029087800000000018E1F0F87C0F07907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "00000000FE9C020000000000000000000040007F07F06E0000000000238783C1E0783F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FE9F060000000100000000000020107F1E004C0000000000060E0F0F03C1F9907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FECF0C800000000000100000330010FA3D1CFEE0000000008C78783C1E0781907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007E0C08000000000001980000239060E22BFFFCE00000000138E1E0F0F83E0F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "00000000FFFFFFFE000000000000000007FFF0000000000000000000000000200000261000000040000000000000006406000C0000800FFFFFFFFFFFFFFFFFFF00000000FFFFFFFE000000000000000000C700000000000000000000000700000000000000200000080030000000018004001C0000880FFFFFFFFFFFFFFFFFFF00000000FFFFFFFC0000000000000000000000000000000000000000000400000000000000000000400070000000000004000C0000180FFFFFFFFFFFFFFFFFFF00000000FF7FFFFC0000000000000000000000000000000000000000000000000000000000018040400010000000000838000C0000180FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "00000000FF7FFFE0000000000000000001E0000000000000000000000000000000078010000000C0400000000000000C3C000000000007FFFFFFFFFFFFFFFFFF00000000FF7FE000000000000000000007F8000000000000000000000000004004000000000000000000000000003100F0000000000807FFFFFFFFFFFFFFFFFF00000000FEFF800000000000000000000FFC00000000000000000000000080000000000000000000000000B000003261C0000000000807FFFFFFFFFFFFFFFFFF000000007EFE000000000000000000000FF00000000000000000000000000000000010081040269B38000103C000040000000000000807FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "00000000FFFE00000000000000000000000000000000000000000000000000000040A00520000000000080000000000000000000000007FFFFFFFFFFFFFFFFFF00000000FFFE00000000000000000000000000000000000000000000000030CC37FE03DC3FFFFFFFF823FFF01810000000000000004007FFFFFFFFFFFFFFFFFF00000000FFFB000000000000000000000000000000000000000000000000BF83FF807FD83FFFFFFFFFFFFFFE0078000000000000000407FFFFFFFFFFFFFFFFFF00000000FFF9000000000000000000000000000000000000000000000000001FE007FF903FFFFFFFFFFFFFFFF03FC00000000000000C03FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "00000000FFF800000000000000000000000000000000000000000000000001FC007F81903FFFFFFFFFFFFFFFFF3FFFF800000000000003FFFFFFFFFFFFFFFFFF00000000FFF600000000000000000000000000000000000000000000000007801FE003903FFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFFF00000000FFE60000000000000080000000000000000000000000000000000003F8007F903FFFFFFFFFFFFFFFFFFFFFFFFC000000000603FFFFFFFFFFFFFFFFFF00000000FFB8000000000000C00000000000000000000000000000000000001F800FF1903FFFFFFFFFFFFFFFFFFFFFFFFFC00000000403FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000BFC0000000000000000C000000000080040000000000000124888C63188633A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BF80000000000000005C0000000004010000408000000000013110842318E3A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009F8000000000000000180000004000000003FFC00000000002462318C6318FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F80000000000000020000000000010000067FC000000000844CC63188C619A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "000000009F8000000000000080000000000002028008FFC00000000100918CC6318C63A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009F80000000000040000C0000000000000000FF80000000000123318C6231C7A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009F80000000000000030000000080010000073F8000000000024463118C4319A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009F80000000000000000000202040020000017DC0000000000488C463118C31A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "000000009F8000000000000008000000000000000030FFC000000001001188C46318C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009F800000000000000000000000000000003CFFC00000000008223118CC638FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009F800000000000000040000000000000007DFF80000000000044663118C639A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008F800000000000000000000000000000007FFF000000000004888C46330863A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "000000008F900000000000000000000000000000007FFF80000000010111198CC63187A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FB0000000000000000000000000000000FFEE8000000000002223318C4319A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F300000000000000000000040800000047FFC000000000000444462308C71A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F30000000000000080000000000000043FF810000000000048888CC6318C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y30_N42
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~4 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~4_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a143~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~4 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "000000000F980000000000000000000000000003E200000000000001002466623318C720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F000000000000040000000000000003F787FF80000000000048C8C446231920FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F00000000000000000010000000001FF7FFFFC000000000008111988CC63120FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F00000000000000000000000000000687FFFFC00000000001222233118CC720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "000000008F80000000000000000000000000000781FFFFE0000000010004444662319820FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FB0000000000000000000000000000F81FBFF8000000000000888888C623120FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F60000000000000000010000020000383FFCE800000000004911111188C6720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F400000000000000000000000000001C7FFCDC0000000000122222233198C20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "000000000F000000000000000000000000000001E7FFDFC0000000010044C4C4462339201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F000000000000000000000000000001C3FFDF8000000000008989888CC463001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FC00000000000000004000000000001C7BBDBC000000000001113333188C7318FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F800000000000000000000000000001E773CFC00000000081222666623319301C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "000000000F80000000000000000000000000000123FDEF0000000001024CC8888C463130201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008F80000000000000000000000000200063F9E0000000000000898111188CC728000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F800000000000000000000000002000C3C78000000000000111222233119D2040C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F80000000000000000000000020010003820000000000000026444444623121E007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "000000007F1C0000000000000F100080000006501E00000000000000230E1C1C1E0E0F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F1C00000000000003301C00007806101E0000000000000006387070F0787F947FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F1800000000000000107800807C00304601C000000000000860C1C3C3C1E19C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F180000000000000210000041A3007633077CC00000000111C3870E0F0787B47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "000000007F980000000000001E000000080361FE639FFC4000000000230C18383C3C1F987FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FD80C0000020000FE0030000781833C43F8600000000000063870E0E0F0F1947FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F580C0000000001F93860000044B13FC1D0000000000000086183878783C39A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF4B000000000001F93D00000040203FE5C03FA00000000111C70E1E1E0E1F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "000000007F780000000200007FB800000C44003FE707FF8000000000231C3878707879907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F104000000000003FB200001C04006FF33FF800000000000630E1E1C1C3C1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F100804000000001F8601003004006FF70639800000000008E18307070F07D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F514000000000000F8403800000207FE30733800000000111860E1C3C3C3FB47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "000000007F7B0000000004080FB002000000247FEFFFFF8000000000231C3070F0F0F1D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F71000000400040078300000000007D83A7FF80000000000630C1C3838383907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFF000000000004003818F80300030FFF20FFF00000000000CE1870E1E0E1F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFF800000000006003818F80132877FFF1DFFF800000000111861C38307879907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "000000007FC00000000000000000000000020000020000000000000124463086186187A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FC000000000000000000000000000000200000000000000008C630C61861FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFD000000000000000000000000000000A03FF00000000000118C630C61C71A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BF9000000000000000000000004000000FFFFE8000000000123308630C71C7A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "000000003F9000000000000000001000004000000BFFBFC00000000124C6318C30C71FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FD000000000000000200000008008000CFFFFC000000001008C4318E30C31A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FD000000000000000200000000018000FFBFF000000000003198C718638C3A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FC000000000000000200000000010004BFE7E9000000000122318C718E38FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "000000003FE0000000000000004000000000200007F81CC0000000010444318C31863FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FF0000000000000020000000000040087F1FF80000000010988C638C61861A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FF00000000000000000000000800001037FFE000000000001118C618C7187A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FF800000000000000000000000410020FFFB600000000001263188618C71FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "000000003FF0000000000000000000000000020407FFC6000000000124C4631C631C71A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009FE0000000000000000000000000003C07BF8480000000010988C6318630C3A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009FC0000000000000000000000000003F87FFCFC0000000000131986318430FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F80000000000000000000000000027EE3FFCC00000000009262318C318C3BA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000EF000000000000000000000000000000000000000000000000001F807E01FB903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EC190000000000000000000000000000000000000000000000007807E01F81903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EC19000000000000000000000000000000000000000000000000407C01F80F903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FC1900000000000000000000000000000000000000000000000003E01F80FF903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000FC1F0000000000000000000000000000000000000000000000001E00F00FF1D03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FC1F000000000000000000000000000000000000000000010001F00F807F01D03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FC1F00000000000000000000000000000000000000000000000700F807E01FD03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F01800000000000000000000000000000000000000000000300007C07E01FFD03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000D81E0000000000000000000000000000018000000000004001803E03F01F81D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FA1E000000000000000000000800000000800000000000418703E01E01F80F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FE1E000000000000000000000000000000800000000000001C0F00F81F80FFD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FE320000000000000000000000000000000000000000000030780FC0F80FE0D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000FFB00000000000000000000010000000000000000000000001E07C07807E03907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFD0000000000000000000000000000000000000000000008701E07E07E03FD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFF00000000000000000000000E0000000000000000000000C0F01E03E03F9907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC00000000000000000000FEF80000000007C00000000030781F01F03F01907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N24
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~2 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~2_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a119~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a167~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~2 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~2 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "000000000FE40000000000400000000000000000000380000000000124718C30E38E1FA67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FA0000000020000000000000401800000DFF0000000000004C618E38E1871B27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002FA8104400000000000000000003000000FE000000000000098C638E1861C3B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002FF8000400000000000000000000000002600000000000001318C61861870FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "000000002FE00000000100000000003800000000000000000000000124630C71861C39A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002FE00020000000000000000008102000000600000000000004C630C71C70E3A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FE800000008000000000000000000000004000000000000098C630C30C387A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F800000000000000000000001000000000000000000000013308630C30E1FBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000BF8800000000000000000000001000000000000000000001246318E38E1873A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F880000000000000000402000020000000000000000000000C631861861C7A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F88000000000000000000800030000401000000000000000188C31871861FA47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F88000000000000000000C000000000000000000000000012318C70C70C71A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "000000007FC800000000000000000040002300000000000000000001246318C30C70C3A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FD80000000000000000000000000000000000000000000000CC618E30C30FA87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF90000000000000000000000000004000000000000000000198C618E38E39A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF900000000000000001800002020000000000000000000012310C618E38E3B87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "000000000F300000000000000000000000004000038C00000000000109331118CC638D20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FA0000000000000000000000000008003800000000000000244222318C631A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008FA000000000000000000080000000000700000000000000000CC446318C63A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008F80000000000000000000000000010017000000000000000099888C46318FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "000000008FA000000000000000000000000001801780000000000001012233318C6319A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008FB00000000000000000000000000000078000000000000000444662108C6320FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008FB000000000000000000080000000C007C0000000000000008888CC6318C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008F200000000000000000000000000040038000000000000000111118C46319A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "0000000087B0000000000000000000000080000033800000000000010822223198C633A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000087B00000000000000000200000000000EF80000000000000024444663188C720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000087B0000000000000000020000000000C67800000000000000088888C463189A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007F000000000000000000000000000046380000000000000001111198C463120FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "0000000007B0000000000000000000000000000FE38000000000000100222223118C4720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007B00000000000000000000000000013EF800000000000000244CC4462318F20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000087100000000000000000000000000001EE0000000000000000891888C6633120FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F100000000000000000000000018007E6000000000000000130331198CC6320FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "000000007ECC0000000000000010080013A043E623FF8C000000000023878783C1F07FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007ECC000000000000000000000040833C0F18000000000000061C1E1E0783E1BC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F1C000000000000000002060040C0180F9F9010000000000C7078783C1F07B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF08000000000000000000060000E0780F0802000000000010C1C1E1F07C3FBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "000000007F08000000000000000001800001C0DC0F080000000000002307070783E0F1B27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F0A0000000000000000018001A1C8043F80000000000000061C1C1E0F0783B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F08400000000040000004040063F07CEF880030000000000C7070F8781E1FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F0000000000000000000004007386B83F8800300000000111C3C3C1E0F07BB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "000000007F1C0000100000C000000083007E09583F08003000000000230F0F070783C3B47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F1E00000000004000000001003C00413F08003000000000061C3C381C1E0FBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F1E0000000000000030000300DE00210F880030000000008870F0F0F0787F9A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F0E0000000000000070008000CC00711F0000000000000111C38383C1C1E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "000000007F1E00000000000001F004841CFC00119F0000000000000023070E1E0F0F83907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F1C00000000000001B0008003F00010DF00000000000000041C3878383C1F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F1C0001000040000FB8000003E600408F000000000000008870E1E1E0F0F9907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F1A0000000040001F100F0000F020481F0000000000000111C387078783C3907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 11;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000FE1800000000000001000000000000000000000000000000000003E001FC01903FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFF00000000FE1A00000000000000000000000000000000000000000000000000003F801F903FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFF00000000FE1B0000000000000000000000000000000000000000000000000003F001F9903FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000201FFFFFFFFFFFFFFFFFF00000000FE18000000000000000000000000000000000000000000000000007E007F81903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000FE3800000000000050000000000000000020000000000000000007E007F007903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFF00000000FE3A0000000000000000000000000000002000000000000000007E00FE007F903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFF00000000FE1F0000000000000000000000000000001000000000000000018007F00FE1903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFF00000000FE1F000000000000000000000000000000200000000000000001007E01FC01903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000FE0F00000000000000000000000000000000000000000000000007C01F801F903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFF00000000FF1F0000000000000000000000000000000000000000000000003C01F801F9903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFF00000000FF7F000000000000000000000000000000300000000000000000000FC01F81903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF00000000FE7C00000000000000000000000000000020000000000000000001F801F803903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000DE380000000000004000000000000000000000000000000000000F801F807FD03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF18000000000000600000000000000000000000000000040000F803F00FF1D03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF98000000000000000000000000000000000000000000000002803F007E01D03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EF1980000000000000000000000000000000000000000000000001F007E01FD03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N42
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~3 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~3_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a179~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~3 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~3 .lut_mask = 64'h30503F50305F3F5F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N6
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~5 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~5_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~2_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~3_combout  & 
// ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~1_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~4_combout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~2_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~3_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~1_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~4_combout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~2_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~3_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~1_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~4_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~2_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~3_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~1_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~4_combout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~1_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~4_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~2_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~5 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~5 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N51
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~11 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~11_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~10_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~5_combout  
// & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~0_combout ) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~10_combout  & 
// ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~5_combout  & ( ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4])) # 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~0_combout ) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~10_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~5_combout  & ( ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & \my_rom|altsyncram_component|auto_generated|out_address_reg_a [4])) # 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~0_combout ) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~10_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~5_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(gnd),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~0_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~10_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~11 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~11 .lut_mask = 64'h00FF22FF88FFAAFF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y30_N52
dffeas \data[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_rom|altsyncram_component|auto_generated|mux2|l6_w11_n0_mux_dataout~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[23]),
	.prn(vcc));
// synopsys translate_off
defparam \data[23] .is_wysiwyg = "true";
defparam \data[23] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a280 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .mem_init3 = "0000000063177FA8EF6757C4B55B917F0ADB134D03B2663B6F42873FC3FECB976DB3E2D51C72CCF6EC56CDACA01C400E43FEE5FFFB6E98FFFFFFFFFFFFFFFFFF000000008E1CF00807E1C0A0034E02E8D78A6F0D9C5BB056F29B2F7E258D7F5980A100B1C81072CE33F43C632A981E7E573FFFFFFA1808FFFFFFFFFFFFFFFFFF00000000160021F18FEE9886EA7B23FCA216C8FCA5ECB13FB27F0FFF71E0A6CC92D4462E30E24B56C433FAA3E8D8E871A787FFFFF81C0DFFFFFFFFFFFFFFFFFF00000000B719F0FDF9E6BBE9958440DA4CDBD9E77CEF31973F531FBFA833748005F8DDE8024D9A1ACF53F2E33614E3BF45407D1F78540FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .mem_init2 = "00000000331D8FE63DC1034352FFFA8DCDFDB6F0923445965C102F5F8BA056007728530F2FC4E96B6294FC026ECF9F9610476291F85152FFFFFFFFFFFFFFFFFF0000000058212FB4FFBC4572FF5A6CE74BF9F5383AD288EF7EF4477FE9B344A64721E01FB30B6DE1909D421228DE8B1DE2C7ECE8F898567FFFFFFFFFFFFFFFFF00000000C83621F44DA14DD083DEFB94E0D19D0D750FB66B170BEFCFF42E0404AEE45FCFEF5E0A349B99B1F28397DC755C9FE2E9F89BD2FFFFFFFFFFFFFFFFFF00000000A1CEFE377223F34FB18B2FDD96D28FC2BED86ED2D65F8FB7C0DC845FA284B682070B3CE871CE48B140FBC89EBE17E368F9A603FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .mem_init1 = "000000000B44D3AC0730EB3B2390FF795D6FFFC73ADAFA72207F8C2E7959044B2897D913FCE5E66BEF94F8CEB062BB7DB222DFF7936707FFFFFFFFFFFFFFFFFF000000000BF203C71327AE58AF807C391AD87E051F352D48C0AF3EEDFBB6AFE8FBE4DFC5E68AB3EA9AE610D2F403415721BFBACFD0B607FFFFFFFFFFFFFFFFFF0000000081F97ECCF2FEDC30648F790C7854FC19F4D0A924C61F0DAB7372E6E823B972FA4E8B04FED1477216165E7FB60112AAFF844309FFFFFFFFFFFFFFFFFF0000000081D5157F8FDFBFBD254715998AFBEE1C2227508C724EE07E354D2737CD40A05B9B265559A10B5B4B08A3561FEA6FC79F8793A1FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a280 .mem_init0 = "0000000088CFEBB2579C81E1E5D5F64023FB7F2477F70BD03207389FFD171CDD3D0F11C7ED560A98181F8ACD8041FCB968F64333B0D6ADFFFFFFFFFFFFFFFFFF0000000038589FBA376FE69BC4E776FE6D437F5D155AF5C4389ABB5FAFFDFF97B2301401AE4F279A53337986A9672AD5EB2FCB77F99887FFFFFFFFFFFFFFFFFF0000000038300B874D220DDC1026CF3D56337E73941FC2D95D15439F6C120B4E757C2DBD7540917186BCFA5B99FA3979F68FD95F9511137FFFFFFFFFFFFFFFFF00000000B81901ECFBA39AB5DB306FBB1FB03F91E7BE355BEB3EA1FFDCB2E1C3E5B8602BF53AF3C8CD7394223173E0771ACE16EFBD7A9B7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = "00000000FFFFEDC2CFA16917FFFFFFFDFBB483F4DDFF7192AF8BE89867D53FBB71E7CE9A763C1A30E3ED76F80DD6C728BCBD6CDDDEC870E8AB2FFFFFFFFFFFFF00000000FFFFE91781E237ABFFFFFFA9D8A807ED4CF2150261497DED67B87A019D446DEEEE5F8F05F2CC0E2ADA39432ED9122F5D9EEAC879F17FFFFFFFFFFFFF00000000FFFFF916509FB4A7FFFFFFD190EBA05FAC7069A63C4BEE88BFBE01C58455CE3DD196CC921EC528375E31AD2BB6942FF9DF2A18DDAD5FFFFFFFFFFFFF00000000FFFFD302FD5ADC41E184FFFF42F3903FD253A937FBA265B04B0A45786AD1457F393E3B90032AAE86C0F13FEFF0ADCCE3D9B762B7F6FEFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = "00000000FFFFF30A9F45D5A1E226FFA019EC57DFF9539C2BCE9C3E127E82B7363C2B89296D3F38FD094B7929D25EB367B4D46C379CBD778846FCFFFFFFFFFFFF00000000FFFFF3074613665F7166FE5CA463D4AE64AEE42EA388C614D79ED279F1A9F5D1B081FB820F1AB7B17FBE515C3ABBBC0F364FE041944DFFFFFFFFFFFF00000000FFFFE3073FF2153B7D967FC575F458E314EF260ED037C9BFD6914FE36DFB4CA262566A385BAEECF7B39353F3910BDCEFF720348928CFFFFFFFFFFFFF00000000FFFFA30B2AB8C5BB8082BF8D5FFEE6A483E2D7FDEFCEF75BF623C67CB7F34EB8B07B857D963BA76864ED8FFFE74BA88F8C94F6E123EBFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = "00000000FFFFE0657B3ABCB539E2DDA37FEFCC9A1F5F4D9BEE83E5DB4ADCCF345AAC4C999940D9312D51024FE93CAFA7E6E1747AE5F2D62FBFC0FFFFFFFFFFFF00000000FFFFE22877EF479539E7DD77FFDFDB97038EFF79CE4F18CACB69DE5F4D07DC8E02B9DBBC52967524FE051FB7A561747FBF350F04E7BE7FFFFFFFFFFF00000000FFFFE050FD738E9DF9E35D7FFFFBD0496318F78CC57564FD63EDBC755E59F118AB54E22253488A231E644F9DFFE03CB7FFE2B20D6646FFFFFFFFFFFF00000000FFFFE050844AAAE1F8A15CFFFFB3BF226D3DB0C7E70709D43F045262612055244C755753005CCC8678FE9FFFDC019E0B3409A401E4296FFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = "00000000FFFFE032A430BB0DE8A2DC9BFFBFB90EE5D4CFDED46297BD098CAEE47DEB74E6EFA1BBEE30BFA6429D7E6FB71D1FC7AB1469E40ED1A67EFFFFFFFFFF00000000FFFFA2358B15FBBBC0A2D573FFFF93A3068AFE5E1320DCB90935E3963DCB9668D9D8CBF7DE91E205A459E7ABC0C0278FD9632000677AF4FFFFFFFFFF00000000FFFFA85695AFDC8505C2DD77FFFF90074950BDFDE989DD22E46C1FD23D0BA106C643046F83713E01A51FAFEBFC3CFD33DF0DBF1E80E816FFFFFFFFFF00000000FFFFE8BFEF9D30298F24AE58FFFEA4A3CFA8955396CBE84AAD84DB3333CBC45D1C7983B6CFA7DE4596885FF5783CED1BB461862C3047AFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .mem_init3 = "00000000FFEF214D042B6EAC9246F753AAD4D7D4FF3C6FB99784B820DE2086A18BDBB8384D7E2791BC0591228C49FFCF898979871709CFCCBFAFFFFFFFFFFFFF00000000FFDEB6CB0FB5C551DD78D0F04D8A87938785E42BE2C887FC6F315043697FDD9930D277F11553BE065AEB87CAFD6589BEE6C97372DACFFFFFFFFFFFFF00000000FFEB65FC1D50D66B946B818D706F97D4F8F2F02756982B451AE45C72FB8C1E44A74EB1F08D6D8AB80DCCE7AB77EDEC7B709098AEAD0FFFFFFFFFFFFF00000000FFB8FFEA38D05920C569ACB3DCD69FDAB7CD8167B431262212DB1FD1A83BCCAB8A9EC430E57E92571DA4F7DEE90DC1BED8B99356C44FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .mem_init2 = "00000000FFCC7D2EA2DE45254F61A15A15B79EF750C73B31FD37D05526E8F0E960B95ED1067392DA64E8F961517DF7FFA4EFDD994EE8B9B42BAEFFFFFFFFFFFF00000000FFFE5576288346EEF3A1026745DC1E16094AB8FFE3BA53F3E0E37E8BF92ACC8915DD7C17A099D3975A5365FB9D83356336B0FAB6499EFFFFFFFFFFFF00000000FFBBE2064B8F59D0F55146B9D2C57BB4D9C121F7DBF41204F268DD0A4085519BF48FB70D7F6BDF88DC6264EBDABEA7EB38752B811D7EFFFFFFFFFFFF00000000FFFFEF5863D874913138DBA62978195E504334E995C3A6AC86D1C1C246CA0A9283DAA7810AF8F506FC026469D20C2D73CD6B36B6ED63FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .mem_init1 = "00000000FFFFB2A73FE1AD81F203800C6D8CBFFF4698C77C90D7394ACC6174D76DA33D0A94CF194E3905CA780F913DE8BBFDEFD9F6285CBA4BFD7FFFFFFFFFFF00000000FFFF8D6D29BF03BBF8A7907DA336F17FA6B57BF1F69AE6212F09EFA4E433A469D523B74DCCE83F924FD7343AD97C6F95BE929B7EE541FFFFFFFFFFFF00000000FFFFE3698CB9961A45980001E629293FA2ACB77FF0C49CE70A06467B6E87D9319A090D3443242C7CF9E53EF9D9166F96F7700A73609FFFFFFFFFFFFF00000000FFFFAD87CDF3CAE833F87F9110CC17DFA054D93FF8C6018683F4C75C4DB2F81D27E5FC4FEB71127A8B752F77397DED97D99F41C43993FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a256 .mem_init0 = "00000000FFFFD651426355A17FFE7841F59534DFF88DE1D782B8261077C78D4053315B5716B538F060EBCEAC49F52773BAFDED92BC48E4AFCA26FFFFFFFFFFFF00000000FFFF9AD8878F163DFFFFFFDD338F2B37EBCC065FA503A1383703D38EA754E47D7F19F79B2CE5410474F72793DAF5EF92B69A4567C337FFFFFFFFFFFF00000000FFFFE37F68D8051DFFFFFFCD4E23A3D7F433AC9F8CE3AB8823FE0722CD26FF0DEFA4BEDFFE45A8561D7D31BFD8956F92F6174DC0EF1F7FFFFFFFFFFF00000000FFFFEC5A7D3F0DDEFFFFFFB73BEE680FE72F94DD6473FEB6507CF69EEA9D6272E1D4025282C847E7D87E6D09B9FD6FD5D9C448A60B91FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a268 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .mem_init3 = "000000001C1814CC8A6A028418F025076EB8FFA26EC1B0C72762D4FFDFF5D9886836AA8B96631955FC9BE6235CD96F6F6EAFBACFCBD1B77FFFFFFFFFFFFFFFFF00000000E50096906301FE786A849ACD7F8FFFCD2AAD841C9DD4508FB815F9751855A292A5528AA09A90C6EF44385060F0F07BF7BC4D3F7FFFFFFFFFFFFFFFFF0000000082DA96939A711910C1F208B0FC84FED9C94CCFD4AB031B08892B673AF1F0EC46BD52444BF23B0FED2DEBE1E7A1AE7BA3AD6BAFFFFFFFFFFFFFFFFFFF000000006F5957CF88CCC54852E162B7FE45FDFC60D495B320A3349CCC09FE481F6139CFCECDD84C5ECF9B7EFF881BAA19CF0F99E28284FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .mem_init2 = "00000000F4C197CF967C31CDBD14CF1D03EFED95C8E727C58D5AE61FD28B257AA44613F4A40D56251ADB5EC37EAADAE602B78FDDFA3ED5FFFFFFFFFFFFFFFFFF00000000C6F997737A001D35B3755CA831FFE7C254F49F3136C7364BBB560F3F33E58BDF70897E29F9E17C38FAE8DD7EAFF67B9FFAFF79FFFFFFFFFFFFFFFFFF00000000F37813B1D3C13E53499C9955E57FF3FC1164B0C5E066A4DEA121AC82F352843AC5188AB01D1863D0E26B4C6920C47B96EFB94C7FFFFFFFFFFFFFFFFF000000007DCCD3E7F5212C2A8E935911448EFF576DB61874019881CC3E622D5027D041B96EAF1A3301799792F4DD670CA7627AD4AF0DBAFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .mem_init1 = "00000000BEE26FE8C019E33044C2DA85FFF5B6B36A90470E8EF8F4207E2E4FDF1BBF86AB8DDF804FE49F1B17D9563BC93EBE7B54D9B3825DDBFFFFFFFFFFFFFF000000000C0EEF4F4DC47CE5F4D6CC44412E50D20EF4F15CE708FB836E8596EC5CAFD01C7D2E6C6E7C66B7255FB68D96A9F9AB54A6D27CDE5FFFFFFFFFFFFFFF00000000A71D7997C37F7DA035EF7C84FF56CFEA49EF77AC52924A32F699DDF98EB719AD3B1235B6647F1F64D52BC37BB6052370B500DC748FFFFFFFFFFFFFFF00000000C317115DE3C09A72DFC9B818E769424136164A5C6B4A8B5AC4A6249796B6303A4253FA664B6E02D0487BF2FF326333B8BCAE66B32B7FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a268 .mem_init0 = "00000000ECE361121F25311DB448A7BEDB30179E3BE8A07E43F436D87182D863C0585AFA217940190FDBE05D80792E6D9D3F3399CF13B819B77FFFFFFFFFFFFF00000000E3F5D3DEC9C7F90F27EE4F51C5E7DCE2E8FE027F591C88AA391962E2005C48FB92FA7B39D132B7964936734B7F3FA3E3D6ACC3C169FFFFFFFFFFFFFF00000000E43DD39D8234398B32D94E502C303D56D48DA41FF76518897ABD836D086D7E78F7720DFEE2FFB439B5F96584E812E3579038C32FA57FFFFFFFFFFFFF00000000FB5865DB44DA88CB33EECFFB807FFA41973FED3FC0DACB89ED73AE681919488C22652AA1FD5AFC06C75B1F79FF5A614FCC204F36D37FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N15
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a256~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a244~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a280~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a256~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a244~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a280~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a256~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a244~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a280~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a256~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a244~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a280~portadataout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a280~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a256~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a268~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7 .lut_mask = 64'h018945CD23AB67EF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "00000000FFFFE5F4B368D908FF5876B0FDFB7DDC3FAC5D8004956F14C211CEE58DA3C38E799102E00E527A1F4ECE2FE0F8526F8DF42441C4076C66DFFFFFFFFF00000000FFFFB98FAB960F1E1EEF37FFFFFFAAA0E7BBB404198C33A8103267256B41AD04B55F4622D8AFA11542C26FE7F8627FB5DC6E720886364037FFFFFFFF00000000FFFFFC8FD884727EC3F353BFFFCF28CB7FFC8E4DCDDFE5EEDC80BAB50A5C36D211828753C88F631492C04FAF7A817F75DC7F04463D8ABC3BFFFFFFFF00000000FFFFB10FA506890409D61A3E7FCFF84CEEC759DE201E813D19865377135692D7D9A96DBB20F03190E4F42FFBFAC57FD6F46C98061DD8AE9FFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "00000000FFFFCD8FD08EE29FF910433C7F67538A0BFD7C7FECED926C2AF7A5951F9203A49C8EF9EE49A00814EDE72FFEF8017F97F5D610282641B5EFFFFFFFFF00000000FFFFF00F35B03E63D7A8FDB87C7AE3E18BDD0FF4F19A3041E3BC6F7D7D518A3EC5A07B15BB3C1874BAC42FEBF8817F95DB4B249F7A4DD00FFFFFFFFF00000000FFFF990FF40457A7B954ED707CFF63FE87AA757574365FAD9A2A20977D0DDD49994A889C9B944C74A8F40FE5E6857F95D8B230131E91EBAFFFFFFFFF00000000FFFFFA8FD42AA4F3CA45B41DECFF724EC7CBBCC7057082D1652D71333F814094CA2A871E55900CD0ED7647FF78027F8DF57243CA45A021FFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "00000000FFFFCACFC03A2BADC6DF8F98FDC2392F475F6B319EC9D319F02822EB0947AA478B6F8D3EDB4E831EB368A3E1C848FD1D9C7000051DAD97FFFFFFFFFF00000000FFFF0DCFC00DA9DA2E269F707F983F74C4344C52C9FCF6FAFA344415A942D36B8260186898E0E7D0577353E1D0BC6F8999D5990891AACBFFFFFFFFFF00000000FFFF115FC0058972A554FFC07119FF880CF07C4651AB15A3E6AF956EBCDA44869EA774355E98DFD808143BF33CBC6FB5D3E427DE298777FFFFFFFFFF00000000FFFF3EFFC00665899E8D7F80F07FFFFE738CFC248430514ABA70EE5BFCFF86CD4CA9AB4DBEF9B1FEC4EBC3E7C2882E16BCB05A930948C8FFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "00000000FFFFC5FF40719DA9DA93C000F03FC354D0F675A2DC80B776F35DCEE882AEEB0E0311B7AA0756AFBB49EA7FF7F9FFD56BF50834B8ADECB7FFFFFFFFFF00000000FFFFEB7F40559D6DBC8F00007995C095F45591C5B5F94DAA64FF4BA60EED13D7D0259D1AAD0E999CEC272BDA6A01DD0BD95B5009B25DED7FFFFFFFFF00000000FFFF18FC00090B1BDEEF80C1FFE7803A542492328BF2753DB952BB078D29F2FC9C5D7C138E6ADA66DE768BF694FE04BF9EE11C00D320AD7FFFFFFFFF00000000FFFF5678003E3F8208B5FFF7FFBFCE3696ADB6395EF604B20DEBE2865D1DDD81D5240F560C3862A2EB6E6BEFD8E6A8F397E8D8082DD3B6FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "000000007712E7E0452E3B7648E7B6CDA771A95B77ECF4ABE7D21D141562B6639076622922C1808D2B9ED4F8022F98EF8A18232DE8D275E70FFFFFFFFFFFFFFF00000000ECB3A7E0643D9623FC0D3E1160F055192FC79F38FC30AE6A4EABBFDC4F2010406A798B6B91910B2565C4583F9222A32DE3F3E7FF1FFFFFFFFFFFFFFF0000000003A747803E7B8DE40CC709DDB8778D9B9229052E5FE803E9B262ECE8087EC9A579BB1290DEB2364B323D581F75A02329E8B254FFFFFFFFFFFFFFFFFF0000000070E3751E1D0A8D82EDFA8A379FC681635283A14B5E440AC0FD46CCF43CA6726494CD216883F3A4EC0DABA91FE7D8672BFD64597FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "0000000004EB073F6774D4E9C0473C36CDFED2D48B3D322FBFF8F93AC754F73E18334963ECB223876A20954183F273EDAA186731C8D989FFFF7FFFFFFFFFFFFF00000000EA0AE7BFFDD3DE39A067DCAC3DBF9DF5C833AA365FF7A33E6019D19B0717C85AFE1DE72DCCE5A95009210253C8A46731DA214199FFFFFFFFFFFFFFFF00000000619F8781FE29F87E6D36547F65B739F11D29921FFFB66182577DB48C2040610407AD46D2E233A2AC8B89DA03372C67CDDF7A708FFFFFFFFFFFFFFFFF0000000042D7EB00FFEC641865B33F5BE298C57738A736B59F034D6048C02B2DE1F624AE3DBC2CB3B6627C8244D796C23933E7CDF6727287FFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000DBECEBAF007E84ADB14702E0A8F3F36D1B983DCB7C9B3DE026B7AC2AFF62A774E5C0F37302763EB644D3BFD7E8EBEDCAC4BE5BFFFFFFFFFFFFFFFFFF00000000BA7CEFE5F99E8262B831B66F97DD42D5BCF8793F904A3D30B9480119D15020A0410D62A923E4A33D0E051403C8BB2E1B9A4C5BFFFFFFFFFFFFFFFFFF000000006A2E65E0200FB40F628363BF5F6C2FF97EDC1CE1BF60CDC6F79469083673A42B6551D3A3791D06397826ECC312F72E3FDAF40BFFFFFFFFFFFFFFFFFF000000006796484B79FFB7574BB3C577F02B180DC36E9F8211DBD844BD35736F4068DBB24B54F4B9FBA78F154D77D8837B7D2C77B07D0BFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000AE143FBE7FFF90DCEEF40BE37E4A0B3C3DDC20834A546086944BFBCA8174829A0BE05374BAE0327D6BF164D376F06CB771ABBFFFFFFFFFFFFFFFFFFF00000000CFA80FFB983F806F0F7D8E0FFB68AAE342611C0593F650C176D5CC44F98BB98E1D0726FD878F83B2D35795869E242FDFB7DBB3FFFFFFFFFFFFFFFFFF00000000C3A203EF7FFCE40D9579B8F1F57DBACA4C5D68C983F1071FD2F4E6A2EC499EE1C951AE728A924010D766C8D405B105AFE7F227FFFFFFFFFFFFFFFFFF0000000082C340460003EAF4986FF51BF9DFF9FE87F3B9CB2EE34F4AB6F4F054963435B3D889725FBC8469852C53609389D541ECA93FA3FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "00000000FFFFECF000C446D8185900016C8EDC75B5754CFBE3057A4FA283D4F2FF28BDE2C8F10C27396A3D7905AD53E4E2FDAAB7ADDF2E821E67FFFFFFFFFFFF00000000FFFFF0E000DB7B89F2DF0C81D35EF39EFA1B2CD830645B2EED1D101EB6EAB986E4223C522AEDC938022093FFFE7CBB8FB03B948ADC12FFFFFFFFFFFF00000000FFFFC7800070268E1A0DFBFE91447A2BDB952C2ABCCD1F913C4E0A63181E0F2E698FC580006CA76CD8FA7E5F6403C6EF9EF0C60C4BB0FFFFFFFFFFFF00000000FFF7E380022340E2A873BAFF573465605F682DE5BFA92B033D1B84548D7AD675E5DFF83168A29E68C6920FDEB283EA8EDD860575ED13FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "00000000FFF7E0E00302F22FFD387AFF9E768F434FD4179EBE706192B3B799A068FE5571E0188FC3BAF3E83C5EDF7F6782F83CB6F9125BBA4127FFFFFFFFFFFF00000000FFD744F00331E2EC2C8CA4FF86CC64906DA12F3DB00FD3B20FE630A59DBF0A0DD721F34E6D78F3C209BB1EA33EB87C89F7F49645677FFFFFFFFFFFFF00000000FFD730F0078D72DF596414FED7427CF5DC03E50220CC7CA7F61AA41D66D6804574B0234E34811A6843994BAF50383E95E2AF06A2819FFFFFFFFFFFFF00000000FFDE32A007F048369038F5BFB1D9CED93F873BD58DD56EA119420F36B2460F578AA3A5F616111BCCFBE99F2016C23896D8D4FF66B42FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "00000000FFDE94E087C3A452443B2DF13E3794BA63E4C723BFFAEFAD317334461B5C2C9A7B62A9AC40732FAE85E62DD76A713494CC592097F8C8FFFFFFFFFFFF00000000FFDFCCA417F9918EAFFC8ED3F99E3E637A46A250F6B87233F83EFD9EE69D3D81DB7160F32DF2A11868342DE338713C94B0593D2BBEFAFFFFFFFFFFFF00000000FFFFEB218F1DD72C71CA6AFB3F7E1E3B5BFE87EC40B397FB49ECD48CFB55DF0BB0264138891B2D18CAB42FA338933CC4B6C241D2C992FFFFFFFFFFFF00000000FFED56782FF8BCB34AB1885FFCFE76A740FB34DE4363464CC3FCA0D4FD2E8A10D55C94B73AFDFAFD81742F87F8833DC4CF78D0785E74FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "00000000FFEF7453FFB886CE5AD5C1EFBF1EDE9FC73DB4A87E9E8BF039912C5A9F6C0DDE28D7473CF61E2BF040742FDB38313DCCF96047A126A1FFFFFFFFFFFF00000000FFDF04E7396FB46106A51152647ECC89E578D83A5D3D9BA4F7E4887132C84739C284E1FE3E9C906EAC3A2DEF78922DCCF3FB62817042FFFFFFFFFFFF00000000FFDFAD2ABFFFE84D375AE97FFF6599D0B1FEF0A441B208452C98AFAFD43B6AB2D17E16B825A19E3BD00A7DC9E6C22D8DE70C4D5D77CF7FFFFFFFFFFF00000000FFFFF6FEFC09080C132AC43F9F1B26D82A8657EAB2ECBA3BCDF82F28E87B9AC903BA0D0D05C11F4544EA5D8160D12D89F52B12DD0670FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = "00000000FE5DCB44B9232DCD91A2D4E3BF39FA8B0D1C9114C8D86210A3692490328FF4C988104EC5B61512CC6DFC4D8BE1F13489DD5533E0F7F77FFFFFFFFFFF00000000B9BF226CBAF92DABB9291FE18858FD2535B60177000CA7F12885E59AB041A35949E9AD14D3E2AC2BC5BADD721EC03057B33D58ADF17F7FFFFFFFFFFF00000000FF57EF60F1F29E20A7626A1EF718563B89E6076D21283670E0B0C548B33BB503823F071CF25ABC4C6532CF836EBFF4EEF2461C9CBAFFFFFFFFFFFFFF00000000FF078E6B77FF068B69CD9AA775B1008E01DB078A4DE58E47AA86C347C08274319662D097F91406615C9BABF78C0795EEC42ACAAB70AFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = "00000000FBAF88D4BFBFD089EA5E5A15F451D9884FE227ECDEABD06F1B58320F47F0852D93A0057893B6FB41D97E86A441763C791C65EA35942FFFFFFFFFFFFF00000000BE9E565B7EBCFB6F4203D79782BEAE9CFCC93890FE11AB3E035C51BA796166B80891472698608643B68813D71A4C48BFF3F851AE550FFFFFFFFFFFFF00000000FD39C0FFC85F0F3CC63C2D3978B5BFAEDF10E743287FD548D050726B1546D8A39174A1E62D9953BA4EDCAFD8A7FAF873A636FC268CBFFFFFFFFFFFFF00000000F8C8C3FEC95C09047DE7CADD1BD6ABDAC5AC4081E2F6827130C5AFBFC3559023006FD86BAEF05CBF1D2E1DFE7A619CFBE58188218B2FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = "00000000F1EEB1FC867F7101728C5C1CBDD0AE27DC44E354B121120F944CCE9045288ABC116FFBBBA0028583F72E11F228D532DB8C5D3699F57FFFFFFFFFFFFF00000000F6E479FC8745F3A72BA2566478E5DDC2BCBF386DB196AAF1065A5128C16FC3E31E4F46E93E6105A85336455FC77B7E2FBD62B05DB09FFFFFFFFFFFFF00000000F38DB96C875B93801687557686C1E2026EA821C2E4F1FC46A8DDA2AD22341695F657E15D316BD74766A3E3417F7B27CFE79B445463BFFFFFFFFFFFFF000000009CB5498E879B119D23EB3EA7F8BE09A241EB5CC1EEE39C72BBC46A75A61C2342487CC75C2D1C7DDEACA2E52F98B76397E0B5262D06FFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = "000000004E33488E8794A2E2EBD4F004FFA444E0EDB2BB30FEBF3EA8710331D2ECBC4CA5360F3B9BCDE9D0FD3F87C17E55CC17A9B8DB9927F97FFFFFFFFFFFFF000000007EB3C78C87DC194C34D17A687F3D97E27167446630CAA873EF75FF8E74F067E4CEBEA9BF475DDD7758911B56784C25AD0D6AA5D6A77FFFFFFFFFFFFF0000000059B327C807FCAECD9C638CEFFF68E9DC8F52FA67D1408B061364AD1A8E44E181C502FFEE5EF3FC4DE052942A7110AAADC71ED38568FFFFFFFFFFFFFF00000000E9F32EE007B3AB31F8D3BF478621FCF266950C4EB8037A79387082425EC810664EAF2D01CF88E1E5C3B9A52E0597E72DF034E73BA1FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a208~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a196~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a232~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a208~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a196~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a232~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a208~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a196~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a232~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a220~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a208~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a196~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a232~portadataout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6 .lut_mask = 64'h018923AB45CD67EF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a364 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a364_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .mem_init3 = "0000000008E99E1C00001B0563DA59A6D3AB1EFE99CE41A2FCA73158BF95C671DDDED2D12B800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000D211E00000079A6016823059DA4C43BFBD1362EBE45124D569DCD8DBFACEFC02A800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000F243E00000053CE95AFD667464217A3FF86859CECB96EBA7742E273875DBE2038000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000F7C9F004004FCA6AC7B28344524B9D7B9CE77F18EB7CC2A91BDB7C147A355B028000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .mem_init2 = "000000002F10BF00E001D2EF1BFD3C3B50DA281C0C1D404078C00D8B91DEE971A239845038000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000023903C09E0009D5BF3567384E2EC8E54190917177DC3C0E464CB3FA87C4B4FC428000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000002399BC0940007AE46D973948BB53520E41088839FC33741501BD4467B51AC67428000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000023143C0940005EF1C45D8849B856C19C2A03661BA7D3DDFF79503DD6A8559340A8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .mem_init1 = "00000000821C3F819104BA146DF48A6583F725B3F6085F4B6401B561465044A53234762069800000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFF000000002218BF9FFB00FC82FC6D467C08C21BE1FD35654F8FBF153563D76A182471B4B968000000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFF000000006A18BF9BFD80FEC5A1730780005CD1CCA30D1D7692D5E8DE8DBAB2E127B3EAA9A8000000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFF00000000FA18BF99DC87DE95A90D5A4D1D8311870CBC83648D7D9713B2185EFC28A1E94F08000000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a364 .mem_init0 = "00000000FA1CBF8E4C872819E33F48DA88107C93FC811D2157B0490F8861C028F506423004000000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFF00000000EA3CBF03CC07017052757AD9FFDCDFE168CEBA75673103ABA3EF8B519D8D0F2044000000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFF00000000EA38BF01C807917549499E27E733095FFCA5C91E3C06927E092EC73DCB7212D700000000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFF00000000CC389F000004A673E291C4FFFF23F009E65DD5802144CD7433BF0D68B4B6734280800000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a352 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a352_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .mem_init3 = "000000004031BE81C04772E1470B39F17723EDE25DC63BADC3A2B77AFF0CB7974DAD4C79AA00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF0000000040305F81FF07A25C1CE779DF7506BF55FD00B16DF06F23DA88530F332A43A3752E00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF000000000C38DF000003F6F271E55C32549CFA6F9B49A31FE7F0F5ED9F4BE382D2CA68D9A600000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF000000000E1DDF0000006F506CD858E7327EA496734F8D226C751D611A20EBE23C1A5BFEA400000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .mem_init2 = "000000008F057F001381EE83B2928579FB4C37141CDAECBA19F32A78AF29352416871BEA2400000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF000000000701FF0001C7BE1ADB90C9FC30FE17CB1B402D81A99A35C312EE921D95A5D35A2400000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF0000000003913B0001E7F9F4CE37B46768575D79CC31D800AEF7473FAB1212EE6E78B774A480000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF00000000C0B5790193E7E9B797350354CADDA8ED710FF6BE513F8DD22EB5093999AD2EDE2080000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .mem_init1 = "000000009335DF3711706D8125036631DE019AE77C7C71B9B832A83E0972054D0D8345EA2F000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000003051F93FB9FE7EA7538057E56485BEE9B0CCCC0BA471E458D21AF7F452226BDFCD000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000305139FFFFF80FF500CBDA5853886C602DBA31D4AE33CCCECF8C1746F4744B9D2D000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000B01A1C03E7FC19D71CCAA47EA819C0DDA772506E537EC638040540ED0F6C8DB12C000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a352 .mem_init0 = "00000000BB1A6880826C03CFA1600FE0E18864A4856FCD825A136755C96B7A53E5898F74CC000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000003F19A580180223FBE212B65DF6832F820A9DDB6F75F64B6A19D05465F96B761C4C000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000003A1071FF80023FBE72C37A10E9D065A5DF403E15F32EDD1FD316D8F25A16763524000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000D033153FC78203FF0753E7A6FEE337F5E86CE66CE506325851E32656CF53E5EFE4000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a376 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a376_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .mem_init3 = "000000001B61BE00004FE62318914A7DE1ED9B07C8D977B048CFE5FCB6DFCA69CCC61848940000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000A240BE0000233CFC1EE5AD5593E47470369970B2D38493723E5B785113B1CD6D940000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000E040BF000032E922D576262DC6E3A2F334CCBE9FC556669A3656FFD85CE2D5F0150000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000D021B880001B4720596525C4D7C2DBE9F8B2BBEA0ADAF1EF0FA91BD33582B46C9D0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .mem_init2 = "00000000E221BC8000284B8A3955D49A588B4836534F22E67BDE5564A1D5FCB47382BF770D0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000002329BF0000BE32C384D4F631ECFC97510F1DB116D9895438F1393038D4C9A36B0D0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000001B29BF0000AFAF4BA759DDCFABFDFDCB539055D65E6581D2FB47DF153B3122D4AD0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000001F2BBF8001E51D84582E6B165A07794F09193B68CEBFB2426FA56C4E460E5A4AAD0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .mem_init1 = "000000001C98BF000DD617DEA25A0C8D2BA32B6054BDD78CAC9D9B80BB47F806CBD30DBCD80000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000006C1ABF0007E28E7DCEA37B83E5C7B605D1D4B47F88B456A15CAD68FA3992D24C080000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000601A9F80877363FF6BA8428CE4DBA6035350000BF7D3E2CC1FD38B060C4CB58D980000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000001E403FF8277B802E8E4A92D338842335A747CC65A2911F395BA17FE5E6142E7DAA0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a376 .mem_init0 = "00000000834C3FFC37F1F26776ED738738FE21BBFD27A0587AFB487918F2F1B52905D5FDBA0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000A3193FFC0781707DC08BCE60AB89A02DD47CAD933FCF50E86F1573AE2B2275883A0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000003790BFFC03833A3354AF0B86BCE2E8C8AD61769C7D32F1789FDEF74A86CD2DEDBA0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000062C09F2C0001FDFFD460E3EC3D06802F45A1BE951A83BC7175FFB393E7234B15BA0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a340 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a340_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .mem_init3 = "000000000E1F540F83F8E63B9EA426283D60087F7C1C9DACF69BF5FDBE29399B4CD52F3F90800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000002013458FFF80BFD630C0B395C0FFD6BEC2997FF98F7F31F32F27A8AA6F35BAFBE8800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000201B4E800000BFDD25CF2FA922CCA8DC72A98FE5EAC4E2F2B33C9BFA9B96199E2E000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000001EC207878FFF8121D0BAC321804C857F4AB87CA3F066EBF58D86BAB5BD8FDE76000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .mem_init2 = "00000000A21E8C00000FE7F417CC2CF122C9D4CA62F2CC7DB7170593A29C62A4DD62F9B8F6000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000B43E2C000007E39875F96264A94584AB5A8B3BD5EC1C67E89FA8FA75352D073868800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000383F1C000083637F5FB87718FE74F0F158CA1FE0906BF6667E8E696DDA8B92DD68800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000309F98000000BE4FC29891E31FA4CC52DB251F3C52E25A58EC968D5339997388F6000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .mem_init1 = "0000000040CF6C08001EFE10618BD9CBF4FF3C123878F9432E0F640183FCA4976AF12E9EF4800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000C08D4C00003E8C9867211BA952C7E52AF107DF9B9D3759A95A3075DD3D2E8C5074800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000A7190C00001FB2C86CAD02EA7C013B13766FB39AC2DC3249FE8D4DD58B57BB9074800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000023090C00001E08515127F3304A4F1FB50FA4FBE3383908469D52535DD4D87B76F0800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a340 .mem_init0 = "00000000E101841C003C1B83ED51CF965C871E82CE68EE5672885FC4599E14E576DEDF7470800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000E004801C003E4155E5DF503AD07AF97FFEC12360F0E865F495B334DAADBF4AA6F0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000004C84451C00BEFAC321FB7C0F57DFDAF18E8DAF818ED47E0C5F9D4986B1ACEF26F2000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000001C80770001E26413D98A2D6B8E7D600CFF8C6E2D5A6EF204A781576B58F45D1472000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N57
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a376~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a340~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a364~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a352~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a376~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a340~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a364~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \my_rom|altsyncram_component|auto_generated|ram_block1a352~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a376~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a340~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a364~portadataout  & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a352~portadataout ) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a376~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a340~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a364~portadataout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \my_rom|altsyncram_component|auto_generated|ram_block1a352~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a364~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a352~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a376~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a340~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9 .lut_mask = 64'h04340737C4F4C7F7;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .mem_init3 = "00000000D7FE2FB4B3DF98D4BC393D61C65BFCF6DE978799333200FFD86BE01FE01FE035E80000000000000000000000003E4C188F661D7FFFFFFFFFFFFFFFFF00000000E098CD3A5D1E9CD230DCC1710B3D7FA397D7AC6ACD01A0E61E08FE00FF00FFB9E800000000000000000000000001C087DB6844FFFFFFFFFFFFFFFFFF00000000561ED91BB1BE3EFF9BA0E4FE4903EE5E9ADF2416F0079C8EE5641FF01FF00FB968000000000000000000000000001E404B9DE7FFFFFFFFFFFFFFFFFF00000000269E4F0989467FC31FAF74B2EA6871DE6EFCF0D3679AEDB599A601E780FF80BE680000000000000000000000007841B87CD4AAFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .mem_init2 = "00000000061E87F68D5A3F6215177953BC192C5DC2E8A86E520C5887645F700FB80FF83E6800000000000000000000000041B800E3D4F1FFFFFFFFFFFFFFFFFF000000008002B3A2546BB8CB82AE5696EAD0002034542121458E58AF8C03FF807FC07FFE68000000000000000000000000000007F37F6B7FFFFFFFFFFFFFFFFF000000002C91EF67C769FDCFFE4E4F0DFFF9E8A32D2384292198984467101E3807B80FBC68000000000000000000000000181C2F80322C7FFFFFFFFFFFFFFFFF000000003CA1EF13EF3C7CDF2F448BBDE3B1B9431793C1ABA3A5C9F1C36380F1E07FF03C680000000000000000000000000C6BEC4CA1D6FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .mem_init1 = "000000004057CF1788E572271E1FE2396CF0B6242AA70B773620856E9604980FCF27FFBA4D992241010000000800000498250001CFD563FFFFFFFFFFFFFFFFFF00000000A133A7C3FF18C788AD24AAFC3FE4222E96FCF281121849000381FFC073F44F8A6D6CA00100000000000044904F39807FCFD8C9FFFFFFFFFFFFFFFFFF00000000C1598DDF722BA4642C1B4B626B933F88D945E1D3BE7E7043EEF54F7F8FC38FFC258480000F80000040104605408C03FFFFA6DBFFFFFFFFFFFFFFFFFF00000000C141D8E8F29CC0B345986992453931122A83FDEEEF10BBD32AB181F1801FFFFA61B9C83440000080004022BCDBE187FFFF861FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a292 .mem_init0 = "0000000089C1775F72BB4C1697C0F5885FD63CEA9BAE5AF8FC1D2C5F28FB7287EF01FFB8D8390000480C801FBACCD04B407F87FFFF4A8DFFFFFFFFFFFFFFFFFF0000000040335BB2FC64CC2383CBCBA224F48CF11C96D74A4E4F2D7A533A9C00F3F90388F6415B3FCC00470D97BAB6BE7FFFEFFFFC6803FFFFFFFFFFFFFFFFFF0000000012111D05FE63B805119CF9707BFE4CA3837296FA9F0D26FD8EC59F076FA770397C4103C0A4593E4754BFBB2FF1F07FFFFC8881FFFFFFFFFFFFFFFFFF000000000D40EC0777238A218904A75668D3BF33E3155E2A52F2287E4811542B382D7FDEEEBEFF08E8B894411FF761FEBD87FFFFF9D090FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a316 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .mem_init3 = "00000000C040064001EE783523017BC37D8E9BFD4D821802F773C84122D6DCFB83E1F1B744F00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000804406000096B2F65C3087CAE646789EEF12BA116418AA18BC34BB932CE66EC740700000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000018546080097E724DB32498F5A8DBFA266958BCA4029E112159926116C4E81C750700000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000008981679C001535FB08F1FB5DFC2F81CEDC8B10527D7C6381C25B20052F9B69B740F00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .mem_init2 = "0000000088032608000087A8347F3079F7659AFA5FF142EB18CC5E8C35806BAF4A985EB74CF00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000807A600006774B54CC33D1AF172FA9DD88FB8669655EF00B057257D889A4DA400F00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000009C07A6C00013C2B8A93DD0F77D0FE12BEE5FACCDBAC57E02657D9348B213F13440F00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000009E0727E000157DFF59F27594CD3737BB9F5A02305C94F8194759A1071E69775666700000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .mem_init1 = "000000006C690720020F8E66470C858D41C4AA04D215F5F38E44FC4668DAF5EB80E40E5BEB000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000008E6F46A1004E78AB898A7005A4B6DA125F1B6A1A237BFE08F05AD5103EEEC20AE9000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000008EDA4760805C3FE594EDB806F21AFF04622F1BC64B8AFC08600AF2853503CCFA89800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000F9E26AA0301A0E80CC373A12F99B2876A3F932E431BAFC409B585C9EC5605EF484800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a316 .mem_init0 = "00000000F9E068B8773BFF023C9F7D57B21820F0B456C7301E3AFF8420E59821AC1B85D0E4800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000001CE04F7FFFE7F8418C53BF01D7A8977367898B4397767E127F566F1B0E57344864000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000001CC66D7F4FBF806166F7B2418E233F0429436BB47F23FE6260566CB36464D13C60000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000003DC795034FFE41EB123297F75C936561BF21D594861C07E9921A1BC07949B3D190800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a304 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .mem_init3 = "000000004C82C7A77E3F5A8E39C1AF41FC4E10CD5166A7FE554901DD8C9BFE7C059C1943A5000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000004C844BBDFFF909A05A97AD5CAA52E3EFCC9F62E24A3EBCE36803FBCF5C25C4CB25000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000001600201FB0FEB0A34CE369B86442985475A7F5C15EE19D6012544181F0176F2B25000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000001660BC45F9FEB42D52B569F8A0F88A6ED3197B774C0679B7FA5A8FE43E15C2C3B1000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .mem_init2 = "0000000097E07DB5CFFEEC44D0CDAE2E308882915B0F056FB03F19380D4DCD7E01F8683E31000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000F3FCFF8BB1FD18803AB0F3025870C0D3DEDA8B70F1F1F042E8837647E01E9B8831000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000042E48F71B19FC06EAA45AE11DF5B317CF8FA04D9A2BFBB40B350301DFC8E036AB1000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000004C0CD91DFF288454C54D563B8F7E3D2A2D31C710967768DFD6956F00F8C2B98F1000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .mem_init1 = "00000000C448CCFC3BDE8B28E589506A307935F08C3C462B15CE063E09BC21BF18FC8ACAAA00000000000000000000000000000000677B7CFFFFFFFFFFFFFFFF000000006088CDDB8E8F30C0BB2DEAF362A312A4F998CDDB086C7EEC36820503F99F833F290000000000000000000000000000000000EE5FFFFFFFFFFFFFFFFF000000002D28CFFF6C7F65301F79FC899D01DB046012BE78566F8598A79072C07E01FE0B78800000000000000000000000000000003FB047FFFFFFFFFFFFFFFF00000000C154FDBF66C80F50FA430B867F9E46AD8E4914B8E868199F2D1AC9F803F0078CA900000000000000000000000000000040463F6FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a304 .mem_init0 = "000000008D9CE59690DF4CB143C3F4E77F1B5A6A69CC40F8603B4882D87BA83F803301A3790000000000000000000000000000007F87F0BF7FFFFFFFFFFFFFFF000000000DACF5E0038D50B13D50E83B6F9109CEAA5FA3DC7240474F86861983FC07F82B530000000000000000000000000000007FF8EAFFFFFFFFFFFFFFFFFF0000000045B0CDFDDB434E331C0CD7A7047D96CC060702A810C10EB76F914D403FCC1FBDE08000000000000000000000000000007F8C597FFFFFFFFFFFFFFFFF000000000ABE0B98501E1A024AC222F8C27DA8ED0C84F947428B7A0D817E3BFE41FE073DE48000000000000000000000000000007FC49A7DFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a328 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .mem_init3 = "00000000561D7300007AD1579CE4D87DB0BFD3FB002E81A86718A3504AD5E66A3C2C8FE343800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000001018A300007BC01E427C0E7DC87DE81E1F80C0C852C1B4D4E97312C2568553F443800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000E030CE0001FED5EB4E9096009181A33B39C2F46232686A9D6FBAEA7F034CFAC452800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000C5388E0001F6F07E88DD8E02F186735BFF7B954FA0572D20437B6D97B01BB74250800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .mem_init2 = "000000008D3CF70000E60BC0750747EC9B7EFF3DFC5082B74542EBD670DCD8E596CE43F470800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000C1C960000529D436B3F4E1260BE743D7FFC6B15F1CD8A4729B4364D8B55E65454000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000F1600003E2FA1B6235DB1C4BF0C7F7FCDB35A57C2850BE61D7DE5CCEC5D6054000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000604FD400044523EB9B91807B677FA3FDBB60BFA6AA98ADB34F135990FA938DB554000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .mem_init1 = "00000000484976000030D92BE48C9CF439FFC18358E449549FDF92856C94AC77168BF9FB53000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000009049DC0000574C4B2C2BEDF7FFA5DC10067164259E730E013C34DA5F81CBF2DB53000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000009060FC0000078755BD8D7FE14F033E70BE5455E4A0A99B82336D0E43DB2A9735C2000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF0000000001A0E4000019C5141786BFDD633E7FE1D40944397691938D4A336AEB3C64EA56C0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a328 .mem_init0 = "0000000061806700001FD0AD2F69C084451801E732DF9999A655CF4837952B02D562A658C0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000270027000008C945373B373DA94FCE2644AA176A398DE301BA143A6772CF4E6EC0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000000D432600006A9ADF6ECF4B53521BE4DE30ED54473894E782E4EBF9EA6ED805CDC0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000C14324800032786937FFEDE1A11F5C8DEC436325EDE26961FF9745C81D0BDF3640000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N6
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a304~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a328~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a292~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a316~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a304~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a328~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a292~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a316~portadataout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a304~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a328~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a292~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a316~portadataout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a304~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a328~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a292~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a316~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a292~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a316~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a304~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a328~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N0
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8_combout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7_combout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7_combout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7_combout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~7_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~6_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~9_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10 .lut_mask = 64'h028A139B46CE57DF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a460 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a460_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .mem_init3 = "00000000C306DFFE6013ACEFEDE0CFE19F987AC2C7176FFFFEC5F10AB4CD36AFBEE2517BD6188300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000C30EFF0009DF2FFFFFF861FDBA6F1941DED960CFBDEF5B877C1F921D5D99F6F0342E3080000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000430BE000019135BF4ED4312DE0137B6F4FD3828FBCF236F87EB9EEFFAFC93F346D6F7480000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000832A7FFC420E2E5D49404D07600108FACCC1A0FFFEE95AC336913C3F7ABE49C800276400000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .mem_init2 = "00000000C30A7FF80F30C69D88206924146211C057BDFD4960E421612D8E294ED1EDE00B84B2B900000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000E34AFF7C073A905D86E7CCD0AA289B61CEA0A215F38AAE7DC9156A77375D40B138C12900000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000E760E07FE368BD5B279A82588A21F169D9AD2305F210A6316B05E37A33E8529D7E888200000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000E625E003C0F992F5315B5EF4A7EB6326AF3D07F5033B7AC5115A8C055668AF0CB4F13280000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .mem_init1 = "00000000AE83E0003877D58FC074BF57DAC0EB471269BD4C0611AD7E10EFA28FF3757CF9FB60000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF000000004381E0001866C665E00D7DA4776B1352FE6CCEA0286DE839EF998254DACC8B69CA51000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000C381E00000C49BBAFFC2F9E5EFAE92D7221B460C5C230060B438E7AF535371A6E77C800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF000000007160E00001ED824A9F1455B7E44B1BB046AEF2CB7F6CB93C8D086596A1FE28174A82000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a460 .mem_init0 = "00000000A060E00001C1AF86831F066AF3AEEBE697862E87EE2A02F564497D67209DD3B56300000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000086E2600001C79E4F132EE0162FF9B8A5A3BD58F05F16B2D8995B389E856A2C331600000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF000000008FE370000387D5673F0E84906AADD0BC5A047C8872012338E1FB1F27EDB9C4913000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000099637000039A8C7EBF73F9432EB664F6DEAFD28CC4BDBB97CAEF54FEFD5D816D7140800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a448 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a448_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .mem_init3 = "000000003FE1F00000B7B9FFB5B72307707957E1091E16519D9508384D811BD5FBDB622EB80000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000009FE270000058E4DEB6D1E25AC940D7AB2E22F9F081B91D6080B051EAD5DAACF5968000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000001FE27000005440DDE3D9B64EA16C876F4D7A748B98CBAC1B6DBF67EEC3EB4516168000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000009E6278000029535EB88FA008EECF44D294C80BEC39627FCA986E357FF5DFD616B40000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .mem_init2 = "000000001C6678000002E8568B712C7B1640BC3DE02667CA1EAB5A849D0941956B3B30B19A0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000001C677800003318AF8E35F7AAA098D885EC10BD87E26395C3AEB6CF6A11CB63C61A0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000000EE4F800000FDC27EAC1A6685D704250B68B537FEC9C73BA9C7821A14BB341D49A8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000000FE57800007FAFE9F19C5C52C338AC7693F5AB1398A31D4818BA0347804E32C56A8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .mem_init1 = "000000000E49708003808B7FA009E61935AA492FA5A4765FF08F8622BF941116325CFD7B080000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000000E4BF8800067F07FFB9DB4813578EB69F8F1F6930E1F1E7F2F320C9FF4FBADEE080000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000000B4BF0000067E1FF86DEF4D8EC500FC9F75560B01B82A7741FEC5D6A3A50EA561A0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000097FF800001EFFFFC6F303DA78586A8EBD49D9FCA724AFB28DCFA0DF74B51D425A0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a448 .mem_init0 = "000000005D7B7800001C7CBF862E52D2CC0D08A948A595C28617DAEDB08BDE80E884A2C26A0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF000000007F7A78000003BF3A61B7530BCADA3E03810C43ABA4A02F4A0CAFC374DBA108776A0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000037B978000003FFDE257C8CB31BF377E7BFE14714A40642BF9055FF87EBFF2EB64A0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000D73BF800001CEC2F7383BE14464E424F00843687490BBE27CA2BC07A5B8E6A32020000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a472 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a472_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .mem_init3 = "000000003B03C00001DF8A26283F0390EFDE0377E1D41D3E073C13DEF4B24BFA03F549E68000000000000000000000000003FFFC7FFFFFFFFFFFFFFFFFFFFFFF00000000BB03C000200EF655CE6B23E8946ED383B4D3AC99F2408735336E329D508D7DDC8000000000000000000000000003FFFC7FFFFFFFFFFFFFFFFFFFFFFF00000000B9ABC00001742C96B28FF41A9104EA206B010C57231B8D57FC46DD48FFCE0AEC0000000000000000000000000003FFFC7FFFFFFFFFFFFFFFFFFFFFFF0000000079FFC00005916F53855DC3D496A04172DCE57C9B53F6DADF44517908BFAA82CB0000000000000000000000000003FFFC7FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .mem_init2 = "00000000F9FFC00045962F45D19FC848A41FAE2D2917B1EF4A9A73E8BE662DE5EEE851270000000000000000000000000003FFFC7FFFFFFFFFFFFFFFFFFFFFFF0000000083B5C0000486EC3EA117FA1A54FCF2C94F0B3483FF8597633F075FFCD5DAF0B68000000000000000000000000003FFFC7FFFFFFFFFFFFFFFFFFFFFFF000000000311C300133006C6A325D54E7344CC51BFCC231650397D79F2545371FAFA3FA80000000000000000000000000003FFFC7FFFFFFFFFFFFFFFFFFFFFFF000000008311C7800A922DE286725FC797F9811F787E0467F781AE7AD2542F56A94E85290000000000000000000000000003FFFC7FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .mem_init1 = "000000001100C78000A6209AB6B5F0D42CB57CBA0F46BC5FBBF9702C99DCEB61C5EF325C4F00000000000000000000000003FFF003FFFFFFFFFFFFFFFFFFFFFF000000001500C58083A4DDE78BD570031579AADBC738CD3EEC170A18F5B49FAF8E4F9602A180000000000000000000000003FFF003FFFFFFFFFFFFFFFFFFFFFF000000009182C5E1860F675C8B4F4670158C695F90AFDA06BE239C881B404F77D62254418180000000000000000000000003FFF003FFFFFFFFFFFFFFFFFFFFFF000000001382E231F9DC278DA5E5D8237B516705A2B7139BBE5E81840D6E079FEFED8808DD80000000000000000000000003FFF003FFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a472 .mem_init0 = "000000004382C130E3DA1FCA0ED803C6487F8948046A63DFD89982DDF9CFE3D29FB36CE15D80000000000000000000000003FFF003FFFFFFFFFFFFFFFFFFFFFF000000005B02C7E08732F6A738A5A7886DA354E8D0279BF3B7E2CC985839E68E9A8F55D39000000000000000000000000003FFF003FFFFFFFFFFFFFFFFFFFFFF00000000534EFCE007AE688429936AFC89B23500ED7BCC5FFB147F3E528299C69833B433F680000000000000000000000003FFF003FFFFFFFFFFFFFFFFFFFFFF00000000474CF7FE38EBC03A15EA621220B4BDC8FD76D907D7F675D920B5BEFA2CE1C3C2FA00000000000000000000000003FFF003FFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y60_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a436 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a436_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .mem_init3 = "00000000061839800001318CF3753A33BB8D5E8824621E6500FEFF68E345AB54DF68E17C0A00000000000000000000000000007C7FFFFFFFFFFFFFFFFFFFFFFF00000000CD09B8000001EDE4E3EC2D07CA81A205D8B5DFFD807EFF0C7EC823E2E19F4E070800000000000000000000000000007C7FFFFFFFFFFFFFFFFFFFFFFF000000000D8138000001FB56CD37C2278F48A3C2664A5D0201FEFE72592321ABA722086F0800000000000000000000000000007C7FFFFFFFFFFFFFFFFFFFFFFF000000003FC13800000193D7ED4B59CEB135D85097703E3F01FEFE39D2B088DC24CA7B9B8800000000000000000000000000007C7FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .mem_init2 = "0000000079E138000001E7CFFB80F5A331634443472EA7F7FFFFFE440E02D07D7687C8750800000000000000000000000000007C7FFFFFFFFFFFFFFFFFFFFFFF000000007F717C000001BBFFFB77258B3D3ABB44E5082979FFFFFC6047EBCEE96FC6CF2F8800000000000000000000000000007C7FFFFFFFFFFFFFFFFFFFFFFF0000000080717C000000FBEFFFB1F8672EBC56DEB674DA428017FC30791688595484E36B0800000000000000000000000000007C7FFFFFFFFFFFFFFFFFFFFFFF0000000063B17C0000008F7B73ABD18B74C4CE010BED1BE93E13FC2608FFFE9F472BD03FC000000000000000000000000000007C7FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .mem_init1 = "000000001BE03A0000111640ECAA11A4C25DD25616EFA0338003FE043A3110BE78E574DD1880000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000003F13A000032276265E3FD9CC36058B973DDBB45041BFF2020FEB4692A12F1808880000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000006F93E00003F1C1C7F3F95D08B8F26381966B9151E1FFFA149BA326106D2A7D10880000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF0000000036F8BA000021959D93DB55A96FC9768C1DB54A62161FFFC0A63DB6548FABF6FBD800000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a436 .mem_init0 = "00000000BED9BA0000278EAFDB5C8C1E1E3A9DA67373A290007FFE004AFFC311837313B2D000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF000000000C59F800002B9607FBB42B0EFCDAF06BBD742190887E7C005CC0B64FCE488B755000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF000000002959DE0000277F827EFEB98FBE4573853236A13F880E7E0139EAEB6AC49280BF5000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF00000000A9C1DE00001EF3981F771AE888AB9AA497B1F6C40007FFC0C49EB6EDD9B5DCB1D000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N45
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a472~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a436~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a448~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a460~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a472~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a436~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a448~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a460~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a472~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a436~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a448~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a460~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a472~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a436~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a448~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a460~portadataout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a460~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a448~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a472~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a436~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a412 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a412_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .mem_init3 = "0000000026FF1D000391C3043D767A6285E7F9176ED5B19FF89FFE4455B9480937579C19540000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000026FF1F00017D600466D23074590A2A3C9676D089FB1FFE2141502BE8F4AC8309D50000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000A7331F00011CC93C43B8CDF320DE09FB54AF307DFC72FE316C3918AE79466489D50000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000270187800070327416D0CC813AE9822E99C58104FE02FF0085DC2D471B5E70899D0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .mem_init2 = "00000000A711CF80005E70DF133D086DEAEFDF7D6224AF93FE1BFFC4F05533D99C6DC0899D0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000A4195E000089CFBE8B61D75968F743997CC5F17B26FBFF0027FDA55DE126B1899D0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000024183E00009CB17856C72A6AE2898700BE909B86041F7F011831FB70A730ED038C0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000A41C3E00009F761C6B2DF3BDE5190BBBE5F569530407FF4051042B5DFE5B0EC24C0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .mem_init1 = "000000000619990041861C752C30DF870BF8BFE8AC6A9ACF9807FFF25FC7309CB0EFEF08490000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000026196D000118F776ECF57216D668EC75DC4504328017FF8040C637F772B5D17DC90000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000036012D80019D5BDA73F04BCF67EDA842724167490017FFC1C6ABFFD7F89F325DCC0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000B719F6000728E575BFB1F71577698377C8F95B194807FFC06974B1EC15F96B084D0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a412 .mem_init0 = "00000000A3FDAE80017368AD3D7E753DD9D783D041066E0E7D07FFD0FCCDCF68B60ABA88080000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000E3FC2C0002022FC6B65E440EA3964CB9EE96175C3F86FF925E6EBFEBE1D561D8880000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000E278DB0001468BBC3E67E67E3238A8482A67D3929F80FF9049EBC8427FC103788C0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000066F07C80400F7840FC63E52CFD0A45B9E26E6A93E383FFC185F2B0F7C4B0ED684C0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a424 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a424_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .mem_init3 = "0000000007495E00001F19E31A8F1428B0381AF6F109EF24A60FFFC426C083257342E501F20000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFFFF00000000CE7D7E000000E3A629F2BE0614740189BD166C4B1807FFA02E7FDB6DCEE79FB9D20000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFFFF00000000077CFE00000420DFC485F4BCEB95C6ADB54D6E11C003FFE10762A8B3147AD271D00000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFFFF00000000B3395E000031CED0798ADCC32C96AF9F59F076533201FFC4E6D59F292D401D1B508000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .mem_init2 = "0000000036B15E000033B93AD68A13D08503605A177BC33FE8F3FFC0BC7AB3F8E566799AF00000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFFFF0000000036315E00003DAEF0CF0B05CA89075B6E9ADCBFBFA7FFFF2170F799E57C914D79850000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFFFF000000002FF1DE00007423ADEEF19A86A7E913D4B6AC0081C7E3FF2173FAF0DBCA2FCE3A750000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFFFF0000000027B1DE00003F549253B907E53CA4BADFB353BC87CFF3FE409D15D93D0B422C99350000000000000000000000000003807FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .mem_init1 = "00000000CF314B0000A021B3ABC6CEA7E7D5D99D62477808FF9FFE00471E798DCB5BA412D200000000000000000000000000038FFFFFFFFFFFFFFFFFFFFFFFFF00000000FF714A0001379E59F531A22465830EFF7DDF7EFE7F9FFE6172FBC8AC2B68B1DB1200000000000000000000000000038FFFFFFFFFFFFFFFFFFFFFFFFF000000007F75DA0001FB9FC67795FBF193BB26E1710EFC717FD9FE2177BFFD08404BB6B35000000000000000000000000000038FFFFFFFFFFFFFFFFFFFFFFFFF000000000F739E00016D2099FB8393CE3871A65FAD921C4FFF58FE00B6FBFE5E94ABD7880800000000000000000000000000038FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a424 .mem_init0 = "00000000073B9E0000CE539675EC2F07C7C189505633FFCFFF18FE0869C4307BD689324A0280000000000000000000000000038FFFFFFFFFFFFFFFFFFFFFFFFF00000000FF3B9E00037EC1FB1437CD6E95EC3CC0A9AFFDB97E9AFE40A6754D10906D1F419200000000000000000000000000038FFFFFFFFFFFFFFFFFFFFFFFFF0000000077391E0003718A3A3EABCEFBFB5BE65CE63200BB7E9EFE415302F7BD8DC82B447A00000000000000000000000000038FFFFFFFFFFFFFFFFFFFFFFFFF0000000007191600129F17855D87A92F9D4854BFF35B8DB6FCDEFE007EB7A6B72D738BA92000000000000000000000000000038FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a388 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a388_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .mem_init3 = "0000000034003F00009FE3C7DED4E93C06472BC4DE03902BA634619C06508DFB0EE0CF0640800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000B61E3F03811FFC1F8C99FC734241727ABE7CC86B00F79B38F0567379C84C7306E0800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000E61E3F03831FFC07E2EAB1771447FFE9A7CE40B524EC908EB95AC771539F4C8472800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000A0B3BC00071FFFE7CF70FE6D20AAC6D7C1F8B36BEF18CD39F9409DC64CE6920452000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .mem_init2 = "0000000038B13C00071F9FE714711F15D0B974B562FD7CEB0959EA51E392F71E867E858412000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000003890BC00033FBFFFC83A91C70BCDA838F57D7B88835F12A3AD7BE8FBDC26216532800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000007B0CBC00001FC1FFFB87355586343D4797AC2D9DD90C893CA46F10F0A51EAD0522800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF000000004344BC00000FC7C7BDF8877828B66A4FD5A534D0C9B89CDA3640075CDD61810522800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .mem_init1 = "000000003644BC000107E645DCECA93595443C0F4BC3FB6B189C4CD3699CFCB298DBEACCB2000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF0000000076013C00039F80051DE5A34721D49701177A4CFA499DB05564F7EC5577CC824DD2000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF000000007720BC000FFFF3C69A470836EEB2EC727643B88E40777FC5014CC3BEF8E3CF72B2000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF00000000776A3E0003FFFCE72F8F7AE1B4921803A5E692B54AC24DF6514B8DE438B8530752000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a388 .mem_init0 = "00000000372B3E00037071F3F61225DE4ACAE36ACBEAE2D9E6F3B048695B67F7037A7BC752800000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF0000000003033E0003606BF3200ADD6CD34E16EEE89B3E6AD519FA4365BB463CCDCC6C541A800000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF000000001100BE0001002DE46AEAE9B337BFBFAAF1E7F62296B5F58E2148D485AD532B681A000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF000000003B0B3E000007F9ED3F3026E1E06BC00553B9BE8FD434C6CC2FFD67CE766D78C49A000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a400 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a400_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .mem_init3 = "0000000076C05E0000013CD55DA9357006C0DA02EF285AAD9B03FE12496387CB0D8483BCCC0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000FA583B005806001DD47EB5D89B44A4E94A0E1F8E7B0BFE50EBFCBC90266D1E084C0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000B87813003800028A2CA09E7CECF0468D367CD33BBC7DFE40B914CA6FCEE32309CC0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000088701B00000002AA6F9A20C8613A1B68A3E03B70767DFE41A1E730F6C63815BDCC0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .mem_init2 = "00000000E0369F00000034977300183C1318DE0181E63857EC33FE00D9D9A3C58D83895D880000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000060689D003000511638F2D71130655E3BE60900B847F3FE101BC99C9B4CCB9B484C0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000030301A00401992F4A57215011D08A352D3F2E0EF4303FE4038A3402B4E78E1684C0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF00000000353119818401E06F8B0D96EB6C75188F618923C5417EFE4174785BA3E1C604FF8C0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .mem_init1 = "00000000A0101580D807F0ADC37F3829AA9A661FACA3B3748163FDA0CF6BFB733711FE398C00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF00000000A0181E014A07F141DB50A19E9CDC61297A37B0DD1F1AFEC076EBD3F27EE471145580000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF00000000211019806601DC2A3EF2DB8C875DF78B5D3EA0E47E9E7781A7630823C730A2805580000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF0000000027101B02DE819DFCDD6A5D96661A43A8324C37E2497739B388DC2ECF8FC700C35580000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a400 .mem_init0 = "000000002701BB007800EFFFCF46E106AC97BE02836BFB433D6472C76DFC7184B7E606244C00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF00000000E110BE001040E03E6D88106C215CD358FD05F1082026D6F0599F13C34E288DA44800000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF00000000A1129F000047B11F7D94F17CA43B632FB586EF3C812042CD50699E29F2BA33404580000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF0000000021121F00400F9043F854C7D333FF57E962971969E75898EA1888FE78C796BE245580000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N42
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a388~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a400~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a412~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a424~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a388~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a400~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a412~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a424~portadataout ))))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a388~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a400~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a412~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a424~portadataout ))))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a388~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a400~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a412~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a424~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a412~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a424~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a388~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a400~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~1 .lut_mask = 64'h04158C9D2637AEBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N24
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~1_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~0_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~1_combout  & ( (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  & !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~0_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~1_combout  & ( (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  & 
// \my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) )

	.dataa(gnd),
	.datab(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~0_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w4_n4_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0 .lut_mask = 64'h0000030330303333;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "0000000013B26B0FAC00BF28C17B23F23DC7E3888AD7FAC12003DA0FF347F9A19031E093984CEFDD643C7EC922ED696089D68FD7F49D3AFFFFFFFFFFFFFFFFFF000000001FF209BB3964FF887634690C69AA4F8B31B3FB8D83C679F0FB949B45BF6B8EB32043AC942D490243E6115C9C4C0DC5D1B0252AFFFFFFFFFFFFFFFFFF000000003EF28C4E0B2C7FD2EE34743F2BA5FC99E0FF832347B833378DBB93031E6A131EBC33BB3A6E279ACF431EB75F9C176D6DDF2A63FFFFFFFFFFFFFFFFFF000000003E96A0060E5CFE8CE7262F80A539B8F886CCFF9A8C4F94DAAE5B9638CBE47C9D5033104004D73588B5CDECCC260BF1EDCEA5737FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000BF1E79DCBFE87FAFDAD275ADF46FEFFE944BFE19887308FDFBB7D3A2BB57B9B2623F89877E6ED7C202AFA869F5D80433B1546FFFFFFFFFFFFFFFFFFF00000000BF1E77536AB7CF3F656891E5E0FA637FB243FE0471CF3BB06384B1CB34604E1C080C39BABF8D3A90EB48FC1CFEC0DB3FF4BAC5FFFFFFFFFFFFFFFFFF00000000DADE58C407CC4EBB74E5229A6AF972C8AA173F8067983E0DB3806C3296370B01C47C3FFE68F6013007B0EAED5A9FF079E711C1FFFFFFFFFFFFFFFFFF000000005AFAC3DD2679DCFA4B2F914D2FF77FC740AB2CBCB5BF0977414E632D77AC74CE94706E9BBD295F03503C0DF89CE7D49FE8B1D0FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000CEBE830007B23CBB1983C2A6F2C7FFDE47E969D6073893440AE101BA1371F0B4978191F4F15FFF9861AB189270F07F7F7C55F4FFFFFFFFFFFFFFFFFF00000000CE0E1779CC6D3CF2B363241BEB0FFF87B7C10DEEC5990404724DD8FEDA93865CB8339DB1B88F3A0E3AABC1133FE3BFFD7C1DF0FFFFFFFFFFFFFFFFFF00000000DE0397CD0E57BC94DF6581A0B57FF9B648C01AA00C913361D928D366D21F4F7DFA00230F01DC0436650FC1331FFFFF7FFCCBBC7FFFFFFFFFFFFFFFFF000000007F959367FF193FD09CF5400EBEBFF8B6381F20C6C425BA2092BCFBB71E2B4EF0C4808483080380193BAFFCD3EFFE079FCE75B27FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "000000007D40F3BFA1B43E20B922636AE9BFD9B103BDD41B8EA725988FB50ABB92FC6E61441C00804C8000008A5DABDF371FF87E4E13267FFFFFFFFFFFFFFFFF00000000F560838129F9B8932D6C5BF89D1FCBF802765324484680CC9400A5566409B5FC7FFF71C0408C40000F8E6101277C7F83FF052A7FFFFFFFFFFFFFFFFF000000009582E387707B1C0B39DAF1271E0FC7794E27377E69493B4929432B1547C2FEFF41064007F8E18300100020F06A7F8FFF5F7AFCFFFFFFFFFFFFFFFFFF0000000093D0E3BF6C991E771AFEC7F6AABDC762C1A536AFB139FBC641E305524DD8EB7D7F870B40000800004000124000FCE00FCF52D9FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y39_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000F04AD0ADDE160AC56EFC6EFFB9E139DB65EF31A77FF3FFDAC1DD04DA181FF8D4640000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000B402942D7795F338D9A7ACD09C0E82909EBAA445061F7F959B9EB2344D6A3D51750000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000B406C6AF3455FDCBFC8BBE405AB80687F9807E8BE0077FB41EC5BD90F21F3861640000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000004C06FF124AF2E21D560031C04B90F1480392C9288C437FA8442A0996656BF5D9750000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000C046D28CD7306C57C778838E808E5FC3F5D4DFA80043FFC986A8CB6675B378A9640000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000004848D39D749900D7D3FA5F7656B142A1BEAFBDC8000FFFC7A0E3428EB3CC3C5CF50000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000004C44C203BDE303C6599B395DCACED9B1331446B8080FFFC4C32A09218F13F68F640000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000CC46F2BDDB77FE5225F4E1E8C70B0E99E734111800E9FFAB775818806AC9229D750000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "000000008C3CF133F7735DCF55EBDD2DC67550B09F2DCF990000FFCBBC8171A2C974173A650000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000EC243D99E62CB1F1AE56832A7E87646502896831E001FFD3AA04E6C224E0509E650000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000006C2C8F6B8B0C179275FD3DE359CA4FCF08BC4EC1C007FFD02571210C8C6ACED4650000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000008D2593B2FF8572A8D2C7C29B34535E7E5F2F27F00087FFE5454EF20632CAA237650000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "0000000085B35E93F80758D88DA691B0DB1ACE55D6F5841B0187FFC4F1DE03BF0A1AB616650000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000AD32D0A8C3EE95BBB9EBF6EBF8A306055385AD7A808FFFD33E14D59B3336B9CD650000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000ED22D7E9C1E4ECCC18F6C8BFAAFC191270588F60801FFFD0D42A9960AAE252A3E50000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000250123EDDD45942C41061A50BEDDC96E9EDCE7461F9FFFA4CA8BA12E998EFAA4E50000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "000000004818BBE56FEF83AFEB515E5B67FE71F60100DBFEFC7FFE568A2645953BA2BF06958000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000491880814F5137DF34FAE6C5A0EA7B943D2361BD7FFFFE63EE01A8EC1D01E576958000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000008B048495BE7EA4C8193F66D8CD9E662E34685B31003FFE4A1E6812E0015F3976958000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000000B04EA9143509015D001C96888FEB99CA2705952F81FFE6896290FE8BE78D076958000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "000000007804708354EDBBAF2C655296AD1F10E3D3AFA5EA010FFE25ECA0406553F51F96958000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000DC9416A7280B37E6E60627513B005E8FD7D4A182001FFF5A248946AE30ED8936958000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000CF1697B209653062184D779184A57FFB267153D10007FFC0C582688144705376958000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000037529E1A98931A8690ACBCB73941E3C4A73D343D0887FF812CC8DD018262AE31158000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "00000000FF04190DB586F4EC6A182F4381494C3E43190E16889FFE54A87430F780954335950000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000FF5014B1525183FE14368FCBB52FC8C6691AF95C001FFE52A4F78F70F79F1A26850000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000006E18786EFBDCF59D385B34A7979B2C6679ED2055001FFE4AB02EA373F8C8B222850000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000005C18AA5A5E4098B6A95F2AB6D8A9B251591507AE001DFFC02CBA800026C4FDC6870000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "00000000DC08F301E11A68CCF95B23497CAD4126D9F979626098FF95C034AE13B70FE955850000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000FC0871E5C81BC6E96D8C0C769170198ABDF15D52A098FFF4FC82B842AE450775D58000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000742849459C2781C5E5A4039833682D8F1DE8EEC7E019FFE30148D6764422D87E558000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000F6288174211E84ABE695C1FAA860263E2E34D64C7C91FF8BE8007A1883755BEE558000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "000000004885A6000001683ED153B22C61F92488539EF2E484CFFFC98E871459E01A255D100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000004C87A600000128D5770D0F80F3B794D7E9306D587E27FF91EBE16EED8CF736D5100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000CC236E0000017E7345C52DC0BFAAFCB8E0808458EC0FFFA49DCE805799D6CE0A100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000E861EE0000012B4966971B05135A0B606BFBAB78800FFFC5497B9BD40C840989100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "0000000061E16E000000FD99E182460FF65F9463D7546FC8049CFF991261AE9C0A5E5706100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000029FF66000000C6D22C1D82442209F61CA111F228063FFFB005585EAC41397006100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000099EF46000000EC5471DF183924FE5C6FC170AC58E23FFFE1AA67858A90C9578E100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000099470E000000E7F32D6CC4618CE62A3B7617789CEB347FD3CDE2C4E9256E1BAF100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "0000000055627C0000009747620ADA87406B3B7F8B9BBE5742F3FF8030F5E77E5B3E39D6800000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000055626C000000A89347A12B69520F442FBE2927FC80387F816D907DDED9401A4B900000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000043666E000000E975A3EA98111BCA35BB2C0CD9E0800CFFD4B939CA15DC20874B900000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000003666E00000064EAE01191EF448140EA3DFB07981007FFE417F2AB96544B83EF900000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "0000000003462F00000420EE9120561866291C62D0A0C8484007FFB095C8CBCC0C4D48AF800000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000C3562F00000607C97E41250202454DB0E7D4A738E4077FB708EA154614AF92EF100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000E3D62F00000787EC4856167C73E2F2A5A96BCCFFB85BFFE1D7062D4CE512C9CE000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000F3D62E00000381EA6BDA5F6625B1B78EE281572BFF1BFF9177A209C8A92855CE000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a184~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4 .lut_mask = 64'h051105BBAF11AFBB;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y35_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000D2C523E78CBBFFF6709448FE12069D48E28BBF3FFFFFFF727D8B0D3FE2A45B61D08000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000B2E533670CF37FD572566A9BCCCA29EBF7FC6F9087DFFF4303602F5FF6CF76F5520000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000003367334F4EE667AAE44082C7CA3E286978C1344787DFFF41435E43247DC819EAD20000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000043070B1E6FEC6F8DBE87973BB808A0E891BB3D6D0053FFD4D5BEDBAC571CC91FD20000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000C1170A1E67FC0FFCD95BBE3D62EC07CB1CA3A968101FFFC0061FCB749ED225FC820000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000599F1E3CF7FF1F87FD2EDA1ED19F2686E9B352AA981F7FA131300F5618C35DDA120000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000C5CF1E39FFFCBF77D84690E2E109300261F6CB3A00197FA057C0620803E67FC4D20000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000A5CF1679BBB87E3DB63226DDA826A528E6D396148031FFD4125B819E7C3EDFDCD20000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000868CE7F0043AF206E54366FF2E00D283A05495784013FFE1CBE152B480265914D00000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000C4012320042DF87F6778E8E87D6E535A59D901680003FF906AB4F388104DDA9CD00000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000C6817300043AFBDB8F5E0A0D39A3D197A21B6D000807FFB4964371D8214A871CD00000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000000D81D300400550BF708C2E4DFBAE910B8E4E91BB9887FFE1FBC42184424E601CD20000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "000000002D01D30040457B2F68290057C3AC618B913886C4FC0FFF9110CB5A59988FEA1E520000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000036072300043CBC54238C32DADD2FA76B2EB4356F7F1FFFE32A933B9451E4C9D6500000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000007706230004257E4C182E5B4F94C7B3EB6F054124FBDBFFE4D605E0B876080FDE500000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000F5431318041CF905830FC7C21DAF0CDC91C9D2E7BBDB7F971EFD6761D66E145E500000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000DF083A3474BBE5DB97E4E85D2D07782F20A0308800FFFFD5596BB2F73A0438D5140000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000DF082047F1FF2CE6F266A0A11B5CB2AFDBED2C4D989FFFD0E78D4698C59BD5DC340000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000009E0E18511485CC82713426813E7F8AC17BB9FC1B0007FF9260585B207017395A140000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000008E1E1AD1484CDFBCC50B932BC182F7781EABE0F86007FFAD60AC68A82F84A5B7340000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "000000009E169EFF4B2920C93CB481DBFB78CED01F9FF5B8018FFFD36D9B10E2604BEAD7140000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000FF4E80F4A908018E534E1698F5B6757C7E6E65A100CFFFD1C0A4A8FA2B900F53340000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000AF6467B3D83DC03765D9986C38376E5FE35BF41C600FFFD281DD02AAEBC246E4140000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000002D6059274AF66B0BA25BD66A310315F7F9012273E08FFFEBC5158B0296A510A6340000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000831488B6E014F713AE4F1690C7AF51CC9C82DA394083FFA79AE4FC8640490FEEA40000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000009B46CF545B3E3A1A413D484E85DA8496EB9CC8EF0003FF51EBE87909F2E0CD57B40000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000009B24A12C65D923E8D7E8520A3E941F98CFA1E9760203FE527D26500DD109F3BB240000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000001C05EA10EA61A19914AA81A015077B64591042F00203FE217F508F3220C54253340000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000DC43EBBE978C669D86068224F8BAA9D18BC351D18003FE221FF79932CB1108F2A40000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000DC45E269DC6C1CC20A7854B6A2B036402C6266CF9807FE55FCE8D642ADEC1F52B40000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000001D169B83BEAB9268A1173DD2355285A296403E15480FFF5762540D8B2305D4AEA40000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000001D12802D1D0F49F25EF3FA25D29DA8065A07285CFF0FFFD12D69F22280C40B5FB40000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000F22B5B07C000E31300B0D8530229868B5B80CC113CCF7F1B2FED527B28BA6997B08000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000070A359038000E3947F709D7ED29BE8A26656DE91B7CFFF42F9BA77A00F4BE393B08000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000070A7D900000001CFE95B096DD5B164D4755A70303E03FFB5B9C7F783C0475B45B08000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000F0A7D90000000067AEA7E2E955C038C0D34C692D7C1BFFBB390CF0538D8D961FB00000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "000000003067DC001C00002329E0A1F200AEBAF11C29E339FC9FFFC0A1BE990AEDF99997BC0000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000021439C001E003B712DB6205481697F42BE32F41C8C1F7FC9CF269C73080DD6F13C0000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000A063DD0E00007B30D733A7FF8E65230F820E92A8F8187FACB3607404FC0A08AABC0000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000E0F0DF8F000031591807A0DF15248EB00C75002CFE11FFD1694FAB4486CB71A0BC0000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000A6C31757B80006F1617B5D57F058D9572F114F7FF0149F09DD228E9B82999324FA1180000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000B6839977E000319EDCF7D5A06BF241926F7602DD7026035383F4F8E60DC98A5F5C4600000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000B003D9F7BC00391E921526078343CA1C2F22A38FF1E91B8521F58E335382A31F4DE080000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000A093D9E7D6803F9E6DD90991C4C7A58B416F3C0F81828F9A5EB393420EA50B16C9C880000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "0000000029F3D9C722802FF39B8122391B72BF969BD283E2042E1FD803D6F61E82B014F4A33600000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000029F3DFC73E000DF60F3DB0C8D483B01831040BB8FC221BE8F947A4E6F8EDCB11B9DA00000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000002973DC4A40000FF611DCE3EEC8DD3799DF925BB3FA383BA5305909D5A32F98BE2D5580000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000002963DC58B88007FEDA226145EDF0DF7809A316FC05721FD20C7CB83039D7DC6E65BF00000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000D464218B39FF2F360A11BB78E12FF529C92774EDB5EE585588809952465A8070348000000000000000000000000000000000000FFFFFFFFFFFFFFFFF0000000014E121DF883B3C672D4D1C94CCF34B3EF68E139C0B026747D05935CE9429BF70358000000000000000000000000000000000000FFFFFFFFFFFFFFFFF0000000054692088FFBF6EB6EEF5A12DD47893AEE1E3EFE6907E8310741039494B0F5974348000000000000000000000000000000000000FFFFFFFFFFFFFFFFF00000000A0E904DFB1BFF67E0479C71C77DEF16F66F273207E7EA7B21511155899590637358000000000000000000000000000000000000FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000009B20F9EFF0B20635F7BB77CDBF8627B676A1A8001A26C32650524CD5546D873480000000000000000000000000000000007F8FFFFFFFFFFFFFFFFF00000000E01F601BFF70F1BE8E4E0AFDFE73B07F8E0D7CC1003EFE8FB407190892F2F9CD3580000000000000000000000000000000007F8FFFFFFFFFFFFFFFFF00000000A09F616CF9FEFCFD6B466E53CA3CE846119AE1C400B317C3951D610AAE5AD0CB3480000000000000000000000000000000007F8FFFFFFFFFFFFFFFFF00000000A918A992CDBFF328E73CD491ED572E349D4FE5883CE6789252929F49270B08CB3580000000000000000000000000000000007F8FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "000000008C5E25FE7D38E9DA66EA5EDA6FBDB301E1A0D0B8A300FF67BD3065CEAAB16CD7778000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000905E247FBEBF0EF2A84297F0CFFB188A8C07346668172B516EC132B2BB8960AF578000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000321E37FF3AFFD473C822FDB05D56F85561F4CFD8A658C64BA4391E15454C40CDD40000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000F21273DFFFDF3CEAB07D62B7B2E003676F401BC9001DFB544AE9C5B4C9B466C9D58000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "0000000050907FFFE7C6A051778EEAF418118E26829C854C001FED7DB358AB5C33E9720E778000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000048917FFFFE270FB725FF5534D442942CB19D7437209FFCE12ED1E7392A235CAEF78000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000769D7DFFFE3D4FBCFFD5062AFA5D8E096473F89A5E1FFFAEEE3125E5CADC1516F58000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000569D743C70D6CD514FD4F2603D263FB7F388B4F37C1FFF454B2941230BD1DDB4D48000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N0
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2 .lut_mask = 64'h04268CAE15379DBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "0000000076E72E0000006071A8A2D51E67E0FDFFDB7E24B9D79EFFA81C76E01BBD509C72000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000F64FEC00000061B4270F0DCE2F613D3DA35FA761F99EFFD380C44FAAA8412B9E000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000724FEE00000060DD5EF16AAA3719A2234480790429BEFF9407287F1BD49A5E1C000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000007041CF000000404FD7CC50206FC7269EC39C8940163FFFACF197E16F47E95B0C100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "000000009441DF840000004228A5804CCD92AE886E99D6C55E37FFEBE36E7F7126E7C606A00000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000008647DF8E000018522A3D3178CD768F795EBDC6C3E9B7FFC095FCDCFC49D892A2300000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000B647DD0A00001003DC20E3A22D85E356479C2FE39637FF8423F9A1D169A9682E300000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000F6874C0A800000C6CAACB0E291E7D9D9B7FE04D61627FFF2C67BBA4779423076300000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "000000001F411800000040F9342639CAF2B9B61B96F9C6F7FA73FFEBBCE111FC7BE8F60F060000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000CF411800000008F3AEF37D1910EBBCB8A77B089022EBFFD3E855B51D00E2B30E000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000004741980000000C87282D23F5A7CED0F0E601FB1BFC2FFFD3F2D2017DED022516000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000062511800000000F3264036C31E2C8ECE9A1E0F6AF9FBFFA6C01AF4BD07EE388F000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000E057180000001C66089C1C9B5C2320BBA64E0FD006B3FFC19A92B97D530464CD100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000005057D90600001E7F053644AF9C9BE4A2FF11F7305FD7FFE9E4D1FB93C47B75CD100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000050E2590F78001FF9D2E0B45B7D3937816E407B7FDEF7FFADBFA95295E936FB4D300000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000032A0FB0F7C004130D4837363CCE24506AEFFFC180146FF854A9476243A880209B00000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000BE73D90428D42AEBD09973F8586C316CBD3B8FD7B6FDFF846D86C04B923A8AC9A50000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000009F1BEBF2F532F42021E92030544FC38E9BA208BB7AFDFFF325DE1EFF6E2315C8A50000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000DFA33065FDFAA452C96E16BBE236FFD0C6E1F7B0053DFFD10BC4981E52F5C6AE250000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000005FA26E397F6581D229321475E57ADD6B7A5EEFEF05FFFF08D6EE052595D7D522A50000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "000000005E17B751D5EFAD2214ECA8DB47D3523C4560F94B7A7FFF2359EE9A46C2FCF0BA250000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000056525D1796122CE9E662164F151EEAA69F56F8B4057DFFE73436284FF4C793B5A50000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000D2C0EEF9A488DA72EEB7BA91641BCCBDE03CF8B439FDFFC45815A8114539D3FD250000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000569223C5CFA60B6CC4D675F8E7632270125384B416FDFFB2CC081F30E82286FBA50000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "000000007382F1EE24BE2937C7DB9A68DEE559A7620004DC81DFFE2A756E7698ED998DDE900000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000004F02F9FFDBF4F9A7FF124732F071702E4CB9F8B001FBFE52D9DACE5A4252F8CC920000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000008F326B77A623BF3AABEF13B8F0F4875F888DF8A3053BFE54660C90D745566016900000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000BF324B74DE6B8A932831B79E075E98243774717005BBFE4358BE1E2897AC8CF6920000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000BF234B7BFFBEE8CA07A29D49305F06143EA21F87F8DFFE21A3C56FDD5B3D7716100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000093278B3A7DB21B389E47D602DB9EDD590A838747E6FFFE37AB2B53912F240D24920000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000005337CB3779F3CC6825CA1BEB49F4E4BA3EAB0CFB9FBFFE75E560156DBD1FB8DC900000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000005BB7D7314FFCC3DF474E03ABF11320BDD23138AC1BBBFE4D7B97677867DFE58F120000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "00000000FCE0F21BBF4F7F6999DDB81A52CD4E653E4FFBBA0136FFD30085204E571ED650C58000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000B428B7EF4AC9EA84787836F5B86DCFE7FAC01C1FE976FF9DE0199EC462DE3611458000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000003C28E8F71BD391197D75EA106551DDEEE89C011FE693FFCAA647411EA684BDC6458000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000003020C162EE9D12C6F20834D645C62CBE6C2F821F7A76FFE1C11013CD9E8B4A66558000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "00000000B220AA3C201DA831FFC48D00C9A512939C2EDEE81176FFB34CC79BBE80DA5944558000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000BE888B970C3788083D556F9EA1A8ACDE045AB646FA13FFD0E3176F30B45A574B558000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000098A8CD5613778BB8BA251FAB22310961F30F7EC93993FFC2A54BD8414FD3F159D58000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000030E68E5EC7476291707A8E3C20D8AAAEBC4FFFB8B897BFA5E4744277021C881A558000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "00000000297962DFF69796DD2BE0067D34391AC7ABCBBEB1FBDBFFD2BAF1088076DA9860D40000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000A97828C0D687A61E662BE7157191FE2BC10FA73F8713FFB872E2080008803BD0540000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000AB68C7A8F226A66FC6CB5A73EE871FA8250FA73F87B3FFAAB308880D9F0BD594540000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000B368AA3F10C55144B39F9F1FFA99B744C6C8A52795B3FFC18642ECF5104F4718D40000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "00000000B2E9E25EC7CDDF48FF18E8C1DCCD7E4BF75041A5FE1FFF93789CB46138866F93D40000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000DCF9A3A964F97BAF415BF76103D1FEF4A7CEBF07F81FFFB18198586E29A11F99500000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000FFF93B7F67F8A65F6F34FDCD3866B8C25D583F87E57FFFA3E648FF803A90615C500000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000FF18135E2E5452A0B953511832C7D8466AB82079EEFFFFAB4E428DCD307C7AD7F00000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000D558E5B104A394B540D2CBE7978FC55CD08EFF04E57EE75F8F6A03C90AB8F4A6F480000000000000000000000043278083CBDBFFFFFFFFFFFFFFFFFF00000000061A6780273F47D303C7E4AA647F8E86641D7DA202708F3F8811CAA1114FA83674800000000000000000000000601D4E105E937FFFFFFFFFFFFFFFFF000000002E127188A76626FFC8DF14B217FFFC441CCD74C78827D9BFBF505C4A759D11AA750000000000000000000000000404014658777FFFFFFFFFFFFFFFFF000000002E10719DFF74270FF88A1CB9C77FF8866C96FFC2F428F1BFA05A92E49663DDED75800000000000000000000000000047D88975FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000AE1871ABBF177D5548128DB6091FFFD48822AF856F4510763818B79E2A052AB6B580000000000000000000000041844E49D396FFFFFFFFFFFFFFFFFF00000000ED0A21ABA7F708F5045A80A9F00FFFD6012934B0070D639610599DE33DA3468B3580000000000000000000000000001825066EFFFFFFFFFFFFFFFFFF00000000EF1F31BFE9A951AA653B52A58234FE6DE355E70D575B7C3E1158926BEA34B5A4B580000000000000000000000000408006B5F4FFFFFFFFFFFFFFFFFF000000008E7CF1CFED55D188BBBE5F926443F8BB3A3F2D844D05977E974122FC848D7DE635FFFF80000000000000000000000800009D7EFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "000000009EEF4DE6487E056D5445E2933A197317BD4885C6317E482086FD16906BB628E636000000000000000000000000000000001E12B67FFFFFFFFFFFFFFF00000000DE8F4DE47819A20935E67788DB7F021F73B020CD0954C35C839829077A7B1046370000000000000000000000000000000000019CFFFFFFFFFFFFFFFF00000000FE0F46A5FBFA337F5FE9C54CD7CFDFDE38F8704921FD7261835C10CFA953EDC73600000000000000000000000000000000601DC9FFFFFFFFFFFFFFFF00000000CB8D02877FB5406A9AB19F45F1FFD4CF14A535593C70E48DB8F8F4999934EAC7370000000000000000000000000000000036716BFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000018002837FED87022D222A7DEC0FEC3215E832467FF09DA3BE8BD96851DAF087358000000000000000000000000000000002036F7FFFFFFFFFFFFFFF000000004E4000C3F8785C16457220DF83DFE6D9A6261C59822176210A3BD108A4A46E07358000000000000000000000000000000030DC5D7FFFFFFFFFFFFFFF000000000F6041C2F8702868E705C682BD7E6CBC99E1BF81E7ED7B110B9690D283F57C0735800000000000000000000000000000007EE19CFFFFFFFFFFFFFFFF00000000152141843E1E768B7D59363FDCF86F59D12139E787C21C4A59458D2B2459A907358000000000000000000000000000000044B266FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a124~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a172~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000EC3EE500000F7A4C807A58D0C93C9C31E67766DEF93FFFD01EC33DC3B1FF463B100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000007EA227000007C05967A9ED8628B6FE6C541086D0393FFFA06FFE4E46C399A29E100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000DFA027000043AE6299BAFA87E6536804FD840F7F45B7FF143D666B96A1729DD0100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000DFA247004039A6270220D510AE19941BC7BBD0A8063FFF513C1E16C082977E54100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "000000004FA64700401DD4898E514852D309F0E40C9816B005BFFF29D25E29BE58CCE9D8100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000D9A24718001CFCF4586EA4658A1933CED7D797C0193FFF030C40FF9976189D10100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000005B22473C000FDFF498EF0BA62CA6FD418B2606C465BFFF357CA1EE10CD2D6712100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000BF22E13E0003FD1D9A5EC5D8D76F6F3B5E783B37B937FF486F398A80BA23B85E100000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "000000000D5EA73840306D117CCA04ED9488E0468ECFD230013FFFA31F749E4661503E0090000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF000000005EC2E70040309DE50A6AD1077CDC017F026FD653C6EFFFD19EE8A237ACB24D8E90000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF000000006EC9E6004030F2F7BD2AEB0B7FF2A0EE94F808AC116FFFD5086A87EDFA5E16F210000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF000000006E0DE600000044115F0D66D912907392313B9B7FBAFFFFA5E9DFD2493D469F4B90000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000EE0FE3403000B5679F1D59637C0BB90027BE877FFD3FFF820FF296FF864ED0AE90000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000A656226020019DCAE3738894A442F895E5953F6B7B3FFFC2F4C07D00D8C0735710000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000921622404001BA9538612496329A38B3938B9A10037FFFA5B511F9EF80981CD210000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF000000005B8FE2004700D154CFADE4B4D9A419E108397FFFFFFFFFA4A75AAC4B622D315F10000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00000000268EC9FAB26D042DEF05C5F81DAB2FC37B5E0247B93FFCD5F33A0C15E31D5979558000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000E40CADFCECE0941BB353570F9E5A695CEFBAFE83F87FFE21B32E4215006B0170D78000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000006000F1D56DACA487F6B1E33E016F3EA9FF6490C07A5FFE23D871CA434424B336D58000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000000118693B667F5C01BA1479F0C06548CA2C9FC4681A5FFFD56DCA6BFC16E52836578000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "000000009F19C5FBFC3B61D8545BB700AF3CE04D58FE7B1B66F7FFD54BC314923E35E037558000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000005B53D55A5F5C8126431F8720C07AF0AB57003BA2E17FFF28B5C03056302E1F37578000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000DB51158EFE0D8963631E1D855E25E57C851C8CB41E9FFE73D3BAA53BD4337BF3D58000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000271959C68EB8BD4560021D2B87C1E53A3EB804B7069FBC7669D244103C1958D3D78000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "000000002388E9FD332F20476CFBA96786485F496887F2C40D1FFE56FDC93826A29F06B9918000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000067842BBE172B1E3172471561BA93B4535182FA43FA9FFE614BD0876166241D37938000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000007F80B51439B61CE347078AF636395D0E04882C88199FFE2B4D0474C1E5226477958000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000007E2B33EE2FE1E0ED77F3827C5067D57DB9482E08593FFE132A3D27016A20A177978000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "000000007F2F09D904C5E0C43F20830D9B82945533B3F32C05FFFE574B39A1CE6378A5F7958000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000DF0B9F8F65DCC04168E50A115B7683514FB33B03F97FFE500411F649597D5AFF878000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000004F45BFFDA728800E0E419FEF6D5FFD6D5EC00C917973FE4E44E79AC02FCDEFF7C58000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000004B45D0CDBED002C3973CDDF73D16E51250336E2E84F3FE73F0A4DA0AFC2CCA77C78000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "000000005C979AF1E9F6BFBEB6C1CB49E00EE3EA9DCFAF39F27EFE4939578BCA14B8A678240000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000074948AF0B2D0F03C457D51DEFCEDA1966F3F049FB856FE46418564E8B83F97D6B40000000000000000000000000000000000007FFFFFFFFFFFFFFFFF0000000070B40CCFF93C9E50B42FB5BA83794D2B6DC8052C30D6FF76972820A13571BC52A40000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000F0F428CB46DCE293DC4FEB2F8F89B5E842C804CFD6F7FF2A767222859384CA8DB40000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000F49582DFC07FF55EABFE3A47117FFE9625B38B3A45B7FF2838ABF71CCD6BB5B8240000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000FC95BC5FA83CD3549122320128221A1BD7B7F83F9593FF77FB1E801022F8B606F40000000000000000000000000000000000007FFFFFFFFFFFFFFFFF00000000FC010AB581656C6750C7B9871E706178EE4C03C80611FF457FBF1AE0A9C44DD4E00000000000000000000000000000000000007FFFFFFFFFFFFFFFFF000000009C2152DCE8CA89E70B82A08DA3FAE4511BB8034DF4A3FF48F4FAA792E6D67EB8F00000000000000000000000000000000000007FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000BA2BD3C28725BF7DCE082DCD4FF66E5659E7C38CCD2BFFB106ED0948BBFB249AFC000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000BE23E0BD47A9E2ACED05CAAE2C9B1CEBD4A807E9993BFFD4A85B63BD2B24B0EB7D000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000BE66E5E101DFD5BC0CF674BAA01E6D372FCC0F880133FFC4658A6139917A0EFE7C000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF000000003E26F4A1A15F14AC76D58FAB4F1779C9F5543B04813BFFC956A7B2EFC8AF91317D000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "000000003F26E6DEC68A47A0EB8F7B4EA5B0A4F3E8F43EF4FEA8FFA1896ED2533D9872977C000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF000000009E26FAAE9EDF4F48F0CAE8662FAE7DE0EA5064BC7BECFF9496C9688C79C61423FD000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF000000008C66CCFA13040F70FDB98D10703AC34E295863870437FF94F3CB9DD5672535AFFC000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF0000000020644B804FF058AD2157083138519E7C9D6FF6B56BF3FF8B5C80091185BB997A7D000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "000000008073DC4030000FF24C3921EB2192EDAA2D3801BDF83CAFA8FA3E65677001C421FB528000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000B0435C4080000C35882BDAED0F9DAD9BCFC2777F9BB74FD158DDF6D998E1E962D2B90000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000B043DC4C800000FE53A1AC9A45379967677647501BF5DBD6BD650623F072CB9B82830000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000B6735C4C000009FD76389E91779FA93EBA5B10D4A06BDBAD6D7334B28D82F5382EC98000000000000000000000000000000003FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000B2715C0C730009DF2C3C25C2BEF9F95BFA57456468799723709761F7C7B2E8D2294A0000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000B8711E007B00009985386BD9079143CABDD0EF04023C87A412D7D312FE3CE05E857F0000000000000000000000000000000003FFFFFFFFFFFFFFFFFF0000000030671E0070004034DAFAF7206515D410AD5941A00AB8C7B5060901F421BC8A4E1D190000000000000000000000000000000003FFFFFFFFFFFFFFFFFF0000000063641F007000403DC3E561B4C418EA94F0D0F8A00B12DBD1E7825674A56F95CC16F08000000000000000000000000000000003FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "000000000C641E0000000455517787CB0C68893478FCCF8802B2EF096974F061FFC10E1DE0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000A065DE0000001DCF732A50A749530E86624463C002316B53F91F7583E1EB89046D000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000B045DC0000803D7DEF0869B50B498380F82D1C9C83B24B513B4A644ADDF1CD40B7800000000000000000000000000000000003FFFFFFFFFFFFFFFFFF0000000032875C0000807D2057F414AE7B9A0E8EDFFF1F803FFA3BA980B7461A296969148F000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000B2C71E0000005F176325FC2A0932FA284A599FFFFF8623EAA6077DD69C4CFC5D7F000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000F2875E0000005D3E47553786FE076C4FF5F56FBFFFF3A7E1D1F7A0F75FB79CAC83800000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000CD07DE0000001E8878EFD6E97CBB6BF2DBAB17988001B7A5F93CA412B82F19CFFE800000000000000000000000000000000003FFFFFFFFFFFFFFFFFF00000000CD464E0000003E29E5D1ED103F5B7EAA0E80F1F1FFEDBBEBAA6F4F81C102895EB4800000000000000000000000000000000003FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a148~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \my_rom|altsyncram_component|auto_generated|ram_block1a148~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a148~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a148~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1 .lut_mask = 64'h04073437C4C7F4F7;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y35_N12
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2_combout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4_combout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4_combout  & 
// ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2_combout  & \my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4_combout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4_combout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~4_combout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~2_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~3_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout  ) ) 
// # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10_combout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout  ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10_combout  & 
// !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5])) ) ) )

	.dataa(gnd),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~10_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~0_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11 .lut_mask = 64'h0300FFFFCF00FFFF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N37
dffeas \data[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_rom|altsyncram_component|auto_generated|mux2|l6_w4_n0_mux_dataout~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[12]),
	.prn(vcc));
// synopsys translate_off
defparam \data[12] .is_wysiwyg = "true";
defparam \data[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a305 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .mem_init3 = "00000000837D00000000FBFEBB7D292F762738FEF292A9E55DDDFF20B21C4583FBC07F075FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000837B84000000E2E3A999CF05D02358E9DB805D1DCE40C230AF83C9F0BF9C0727DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000C9FFAF800001EC630B626C45455B540271FFBB59BE41E33DABB07EFE0FCFE027DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000C99F33820001FF9DFE0DECC301E6D00F22E727B2BB867FD848660E1FC1F3FE075FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .mem_init2 = "00000000C81F30423001F3F7861D6D324FBD7C79A5FF0EA6AAFF001D730E4381FE056FE1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000CC0330600000E78043047B48A788503F193E08C92DFFF3B0AF038C781FE183E7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FC1B30AA0060FFACEDF06E0E20A448CCFFF9CFF9D1C249A127B038FE03F1D0275FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FE3F302A2001F4FBBFFC97AE078F8F235DD1D491FE02CD1191F7160FF07FE7871FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .mem_init1 = "000000007E3730181B01F8F7A99D458B83A6B2866FF7F05A1A82DA77B43FE040FF03F9C55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF988483000000000000000000000000FEB7303C2200F0CFD943A61C81DC873453F50DE55203BAB7B983FD7C07E07F67DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11A0000000000000000000000000F21730302280A7FFFF063390E0FFC5EF688F4C06EF80ECD1E4707B3F81FE018F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC04F380000000000000000000000003E2330702837CC8F3F172C9200EE5CB9900CE29CF50708DF39E60A07FC0FF87F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFB9C0900000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a305 .mem_init0 = "000000007E6328603E232FCE5593C18B80EBDFBF66F386DBFC8778C6E47C6BC07FC0FE5C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80780C00800000000000000000000000FE53380032F0FFCE609CE5F07069FE36523F5DC7E7BFB5FAC987A7FC03F807D43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80073600000000000000000000000000FE4F30003A7D918CECCCC6E07B85EF180C7FFC101E7F72B85471F03FC03FE0449FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8073DD80000000000000000000000000F741F40020FD65BD7B211236BC02A527B9AF06699E3EAC0D01803C01FE01F8C49FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8037C7020000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a317 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .mem_init3 = "000000003FBFB800001D5937C277FCBC99517B2D460DE8EDE9E57600E819B8A3F87F8197DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000007FBFB800000D1667F0D9507D3691869C5BDF6116986DED81278762E83387A0A7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FE7EF8000037EA0444921C38059041EE03D9C83D83BB62004175DC3F0FA0FC27CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000F67EF800006DCE1F263AB67802BC7F3C94B71384C730600135643EE6E1E68F97DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .mem_init2 = "00000000F7FCB80000097EBFBD9CE7FE0E9866044C7C90334A429B00FB5F0E01761FC097DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000F7F8B8000018BFFB3E20791B0A6D06968C3CBFDD3C84540127C7E0840F83BC07DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000063F8B800000C3EFD3E8239FFBD701FF2C27E8F49741280001191E95F83F07F97DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000061F8B8C00008DB3E24FE9A7AC080C91EDEDE9009466B0001BC640DEFF87707D59FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .mem_init1 = "000000001396D8C0000071C1BE12FE7B1E2BDD3CD63F3C5DB4B30000AE1D8410FE07E0149FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000007192984000018766EBB57FFB9DA79BE9CF229AD0D4C400012BC333EA5F60FE059FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000713798000003C02207B8BFF787A3998A9867230E479D000116F8FFFCE9FE0F759FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000061F97000001F1821AA0BBFBFA352FAA07A172D201BD0000E4669D7E3CBFC0F79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a317 .mem_init0 = "00000000061F97000000011A3350790FB1B7972C6570A0E61FFF0000AA3E019F9F83FC179FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000E31FB000001807A0FDF1788C761AFFAC7CE192B81F7F800024C799E0DFB03BC79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000E339B00030407F955DB531CC0017BFFFF7B8827B1F3E000015B0F3FC147A01F7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000C23938003041BFFD414BD56F22028767B17B1B6AFE0DF800E8269E3F850FF017DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .mem_init3 = "00000000EF0170004FC1673DFFF55018A4A7E5D9A88001C0BFA3EBE09E741FE01FE01FCC9FFFFFFFFFFFFFFFFFFFFFFFFFC1B3E770AA0700000000000000000000000000FF6730004601E33E73C04E2C0443FDC9EA8E5251F7F1E0DC998B01FF00FF00449FFFFFFFFFFFFFFFFFFFFFFFFFFE3F7826C58E00000000000000000000000000D9E130007622C10E77E0426F53C1FB523A0EDB3AFBF4AEBFC667E00FE00FF0441FFFFFFFFFFFFFFFFFFFFFFFFFFFE1BFB0047E00000000000000000000000000F9E130003B658034F1609E6D512181A23E607F3FE41CC4F9D941FE007F007F451FFFFFFFFFFFFFFFFFFFFFFFFF87BE479C0A57000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .mem_init2 = "00000000F9E1780C3EFDC02871F0AA9FB00D6CE3BB2FF86E0C0DBBF4BCE00FF007F007C51FFFFFFFFFFFFFFFFFFFFFFFFFBE47FD200DC5000000000000000000000000007FE14C163654472F9BDEE96F840C663E9ABBF97F0180FAB937FC007F803F80051FFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA0005F580000000000000000000000000FF60100026D603EB6CFE81BF30406E3E129FF071418037F9200FE007F807F0471FFFFFFFFFFFFFFFFFFFFFFFFFE7E540000A3280000000000000000000000000FF7810002F5F823D00FC0BDA9A88BC7EBB0F734E43ABB59827807F001F800FC71FFFFFFFFFFFFFFFFFFFFFFFFFFECC00001CB2000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .mem_init1 = "00000000FFB8300077388E2E71BE87874EE5303AED67EA97BFDF8611D9F807F000D800451FFFFFFFFFFFFFFFFFFFFFFB67CC0000000636000000000000000000000000007FFC18000021FFEF3BEB9F025F0C6033FEFF7BCFFFFFF00E507E003F800BB0751FFFFFFFFFFFFFFFFFFFFBEFBDD000000016BC000000000000000000000000003FBE70008C07BFF7A3DEA09F91B3FFCE60B8140FFF818008E00DB000700070079FFFFFFFFFFFFFFFBFEFBC3E95000000002D2C000000000000000000000000003FBE271E0C637F6C6B99E38DADFFCF73E4FC1207A2EF44280C427E007FE000051FFFFFFFFFFFFFFFFFFFFB16E0000000002AAC000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a293 .mem_init0 = "000000007FBE00008C07B3CFD9046B7B9D71C3E3A438F50C6DF1A1A6DFF08C7800FE004381DFFFFFFFFFFFE043B327FC0000000000053E00000000000000000000000000FFFC73C0001B33DFBDCBF87819FA732700F137B20F3F311953C2FFFF0C06FC7487AFFFFFFFFFF8FE3B70E100000000000027BA00000000000000000000000000EDFE21DA001C47DBEE2D74F057FEB31FA7A640AED0CE77B72378FFFFAFFF7FF99C0C00C05FE6C07A778017C00E0000000014B800000000000000000000000000F3BF4C0B001C45FB56DF78F621FC40CC94C409E9A850BFD1C5AF43384D8CFFC0C08D030814580EDEFFF767C1400000000008A9000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a329 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a329_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .mem_init3 = "00000000E9E278000005A9C87ABC4083E74077BCFFD1035FFF68956B581B090D87E0FC13DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000EFE7280000043FF1B44BA905CA822F89E07FE4F7B3DDBF777A848343B0FC9F97DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000001FCF080000013DE1302D6362B07E1CE8C03B6DFDF4FA3AFFE12394087E8F8357CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000003BC7480000093F7C05B26548F1780CB000FB243F3747341F4C0870195F83F053CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .mem_init2 = "0000000073C358000019FB1902A3B8E4B90180C203DF8479C012BC30CA121F864B207E17EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000F3E318000033F879B2B451D6E54103C2807C75F970EB3C3722878721F86C07D7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFF398000015F1E272381B244BC0F38080458966703D0600D1A191FC120FC1B3CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000009FB3580000092C1E30662F85DC805C0240CDDE129D07EE043468641F834BFC17CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .mem_init1 = "000000009FB6F800000106ACDD7CBB8B94003E7CA764F9C22E67F400AA1A4B87F0F87F93CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000004FB6580000588F0F86762A004F3823FFFDD37D7ACCEBBC01A78743B0FC178353CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000004F9F780000787F040EBC3816725C81FF7DDC997DB7999A0045A1F87E1F937017DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000DE5F780000003E21C469EC3A1F41BEBE33FA8ED40DB19C003548760C87937636DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a329 .mem_init0 = "000000009E7FF80000003B8826B74C22FDE02DB8F6825F040901CC00F91B0C83B27E47D0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000D8FFB8000007FD45717D4C4C39B0178A038CDF233AB98301A587E3907E0FC046DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000F2BCB8000003876D2220E40EEDE014AD31D04C72C3809A801123CA760F407C27DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FEBCB8000002641D2311D19F8B20B4EAE14BA41BF9817D0004EC7B4FC1F81F96DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a329~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a305~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a317~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a329~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a305~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a317~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a329~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a305~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a317~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a329~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a305~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a317~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a305~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a317~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a293~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a329~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8 .lut_mask = 64'h02468ACE13579BDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a365 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a365_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .mem_init3 = "00000000F796E000000064FC8606102B2BDA3D09A637E4E003FF292C806BAB429F1E1E3AA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000F2DEE0000000307DCA07808723E272AC04388DA141BB13C329207AE16497D7EBA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000F0DBC00000002001E2008D8E3247FC4000722C0B83C45AB0781516A8F1F1B04BB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000F0C3E0000000004873865785AB63690A463A13D001CCC76E625284AF9C385C1BA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .mem_init2 = "00000000D0E7C00000003550E97EEC8BA93A97B7FFF5A38A803F99D33224E5C2955F473BB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000DCE7C30000003CDC0C32C8C3231869277F359F7B802F650149ABA4D6A1D3D7EFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000DCE7C300800006F3FD3EF4877CB0428DFF380BBE83DEA2F1547CD3902A74F05FA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000DCE2430080000E13DD7B5F32C6EE2C8FDBFD63D5C02AD110B81D91B34E9C1E9BA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .mem_init1 = "000000007DE2400000000604960DAE5EFE9C14140FCE7D64DD7EF6C0FE6F80898387079BA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F800000000000000000000000000000DDE6C0000000001B3ED259D3FFF4439E0307AA20D290175FE4BE6810602DE8DB27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F80000000000000000000000000000095E6C0040000019A02F9069F7FBDCAE01CFFE4274329C339EDB8EE707C287913A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F80000000000000000000000000000005E6C00600003F6EB435E632E3F900F9F34F706D09106CACC3B286D04E4F0F33A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a365 .mem_init0 = "0000000005E2C00180008FE0197C7A3477E975BB837E26284BFF96508949032469DBDBDBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F80000000000000000000000000000015C2C0000000E08F687149300072E65BEF317805E7F01077953F33942AFA785BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F80000000000000000000000000000015C6C0000000318F67B47A9800EEF1ADF4FBF17FFCF1A987FE90BBF0169E9E3BAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F80000000000000000000000000000033C6E00000005CCE1D9DBF4000D838C498A3EF7EBC61BA8F45E4D96D878783E9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F8000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a353 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a353_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .mem_init3 = "00000000BFCFC00000000E3CFB7E127800E81CA00E39BFD3DEB229811286B888A1E1A01BA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000BFCE60000000013EF83D21A588F95076357F7F5AEED9925432420BFC387838DFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000F3C6600000000180F843A2C9B163182C7DC6FC90F39F9DA025DDEB321E0E0FBBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000F1E2E000000000F3E715EC10CE0EA385FEB8888AFFDA4FD0F8FAC0238783C3DDAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .mem_init2 = "0000000070FA4000000001BDD34A7D8697FE54293326EB6DE7B02947675F1462F0F07859AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000F8FE4000000041569D342E427F3E36B4C1BFD44FF7B19A3CF6A19D9C2C3C1F3BAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000FC6E00000000075B495C3B99BFCBF8FEDBF22747D1A9D88079E26D89090F875F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000007F4E4000000018F78749BCBB2D8DEEE302FC2DB082B1D225E48D67E14261E09DAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .mem_init1 = "000000006CCEE00000801F15643BF0E0E62C26582883F67319363015E34D297A7AF87C1BA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000CFEEC600000001E5332891E24E2FBE0837032A7BC7F84D773466D67A9EBE0FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000CFEEC60000000001114226836499C0381201EDEF546B001DB8C8E0C78787D3DEC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000004FE7E3FC18000608EBF013F039F89FE15881DFEEA539A21BFE4243A1E1A0FA12C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a353 .mem_init0 = "0000000044E7F7FF7D90000098C7B31A6F2927DF6E80327965D70179D7A81A687C220F1787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000C0E63DFFE7FC00044EBF76FE09C1627DFD380498A42930049B3F1A0B0F0D07DF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000C5EE69FFFFFC0001B9B8AAAF178E329832A7C15504E9C2600CCB4303C3CBA856CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000006FCD6D3FFFFC0000F0F91CF93622A7A81B3A19DA72F9D18CB1FFD0B0F8687C1CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a377 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a377_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .mem_init3 = "00000000E4DFC00000301BF026B2B08E1EFA760417E75030182164E1412915047AABC3E3B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000007DFFC000001FF77778A0520E6C6532C08993BB48EEE45BE7809445C75E2AFA03B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000003FFFC000000D5D2E2C412543241872864A23B109FAD6AC08088024B5C78E1C53B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000002FDFC7000006D2FB7B633F27D5810B2595F533647E179210A002A26871D9872337FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .mem_init2 = "000000000DDFC3000018FE4E071C0F7DE73BFBEB0EF52A6FBE903440062B27DAA874F188A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000CCD7C000001371BD44B187CFD3F49C30E9B303B080C0BA80029445E39A143800A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000E4D7C0000063FE84C7B95DFFCE22F140A41C70EE609B1B4040910471E0874E33A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000E0D7C000001C567F9800537675FC26C162FC10A468400E80005A8A9570E3C3E1A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .mem_init1 = "00000000E3E6C0000022183962D39173E05CACE78F7C9EA66F1AA900D02923A916687AD3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000009FE6C0000001F185B50ABBFC059F5A1C7E2CC1328B31C880230055238FDE1EE3A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000009FE6E000000CFC00E338033F9A980D3F0CAEFC0382131B0030051470E1D787A237FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000E1BE4000000C7FEF8EB04BACC58DA41C98BEAC083C1F1EA8005E893C7D72E053A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a377 .mem_init0 = "00000000FCB2400000000DE1D148EC3807AF206892CDEE2373FC914846282A074FDC1C53B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000DCE6400000000FBAE8794C3F02448E6D6F80655B2FFCF2B080A845E3D39507A3B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000C8EEC0000000065A575051594B6D962ADE9F9B09DDCDBCE430051078F0A1E1C3B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000009DBEE040000003D3559813BF887D9E56FB14BD842B7F9C720212055E7C38785BB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a341 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a341_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .mem_init3 = "00000000F1E06C0FFC0001C4EF66552FCCC660B01F046262DC160D7CE6476426921B4F9C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000DFEC7DF0000000237EF49B663F873F0020C0801EE6F9CF40E2BECFCD8F87E4D867FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000DFE47F0000000026FD7E00B1CFD3B83F8D36701BFCF59187F9E00223F5F0783DE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFE0FC000000003AFFF659B48FAB058A84D9400374D3EAA0E87AF0C8FC240FBDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .mem_init2 = "000000005DE0F0000000186EDBF8CD61DE1B6F3305B603C0D70250FC7D12BE3A1F05819B6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000004BE0700000001C3E410E122CDF43CA45A7C4C7E309249EBD420F8D8685E1E01BE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000C7E0500000009CF36FB1874F01724FF666CDE0052B5FA7F79823A1A1B4F81E3FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000CF6050000001C1F3A4FCB96C211E017BD629E0C18D19E6EB8728FA68241F03AB6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .mem_init1 = "00000000BF30F000000101B08DBADFAD011D4B78532F06BCB1FE667993123A590D81E0BF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000003F72F00000017FB019D98B64A1AA1B3EBABB300486F007B94B878646E1E0FDB3EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000058E6F00000007D7738DA02AB83D3E7ADDBA8440A0AA976C63821A1B1F86C3FB3EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000DCF6F00000019766A99006E793B00244E2548C1CE6134681BC6868645A1F03D76FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a341 .mem_init0 = "000000001EFEF8000003AE91436285E76B78E503FF9FB8B8277341B13F429A0B07433057EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFBF80000019F2400528BBEFB801A10FF3F0D2F0ED0CD8C8A04874361C87615EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000B37B78000001A1C3D04E86550400228E717F293FF102F44F4121A1F0C8320F95EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000E37F7800001E27B7DDCD253DEFC2E8BF0073F78F7ECFEFE88CFA6C769F87C1D7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N24
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a377~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a341~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a353~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a365~portadataout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a377~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a341~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a353~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a365~portadataout  & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a377~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a341~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a353~portadataout  & 
// \my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a365~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a377~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a341~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a353~portadataout  & \my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a365~portadataout  & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a365~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a353~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a377~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a341~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "00000000DFF3F800020162AFDE8FA89F180FB153F82650EC0075A30FE02EE02C3FB03896D0327F06510C50867C0C280D8E9809CE0114BA18F00000000000000000000000BFF3B800038369B9782A856F9F0FDDDBE01250E4000FB11B81DC1843B059D8341006779F636D3898998058407EC009CE00FDBE00E00000000000000000000000FCE798000191034FE8426405C78FCD1C4A44F8BC20776C8632FC4CB7E80D12E49245610C5B4C385C0C5C98000DC009CE01DD9580000000000000000000000000BFE7AA0003337AF86FD868CFE0398201FC5740F521D31787FC398D805C7A0405FAF11E07060C12D8020826607E1809CC006196800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "00000000CBEFD80002C72A97C2AE5AAD3381F003D1CDE1E10007FC3B400C98C1E7C102F073021C0056C00B388000008C7A1809DE00171600008000000000000000000000ED0ED80003D821C7F10E326D03C07E02C300D13AA008663FE003E0F1F89940888020185E32000CAC70C0EDC03ABC09DE00A59E66000000000000000000000000E79FD80000700181FCBE918C1FA0F9C3D34DE124E049E00208BD18F3FFF83FB3987FF96C990C0E097006280375BC0912005DAF70000000000000000000000000E6DFBC0000681DE71D232BE419CFC100F1FA016CE07CFEE04713A5465E07A740C057A300205C2526034EA0027E30091200F5AD780000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "00000000FFED3C0000017D53DF37F47FDBFBBC02FE7A06F6307CC0B0000013D17001E7CB04356702F38F198C42EE261019E40171016EA400000000000000000000000000BE7D400000017F9E6F8170707AFDBDA27F84CA426C23C33000867E853F97DF479A6B7378DC1884CD3362080D86B8016000F4A400000000000000000000000000EE2FB90000007BE97501E0F035F2DF06BF816F1FBC10F3C0178B668529B4402481224C3D40023C5A1E4510830CFC01C00190E400000000000000000000000000E787FF72000078C0ED83F2380827FFF2BF7EEF7D980667C03DB76F21C6019B2945070E6140183C4FEA1AC6835DFC018840F0E4000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "00000000AF87C04A00007F5BDEC7F87C801A4CC33C7F3F1CB40DCF83957EEC04C68582C145357A8C41180D84F047829338F001C88162D0000000000000000000000000008FEFF00A00007F9178CE4DD0063D371F017E93FDF40DAF82B6C5A80E360880EB61427604000001F9D011928050300160014654000000000000000000000000008FEFFC1800031BF7F6CE6D1E09FFFEF7CC556F39640CD8842903185C2046E10630C68901040A81E9172608CE39B1093000BED0000000000000000000000000008FCF9FF0FFFF11BFF2C0144FC7FFFA24B716BFB7E91E90D542C34FFD106843429B1F6C840648006B8C4360BDBDC74D3310EAD4000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "00000000FFFFCD04E76FE817881B80000000EDDC381C63781CE4B47A219E3CCF815FFBD791AA611D2AD2F01BCCCFFFFBC102436E0170070054F29D000000000000000000FFFFC20FBAFFC7450C11D80000006487780BF77C73FAF076B033B00F63FE129AD1149D67ECFF6911C0C3FFF1C122434600A800CB867AE5C80000000000000000FFFF828FA5FD803E9C04E40000006084600905CC68DCA1F7BC1B338F02FDC8802992FC64ECFF2B1140C1DFFBC1404306009000D5FA4298040000000000000000FFFFB28FBDFFB8E4BA18840000001240F03FF221B5FD3040780320CF13F05A426698B244ACF1799554F1FFFFC140432701530067FCBB738000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "00000000FFFFC98F93F7E013CE43BC800000F59C3C1A8B002E1F71B064F00CAF1F3048DC6677379DDDA1501155F1FFF7C1404366016B0030299A4A300000000000000000FFFFFF0FBBF988B5E45380000001FE953C0C090845E534D52A25ECA77FF1F0C2C917E397D73D507150F1FFFFC140436600A200015F1E2E500000000000000000FFFFF00FFBCDB387CE6380000000FFC27840E088A84D92C3844E78AF7FFDF9BB91199090D7BD107150F1DFF3D9404366005C01FC0D4A07500000000000000000FFFFA10FF7C79B2FDF22C96210008DF6B0640838999C34976171EACB3F7D4840B010913A53BD50D55573DFEFC142436E00CC03454DA6300000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "00000000FFFF844FFFF5995ED5498060003DC68CF8EB700EEF2209D40E142B6D7FF3DC9F8F1BF392D7FF481B45617FFED100C16E01EC009847A514000000000000000000FFFFB7CFFFF69B419D5180800057C0F43BEB1389EE11071D0A16449FDFF725C2C7CC3217D77948154D73DFFBC140436E40E0199C8100C8000000000000000000FFFFD7DFFFFE9B2357E380000ED6007F3CFE9C3DFE5BF1806ACF8A87436FD29D22C63A46D119581D54109FEF8140435A0030360F6AAC80000000000000000000FFFFE7FFFFEE3306792A80000FC0000ED0F60A565BCFC1C94169C4987CAC800D97432C8212865FFB10FB3FF7C380435901B8BE0A7458E50000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "00000000FFFF177FFFAEBB54393900000FC03CB4709EDBE763FF87E93160321D00EE27F4ECF9B7CA53F68F83DDFBFFFFC9FFE13001F3E800A24A48000000000000000000FFFF68FFFFAACB6BF088000006223FE5F5E5E7A8CBFF0F219FF3AF69FF7C977D01A0FCAF50B979E58C3F3FFD9501F130002DF4013A7612800000000000000000FFFF127FFFEF804CB188000000307F205210173AFFFEACC336102808FEC7CBD6006303E2515DB3939FBCAFFDE2FFF9C0007F0703336212800000000000000000FFFF4C7FFFDEA628FDDA00000040315156F9A789FE8E0A069769B2EB60CF43A09A8D40234F42E59067D42FF7E6FF518C6060420BE10C490000000000";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "00000000FFFFCCFFFF3F9352F856D400120122C61E262EEB1FF6794B90C30FA20DB69F127051031746F235073C753FFFFFFE53C841E2910943C800000000000000000000FFFFC4FFFF217667B49B8F7E0C710DEACB1C79D8CFA8B8249298E4013F3446617E7443801DF1B639BA78BFFFFF7F4330019409461B1500000000000000000000FFFFC8FFFF8B3E3F8F3DEDFFEEEBBD2E330B3BF84327F091DBD1E39F8A5CF0CD0BD9B8C37FFF58BFA0FB7FFFF9FC1330002C4AC7048500000000000000000000FFFFC7FFFDDE068999B478FE28B3C8B46E2AA6DD405FA43BEBCF20A5C77C605C96683CC371FD87C9E0F3FFFFC3838751007C8880CA64000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "00000000FFFFF9FFFCFE1B3BC367F3FFA03990D395463A5F4189EE20682BC7019BF9E253AB187A78FC63E1C1F8F3FFE7C300435901B0AC18423800000000000000000000FFFFE97FFCFC393BC343D6FF4903438D26A227C34FF6CC1F56A9DC4D253877BCFA3F0AFA7E18DC79A9B3FF7FC340436E00440B16958000000000000000000000FFFF9C7FF843156F26E67FFEE8B743BCCCF8A47E5FF300185B72424381E9A65EC2821CBA7461F412E3F3FFF981C04366047C9B7BA0C000000000000000000000FFFF9FFFF83F2906A65E04FDCE03123AD07F98ACFFFB0E1EF2740FF9D1EC7092FB3F667974604033EBE37FF1C702436701556417B330000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "00000000FFFF257FF8254560C63DD7E1C28163CF089DEC5FFFBED654EC85BB9C0CC7AB6FB933CC2B8384107C51E3EF8793C0436700F5A5746F1200000000000000000000FFFFD4BFE81F486B0A6B0895848121C185FA1EFFFE3FE056BF4B8804E1F7CF33E062160CA582E027B9F1EF8FC1C0436701E88D3DF84500000000000000000000FFFFA8BFF0E1EAC9AB71BAE4400121EAA40E5F6FF8BC639B736A58709953A43FCF3272405E4462273F71EFDFC1424367000FA8442ED000000000000000000000FFFF03FFD060CCDCEAD0F66000014990F407BCFFA3FCA00C36767E3B73F417341035CB9F0BAC070677F1EFFF01424367005416F3F9AD000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "00000000FFFF8DB400608CB667FCFF90008121F71A03FCD9F8E1C3FB5D63765D0F86F532C178D7DBDB6DC80FFBF1EFE7C1C0436F01ECB441F5DA00000000000000000000FFFF6D980001887CEFA4AF800000A3655407F8387A43A2E3A5161660F326EF3C55B8710934FF80315BFBEFC38142536F019745F3A99500000000000000000000FFFEADD1001FDC08EBAE76000002E66D6207F3A47ACE01409282CE70121B23206C8BA719E4B680700BFBFF8F0702536E00FA112FA82080000000000000000000FFFDF71903E1C45EFEBF1B000006F9872A3114EDBEDCA69412C2B9B1549627A11C0DD0D4F470D83887FBFFD78100536E00485596D18B000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = "00000000FFFAF5B8439CE63DD3FB3308000405959A22C7F796E7658FF753272B962FBCD5750F0C60058850A067FFFFE51000436E01E58F2FB10880000000000000000000FFF593904100E61FCBF86A02508B8202994E77971E7397867EF51E3D16229FD666062EB7BE6C7C0817FB7FB70300439801172076C88080000000000000000000FFEB5F9F0001C014B3E17B00000EA96D98F8DF9F0053863F625BDEF31678964F6CF075319992BFB277732FAF3FBF833100837533C50000000000000000000000FFDFBC9F80015B9C48F565F1C00C3EB5746B787E0105FECF0E314A6C17DA78720FAA5387C32606115FFA6DFFF0001331004473DE4690000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = "00000000FFFF3C0B0041CD801200B3B9188E33A5F9B5181C1F5FF06D662B21ACD3E6838F57E2528D1020035E997FF9FEF371C3400090A2DB9C5000000000000000000000FFFFEC800042758EE0A80D251001C9B091F40770FFB1E82D0CC3DE274C909F3D1FB2517A27F07BDCC088DC0A2BBBF7C001D1D716661000000000000000000000FFFF7F000002F99E573EDED8930358225BEC18C3DFBFC47826827F9B2FE9E76FD6C8418AF3F6E33C50F48FFB8739878C40C5DFF2ADE000000000000000000000FFEF7C00000249DF859D2294240A8469F4D38F81DFFFC1A730675F86A4ABD00567C03FF16EE51FAE7ED42FFDD3AC6384006D8EEFEF70000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = "00000000FFDF3E000000F47E8DCC1B940201C15742AE927A0F67C1EE95F283BCFF11BD7FE1FFA7AB7FE6BBC5FC542FFF333CC16000DBD9E18B6000000000000000000000E7BFBE0000026D7EF1AA927A071DE0E0F1434CF9CFF7620D07E6137B7861F36303CF00A43E61070940BC985FC278913001181DBDC14000000000000000000000CFFFFE000007EC3FA6DC00D27F3F1DEDF2B6B1CB1B31F0BE002F48651DCDC908040B1E20C888A0E01F4017B63178C91000ED96FF1900000000000000000000009E777E000007766303FB81A407007044687E68D611231C99A77084F8B5F3B68DF73338C0D8A3826253C1196296B0C958012016F06100000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = "000000007DF37F00000384FE0BEFA8D9005BBB7F73F6375901FF3E77897EDA612F183323CB33C2C480DEE718C006CD3E52E0D94E00B7A391F4000000000000000000000039F3F8000003A5981CBEC13F00C39865EF6366C1CFF8D8A22B2DF35FFF14BD832331C0A6609A9BD8DB07DBB50060CB4E017D5B89508000000000000000000000F6F3F800000382999CFFE87000978E1609FD4F206EF0FB0AC0F1215171984066520100019A9883126387D0214530414E00D3A760960000000000000000000000FFF3F0000001422BF0D1A048799EFCC52150C31047848660F56AAB1706AF0F871950120C0353066EFF2D2D4C0A3009CE0179BCBD7C00000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a209~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a197~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a233~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a209~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a197~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \my_rom|altsyncram_component|auto_generated|ram_block1a233~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a209~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a197~portadataout  & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a233~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a221~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a209~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a197~portadataout  & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \my_rom|altsyncram_component|auto_generated|ram_block1a233~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6 .lut_mask = 64'h404370734C4F7C7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a269 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .mem_init3 = "00000000FFFFFB03F995DF7E94B1067F91C7005E656EA14EA6070B003C66F66787F8121F79FCE000821CA73FE6CB0E09118F44900032F8800000000000000000000000007DFF790FFD9CEFAFCB30FA4E8070002C7A0B844ED60B0C70784656441C09A23DD91202BC0689A48678F670407E03059800BAF880000000000000000000000000FEE7790C64BEF6D75CDC66420378003C7E46CE01780004F7798FD0DB7FF25386B9920643F13BA84539E661E0F84305CC00F66800000000000000000000000000DF67F8007D5BC577C7E192FE01B800101DAB979D54F6036339992F790D029E4AEB88BC3040EA8052E7880E45DC8371EE01AA63000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .mem_init2 = "00000000ECFFF80077FB85AD6376DE63FC101071FB583461DD9702E0339BCD2DFEFF7F058D8BB5817E31909370484FFA30C7F1EE00FA2200000000000000000000000000EAFFF80C132C053B4D48AEDFF100183E4867ACD5CCA0CDF07CD6C6F779DC046ABD8F81897FB67CAF6789417A118605EE00138E00000000000000000000000000F17FFC0E32EF241967CF907661800C3C0B0BBF95EB59FBA164E0D95C83A86B8BF898EFC08E4E97778F09C0091B4405E7005DBF80000000000000000000000000FFFF7C000E6F90F66D0FBC92C771009FD71B0F0EE5766923E5EEB8364A841BAA4127D1AF4980A4D3B80C4066B0E204A7002D1D800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .mem_init1 = "000000007FF31830393B9F1DAC72AB411002005CA1FF1F074B563D5DA5BE6265535FAF977227EBF85CC275A3E3BF24D51B00056700C58762040000000000000000000000FEFF1830372EFFEC6430FFC070C1881DE2EFAC1CC5FF9CF1E5F7899DF853FC3A27E79821065B03CE4000AFCE05C01567001F05E9E00000000000000000000000DF6F8E383CA9FE8DC719FFFCC0A90013C01F0733DA57E44DF5F3FCF5BE14FCB57D73CF8960FF9017233EF00C18481D6700C5C98B000000000000000000000000FFAFEEB81F4ABB9C5FB03FA5F333902A849FFBE3FCE38CDD47EA24B31FD973BEF473D7CDAECD830737B800755CAC1DEF010835CE9480000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a269 .mem_init0 = "00000000F3DFFEF9E0EEB81FB697B84E2B2E984FFA17FA81F8021FDFCB82033ABE60AAFFD691A85F76BC31D407790258EC009DEE0066272FC08000000000000000000000FCEBDC613635AD8ADEB670B23C4FAB20660D9800A71868BB031F62E653EB1FF5AF6CFED3E8F37FEE883E731F4B801D8C005A7D8C6E0000000000000000000000FFF7DC627FF56DB27E2571DF923AA22E8A08BF600F99EEF58393E08357AB59DF6F0F736772E64F27380F4F03E48C1D1801D11EFD4A8000000000000000000000FFBFCA24FA5D316A9803F037FF4BD4BC7801CDC03E2585F901DF88C1F64FB37FCF8237FFDDB281FAE0977418790D9D1001B855137280000000000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a281 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .mem_init3 = "00000000D9FB7FF91018899D12FF44872604CC339888006AD4BB78C027CE0F11061681FB31B38CF3FE6FF9BCC7FFBFF180010000001EA500000000000000000000000000F9FB7FF4780664472CAC6117E815B683D7303046D1E1C081DB3FF3F93EABE0B8F10F40B61BFA3F806BE7E1B9E8C0000000502500000000000000000000000000F9FF81FE7011E7A24DB8AC038EB93F038D18B0018FFDA0008F25E5713A8E4AE9A71F87B9230001F020C00147EA780000004C240000000000000000000000000078E600FDFE19C1CB57FCF607B96A76194210706DC0C020405773B8AF728077EAA3B206E5F50C7930ED63400041FF82E0001A24000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .mem_init2 = "00000000FCE60FFEFE3EBF9092FFEF7DF7FFE90E58703774832540E077A0EC1C4329F9549F4BAFDCD90983319030000F607FF19E00217900000000000000000000000000BFFE8FFA007FBD705F4114E77BFFF8C4384CBD61821978801564B8D105D8551653890FCFFE03BF21903F1CEE647FED8F007E7980000000000000000000000000BFF981FB33B9B3534F04837BB9FBEA044AF9396C39BF083000D004DFA1178FBC3219A91206057E011874F80F787FE18E0032FD00000000000000000000000000DFF100343E3FCE1D2DC7E583BA59303EC81791EC392368781C3B930F2DD7331514747B471E7E4C43B690FC0DC577E10F001E7C000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .mem_init1 = "00000000F7FB1B33709CB5432C93CC072390003BD5FEB49D0A37D3E905BD8BE4C8B4150BC62B9D8BD8A7F3E140CD8178CF63C19800507400000000000000000000000000F7CDE80000FE09CDD327BC4721E781FB70E1581834A021E80653091727B6933FAD176D89CC19CFA8009D03D2C8FFE490000574000000000000000000000000007FC6D0004D8E6666E507B2FC0D1F03FFF30A4F2A065BD3E08ECABAB1663FA207B3E11961357C8CF06FC0868551E3E4A0006372000000000000000000000000007FEECE80526100B8A8D86A79F5F811FFE1BBECF93E9A5FFD4C79041649BDD539133F284FD50FA514C3602C0BC08FC1A000A7DA000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a281 .mem_init0 = "000000007FD61787E923E07E4C4BE5BFE7FE80FBF05AFE2F3DFDA760CA749C2C1F72B4C2C2EF25F0D0C9E2BF8B7358213D7E45CC4035DA00000000000000000000000000FFD76D87CF3382E221E36501F08400A388E877B7F54344A05877E2521A49A40C477FB494677C3A7B143F1102DB0FC588003AD000000000000000000000000000FFFFF400F62FC0E6610C6FC3E1CC818F8837F333064A7C609D8DF7223DF6F7716F8BAC9F03BCE39D79870500888FC7E00024D4800000000000000000000000007FFEEE01742840885119ACC7E04FC06F67FEB6B20001BE003DC0E12D0763E0158D280C915033E40878ABF0117DCE00B00086D4800000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = "00000000FFFFC651583168A7FFFFFF89247C847B0000F46C5FFE0E7E08340F1FBCE71A757A75AA8B69ADD825BDD0DBEC854041AE013A30FE849000000000000000000000FFFFC685C0FE08A3FFFFFF87A67407EE300DC6F39F39E51C88783E10DDF7B9D68D6B54BF6D2DA8E10839DFE3C042412E003926F52CC000000000000000000000FFFFC68416FAD8EBFFFFFFF2DFF7A060300FD857C3E0F47850783CBB8208A3E4DC67C875D12763298DB173FB8940418E0048C562E74000000000000000000000FFFFEC9097F8820BFFFFFFF6428FF040200F83C807A5CBF017F85C2BE4B091A2BF31C8F5B4CDC21A10F1E3FBC950618C017EA33E7140000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = "00000000FFFFCC9097FD1A5B42000063F01FB7E0000F90F03E0709727F7EF1485CCDF1D2BE68FCB435ECDBEF607F6FFFC980415801E0AB80E05200000000000000000000FFFFCC940AFF946B2C190000031C37B1981FCBF0380DFFB4C47EFB9E9F8B6BECF8972F06F01C3DB1A03FEE2FDFBBD150009F238ED2E200000000000000000000FFFFCC9407FF86CF4A508008880BBFE3F81F08F031EDF9BFD9F18E635E338AF029AE22C1BFF19AF7EC1B0C0C6FF401B00046FF06EF0000000000000000000000FFFFCC900BF7C24FEE498000200119A7501E00C019CCFF5B187BCB29C7C26950B10EB7ED0A0C7CAFE0753FFFFEF441B001143F4E2810000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = "00000000FFFFCCB67B77D34B4E41820000403945A03C00FC135F67D8C13CC2F3BFFEF6A2389F6F7C20120768BC241FF7FFFE818400D2170D1C7900000000000000000000FFFFCCB2366FB64B4E40A00000603C476CF800B9290FC0C8CC19443F039E6F08670003AF4156A45BD61CBFFFFEFE818040B9FE04BE8680000000000000000000FFFFCC81F2E79E4BCE40A00000002B877FB93829027BA4E7E41D636F26D9FD7E5E482BBEC07948DFE67C1FFFFEFFC1C800C04C063F1400000000000000000000FFFFCCF35ED3FA2BCF40820000006A712D057F42D4F8F817E4FC2CA19C1F9A64C32E37DF7FC0358784FF6FFF8101B33001133808CAC2000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = "00000000FFFFCC8E90DD9BDBDF41820400004E35660CB0335390700EE27C219DFF5BC14985DE30F343C01FFB4433FFFFAD1FE37001448008F88381000000000000000000FFFFCCA1A7C0FBA3D741A80C0000512F041E81FE24D23CFEF9F1FFEEBF6FC0ED533000A32A9E38196415FFFFC180435000A078013B0049000000000000000000FFFFC4C06B6EF3E35201A00800003C004E08C3E4227A3C4F7C61DCEE3FE7D5C43A3D043EB7FFB81D6519FFFBC140415C00C012043FA111000000000000000000FFFFC4494BC69FD5D843D00000018ADBD01863E84A3A18376C011ACE333FF9557E7B9C8F0BBF185944C9DFF3C140416C016009143540800000000000";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .mem_init3 = "00000000FF9DCCB2FF8DB3230D3FF8FF1B92B03100073F465E1503A6F0E087694B80F4264D58DF08DAC007DBEA755FFFDCB605B8007E304F4A9000000000000000000000FFE7C904B9B167752F801FC5CC0D7073787C3B9A793BA8BFEF31B13635C5728A008E7B811C7510FAE6F73FFDD29E05C00001C8B1EA5000000000000000000000FFF7DA31FDF46E65E7261E71F18D180B000E4F80B11E349E963C40329554738AC7B93C5F5986AE80F5F45FDCB19E018481D58E86EDD000000000000000000000FFFFB8E9CCAC7FFC52FDE7FFF071E001404DFE0015BE7FBD1E181C6BB0A2CD552B2EBC607DA7BFBE25FC2FFD8FFE01C000E1A4371050000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .mem_init2 = "00000000FFFFCA2BE2E68B7BCFDEAD67C3C0E0008047C78E0C279F6B7E88F0B6D9070F1F3836A195135995BB29F9EFFFF71011A0012C20A69CD100000000000000000000FFFFEAFCFB428261E3F593C0D3826020EEC2270013B61FCFDE01FE1FBC402B27BF2F63A6D934EF0A27D5FFF7D2002138005673A09B2100000000000000000000FFFF9D26D98DD1F7EBE9B9C08381840020477E083D2E30FC8E087103F8DEDAD35AC3911375795EE9FDF4FFF7DBBEC3B001D13511230100000000000000000000FFFF89FE8FC71416F7E50041E3CCE6002F4FF8106F39A7747FCD045EEF48F93424AE250A5B59A8429D94FFF7CB40411C01FC9D23BA8C000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .mem_init1 = "00000000FFFFC5A06FE15B89BA080001C65240000F4F0880686F0EF80CEDFE118743C0E72FB2A274F05C072BAF95EE6F804041AE01EC38C1140280000000000000000000FFFFC42E1FF42B5F0818000054808E0014060C000E2649E0CFF91A012B80CB2388049600B379FCDFAFD1EFEFC04041E600555940F2BA00000000000000000000FFFFDDEAF4A2C644518000004903D9C056FF54800FFC3F6003FCB7A5D5A6366F0DBEAF85C34433EA5FF1E767C04241E700120302174000000000000000000000FFFFD6713116E8312C107FFE9E47F0605A2F3FC007C0320083FCF3CE769AA40ECB5259EEA4D721FFAFF1E7E3804041E6014B29780384000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a257 .mem_init0 = "00000000FFFFE8237F33A3BABFFFFFFE1C7B07E006FE3AE07E80330007C79A4A4D1D8B771609D7E4F7B45947DFF1EFBF814041E301B811591FF100000000000000000000FFFFE47E1B1F33B5FFFFFFC2CE630CC0143FC0605C0382B80783DEA6F7DE11739E45558C1130F06B57F3EFFFC14041E300580298E5B000000000000000000000FFFFFCFAF50C088BFFFFFFBAF6EF8C20000C67E07CE38CB80FFFC2C65DB6DBE378E132AF228A774CBF71EFDBC14041E301631BCE2AC080000000000000000000FFFFC745E82FB333FFFFFFC8ED3E07F010007720E4F309B623FCF222DBB3B2515D28CFD8E9FAF3D88E70D3E7804041A6013014D55A2A000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N18
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a245~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a257~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a269~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a281~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a245~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a257~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a269~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a281~portadataout ))))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a245~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a257~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a269~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a281~portadataout ))))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a245~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a257~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a269~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a281~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a269~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a281~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a257~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7 .lut_mask = 64'h04158C9D2637AEBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N39
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9_combout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9_combout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~8_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~9_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~6_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10 .lut_mask = 64'h02138A9B4657CEDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a449 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a449_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .mem_init3 = "00000000C01C000000007B804E37732FB815FFC5FA41632C9BF47E7448822A88A559B5D637FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000601D8000000C42E00E15F7F01DA6CB0FAE1DC9FCE5FFF2D842A1DD4462850FD4B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000601D8000000CCF2007312D474330DDE5C48C8EBBF5B4DF3CF5C2AABB9944DE8633FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000619D80000002F9E14234DF2ED23FC5607CFBF53FCF7D20CC4320575548A0134633FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .mem_init2 = "00000000E3998000000BDB39708E2326127149541E9A8CBDDF570D4DCD0272A205865A94B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000E39980000008852830FD2A17AC292BAE33F3DF44149B7828822155D12691D65637FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000F11A8000003B67E81000761376D87D370CEB9FC431866C481284ECEC914A6B0637FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000F01A0000000B32F62471032E4F9CF5FEF7EB5C547A5E20161B2065601925A5B427FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .mem_init1 = "00000000F1B600000024000077D3D306F7C444B7F8EBD5A439FB086006922220D9A9165627FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000F1B40000001800000D8FFDDF6A2364F68C570D74E2FA780FD7A11500A914B21627FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000F0B4000000000000767704FE4B9BD455F4275E4FE465D0074E1180911486570637FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000F0800000000000002F2878FDCC23E04FCB74461F46C6580668204620A25A43D637FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a449 .mem_init0 = "00000000A08480000000004002E5A47DE267DEED434012EB67D17C048C80204C53DA5B5627FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000080858000000000C5804BF1EF17E7512388878DD4FFFFA80432A83003810C630727FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000C8C68000000000E1C08B68305C8F3BC7FADFF86E7FF9A902A2A0003544A5BD0627FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000068C40000000070B080773F0AFDE135F794738FE8FFF04001D13019AB25338D562FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a473 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a473_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .mem_init3 = "00000000C4FA000000215CC43FC03003FAC3B794A5B3CF795967DC02D9A8FA81AE23A57FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000380000000000000000000000000000000C4FA0000005072059D10D3C49C4B9AE0E7E05EABC174B80A3FA43400933398BFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000380000000000000000000000000000000C652000000DD5F66B2F04B4A7DF08DC461FE7E1CBD34082E2722400455112B5FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003800000000000000000000000000000008602000000AC470FFA223FCF70EB0A8A62BECECB6C3CE9212F503BE62A95E027FFFFFFFFFFFFFFFFFFFFFFFFFFFC0003800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .mem_init2 = "000000000602000000AF2B14A7E03767C87B32D0F0ACFF17A5E1E3978B2A79B214CAF073FFFFFFFFFFFFFFFFFFFFFFFFFFFC0003800000000000000000000000000000007C4800000245838E7658051B6B4727B576F4A3E540EE4ADF05E2A45509E7489DFFFFFFFFFFFFFFFFFFFFFFFFFFFC000380000000000000000000000000000000FCEC000002BDF9F06C4A081E103B74B70ABE5D6603F59F27B2661E280462CF5AFFFFFFFFFFFFFFFFFFFFFFFFFFFC000380000000000000000000000000000000FCEC0000007DC204595C839411AD6AE2CED4FBB0017C35A554D4C1DC46535DE57FFFFFFFFFFFFFFFFFFFFFFFFFFC0003800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .mem_init1 = "00000000EEFD038001B97526798804E2F6C9D6790598EE420200B5167A5C889CB273FEA6DFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFC000000000000000000000000000000EEFD03800041E0109C900CE1BA4DA5B2B37BDD000160BDC4260BCE4511B1FACDE5FFFFFFFFFFFFFFFFFFFFFFFFFC000FFC0000000000000000000000000000006E7D0380001DA83FDCA21681663E6F46CA7A3F7822780371A2CC7422899D75EE9FFFFFFFFFFFFFFFFFFFFFFFFFFC000FFC000000000000000000000000000000EC7D01C00001207A782C13966ECE27B88991FEE44201576AC9E0D635454EECD18EFFFFFFFFFFFFFFFFFFFFFFFFFC000FFC0000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a473 .mem_init0 = "00000000BC7D004000024033F0288C684CF0AF2FC9C43EE0035C63A8DE09090ECAE55E80BEFFFFFFFFFFFFFFFFFFFFFFFFFC000FFC000000000000000000000000000000BCFD0000004C4CDE2609C0090145AAD956C0A10049642C9FCEBDD7C46466F47662FFFFFFFFFFFFFFFFFFFFFFFFFC000FFC000000000000000000000000000000BCB1030000537D0CB661ED7986A6DC1FB7583F2004FE91C1E5E1D623E66622C24F7FFFFFFFFFFFFFFFFFFFFFFFFC000FFC000000000000000000000000000000B8B10800019540447A15CD9C37483AADDAA0A860207F6717614FA581931B15B2607FFFFFFFFFFFFFFFFFFFFFFFFC000FFC0000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a461 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a461_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .mem_init3 = "000000003CF90000011CB300100F8C8DE17F01D3EF9403000005118875B9A010411DAF53661FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000003CF1000000F329000077D03FE2E684A39A4A3B00426B355097DAC40888CFAA83AA36FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000BCF4000000948D0001D96AF2BADE46F4700CB54043124F1D27572A554566B543FD799FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000007CF580000119318201C25F4B6740B236EC7C7700012C6A2567A1DE6A2EEB2AB2EAB8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .mem_init2 = "000000003CF5800000EC362201A6296DF9C73B7E63FC8DB61F7A4008CBF658647346D596007DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000001CB5000000E5576201FCEA3F6C81F233FFFBD0E20C31DF41D4B69C226222EAC63AFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000189F00000084A4E6003044D94E40753CF2B450780D2E036A65281751991324E6FF789FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000019DF000000009A0F003CC525A0DA77CC2E724BF43D5F373C731065188997047727FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .mem_init1 = "0000000059FF00000000CF4F0008589CFFCDAF5E0DEC3087BE7E1FBD9DC0E6800C8826A4E79EFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000BCFD0000000033CF003E2A5F7B31CED6B152315FD087A91C3F2051A224663749EC75FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000003CFD0000000028CF00301E1CEFA219D3206AD8F46370D08F8EC5B31026261A94FD85FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000008E9C00000000FDE400CD2776A1CAEB557CF749B16571D78FEB0658491354DD86F67FFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a461 .mem_init0 = "000000005F9C00000000B0E800E7996202AF90D6B83F35FC72A3F493EA422880B3627F44B6FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000791C8000000061500087CE2E1E707C77A41D738BF3EECAC7E6A196201B917A96CDFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000701C800000003B4000CF062A6FC8B199E7B7BAF4FCBF4F516F46EA18A313791437FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000669C800000014104009830BA792FA2A5B3F32F850BA6F89726E1770140886BB437FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a437 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a437_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .mem_init3 = "00000000F9E6C00000005C73001DB24DEA820AA71023EEDAFF810004BD4805DD2292BB8E27FFFFFFFFFFFFFFFFFFFFFFFFFFFF838000000000000000000000000000000030F6C0000000501B001FDA86F563DD83EECFB6427F810004062E46AC134A73BE27FFFFFFFFFFFFFFFFFFFFFFFFFFFF8380000000000000000000000000000000F07E400000003C3900C869267553CE40B7479DBFFE010000AAD013441A4952DE27FFFFFFFFFFFFFFFFFFFFFFFFFFFF8380000000000000000000000000000000C03E40000000483800FA27CE6F17CBDA70B91A40FE010000E32911A0CD2DCE0A27FFFFFFFFFFFFFFFFFFFFFFFFFFFF83800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .mem_init2 = "00000000801E400000001C30000F0CC28E53F8C1F7F0268000000000151C5C822920A30EA7FFFFFFFFFFFFFFFFFFFFFFFFFFFF8380000000000000000000000000000000808E400000003C00007043D32B4A8AF24E7A6A9980000000922EAA934090399E27FFFFFFFFFFFFFFFFFFFFFFFFFFFF83800000000000000000000000000000007F8E400000000400003605E61A171769F1CF7BDCFFE80000CCF57B4C689B8C5A27FFFFFFFFFFFFFFFFFFFFFFFFFFFF83800000000000000000000000000000009C4E4000000070848C4A09B21987C07A78021F4DFFEC0000452AAFA5F2D1468E27FFFFFFFFFFFFFFFFFFFFFFFFFFFF83800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .mem_init1 = "00000000E41F0000000A601C096BE2ABBFFC196F39195C83FFFC0000021DD90392181BAE27FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000FC0E0000001E801E8E1BEDDA20355FCCBF3F86377FE40000F52AE913DB792A52A7FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F90600000012600380C46BF1CB88FF17BE79F981FFE00000CE5114986D250A4227FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000C9070000000C280040E4EBB19742424BFE7F63BFFFE000004028A09D6C04AD0A27FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a437 .mem_init0 = "0000000041260000001E700000E1FDC5F7F51B59FF8F9A9BFF8000001255587C24A5A5032FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F3A600000017600000423B10EDF7ED84710C4C40F78180008126E96010F5D446AFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000F6A62000001800018104BB1F3A474DBE7F26F4D7F7F18000D65144B05BD8D60CAFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000763E2000001814026185D6F3AFC9A140795630947FF800004281A012834873C22FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a461~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a437~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a449~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a473~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a461~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a437~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a449~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a473~portadataout  & 
// \my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a461~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a437~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a449~portadataout  & ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a473~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a461~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a437~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a449~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a473~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a449~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a473~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a461~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a437~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~0 .lut_mask = 64'h00275527AA27FF27;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a401 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a401_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .mem_init3 = "0000000089BE4180400600082246F479D1837DD89BAF4229FFFC00005806DCA056EBEE0BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000005A66400000000004081C3C849493DE6AC7BD88BFFFC00001D164A25D0BA453BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000047866C0000000175735E515CAB7F252FDE59D81BBC7E0000D2C9A114A38EB5BA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000778E6400000006F9307F6D3CDC63E7FD8C337F7FFE7E0000910D854A28E35C0A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .mem_init2 = "000000001FCEE00000000CD75D3A3427CE411C9FA8AD598813CC00004626D4AAA075572A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000009FC6E20000003198266E9FAF558E9CF38EAB390FB80000005D134A2D979475FBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000CFCE67003C00737837D50EF6350D27D87611FFB143F00000D14C2B5473CE385B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000CECE65007E001FDC0CA08CC355CCA66777647F9F3E11000040A6AD553AABB208FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .mem_init1 = "000000005FEE6081EA000FA9FCFE68CE7699E0E0E344CFAE7E0800006216941E8AAAA3AA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000005FE6628004000F6FE7239CEFAA647531A6DE0961001100005D104528A58AAA63B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000DEEE6300800063B7C4A68813035CAF11C3E2793E00918000C28E638E71EBCE23B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000D8EE60002000620334810A194532F50DADEF7FC03618C0012A27B8155471DBA0B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a401 .mem_init0 = "00000000D8FE40000000100026764529C231D025EB821C01020BCC0422099C71013C7083BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000001EEE400000001FC01CA6B13384C32BD385A2EE3A007AEA0B1704C518238E5403BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000005EEC600000000F2084C9DFC38D0E53B5A287603D801FF323C18E738EA8E38523B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000DEEC600000006F1C0289280F7E0D3C4A44DCB8BA06F7A666206328A3AA20E383B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a413 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a413_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .mem_init3 = "00000000D9806200002FD891BC6AC6D3D0342FFCD34A400004E000000C122DA4581C71BAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000D98060000003F3EB442009078C5DFDBA7919600607E00000A58D04B62A5A583A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000D8CC60000003FA952DEC716BB13935DD115E580E03810000DFD48E13942B8A3A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000D8FE780000076856E2EE3797AAE8B9021C1528F801F100002B2AD219C5A8ABBA2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .mem_init2 = "0000000058EE7000001C975426EC878374E8C3AEE664379C01900000281A6964718076BA2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000005BE660000032F1D90EB0AFF6B3A8842453326FAAD9F00000B12908273ABD5C3A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000DBE62000007B8C8D5E57AD97FC26CD458D2FFECFFBE08000E7DCA5850A85573A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000005BE6200000242E91FFFE8A98C696C54B7FC368A5FBF80000AFF296B6A51463BBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .mem_init1 = "00000000F9E600000011D2E3C0BFA9F9BAACAB270ED15B08FFF8000004306A4A0559383BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000D9E61000007BB96F003EBB2DA498AAF907DDDC6AFFE80000C419CA1815DAAC8ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000C9FE1000007B682C0C0FB86B70ECE9B808514051FFE80000D4C4A5294E29E92ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000048E6C180010D0CC6000F70EF4BB3BCC01E754479FFF800008EA204017A9455BBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a413 .mem_init0 = "000000005C02D10003C1C76EF001737CCE2DBA8F349761C87FF8000005B294B568D5553BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001C0291000110F0387801C2BEA1EA73E60CFD09D1FFF9000050114A560C71D72BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001D86410000004000019FE1CFDFE2D389DDB6C8B3FFFF0000D684A318A51AEE8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000998E638000003000039FEE6E6A93B79B83875193FFFC0000E90C054A7106BA5BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a425 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a425_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .mem_init3 = "00000000F8B6200000001E07E5D56441EDCBEF0943F967C8DFF00000174C186B4A290ED20FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F80000000000000000000000000000000F182000000005C1FE3B1F62D95209FBA28DA6003E7F80000F1AA844025312A0A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F80000000000000000000000000000000F88300000000EF054CDBE49A015C06E1A8B49FB1FFFC000084D144A5A195A90A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F80000000000000000000000000000000CCC6200000003F046D76EA59001796970003081FFFFE00004208A0D6D696A988AFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .mem_init2 = "00000000C9CE2000000263C5A13B1152498AEBBE5143FC00170C0000045406A212DB94082FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F80000000000000000000000000000000C9CE20000001C025D052BBB790B0856F959B4000000000008122C34813CA970A5FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F80000000000000000000000000000000D80E200000021023510CFEBEBDD0CDDD2963000000000000C45149A52D5A738BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F80000000000000000000000000000000D84E2000000744CC65CDCCCC7AD6B9FF19E90000000000000908A582A42957CACFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F800000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .mem_init1 = "0000000030CE300000155EECFD236E9876EC64BD8C498007006000001E34C6D615AD52B34FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7000000000000000000000000000000000008E300000C08FE55843BD45ABB7A1BFC5D1800180600000B52E925AD6855EAACFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7000000000000000000000000000000000808E200000C4ACCCF741DEBB4416CBBFAA91000080200000C65540631A9568CACFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7000000000000000000000000000000000F08C6000008240424EC55125BCD349A18691000000A10000082AA5A929562A0A5FFFFFFFFFFFFFFFFFFFFFFFFFFFFC70000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a425 .mem_init0 = "00000000F8C460000031AEBC56CA02FF479D05A11951000000E10000301D8594AD52A9282FFFFFFFFFFFFFFFFFFFFFFFFFFFFC700000000000000000000000000000000000C4600000013EDDFDF75CDF48EC4DED9CC1000081E1000011A896C625DAA9EA2FFFFFFFFFFFFFFFFFFFFFFFFFFFFC700000000000000000000000000000000088C66000000F3D4070C40E2CCC4377D7B8C3000081E10000C6E44A52D6A3546A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFC7000000000000000000000000000000000F8E668000121F3529D48A97D8CAC4AF19A09000103E1000080600D695AC5555A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFC70000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y56_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a389 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a389_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .mem_init3 = "00000000CBFE400000001C380BC16003935A377314FFE434BEFBF5886B25204DD58D7821B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000049E040000000000020327A0CD5C21694548271347F3BB119439CA81475D71EA1B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000019E0400000000000172EB60F27726B184781A960B930D001488E72C718F1D7A3B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000005FCDC000000000003F7DF91A0F1828ECC10702B471A4B671D62B46ABFA3D74A397FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .mem_init2 = "00000000C7CFC00000000000365AC76C1EE0928D7F038265F767137D04654AA8EB885C23D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000C7EEC000000000000720C47E7EF741442E8681097CEB52B21294A3962AEB9723F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000084F2C00000003E00047FF68F29BA9CD328580CD227582901909AA54788A8E1E3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000BCBAC0000000383802079AA41AD25CFC9B644E9E3762AD0C9C2B5C31470C3A03F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .mem_init1 = "00000000C9BAC000000019FE031F8A01BFAC620ABFFF87942E3F94600E694A28F5438E2BD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000089FE400000007FFDE02B96EDB1520C65878675F89D470438571CA7AA9C20DBF217FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000088FE400000000C3CE568CFB3B1681CD941BF9F4BE424C77C889A75658E38780037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000088F540000000001FC132A93F818809703E19D2C6CBD6B9C8DCA0D451E38E9EA0F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a389 .mem_init0 = "00000000C8F4C00000000E0C09BFF9DA7AD82433CC1CA96A391F33068E2DD11C75A383A0F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000FCFCC0000000150CDD8003FC1EA1CF4837F2042352DC81F5D6142B8A147AA063B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000EEFFC000000011FFF42DE7CB071EAD590E170C77AE2F878D089A2AEA8B1EB80BB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000C4F740000000010DFF21F0541FE3842B6C47F2FFD68F1771C0128A78ABD70E23B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N0
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a425~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a389~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a401~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a413~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a425~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a389~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a401~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \my_rom|altsyncram_component|auto_generated|ram_block1a413~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a425~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a389~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a401~portadataout  & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a413~portadataout ) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a425~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a389~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a401~portadataout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \my_rom|altsyncram_component|auto_generated|ram_block1a413~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a401~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a413~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a425~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a389~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~1 .lut_mask = 64'h02520757A2F2A7F7;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~1_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~0_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~1_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ) ) ) ) # ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~0_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~1_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~0_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w5_n4_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0 .lut_mask = 64'h0000111122223333;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "000000003FFFC1FD8D1C65E4C455271CA0F88528061FFF77FF0000013E75AEAA6D2E97C73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FFFC3EC7E40DBD90471C240D8FF8D285B934FB26760000148D5B2E930F438CB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FF9E392E27B7D0DA460240041FF834E40BBC01FFFF80001B8B28AE5A5C2D2433FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FF9A192B731A4C9E87A530B7FFECD49732163DFFFF80002F0872E9696934B8E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "000000007FF9639FAC715EF7DDE281DB5C848C61EEA78603FE7000000A9E1AD85A5EBDC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FF96CC35EFCB3E6EEB659180DCE540F8268759AFF3000006CD0C950C169684E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000006FDB0B5FA577FCC492BC918C37CF4E1FCD7D8437FFF00000D9BEA5034365A5F53FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000EDDF2551E5CF7874048BEA0E36FFDFB0E73EE257FF700000F49A952D2D0F2FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "000000005BFB6242EE7F7C8C9792F860165EDF23847EFE4FFF7C00003D4A9434B4B4F6FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000005BB965AE28B8DE242FACB196660B47E58559CF0FFFFC000065D952D2A3A5924E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000005BDB4BCDC5ABF7DC30ECA8C1F01F5F83E5601F1FFDFC0000B553EB4A869687AF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000005FFB42215D97A58A1B081C70E2EFD70FE7128C9FFDFC0002CCDE642E5A5A5D4A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "000000005FFF0727F38699228A839FF4064788101ECFE2E7FFFC00013849AC6B21E9EEA93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000005FFB079AFB609D8C82D8AF451C5D7BA6D0B6A8F7FFF8000074D943A50747A54C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000009FF966AF356EDA86816448067ABF8EBA13F7C0E7FFF00001BA41CA950D2F2FB93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000009FF943349B581C1C4FC468413F5F824073E6BFEFFFF00002DECFEE5834B172403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "000000000F9CE000000000EB36DB3BFF00B9F6F71D7FC39F7FF080027BC9140B51828CFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000F1CE00000000048CFA2B7A7BA01365E0DEDA7D7B7F00003AD72AE06C069DCFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000F18E000000000696F784755E2A684747CC156963FFC00005804C40FD87C63F37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000F18E0000000005D7220424A51FEC639AE339FEF7FE400019CCA9E201E087CE37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000CF98E0000000000DB46FDB374478814962919FEFFFE00001F937FFC49F9A09637FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000DFBCA000000000142DB19BCD17CA71B1608675DA8FE0800397BF5BEA86FFBD43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000005F9CE00000000006C0B1AC53091AACFE666EEBFEFFE780015AD7EDB7C0844B5E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001F0FE00000000037FFE9577F7B6C1326A464EEEFFFEE0002CC34B87FE1F0EF5A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "000000004F3C20200000000F9DFAAEDDA5D2F6A22C43F99FFFEBE0007C5D687DEDBE10442FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000004F7CA000000000615E7A665D10597E6E42C6209F7FFBFC02FF38312A882F65C027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000004FFCE000400000E156389DFAC1917DEE07EADD2FFFFDFC00D9EC00000A0FC46E27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000005FECE00038000061B75DF4DFB4F09B8663A3CD2FFFF0880078C8A5047EC53447059FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000DF8CE0001C00000DE0E4C3FFF276AB12CC649355FBD0180149102FAF8CF7210E873FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000DF8CE00000000209F505B6FDD0765317A19C74B7FFDC1C03B30807FFC0B86C5132FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000DF8CE00000000009F7DB805C37D2D977D914A77003C63C00DAC02FBFC03C0A4A3317FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000DF9CE00000000001CB86C3336AD92EF1D0EBF733FA861800AAC877D7F52FE11219F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "0000000052FA04000000000993FD6D2326D12CE8DD1400A0000000035BCB9D93FED1DFC4BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000072DA14000000003B0DAAC19B6A5809EA4C83DF9FFFE0000347EDD8D917CF29D03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000F3D814000000006E43B8211F5539A4FEA13C3247FFE00004D2E39CDC9378A1CFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000A3F81C0000000073C287D8FE0C3FA4CCBBD5010FFFEC0000C6EDDBDBD964A3F0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "0000000021F81C00000000030433A97CD7AC7447B435D62FFFE000015070B4F4FEB38FCDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000021F0080000000078034A59985C3A0E8FA2800A0FFFE0800365E8CE6E4FCE79F93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000025F00800000300882775806C6B5FA80BF18683AFFFE68005D470E62FC4D3E5E9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000005F00800000481CE0E95851195B5A6F132A21361FFCE0000A5F87E724E4907F9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "0000000026F368000006E5FF191CF537E74AF0AF2821F66FFFEC000255DDE73BA7E51371BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000024FE2C000006E7CC95A27E3C3640EBCC9ADF014FFFFC0002263E7313F27CF3F1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000026FE3C0000071C3F79A28ECCC948F9B684C2B0BFFFF80001565CADE93F23CBF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000A7FE3C00004E0F719E9FED3A87B98C4583C0D83C7F780005CDBA718B13A24FF1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "0000000087FE3C00000E87DC9B5AFB7781B6750AB6E6A604FFF00002C41F39C9F9C933F33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000097F81C00000003F4D353FE7DF0B1BFDFAAA44E4C7FE00001661EDCECDE5CA3F33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000097F81C0000020194FFEDBE4FFC3BB3DC6702B704FFE40001561E48CF4E4F97F33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000017BC0C00000006EC3EFBFE4FD51ABC8B2F06B3A6006480012C8F9CE5E7A676F33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000EF9BFE000000F7F33D56FCF833C03DE239F8F30C7E1E7361F80046613886716E9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000EF1FFE000004E3AB3F01FF1C428FB7BF0CC1F01C14FDEB4870474659586642EE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000EF9FFF000000F1EA7E09A18C3187EFBF1FD460669F818CC1BC0820B186F6376A9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000BF9FFF00000009F27C0187AC13A1CFEF99F3F3187F81C000ED098C9C466B79299FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "000000001FFFFF0000000DF3FC07BFC01207B9E7CE7620507FE641810E3C4C8226338EB99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8070000000000000000000000000FFFFFFE006000FF38DB678C2238FBFFFFE0C7C01FFC201A18A02EE27218C84BB9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8070000000000000000000000000FF7FFEF3060002F3084678239842F7FE007EFFC1FF40F0801BF24373199C4FB99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8070000000000000000000000000F7FF7E6130800E2C01FCD0607D8A77CC65BFFBC5C319F7C02017089099C6F1B99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80700000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000DBBFBE0180C0992EFF1E5E019403F000C3E0DC80E4F8F39068A3D985CC6E72A81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFBFBF8000407E2A6FFE9E1F3707F8E25D47FC0F0FEFE3A32884DCECC6F2179F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFFFBC000400EBCA4FBE9C1F9F3AF879B0BB401839A740000A166CE62E723C3DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFFFFC000000C35A87FF0228C557FF3FE07FC3F87FE238603A925222721388BDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "000000007FFFFC000001DCCA07CE0228F3817E09C0FCB77CFFE005806A90124BA19D893F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFEFC00001F730DC2CC10B3EF80F003F1FDC7F1BF60000128940E9D99C8CFBF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFEFE00001D7046C05D81C9E517FFF6107FAA849FE00001CA1640085C85E62F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000005FFEF0438039FEE64091C1E1CB43C048080C3BB47FE000003B922E46EC4EE2AEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N3
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \my_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a113~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a113~portadataout  & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a161~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a113~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000BFF878000000FC729D0C8E49E66E1D3E98E00DDB7F300002422BE8CE709D51FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000BFF878000000BB2332D96779942449CAC41C675FFFF8000362D43EC8ABCE45FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FDC300000009A7E15DEF975C9944EC4E6BC609FFFF00001D888BBEE7CE745F47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001F9E30000000D4993476E64E71B29E75554A049FFFF00001653774E50E7215757FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "000000009F9E300000004F3F15707B3AE9E114751F87472FFFE3000286543A73F758B1F37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000DF80380000003E1FE4027D1C357E6EFCD407CD0FFFC00003761E5C38439A97F37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FF90380000002CDD02CEE76F1E73BAE733C266DFFFC00004442F7A98CDCEAF737FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFB83000000049FFD515FF8B9728651DB9F3FE9FF7CB8001B37F171E34E623537FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000BB9C20000000605C38AA6B085F0346F3E90FACD7FF0C0023A4EE6B9E3E73F3637FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000BB9C3000000047DB338573EB4F8D1BF3FFE3B9DFFFC7801235FE86CF97211D777FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000BF983000000006ECFB069EFB070A2BE7FE161EBFFFF3000055DF0BE4E5DFD3F77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FF9830000000005EE198BEF03DE8C7E303B0425FFFF80000B23F25D3E54BF5537FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000FFB830000000003672CC7E8898A867E4BF86066FFFF800034057F6B863B6EF537FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FB8300000000021F4F527173B1EFFA07CD632D7FFF8800079DDFA5C98EE2B53FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001F38300000000019DAEFF6F5274A0DB4BAB6046FB864000457D5F53E1DCE2172FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000F3830000000001D26EA7EFC372EECBDBE8179F000A40000F32AFE065E358A72FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "000000001FBF8B085FFF40FFEE7CF1C3C7E7E8F4BE287D6EFFFF9B820FC3FE78100620B0008050609842010603ED60E6B8C681180156CD000000000000000000000000001FFF89BF001F010369B7C17797036FF7FF847C927FBE02710792FC381F082800A03055485886498C000143E00A0DC91E013ACD000000000000000000000000003EFF0C4A305F817F61B7C9445A561967FFE47CBCFFF83CF17C027C8C2E0843003C0041F1C2DE1103000008863E9FE10E00944C000000000000000000000000003EFF0032303F81F068ABE0FF1D86470785E7007DFC4FF138DE43F9C72E03806280C160C1E048F8004481E019E40FF10E00695C800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000BFFF8193002F80585A0A72F20990100187FF007FF87CF8FC4B87BC40804FC67F9CC068A0A0100B418140101E265FE33C00DA5000000000000000000000000000BFFFDB8E05C830C8D3E00E8E5DF49C80BE00807BF1F0F83053B07E700F1F8073C0F340040042F423104733E3C3FF04C001F47200000000000000000000000000DBFFC01800A3B1C8FB7C9C8381FE8C37B607807FE7E7FFFD4FC073C051C8709E048300005FCFFF7FF80F37736360078000957A00000000000000000000000000DBFB5C00009623867D780104C3F0003F7F94C07F8640F9FCBC7E802CBC43B81F3BCFB7FFFEA6A3BF601D860763180360105D6B000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000CFFF2C8009DDC307FF8003A53E28003FB861C63504C78A3C7E53FE47ECFFFFCF5FFF9EFCFE5D7FE719CE1493800F808000CE6700000000000000000000000000CFCF3880027F430DFCD02731C07000787821C01FC66708FC4D3CDFFF5803FE7F47FF9EBE008D3C0F1C6C80724000400280946700000000000000000000000000DFCF383081AFC377DF0207D2CA000679CF3CC11F8FF10C7F9F3A437E2060C0CAE5FFFCF001C3F83894F78ECC0000008000682B800000000000000000000000007FCB3C180067C000FC8707F6CF400779FFFC3F39C7E1843F9EC25C709C18B1CA5FFFFFFFFFFFFFE1CF91B91C000000603024A9800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "000000007F4F5C00004CC1D5798E0C8609C0267EFFBC1FE78FBF01E7F3CB0642118070DADFFFFFFFFFFFFFFF0F3C2295C0000001B06E3D80000000000000000000000000F77F5C000009478189D4348B5A60347FFE705CDC147E06B3EC3F6A66238E0CCADFFFFFFFFFFFFFFFF0719EFDA8000000003CB580000000000000000000000000F7FF3C000C0BE347D8AA9F2358F038FEFE00789E79B903CF597F9A0CB70181C9DFFFFFFFFFFFFFFFFFFFFF0F8E80000000353100000000000000000000000000F3BF3C000008610911701F91488238E3F182795FF1C7C5C9B99FB8CC70370E49DFFFFFFFFFFFFFFFFFFFEDFFFF280000000F10000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "0000000033BD019EDB5BF6B9D2E7A653D7463EA79AFFDE58800C0003C7D1C7052E74BBAFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000077FD039D2BEECCA56E7CFB6FF256B0CECE055B7AF9E080015779451CB9D3E7A8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000077F933028787ECD53169587FFF99598C2E801CCFFFF88001C72B3CF2A5CA9783BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FF90BFE87B72217106251FF94B4EA117EEC848FFFBC8002D70CE29B977E5EA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "0000000033B903560F6E83911D5B5AFF85F21F8F7B931C8FFFBC00024FD8A2CB5CE9D5C1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000BBBF033F8E845B2D4DD3E7F347A4E958B9214FCFFFF000016ED41EF952A74BA93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000BFBB03FDC0EDA78CF1B9CF24D884F34F0DF756FFF7F000015F8D52D4A29D29E1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FB9074583D0CD0CC034F3C857DE1FAABA09F11FFF160001CDE879464E747BFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "000000007FDB89CB44D0D98DE3DCBC6A48C75576B860F79FFFFF00021BFA9F3839D1ABD9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FDB852F04D1E6E5D92CE614A5774ED414186BC7FFFE00016D47C828E716AFF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FD373031706E984235ADB8CFBE305C8140504B77FF80001F9C451E797383BB1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FDA035033AA44BE8C423D14CC07281C5350A39F7F780003DDFEC51DDEE0E59ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "0000000077CC82D647FD5B6EBA736F2C4000B7298E4FC1BAFE7800025AE7C4D263B3ACFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000005FCC03D5F4C7450DC61FCA840092CFED7DC12DDBFF70000158466CFA9E9AD6E3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FDC031C773DB339A3F93DFE82CFE8C6FE48003FFFE0000148D6A2CC0C53F09FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000D7FE5303E2DD6CC2CED9A5D7B96CC004A3BCC587FFE00001D136628839497F85BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "00000000CFFF5E5DF01283815197F1D77FA3D1457200FF7FFF8000007D8395665D172259FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000CFFF6B42B0FF87832833EFDBFFF4607D2DBF980080000001C896C372E8BD1329FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000004FFB6F40C1C1E490004FEF1630A0987DA808436FFFC0000018522C97A4E89F29FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000CFFB4967BAEFF019434DA49E7032CB6F987F9953FFE000000340745D1705FD29FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "00000000FFFBC34D019FB80E2012C252123A5840B80FFE05FEF00000598592C8BAAE65C9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFBE35A27F8831F2BF4BE669624CE708E1CFE65FFE00000CA168B45D9765F69FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FF963AB8EBC830680ABF3F96AA68F24AE65BC2EFFF8000ADAD83D2E0BA2E129FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFB966906728EEBA0317EDF0528E30D0FE65FB8DF7780020332168FA5C97336F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "00000000FFFBEDAB22305CDF728752367E37EC8AB619E195F760000049D7A5997439B76BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFBFE7B3A939E38C87F9EE283E6DD031F5C30F99FFE000004A5D160B22E8BD79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000EFFF8AE5203F6B0CDF3C9CB01E539E110C725F43FFE00000AE141A2D1765DF79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000DFFF44578889546D5F86A79E67F3DD8E82B8E9E7FFE20001B150E9749B2E8BD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "00000000DFFF0115BFD1F531090D6D0083AF0F5867F0EC277F670000E1CB45A6D9745F4BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFFF87B7B0E428859E36F290FFDD8E309A80EEF63F670001532D16D7C592F66BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFDF8E146B201A0C1BE07198FFF9FAD5DF1FE397FFE600011F343C5B2E9765697FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FDF6B7BD8E163DE18E5DAF974624AFE5BB0430F7FEE0000C0D290E974D9B7F97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a185~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a185~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a185~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a185~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000DFF8635415DD5718EA7A33F63FD8C5F91300301DF24100031EE93A60C1E5D36F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000F7FB639B9B07EFC2FB796F3F86B8C61D6BC0033BFFE90001CDBDE1434E96C7C93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000F3DBE3EF563D33BF4BA26ADC830F6DA5857FFC4BFF690001CE6F260C6A5A590D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000739BC31182D69DB4023072A480008802827FFCEBD9480002C5A53830E96A63C63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "0000000077FA430A37B9B7B557B06759077E324EE74C07B3F80800021EBB29C9E7C31BC7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFA43E1DBEBDDE94F05EC5B387EF1F98148048B97AC00007724E7068D2D69473FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFEF750CFEAA7590EE7473BF5FF6C20567FF8BC062E0000A67F05BA14B13A8F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000005FDEA7F8DBD5E6607E03EEA827FFC1E9454FF839FA8C0002C725BFE8D3C595C73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "000000007BDC24FED3AA70783FA455AA8C79FD6FE71804BBFB84000234F5E2A34E958FC93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000007FDC164313970A89323DFBC1C0E4EDE8FE5FFCBD9F840001642492973E1C35C2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000007F99119F5510A66952D38FDACDE7DF23ED7FFCBC078C0001BC65CC54E9D0D3D9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFD905BFEA335AE9219A51E16BEFFE54BF6FC78BF8040002C524D352A343474CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000FFD902E2F60C7A1D04EFADE25CE72C20364FC37BF90700023E7645DE972D19C9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000007FD90012F813ECBD0FDA8FF143CDCBF60E6F9C887C4300015E22CE3A54B169DA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000007F990071C7D791FD03FE75FC0E53FF7509679F8BF84800012A222A2DD2E78BCD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000D39B86FFAE8E5771DF7EF12047E6211B6D7006C57C0C0000CF1E39C74A952C83BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "000000007F8C60000000003D56B1C06B41583F97F8DBFE3203C708037AD2FBABBF864A2DEC73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000004FBC60000000007BA3C1A7ECEED3D2BE0460004FFC4008012A06EF4001DE88CAE55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000004FBCE00000000001EC6672DF6FFFC2FA9CDC405FC4C01C0175E37D1083D73D22887FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000004F8CE0000000004319E20FDD40D9419848844F5FCFD41C00F7D7D52A01E6CA2A47AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "000000004F8EE00000000062CC40ADEF98D58C6CB88D9A7FF7C41803790FA844F40CDC3FADEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000478EE00000000004D731FE2E28409D65760D2FFFFD0008037006407DD8431521CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000004F98E000000000021AC6F2953BF80EAF7685BE7FFB840800FE8E853F5FEC703B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000001F9BE0000000000C1C574016A7D465BB0A0D077FFB4E1C00778D0FF8288D8B3E8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000739BE00000000011BF54A7802F67E47BB0253077FDCC082279AA47F8C0339928BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000005F9A6000000000237291F09B7189C2F9899DFC3FFDCD0C02B8643EAD2CC47687FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000004FBA6000000000ECFD99A0E1EBD8677F19F5E37FFC4C0C00D318AA025DE999787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000CF78E000000000C3314A06695B82D77F0A25E07FC0043C00B3D2FA05B9F9CCF19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "000000004F38E000000000E3B3192F402881FD778A65E00000003C03FE4DE4BDAB3309DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000F38E000000003ED94477F18C375F0300D82800000003802B6E1D01920082397FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000033B8E000000002A0B1C0C238FC98348C2410E8677FF038005349C0FA033E0F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000033B970000000024C19D71F9C3F3FB944F47FF05AFFFC3C007F078442A33315BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "000000007FFF69810C01370FE001F972A26C307C889E0787BFC000002AD1762E46E6376FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFFF2505001FF7FBB055298F405DF0FF605E008000400001F84591662FF17F6EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFF6B820053E77FF0F60D8F3E81BF247F040F0C7DE00001DE2D819179935E68BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FFFA4C00121FFBFF5F5B78FFE4406FD6F807B041DE0000018B03D8B99999968BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "0000000023FE43400365FFF851FE33FAB24318942001C017794800005A9166CC45D85F69BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000067BC522027C2CF20429803DA939F7BFFA0FFC0B7FFC00001FA8BA2E46E45EE69BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000E7BE17900B0DCF00629803FB7F1DFADBBE7F734C1EA00001DEAC9221666C06ADBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000BFFE3EF00706FF026380033F537598B3EFBFFB4C06A0400118645987A2E237ADBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "00000000BFFF2E000530E04667C44767D274466D9CB8012BF3A000001892CC9B172179AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFFBEF900AD1002872346F399ABAB28B43BD012FFEA00000CE8722889B139229FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFFF75F8084900C006F4FA5F805273BF53BFD36C1FA000004A595364089C93A9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFFE72B950EBE09A06B0FFD741C0FCCADBFFD16C5F8000011B489A2E05CF1F29FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "00000000FFFE42CFCF2760FC617FBE6A09D07C93734C0033F84000005CA848B42C05CAA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000005FFE4747668FC0E767C5DEE6F9EBFE32B34CC01FFFC00000CA865591622E65A9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000CFBA4769BAAF80E601E181BAE1B34439637FF31D7FCC00004ADA348BB1763FA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000CFBA2BB1A13F00C008FD0801673C6231434C9133F94C00002148B45C8BB27129FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "000000001FC0FA0000000794DFBBB8FFC63FAAFB92CF9972FF8000028205CE7E73F271D67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000009FDC780000003FD2DEEA32BFA733C32FDCB7797C3F8000022246C6271D7986F37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FDE7800000069F9BAE2C93FEF22EDECD54FF053F8080001DC05C679919E2B317FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FDC3800000069DD45E81A5FDF527BEEB57400D3F98000010E5BE718F9EA23B17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000BFD8380000003B4AF9B007DF90D0AEF43237F95C0780000344EA639CDCFCA3B57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000B9DC38000000033F27940FBD99EDADB6B97FF86C1F8000216070214ECE4F9FFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000BBDC3800000000676714BDBFB0AA7F7E712FF96B9B800000FCEA7394F6E453FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000009FDC3E00000000E941AFA9FFCCE6E9230277C05BBF880001CDF5A97E7A3E4EB37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000EDB078000000007CC3F9CA7FDFB11F9B9277F95C0780000342EE70E5BF31E2FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000BF3C38000000001778F9B41FCE53FF719F57F97FF940000273FF3A53B39E15E77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000009F36380000000D0E16F9FE51D9CD1E618F47F0D3E8400000D8DE9C3339D8F1177FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000009FF238000000308BE7E1D647F93D3F852FB40053BD400000C93F2E53D2FC98F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "000000009FF03C0000000C936CEC5767E1877470F9327853F8400009D23F15098ECF69DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000DFB87C00000064E0C291C702822B3495FD3BC05083C00001205F428FA31E61F67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFF87C0000002235F579708FF228FF1FAF331FFFFC0000005DAF8DE9C293F3F27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000BFF07C0000005C335D23F48A63B9FF7C4F46000000000000871DFBB8FDDB3FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N15
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a101~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a101~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1 .lut_mask = 64'h048C159D26AE37BF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "000000004FEC2E6AA219D3B5DF678F99F25FACEB8357F0784942000BD8A71E7945253DE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000006FE41C92EBE4EF0EFE07DF1DAACE7BFFD7200F3F7D42000261321349A53CE9E9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000002FFCD7FF6D456C9C0201F9E3C6FDDAF1ED21F83C07820000D01A79451ED6A6CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000AFFD9F36EA60F48C87CDDBAAD9F79861F81F9073F8400001C5F3AB3CF6DADF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000AFE8020B3688F94CCA1F7726D2F7D0E56FFF0073FDC000025D199CA7DE4AD5DA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000AFED223544DC5907619FECCA140D1BE416D0FF3807C2000070D958A24A3F45D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000002FFF0C7E555262CE0143C8CA7BCB027DE0E8FF383F420001C319DF9F7DFF07DD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000AFED1E12464EC05B2003F2A0FA679CFC517BFB3BE9420001D2189C536F2599C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "000000008FFD0E01E702550B6025ABA10038AFC0EA35FB50876000035139CE492494E1FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000BFFD06003C44961B3C4D00810A8ACFC4D175FF3C074400005A1CF7DD9EF393E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FCD840019E5A902E067582FDC4AFEF97A9DFF3F78440001F504426FA6DECFB9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FCD8403019EF59EF6F4AE67CE53F3E3C54F8043F8C40001C285C604B20A39DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "000000007FDC840700429B164BDB3E2FCD2C7A1BB9CBE03BFF6000025706723EDD3DF7B97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000053D8040700410BA769B19B1E38D27AEA89ABF87BF94000006AA73204DFE715C9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000D3D8040000000787D5C7D677F030A98BF1BBF0C01FC00001665EF3724B04D5FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000DBD8100000001C20B575AEF27F5595AD29C83F7BE4440000C1E77919A49251E57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "000000007FDF07C4D0F0F2AA64A554FE7ED30DE461D7F3DFFFC90000674A4BE582E9B94FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000077DF4541ADB676238529DBF480734ADE985FFF24004900014F2CAD2E9765DB437FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFDF0CABF1DC0C7A059DE031E8EF187444DC410BF92C0001B8B2B4F41B2ECBDF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFDF33ECF130EEE30E6FFE40687ECD5648FFC00BFDC90003D1C2C292E9F25D417FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "000000007FDF408337D0571200271AC3607CDE43CAFFBFF3E84900016B8A8ECB2590EE5D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007F7F408BF6F817BDC200D8DB23F5E799E6AFF74BFDAC00014C2A3A6D1E8F6D497FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000795F6D7FFDF876E5477DDB79C1FCF1BAEAFF403D3FAC0001B9BAA934B44D2F037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000F1196D872918BF6C8F3B77ABC05824303FBFC00CBEA8400274A1A5A2D0E9F10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "00000000F99E80BF202CAC0DF73EFD64B3B933223A3FFF8A01A400017DA696168B65C5417FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000799FC1F53121B6789D55F42020727D3332BFE70BF9AC0001ECB8525A5D2E97C17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007B9F09F91029FDC97CA4B23C2DF29B8696BFE70BF98C0001F9E161E568F438857FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000739F4FFFAB130EAE6981FE5779EA738C573FE50BE80C0003B4A54757A592EA0D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "00000000731E07F6F9F347A4EDA0B8BA3FCE8661962FBEF601A000013F8A194D9697458E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003F1E472F9A06B061FABBB52DC7DE0F68563FFF0BFFA000006C827494121A2F8F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003F1EC4C218270AD9F5104F15FC7F788C8F2FFF0BFBC00000BEA14AD2D069764F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FFFE0BBC137C4E33BB8A08C0DF876221F101F720EC00002FCA54A8A4BD7A5CC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y40_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "000000000F38300000000017B25EEC99BDBFA6F5DDFFDB4228210003514D7F43B731595AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000FB0F000000000528777FC2911594343BDFFD85A00210002FA807CC9F5AF1B72FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000008FB0F00000000024D416EE486D7D19D3FD7F804400010000E72019F4E51C4570FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000008FBEF00000000020FD0BBC0FA5E4D692EB7F707BE9800000EB442BBB739AC470FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000EFBEE0000000002C163B5A3739BBBE4CE679F97AA1880002E0884C5EB8D65372FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFB8E000000000294A62C15B3FBF4F79F43DF97800080002F8B0188E59C675D2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000CFB8E00400000073F63D3741FEEDA32FFD1FD05869880000C1602B171E358F52FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000008F78F00400000030125C5D5B51ADFCA9A9FFFB79E9880000FF4CCD4B9C210F5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000A6BE20000000000ACF7F7275B931C99FD979F958024C0002669FFF854E0FE173FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000B6BE20000000000C8D464E4DEAF041BF9CFBF0C002440003B03BDBDAE10A5472FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000BEBEA00000000078B4EB1A9BE12760739CFE004001800000506FFEE1E37B8E62FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000009FBE200000000000BAC3A70587EDF1FF84FFF05100440001FA676554D8E241F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "000000001FB8200000000002619907B7DFEB477BB8FFF04006CC00004BE88ADA50D86BB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000008FB8E000000000029B69C4BBDFCA006E3DEE07FFA0080003B81535FF365898B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000008F1CE00000000007DEBEF3153FE3D0BF3D7F80002108000054204A1C0C469AB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000CF1E4000000000C8D6FDB932FC69607E340003E7FFF90003F244853F0F86F5737FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y53_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000F6BF3A0018492358D24C17A38680389FF01580DFE081E7607C9E080E064102D85FFFFFFFFFFFFFFFFFFFFFFFFFF6400000141600000000000000000000000000E7FFB8001848A82ACAC03FA79F8071FE0473827D838F81C078FFD8C08E706748DFFFFFFFFFFFFFFFFFFFFFFFFF9FB60000361C80000000000000000000000000EFFFBE001810B9E626812FAC7C0003BC6CED83398FE7C2007FDC3E598604E0D0DFFFFFFFFFFFFFFFFFFFFFFFFFFBFAA000015A80000000000000000000000000EFFFBE00002838D59EE5E3818480077E0CEB803E7BEFC4007FD8E198E19C62D9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9500175A000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000EFFFBE10002B0B84E776F3863AE0006C08CE9C7CD0CB1F81E7987018198619D81FFFFFFFFFFFFFFFFFFFFFFFFFBE7BBCD01E7800000000000000000000000000EEEFBE10181733360AC47F8FF5F0006E0182CF78B88CFFE1EFC7618101C139DD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7D2138B00000000000000000000000000EEFFBE001C2F6C5B67E36D8785F801FFE1C27FED18D87C41EFC59C180C135ADA1FFFFFFFFFFFFFFFFFFFFFFFFFFFBF7FFA4C3200000000000000000000000000CF9D3E0018FAEF38B0D0609219C407FFF8F8ED6422829F81E9C4C181027182D89FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF7F89000000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000DF1FBE003001FF0A5B30FDD8A7728FC7BC0764AB0707F7D5F9EE3118243867D89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0ACC9800000000000000000000000DF7FBE0000006E0BD4FD79C87C8CFE1FF0816081009BFCE37C4691828386E1789FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0D63000000000000000000000000FFFFBF000001831DBA747BCC14003F9FE0D99018C023738CFCC618A030CC72F99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FEE36000000000000000000000000FA7FFF0080434369AB4F2FC42E00377F074F149B204FE16A7FE0026204C719F99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC98D540000000000000000";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000727FFF008003CB992F5D3BFC33F01FCE07FDF29D820F8155FE5C36704E618FB99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDD08000000000000000000000007FBFFF000007D3DDCBFF837E5F201EE7A0D8D91BFFDF47DBF8446205C7138EB99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF23A28000000000000000000000003F9FBE01000FC73A0A0DC57E65819CC481127983FA137CF9F814204CE18982B99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF811E630000000000000000000000002D9FBE03C0018C832F0935FF5F879FB9B1FCA0D9FA3E5F40B88104CC139E67399FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB4D990000000000000000";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N24
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a125~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a125~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \my_rom|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a173~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \my_rom|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3 .lut_mask = 64'h0252A2F20757A7F7;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4_combout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4_combout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~2_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~4_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~1_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5 .lut_mask = 64'h02138A9B4657CEDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N30
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5_combout  ) ) 
// # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10_combout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5_combout  ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10_combout )) ) ) )

	.dataa(gnd),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~10_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~0_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11 .lut_mask = 64'h0030FFFFC0F0FFFF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N31
dffeas \data[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_rom|altsyncram_component|auto_generated|mux2|l6_w5_n0_mux_dataout~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[13]),
	.prn(vcc));
// synopsys translate_off
defparam \data[13] .is_wysiwyg = "true";
defparam \data[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a282 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .mem_init3 = "00000000000000000000007DE000D800F1E000007F77FFFD8C1D8000183ECF8FFFEDFFFCFFCC730C018006431800000000000000001BB7FFFFFFFFFFFFFFFFFF0000000000000005000003A7F013E4003060000038FFCFD90FFF800000FFF3E7FF5BE0B8FFFF7F79E401C07F9400000000000000003537FFFFFFFFFFFFFFFFFF0000000000007E040000007EB007A80071A0000072FFCF904003C00000E7E78FFD7E4EE83FFFFFFFFFFFFFFFDF3FFE381C000000005937FFFFFFFFFFFFFFFFFF0000000000007F0600000037A803F80004F26000E7FF4FF0003FC00000F3FF5F79F877EA3BFFFEFFFBFFFFFFDBFFFFFFBE000000004B37FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .mem_init2 = "00000000000070040000403FED0010020BFFF801E7FCC8F900F180000060FFFC7931FF1FBFCFEFFFFFFFFFFFFFFFFFFFFF800E60003263FFFFFFFFFFFFFFFFFF0000000000007001000002FFE0BFFB188FFFFC03C7FC40E801E980000227FF3C7BF8771FF3894FE77FFFFFFFFFFFFFFFE7801C70003363FFFFFFFFFFFFFFFFFF0000000000007E00004600DFF0FAFC0017E7E00387C9C0E800C7F000033FCB3CDFE87F8FFB198B36FFFDFFFFFFF7FFFF7F8010700037E3FFFFFFFFFFFFFFFFFF0000000000007FC401C001D3D2F9FE004987C00107E9E07800DFF00003079FFFDFE8339F1F7F1B7FFFFE4FFFFFF3FFFFFB8810F0003B63FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .mem_init1 = "00000000000063C00F6343D7DFAFFF80C00000000FA0A07811CFE0100205967FE3B81DFBCFEF9FF7FF37FFFFFFFFBF9FFF9C306000336BFFFFFFFFFFFFFFFFFF00000000000030003F01F7D53FE7C380C00000008FCA10FC035FC010018FF684E4B61FFFEF1FFFF7FFFFFFFBFF9FFFB5F9001160006B6BFFFFFFFFFFFFFFFFFF00000000000020003301BFFF1BC7C00384E800000FE070DC39E7E01C0186FD9AE4BF3E038E399F9FF6FCFFDFFFDEFF77B1FC114000EF6FFFFFFFFFFFFFFFFFFF00000000000020006180FF7FDFDFF0060BFE00001FC783061560E0008385F907CEFDF105983FFFBFC68FFEDFC3FE7FFC20F030400033EFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a282 .mem_init0 = "0000000000202C0000C07FFFB3DFF80017F800000FA701861403C000078D620DC8FFF1BCF87FFFF0DFCFE57F83B3BFDEE181B0000077EFFFFFFFFFFFFFFFFFFF000000000020200000C07DFDF3FFF8000BE800007FD1080E0E018000078E01D3FD01E4707F7FF790FF7C3DFE07FFFFFFC6F030000062E7FFFFFFFFFFFFFFFFFF000000000000200003D03FF9FF3CF000000000007FF80C0ABE01800003FE00FDCEF71BFF7DF8FF9FFFBCFD1F79FFFDFF8570300000A8E7FFFFFFFFFFFFFFFFFF000000000000300083D03EBFDF31D300000000009801C80BAE00400003FF1EFFFEFF1FFFFAD8FF5FBC33FA0E79DA7FEF0131F14000B2E7FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a258 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .mem_init3 = "00000000FFFE100001EEFFDFF7F80000C4AF780E0003C00021C6F0590F1F796FFBD8FC264D64FF18FEC7013AF782FFFFE380004000F2BF5B7BBFFFFFFFFFFFFF00000000FFFF103047D6FD8DF3C7E00233FFF80C0003C00407D5104010CE0F0631F0808E00FE7F811C77003AFF00BFFFEF800000004FB5B9FAFFFFFFFFFFFFFF00000000FFFF900603F7FF9D749DA0020FFFE000000180000FE1C06061C3BF8289F3808EC7C73C7F197FA3B8FA03FFFFCE80000000CDF508F9FFFFFFFFFFFFFF00000000FFFFD012327FBE1CD3DFD8000FEF0000003200000BC0C040E1E7E3CB98E132070BC7BC507DFFB33E3A03DFFFF00000000168AFD2107FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .mem_init2 = "00000000FFFFE0D45D3EFE9FCBFDDE803E7F00000038000003D86080C1770F7E40C6B01F184FC010707F9DBB3E061FFFF800104000F8ADE40CBFFFFFFFFFFFFF00000000FFFFE003563EFF1FE7F6EA003E7F8000103DC0000C61E00001FE01FE01C2100C195DE006F537CF1B382E1FFF9FFFD0C000506DC3497FFFFFFFFFFFFF00000000FFFFE87B7673EE0FEBFE06007C7E00001E38800000C1CF0301F78EE245A0C0D81861711F717ADE09A20F1FFFE441124000CA7BF020FFFFFFFFFFFFFF00000000FFFFF423A43F2BEFD3F800001C3F00001E30000000C65803803EF1C261B7267021EFD13B1B196006A26F1FFFFCFF90E000633B7307FFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .mem_init1 = "00000000FFFFFE5F412DE7FFF9E00000183F00003C3030000780F007F31E207301BC62A0E1E5347C331DC323B06E1FFDBEFF907000FB9B59EFFFFFFFFFFFFFFF00000000FFFFFDD3C19BF7FDF8100000387F00000F78000001C1F01FF006244110BF1BE0C06790003379FF9FB02E1FFDFEFF907800538EFCA7FFFFFFFFFFFFFF00000000FFFFFE1703DF6E7EB190000030FC06000E0008000003C01FFC031021C4D99FE000E0898443043FEE600E1FFFFEFD907800C9CAD663EFFFFFFFFFFFFF00000000FFFFFFFEC3F9F64C601F800061B80F8006800000003FCC7F7C030840C7C2EBC02028D9CEE0173FFEB00E1FFFBEFF90780040C096305FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a258 .mem_init0 = "00000000FFFFFF82819FFFCDFFFFFFFFC380F80001000700017FCCFFF83860444171FD30B6619FF03037BFC6600E1FFFBEFF907C00FBE5BF0B7FFFFFFFFFFFFF00000000FFFFFF80E4F3C3CFFFFFFFFFF190F00000003F8003FC7C47F87C2620685DB1701E411B98DC37F042A80C1FFFFEFF907C005BF2B5C9BFFFFFFFFFFFFF00000000FFFFFF8151F3FFFBFFFFFFFFE110700000001800031C7047F0003DE0424679E078E13E8F0E9E3046608E1FE7FEFF907C00D8F1B5AB8FFFFFFFFFFFFF00000000FFFFFFB84630FFCBFFFFFFFFC001F000000008001B0CF049FC030DE0444DF2B07D600FC3881973E6518F3FFFBEFF9078006BF9EDDB1FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a270 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .mem_init3 = "000000000000200007E03FFF9AB1FB800000000198F05E3EE8000000039837FFFFFFFDFFFFFFFFDFFE1FB93FFFFAF1FB0170F1600072C7FFFFFFFFFFFFFFFFFF000000000200200003E01FDFCD30E73000000013C5B07BBED800000007B837BBE3FE5DCFFEEDFD7FFEFFFF7FFFCF8FB9FFFCF0600062C7FFFFFFFFFFFFFFFFFF000000000100200002C00FF7DFF07F3C00000003817931F1E400000006702803FFF3BFF946EDF9BC0FC7F7BEDE1F9E1DF9FCF07000EAD7FFFFFFFFFFFFFFFFFF000000008080200003B03D7FDFE1F5000000000F83FC687DEF000000066600860103804EF78F7FFFBF377FAD9877F01DDAFCF07000A2DFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .mem_init2 = "00000000C300200009F07DF2FF7739800000000E07DCC81DE58001000C641B0A800640040D8FF7FEFE19F0937FF7B00000F87070007EDFFFFFFFFFFFFFFFFFFF00000000F10020000D33FD40FF7FF3000E000001BFF8400DF3C003800029F8010605000E018FFFF6FFB07C200F89BE8101F9F0700047D07FFFFFFFFFFFFFFFFF00000000F88020000DF0DC60FFFFE5881E000003FCF04076176007C0181FE88000010F8E0198F1FFFFFE07680F89BFF405BBF07800C5D7FFFFFFFFFFFFFFFFFF00000000F800200001707CC1F3FFC26C380000603890F0FF1D6036C01811B6C58EA02FA281BFDFDF79FFA4F03CCDBFFC819DF1780025D7FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .mem_init1 = "00000000FC0C200007467F23F3F2C43EE00000201CA0E0FFB7A060E018419E04231F8F8200FFEF381CC3F1FFFFFFFF3D1BFFF0F80067CFBFFFFFFFFFFFFFFFFF00000000FF002000039FFFF3FBF6803F800000201DC073E33DF061E018087FFC0013FC38E7E000E02643FFFFBFFF703E01FFF0F80041553FFFFFFFFFFFFFFFFF00000000FF802000031AFF93F8FF80030000003C3F80F8C0261819E0080C03F1BE14FCFDFF0C018040FF9FF7FF473FFE107FF0F800DB85000FFFFFFFFFFFFFFF00000000FFC02000003B7BE2E07FC043CCCC202C7B600400040C7020381DDB731F907FBEF60C2300080C03C7FFC7FFF714DFF0700027C1700FFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a270 .mem_init0 = "00000000FFE02000001F79E3499FC001C4C150300460070007FFE0203C7DFFFA0070F63FF60E08957F8001040786F1FF85FFF07000E4B1F00FFFFFFFFFFFFFFF00000000FFF00000001675F701BF800C0380701F9C00E78000FFF744FCE09EFE73FFFFFEBE60FE15C3F3FFFE0FC18CFF42FFF070004AF16417FFFFFFFFFFFFFF00000000FFF800000016F5C781E6802001C7401F7C064080007E11027C601FFF7022FFFFFFFFFFFFF2FFFF3F3FF09EFFE1FFF0E000C0FAC507FFFFFFFFFFFFFF00000000FFFC100001BEF9D767E4000000F6201E0006320001FE5006FE2077FFF07EFFFFCFFFFFFFFD9D81FEFFE0FFE7B9FFF0E00025B23BF47FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = "00000000FFFFFFBE440DF99BFFFFFFFEC003780000000E000001F181F00BF0FFE01842B87E694B83080C5824522F3FFDBAFF907000E9CCE5CEFFFFFFFFFFFFFF00000000FFFFFFFA7B04FFDFFFFFFFFE4203F8100000380C00860203F007C1F0FC0821BE8C6307870C0C082017C63FFDFEFD90F0007ADC6C4DBFFFFFFFFFFFFF00000000FFFFFFFBED07205FFFFFFFE6AB805F8000003008001C0307E007C37FBE0023DCDC560FF41C07632013CE1FF7BEFF907000D3FE3DC7FFFFFFFFFFFFFF00000000FFFFFFFF6C073FFFFFFFFFEC62800F80000070000058300FE007A3F7EF7011DE3F0FF7F43C0FE5811F0E1FF7FEFF90700075DC01229FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = "00000000FFFFFFFF6C023FFFFDFFFFF0600008000000630001F8F08D80010F4FFFF419FFBFC7FFB43D0FFC907F801FFFFE7F90E000EBDC07182FFFFFFFFFFFFF00000000FFFFFFFBC5003BFFC0000000000008400000300047C2004B38010DFF7FF709FD7F6F5C867F1FBECE3FC01FFFE04400E0005CDC075C4FFFFFFFFFFFFF00000000FFFFFFFBF8005BFFE40900000000001C0000F0000F320640200E7EE37FFC88F06FFE5DC1FFFFF8083FE4FFFF81FFF04000DDC0075A37FFFFFFFFFFFF00000000FFFFFFFFF40043FF64190000000000582001E000073300A4E0043889FFC3F810B1FEF8CD010FDC103F82BFFFFF0000400017C007960FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = "00000000FFFFFFDB848023FFE4190000000000384003800006E01827B00338E82600EE4018FFF0F03813E6903FC3BFFFFF00000000C9E807FF53FFFFFFFFFFFF00000000FFFFFFDF89903BFFE419000000000038C007000616F03F3730063C68D8601F70003FFC605810E48015E3BFFFFF000000003E800ED389FFFFFFFFFFFF00000000FFFFFFFE4E9853FF6419000000001073000600763F801B1818021F0F3ED9EEC0007FDC615879C8000583FFFFFF000000005B800D5383FFFFFFFFFFFF00000000FFFFFF8DE9BC37DF64190000000011459202003C3B0007E818039F8FFFFFEC24005FC80067BFFD87C7001FFFFE01B2C00010C008F740FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = "00000000FFFFFFC367BE56FF64190000000032421803000CB80C0FF01C03DFADFFA3F60F87FFCF2067FFFFFC07CC1FFFB2E012C00060780876C27FFFFFFFFFFF00000000FFFFFFFE74BE565F6C19000000002FD0F8010001D80C0330060E1FAFBFB7F711D3FFFF60769FE01E27EE1FF7FE7F92E000681C027461BFFFFFFFFFFF00000000FFFFFF9FF4901EE3EC19000000007CFFB0070003DC0403B0039E3CAF3FB7F6787DFEFBE0FFFFE01E26E61FF7FEFF90E000500C073DC0AFFFFFFFFFFF00000000FFFFFF96F43877FF6419000000006F3C20078007BD04078013FE38AF33AFFEE97FFA7FE077BFC05E07363FFFFEFF90F00064060797B0C7FFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N24
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a270~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a258~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a282~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a270~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a258~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a282~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a270~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a258~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a282~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a270~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a258~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a282~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a282~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a258~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a270~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7 .lut_mask = 64'h0145236789CDABEF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a378 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a378_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .mem_init3 = "0000000000010000000001FFC1B0F30000078E07E000F63027E1FD1EF339C70C78E3C3DBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000010000000003F881E1C400001B4E40C0601E78C1E4EA18799C71C71E38F85BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000100000003D531C3C29000F9FFFEC001F04FF9C1DADFF06CC63CF1C78E1C4BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000100000001DC07E7628818284237E1E3C84CE041DFF380A6638E7871C3871BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .mem_init2 = "00000000000100000007FC31FF71C800007A07E3118EEDE041DFF600B339E79E3870F1DBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000010000000CCF00FB71F800000CA3F0304FFFB0FFFFFC40799C71E39E1C385BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000010000001C1F0078796200719E423838638FFE7FFFFC802CC71C71E3870E0BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000100000003D80067E07C89EF3F18390C03F3E077FFC100E6738E1C70E3C3DBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .mem_init1 = "00000000000000000001E0061DF39E001FBFAFE6480346E053E74600F339E38F1E7878CB9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000278BBBC001BE0FE1C600341F237CE3F00F98C71E38F9E1E5BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001CC705400167F3271001E7C23FECFC007CC71C70E1C7879BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000001071BE1BC0038BBF2F9001EDE03FE0E1D0E6738F3C7C70E04BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a378 .mem_init0 = "00000000000080000000001E388FF9C00069103BE003D9E07C003F707338E3870F1C1C4BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000472FFACFC00427BE0E80025DCC30003ECC798C71E3C387079BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000018BB609C4E0079F9E0B00012B0C62007C947CC71C78F0E1E1DBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000CB604F3C01F839E19800F8F8444007C54E673871E7C38784BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a354 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a354_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .mem_init3 = "0000000000010000000001C3FC810400001C03A0D000400021D424000F4A3F80E1E1E04BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000FFFFC321C200000F77E200008701FFC5A056DE0CB03878384FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000007FFFFFE0860E0007DFFE3F00690C7F9D70BBEFECB21E0E0F8BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000000FE7E3E10007015FB7E407767B003F1AE067F2CFE38783C3CFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .mem_init2 = "000000000000000000000043F3D60A006001F73F080116DF007F2C8018DF9BE0F0F0784BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000E19F1C30012001F99FC80002FF007F1000097F9F9C3C3C1F0BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000000E0CF1C4000C03C33E73C0C00DFE01F2000063E7F8F0F0F874FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007C84701C000107E11FFF300001E1C4FA0181B7D7FE1C3E1E0CFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .mem_init1 = "0000000000008000000000F6E403801E39F9C1D85F000FFFC7EDBFB81FBF397878F87C0BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000001B7338E028CABFC18848001B8419E7CDB80CFEEFFE1E3E0FCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000000372E60930F7A7FFE020001E00F9C7CCF807F8FFC78787C3CFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000001C3E040079E79F9D90002011B8C566FC0140BFE1E1E0F803EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a354 .mem_init0 = "0000000000008000000000007FC930FC33F767C3F000001F7838E7BE23E866787C380F07EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000C2000000000031A17300003F63C00600001FE010FFFFE7F31E0F0F0F07CFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000086000000000007A78AC0087E33A00C18008A80103FFFFFC3C383C3C3E047EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000182C0000000000FE705C009BDD4F004C70007F7000FFFF1FFF0F0F8787C0FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a342 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a342_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .mem_init3 = "00000000000083F000000000001A06D003F9FA0003E3001EF760038FE67F3C3E1E1F0F8FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000820000000000010C8378007920001F000001E806003FE3BE0F8F8F87E0CB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000003020140BE305E070000800000130D0C7FF9E003E3F1F0780F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000047000E18F870087D7C03D6000017091DD9EC78F0F8FC3C0F8F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .mem_init2 = "00000000000000000000001F5C04CC7E01D7B3FC00AC000034FFEF85E71E3E3E1F07818B8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000007FC1F21E3300BFB1FE00500000EEEBA1C5C38F8F8785E1E00B8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000A0000000003CCFBF8710008E000F81B000039FB0B9CFD8E3E1E1F0F81E0F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000A0000000003C80FFBEE800F9958BE11E0000A006FE874638F8783C1F039B8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .mem_init1 = "00000000000080000000007F81FBE06200E0D78B1CB0000040016786731E3E1F0F81E08F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000007F02398CE10071C0C77C700000780F0846BB8787C7E1E0FC038FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000FF0F38036C002019C53C103805F779393FF8E1E1F1F87C3F838FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000060FF8E7004180C003E8D1C0870001FAAFF7FFC78787C5E1F03C78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a342 .mem_init0 = "00000000000080000000719F02FE06189C001DFC0000470014FCBE4F7F1E1E0F07C3F0478FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000003F0401DE03C1FC0007E00000C590013F327C838787C3E1F87E078FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FC3C1CE0638F80006000000D98003BF03CC41E1E1F0F83E0F878FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001D8743ECF25801C00154000001470C1B01FE08CF87C7E1F87C1C78FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a366 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a366_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .mem_init3 = "000000000001000000000003E401F0DC1C063F16400F9BE08000D93FB339E3C39F1E1E0BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001000000000003FA006178C01E7E28000843A10000F3FF798C78E1E787C7DBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000100000000003012004DF121BFFC64000E43CF0003BBBE7CC71E38F1F1B05BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000100000000003012011986709FE9FC00066C3200033F6EE673878F1C385C0BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .mem_init2 = "0000000000010000000008E01982248C0606FFC8000DFC7B00007FC3F33CE1C3871F070BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000010000000003E01C4EE6C81C04973880CE60FF0070A701F9B7BCF0E1C3C7DFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000010000000001141DCF0CC8000FBD8E00C7F7BF0061FE71EC43DFF03870F04FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000001F43D8A3FFC0181EF8804031FDE001DECF087639E730E1C1E0BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .mem_init1 = "0000000000008000000001FB03FE6E5001E3C4180031837F0E8FB72119D1FF618387078BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000064C2BFC060000FC3A000F8127F336F28B807A15FF06061E0CB4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000064BE8406200003C3C000001BF9C3FE07806D87EF903C38780BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000043FB7E20000707C000000FAB8EB803C04FBFCF300E0F0F0BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a366 .mem_init0 = "00000000000000000000700006FF78E000077BC1800003EFBC00616045CEC4E061C3C3CBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000099F14F80003EFF81100007FA180AE0007DFC9C5038F8784B8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000E009E7C1100002F09C3FB001280030A70001FF394701E1E1E0BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003C81E0638800003C07FCFF001801C39FBC0096679EE0878783DBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y30_N6
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a342~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a366~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a354~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a378~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a342~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a366~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a354~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a378~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a342~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a366~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a354~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a378~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a342~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a366~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a354~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a378~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a378~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a354~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a342~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a366~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9 .lut_mask = 64'h014589CD2367ABEF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000E00C40000000FDC027105F20000046DAE019A310000840FFFC5EE7DFFFD7FBFFFFFFFFFFBFFFAFFFFFF3F7F38EE7E2F0017B07FFFFFFFFFFFFFFFFFF00000000C00C00000000FFC604577E000000223C180C2018000040FBFFFFFFBFFFFFFFFBFFFFFFFCFFFEDFFFFE7FA7FFFEFFE2F001AA07FFFFFFFFFFFFFFFFFF00000000801820000060FF85147EFE0200003220241E00400000F07FCDFFF37FF7FFFFDBFFFEFFFFE7FFDFBFFFE3E7FFFDFFE2F0004A2A7FFFFFFFFFFFFFFFFF000000000018000000FC070713E6F70000007C002038800E0020E07F83FFF3FFE3FDFF3BFF7EFFFFFFFFFF3FFFF7DFFFFFE7E2F000EA2FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "000000003010200001B807003EF1E74000000C003833C01E000003C43FFCFFFFFFFEFDFFFFFDFFFFBFFFFFFF7FFFFF73FBE7E2E0017A2FFFFFFFFFFFFFFFFFFF0000000010F12000002006000FF1E700000000003FFEE0C1000019C01FFFFFFFFFFEBEFBFFFFFFFFFFFFFFFCFFFFF3BFFB43E2E001722FFFFFFFFFFFFFFFFFFF00000000186020000000060003C1EE00004006002F7380C300001FFDFFFDFFFFFFFFFFFF9FFFFFFF7FFFFD8FFFFFF7FCF643E2E000CA0FFFFFFFFFFFFFFFFFFF00000000192000000010020002DCDC0008103ED00FDF00C30000001FBFDFDEFFBFF9A7FFFFEFDFFFD6BFDB85FFBF7FFD7FCFE2E0007A0FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000001240000000020000F80F800FF400F001E400018000004FFFFFFFFF8FFFE7FFFBFF94FDF3FFE7BBBF37D9EFF91FE28000590FFFFFFFFFFFFFFFFFFF000000004182000000000001907E0F8009FA000000600401981C00CFFFFFFFFECFEFFFFFE7F795F7FFFF7FF1FCFFFFFE7F47E28001230FFFFFFFFFFFFFFFFFFF0000000011D03E0000000010987E1F000CF500000060C000580F003FF7FC9FFEDFCFFFDFFEFFBFFEFFFFFFFFE7FBFF7CFF03E20000430FFFFFFFFFFFFFFFFFFF000000001878007C00000039907C0F8007D000000081C0006001803FBDC89F5E3FFFE4DFBEFEFFFEFFFFFFF8F7E73F7CBE03E200007B0FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "000000005078000C000000218138078000043000C380C0600003807C6D81EFFF3FFBFDFFBEDEFDFBFFFFFFFBFFBE7F6CFF0FE20000591FFFFFFFFFFFFFFFFFFF000000007010000C00000060873033E0010FC000FF8060020803C07C0F3BEFFFCFF77FF7FEEDF9FBFFFFFFFFEFEE6F7FDFCFE28000211FFFFFFFFFFFFFFFFFFF000000007010000E000000600F3013E004FFD10033A290061803E07807FFFFFFDFBF7FFFFFFF76FFFFFDFFFF68D9F73FFE4EE2C000611FFFFFFFFFFFFFFFFFFF0000000070306001000000600B300BB00BFFF5C378E040001001E038013FFFFBEF9FFFFDE7E69FFFFFFFFFFFF3BC9F7E7E38A2C000691FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "00000000FFFF7F0000009E5287E00000000001387F521664000F87B7BFF3CFBDFFFF7F027FF1FFF8FFFDFDFF3B823FFFFF0002000063FE01BD47FFFFFFFFFFFF00000000FFFF77000006FE6649DB13FF00A000714B3763C7001F07DCFF9FFC7FCFFFFFE07FC67FFFFFFE7FC43D87BFFFFF8002C000F7FE07F80BFFFFFFFFFFFF00000000FFFF7F0000077E3EE129E7FF816000D19B3EC7C700180F71E7DFFFFFFBDFFFEC0A6FFFFFFFFFFFC23F049FFF81FFF2C00067BD06A8A7FFFFFFFFFFFF00000000FFFF7F0000013F6FBFAE65FF81A0301B9B57980200005FE3C7FCBCFDFEFFFFBC87EFFFFFFFFFF9F73F0C1FFFFC7C12E000E7FF06755FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "00000000FFFF7900000187F77FC837FE0180603C92F98C0000061FE09E5C7FF9FA7FFFBF933FFBFF7FFC1FFF270C1FFFFCFF92E0002BFF37CB4FFFFFFFFFFFFF00000000FFFF79800003C7C77FE3B8FE80308072E45D980080003FFFBADFFE7DE6BE7FF3C33FFBFDFFE70FFFB64C1FE7FCFF92F000EFFC0AA7DFFFFFFFFFFFFF00000000FFFF1F800030AFB0FF9F5CFCC000804248065B818000FFFFBFFE7E7FFFFFBFBFC398FFFDF7FE0FFEFC0C1FE7FEFF92F80067FC70C7FFFFFFFFFFFFFF00000000FFFF1F000000F7F97F81CFFD400081C7F801A7030000F1FFFF7C13FFEFFFFFF37B35E7BFF7FFBFFFF41C1FEDF8FD92F800C698A89F1FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000FFFF1D800018FB95BB9DDFFB810080177003F380004139F7FFF1BFFC17FFAFFFFEBB89EFFFFFFFFFDE1C0FE9FCFF92F80166D8063F8FFFFFFFFFFFFF00000000FFFFDCC00000FF9DD69FC7780300C01FE000A18001C01FF5FFFB8FFCFFFFE7F37EBB00FCDDFD1FFFF60E0FE7FEFF92F800A3F143ECD7FFFFFFFFFFFF00000000FFFFE8C0001E7D9FDA8FF5000000C016A001E09007401E7CFF9BDFFCE75FE7FFFF3D00FCFF7F9FFFF00E0FE7FEFD92F80045F2ABA4D7FFFFFFFFFFFF00000000FFFF4080001F7F0F802FF1800000807FCE0043001C001FF3B98FFFFF8FFF9FF4F1FB8F633BDFFFFFF80E0FFFFEFD92F800C7E02E61BBFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "00000000FFFFCD08001F7F0F8E23F0000000C06C4A00030607003C077EFF7FDFFFFFFBF5E1FCC7E7EB9FF7FFFC0E0FFFFEFF92F00077C52B6C3FFFFFFFFFFFFF00000000FFFFAD00001E7F850D3BB0000001C06F760007C787807D1FE6FA1FFFF3FFFFFF77BCA1FF2F7F7FFFFC040FE7FEFD92F000EC8A0AD3F7FFFFFFFFFFFF00000000FFFFD20000003FF51EC1F80000018063E4000C5B8701FFBFFFFE8FFFD3E77BFFFFFFE7FF3DBF7FFFFC041FE7F8FD92F000658261CFFFFFFFFFFFFFFF00000000FFFE4800001E3FFF0DC0D80000018022A000E8104103596FFFFEB9FFDFEFFEFE9FFDFFDB7D7FE7FFF8041FE9FEFF92F000D394B59FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "00000000FFFFF87B4C9003FE8401000000001E13C0038007FB0E03811FE01CAF81AFFC7BF1EBAFFAB6D2A01C0F301FFDFEFD92F00064031787386BFFFFFFFFFF00000000FFFFFA70040000C80000000000001F7F80040883F8070F810FCC106F63AFFF7CF17F3BE074FFB116033C1FFFFEDD92F80064019C4F6643FFFFFFFFFF00000000FFFFFAF07D0231F10000180000001F7F80067E33F3235E0103FCB4EF02ADFF7C39FD7BFC74FFB316033E3FF7FEFF92F8004C00080750BBFFFFFFFFFF00000000FFFFCCF0420040254401780000000DBF00003C004D03CF8287FC8CAF13A01DFCFFF7FFFC34F1A196070E1FF7FEFF92F8005400180360013FFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "00000000FFFF86F06C0000516419000000000867C001F0001F038FC29F0F80EF1FE04F18FFFFFFFC55A18016060E1FFFFEFF92F8006C001FDFEC015FFFFFFFFF00000000FFFFB0704C0610136C1900000000016EC003F0003603CCE39BDBE0EF7FA1FF1ACEB7EDEC5F3D8076030E1FF7FEFF92F80064007EA7D8017FFFFFFFFF00000000FFFFB0700C323B7B641900000000003D800718007F83E8F07FF1E0EF7FADFE239EFFFF6B5FBD8076030E3FFFFEFF92F8004000CFE51001BFFFFFFFFF00000000FFFF9070083037DB64590000000000390033F0005E0FF0F89EFEE0AB3FAD4F30FFFF6EF9DFBD80D6068C3FF1FEFD92F000D801178E7E1FFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "00000000FFFFB1300000F6F36C110000000000738001C001F01C39F7871FC08F7FA7FF18F6FC7FF15FFF901C069E1FF1FEFF10F00060048F95F96BFFFFFFFFFF00000000FFFFB0B00000F6FEA41900000020000BC011A007F00E0FFFC62FA4FFFFA7FE08FFFFFE705FF99016068C3FF7FEFF92F00028090F257097FFFFFFFFFF00000000FFFF90A00000F6DBEC19000000200000C3012383E0040E7FC6F578EFFFAFDF0C3EF9FE705F99801E07EF7FF7BEFF92E00068170C25C47FFFFFFFFFFF00000000FFFFA68000105EF7E4510000000000018F21F189E0003E37E7753CF78313FF0C1FFCAFF81D7FBFFC07041FFFFC7F92E000A07C0857293FFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "00000000FFFFB7800010C6DF644000000000000B8F213F598000781FCF7FFE93FF11DFC60FE637F65C09707C0E041FFFF60010C00060F008370A7FFFFFFFFFFF00000000FFFFDB80001086F78F7000000000007A0B9A27FF0000F0DFFFF3EFEFFF83908687BFFC31583FF9FC0FC0DFFFFE01F0C000E3880807D5FFFFFFFFFFFF00000000FFFFAB80001087D18F700000000000BFAE5BD33D0001C3FF3F10D98FFFFFC407E7FF7FFD40FFF39E5DC3AFFFFF000000006FF8095EA5FFFFFFFFFFFF00000000FFFFFF800001BDCE83600000000000EE2E93AAD60101F1FE3B59D38CFFFFC040FFBC7FFCCF7DE79E25832FFFFF00000000F3BC028C09FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = "00000000FFFDCE0000001FFE0C04F400000380A3900138086100987FFF7F27FDAE2FFCFDFDFF727FFDFFEF7F98001FF3FEFF92F0007E288B4FFFFFFFFFFFFFFF00000000FFFBCC0000001FFC0407FC000007013EAE01F808E1807870F2FB1FFFEEA3FFDC9FFFD22FFF9FC3F7E8041FE7FCFF92E0006E058707FFFFFFFFFFFFFF00000000FFF7000000003FF70C1FBCF00007015F9F1FE000FF8079F0AE67DFFFEEBBF7CF9FFFFB29FFEB407F888C0FF7C04012C0004C51968CFFFFFFFFFFFFFF00000000FFEEC3000000BC7FB91AFCF8200601D8DBAC8001FE1A01BFF7FF4D6BF61A7FF3FFEDDFF7FF7FF9FEA0040FFF7FFFF2C000DCA72DCCFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = "00000000FF9C448000003E7FF3FFF823000000E866780003E0000F9EBFF73FD3F5FEFFEEEFE3DFFDEFFFFCBFE6801FFF0DF00280017C1E1C1C3FFFFFFFFFFFFF00000000FF38030000018E718BDBFA383000106D6E38000F004E17DE8FBFDFDF7FFFFFDE27B3DEFFFFFFFC3FFF77FFFDBBF8020000AD471B763FFFFFFFFFFFFF00000000FE70000000018661F6C6E4EC28008049A628003C00403B87FFFE7FFAFF6FFFDCEFFFFE7FFFF9FCFFBF03AFFDC1F8020000488CBCBCDFFFFFFFFFFFFF00000000FCF000000001B6207DF3FD4A000100023C48007E00003FF94F9BFF7FFFAFEFF89FFFC016F11BE07183032FFFE6EC020000F17D71FB5FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = "00000000F9E0400000000EC07DE3FEBA0001808E3B918D8DC0983FB16A0F7C4380FE4000160040780019403803832FFFC6FC028001754CE7F35FFFFFFFFFFFFF00000000F3C0400000001EC07FB6F6EE0000801F0A211F1E00081DFEF83FEC84879E0C9CFC30FF7FC19EF8F7BFC3FC5FC387F2C0004963D7F13FFFFFFFFFFFFF00000000E700400000001FC0792270C8000000139102D22C000E0FFFFFFEFBFEFFFDFFFFFFFCFFFFFFF7FFFFFFFFF80FF287E2E0004A6100F6FFFFFFFFFFFFFF00000000CF08C00000008F80FC0473A000000033E347FBB8001CE3F5BF77F3FF67FFFFFFFFFFFF9FFFBFFFFDFFFFFEC7534FE2E000B3E16B0FFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = "00000000DE0CC00000007F01F4001EF8000000304CCFAD600000C1F3F979EBE7EFFFFFDFFFFFFD9FFFFF27FFFFF932C1931FF2F0017504057FFFFFFFFFFFFFFF000000003C0C400000007E67E3003FC000006028409F78E0000707FDEB3DFFFFFFF7FE7FFFCFFFBFFFFF3FBFE7F8244BC39FE2F0002584031FFFFFFFFFFFFFFF00000000780C400000007D666300778000007059800F71C0000F04FDC3F12DE9FFFFFFFFDFFFFFFFE6FF7FFF9FF82FDFC6CFE2F0004586831FFFFFFFFFFFFFFF00000000F00C40000000FDC40F2C5FB00000035F302FF0800078019FFF78AFEFFEEFFFFF17FFFFFFFFBFFFDFFFD2D2F20FCFE2F000F307D20FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N21
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a198~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a198~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a222~portadataout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a198~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a222~portadataout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a198~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a222~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6 .lut_mask = 64'h440C443F770C773F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a318 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .mem_init3 = "00000000000000000003BFD7C50FFF007EE004F2BFF398F0139B82806E1F9A63F87F8187AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003F5E7DF09DF8019E0019FE7E1500073C39300E787E3783F87E097AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000081D0B9FB3D3C003E000E3FE60F80843879F0171F1FCFF0FE0FC17AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000020210FE3C798001C000FF6CC0E807474F9F00FC7C3F27E1FE0F87AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .mem_init2 = "0000000000000000000602B04C18180001A001FFBF83F0FACEBF3C007F1F0C217E1FC087AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003C0FE0406E40640016FFFC3BFBEBAF63800E7C7E17C0F83FC17AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001C3388406000360000BFD818F2EBAC4000171F1F9BF83F07F87AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000C13CE400013F9000E7E1E1860EFAF00000FC7C0E1FF87F07C7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .mem_init1 = "000000000000200000000027A2050000FF8000C33620881E4FE000006E1F8608FE07E007EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000200000000006F78780007D886407CF3D8E1F0FE00000E3C3F1061FE0FE17EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000002000000000061F8FC0087F8C6671F87F3F09BFA0000170F8FF03E1FE0FE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000020000000007E1BBFC40C0786EFDEE7F94E1FFE400001FC7E1E01FC3FC0E7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a318 .mem_init0 = "0000000000002000000000E6336F86F84F8787DC9B76BC3FE00000006E3F82007F83FC07EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000020000000001CFC0F878B898EF81F83BF9E3FE0800000E7C7F9003FF03FD7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000020000000000DBCCBCFCBFE07C00000A7FE3FE0C0000171F0FF000C7E01E7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000200000000006C07DEB98FE03F8984087EF0F01F20001F83E1C00030FF007AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a306 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .mem_init3 = "000000000000100000000401897ED3E8FA67FF000C0EDFFEA23E00C07E1FC60000407F17AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000100000001C1F899E13CBFE03FF103C7FBFFE31FF01C06F83F900007C07F7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000300000001FE309E393CDFB43F7B98E007FBE01FE00C0E3F07F00003FE037AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000020000000007EFE3D93CFBFE6F3F07C00FFCF07F9806D787E0C00000FFE17AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .mem_init2 = "00000000000020000000003879FD933E7FBC7FE67E00FFDF4680FFE0FF0FC20000036FF7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000020100000007FFC648778FFF85FE7E601FBF9C3000FC06F83FC80000003F7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000020100000005F1024927FFFFF4FE40007FFF9EF0187C0E7F03F0000003037AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000020100000030000243BEFFFFF8FCD8029ECF1E78183C1F1FF140000001F97AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .mem_init1 = "0000000000002000060007001E4D8B8BFFDFAFF9F00C8FFBE7012189FC3FE100000007D7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000008020001F000F300ACFEE1FFFFF9FBBC40C727E2780010FFF83FD80000000F7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000020001F00180000FFFF9FFFFFDDBF6F7E73FF30001B29E7F07C000000007FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000020001F003000012FF49E7FFE5CB9FFCCFF7F1B80FF3F39FE0C0000000003AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a306 .mem_init0 = "00000000000030000F00F000372F3C8FFFFBDFBC9FF3FF3C1A80FF26FC7FEC00000000038FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF00000000000020000F03E0001FE31CFFFFF9FFF98BFFFE381980761ECF87C000000000039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFF00000000000020000783E0007333369FFFFDFFFFFFFFFFFFE180F34E47F18000000000031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFF00000000000020001D038000841FF2CF7FFFBDD87FBFFFAFE1C1BFFF01FFC000000000031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF861FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .mem_init3 = "00000000000020003C3F8002000EF1FF7FFFFD607AFFFE3FC04DEA1B9E780000000000031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC089FFFFFFFFFFFFFFFFFF000000000000200039FF00018C3FCFF3FF7FFE707EFFFFBFF80FA33F9F8C0000000000031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4338FFFFFFFFFFFFFFFFFF000000002000200009DD00010C1FCFF0BFFFFCA1FE7FFFFEFC0AEF7FC7980000000000039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0538FFFFFFFFFFFFFFFFFF0000000000002000049800090E1F9FC0BFDFFE01FF9FFFFFE7E2ED0DD9800000000000039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80158FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .mem_init2 = "00000000000020000000001D8E0FBBE04FFE930078100791FFF3FB0BFC800000000000039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40015AFFFFFFFFFFFFFFFFFF000000000000200C0980001C7C01FF807FFF99C1FD000680FE7FFB40F8000000000000039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC00017AFFFFFFFFFFFFFFFFFF00000000000020001980001CE801FFC0FFFF91C17F000F86FE7FBE00E4000000000000039FFFFFFFFFFFFFFFFFFFFFFFFFFFF980000BBBFFFFFFFFFFFFFFFFFF0000000000002000108001CEE803FB817DBF4381FE008C37FC507E07E4000000000000039FFFFFFFFFFFFFFFFFFFFFFFFFFF700000013BFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .mem_init1 = "0000000000002000000601DFF8406700F1FECFC1EE18146FC000780FE0000000000000039FFFFFFFFFFFFFFFFFFFFFFFFFF60000000DBBFFFFFFFFFFFFFFFFFF00000000000020000006001FB0107C01E0F39FC1F900047F80000001E0000000000000039FFFFFFFFFFFFFFFFFFFFF7FFE600000000C31FFFFFFFFFFFFFFFFFF000000000000200000004017B021FC01E64C0031FF000FFF0000000770020000000000031FFFFFFFFFFFFFFFFFFFFEFFE6000000000DB1FFFFFFFFFFFFFFFFFF00000000000020000000001FF067FC03F240008C7F000DFF5C000007F00C0000000000039FFFFFFFFFFFFFFFFFFFFE3880000000000BB1FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a294 .mem_init0 = "00000000000020000000003FE0FC7C07E318001C7FC709FF9E0E5E01800C0000000000071FFFFFFFFFFFFFFFFC7F9C30000000000019B1FFFFFFFFFFFFFFFFFF0000000000001C000000003FC037FC07CBF80018FF0FC9FDF0FF3EE76C3D00000000000319DFFFFFFFFFFFFFDC809800000000000019B5FFFFFFFFFFFFFFFFFF0000000000007E100000003F8073F80F87F800005E19FF71604FF878BC3F0000100080060C03FF3FFFFFFF83887FE000000000000019B7FFFFFFFFFFFFFFFFFF00000000000033F20000001FA021F0099BE800007E3BF674C7DF70203E7FBFC7B3F3803F3F73FFF7F39800E000089800000000000019B7FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a330 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a330_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .mem_init3 = "00000000000000000000463FE6E7BF0014003840000064D000D771634E1F0F0F87E0FC03AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000050000000000FAE4C760234001070000027E00C5E7C77638783C3F0FC1F87AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000070000000021F338E7F877E0000100004E4800FFBF6FF61E3F0787E0F83C7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000700000000082079F9BB726000000000484804F473BFF4C787C1F1F83F043AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .mem_init2 = "0000000000006000000004E4063F802B7F800000002046803F1EC00FCE1E1F87C3E07E078FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000002000000C09843E4C605927808000000397808FF7C00F238787E1F87C07C7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000002000000E121E4E382043CC000000003DFA818FFFF807F1E1F1FC1E0FC1E3AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000060000006DFFE30003000FE0000000039FFE17F9F1000FC787C1F83C3FC07AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .mem_init1 = "00000000000040000000FFAFCD017007CE0000000017F9A1EFF008006E1E0F87F0F87F83AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000060000020708C8C04600F80C0000003B37D81CCF44000E787C3F0FC1F83C3AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000000C70C88F00F8160000003DCC183BCF6640171E1F87E1F83F007AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000000381C4F06807808001C00FF8C9E3FCFE6000FC787E0F87F07E06AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a330 .mem_init0 = "000000000000400000000789E680C81F02001E400EFE6093E07E30007F1F0F83F07E07C0AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000546F186C803C6000FF1FFB26F3738C67C00E787E3F07E0FC056AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000047FFEE31FC80180000CF3CFFC3C67F97F610171E3F8FE0FC07C17AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000BABFEE20FDE007CC00CF71F2F9C16182F8380FCFC7FCFC1F81F86AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N30
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a330~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a318~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a306~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a330~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a318~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a306~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a330~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a318~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a306~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a294~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a330~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a318~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a306~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a318~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a306~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a294~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a330~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8 .lut_mask = 64'h02468ACE13579BDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N12
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7_combout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9_combout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9_combout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~7_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~9_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~6_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10 .lut_mask = 64'h02138A9B4657CEDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000004030200323FF4ABDF63DFFFF92FE100000000000000D4116363E1E0F046FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000473000001BFFCAFE3FFE7FFF9AFBA00F00000000000F946858F0787804AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000046F000083BFDBAFA7FF7FFFFBCFF947FFE000000001D39E163C3C1E1EC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000046F0083CFFFF5ADECF4FFFEFF49FFD9E3E000000000A63C58F0F0F0780AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000004781085823FFD197E24BFFC8E41B2E787BC00000001C4F3C343C3C36046FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001780004CF7E03F9DFE7FDFE6CCFBE6FFA7C00000000F9478F1E0F0F0ECAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001000020018838FF6E6C79FF3CFFF4EDFFF7E7BF800000001F2923C38787C3C64FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000120006861833879606C3FDF1CFFFDF70FF3FE25800000000A228F1E1E1E1E06EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "000000002400058119A141FF8647FFFFF7FFDFE01CFEFE7000000001D4A347878787866EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000240000019F4761BFE04DFFF9E7FBC7F00DD9CFF000000000F84F1E1E3E3C1ECEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002400040A3A14083FF0B97EFFFFEFDF940DF9CF6000000001D61E7878F0F0F02EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000200005CA2638567BE87BFC7FFFFFDF001FE8CCE000000000AA68A1E3C3C3C0CAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000200004800439CA53794FFFFBFFFF89881ECFC0F800000001D4A20F0D0F0F0E2EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000200004840C9EE63F7934FFFBFFFD7CBE7CFE10F800000000E94F1E3C3C7C3CCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006000045008D125BF7C1A7879FFFF8FA21FF000F800000000D11C78F1E1E1E02EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000600004C360D8E39FB2BE587EFFDF88405D29C07000000000AA7923C3878702CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "000000002D000800000000000C0F739CE6DDBC98FDE000400000000092914B29259C6846FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000D00180000000000801DFF64AED7391BFD00006000000001D55294B29A79E0567FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000C00180000000011801FBFE09F26A707A1FC30B800000000F6A5294A29A38C4CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001C0010000000000001785FC1FE262734B021017000000001AD40B094B28A3856FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "000000001E0010000000000003EC6F43B5B3F7BFB401C030000000029B294A414828E04EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001E0010000000000000DDBFE79F21E5FFE380023000000001F75394A514A3CC5E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001A0010000000000000D07F9FEF6063FBF18683D000000000F0A6538271453C4EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001A0010000003000001907EF7BDC86779B683936A00000001ED54A528A514705EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000190070000001180005180ECFDF7F536F2807F770000000009AA84A520A51C0DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001B003000000318000DDD07C44F7FFA3E18DF017000000000F455294528A79E5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000190020000000000007DD7133F97BF87684C201C000000000F28A5294528E785EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000018002000000000030EF813877FBB8DCD80C0D9C000000000A414A739C538A05EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "0000000018002000000000030BBC07887FBE7D8BB0E0BFFB000000009B2A94A294A28E5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000080020000000000B0C3C01800FBFBFC3AAE47F7380000001F475294A694A385C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000080020000000003B001001300FFFB3C07F00313B00000000F2CA2394A514F05C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000080020000000002BC00001B02EFFBC851F0033D9FF80000065154A504A53C55C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000080000000001BFFFFFC00FF47F5FF14003FE080000000BF508991CCE438DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000003930DF78187DFFFFFE0DFC0068480000017C81153399C4A6DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000369087C8BA7F7FFDF47C408929C0000000FB62A2657329CEDC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000022C1DFFDF7DD27FFF9FE00003080000000FE8454CCCA6328DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "000000000000800000000002439FFCCFCB077FB97E818030000000023D2AAA99154E63DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000C0000000000B924FFC3D98378FF07E866C61700000015E95755133954ADC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000019384FE83FF0D7DFFE7E0EFBC100000000F922A8E2A63310DD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000000001FB83380F3FFFE3C043E3000000001AED511D54CA653DD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "000000000000400000000000039BF023DBE73FFE3423392000000002B9AA3B2AB914C6DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000C0000000000022BBF803FFE7FFFE7E4620E0800000017E565644633A8CDF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000002EEBF8013FEFFFFE3FEEFC3000020000FBA8CCCCCE6530CEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000000FC7F8200A8F7FFE798FFC30000F70013E511899944866F7C1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "0000000000008000000000000BFFFC000D8F77EED44693B8000FE0028CA3151533A98CCF08EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000000EFECF032FFFDFEFBC1A1F78000FE0017A6662AAA65338D2BFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000000E57FF82FFDFDF8FE42CFFFFFC0FC000F88CC5554CEA62DD3F13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000000037BEFF8FEF5FFE8FE4D6F7FFFC0FE001EE51AAA2A8954CCE1FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000040000000000CC0EF0007CE00021C06000FF380018CB807FFC07F00FE00EF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000040000000001CC0FE0063BF00004003300FE3E0001CD18FBF07B81FE07E6F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000040000000001D81FE5E73FE00004000381F9960007FE003F83F81FE07F0EF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000400040000000000D83FE7873FC000010000C0CFF80007FC032F9FC1FC07700AE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000E00040000000000C03F8403FFC0040180189DFFF8001FF80F1FFC0FE07F00E2E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000040000000000C73F9873FDC00400001F383FE0001FF81C1FE0FE03F80FC2E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000040000000010CF7B987FC7F810001FF81003E00000F81E0087F03F81FC02E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000001DFFE032FFF9A018003FDC0003E00000FC0CFEFF81F81FE002E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "0000000000000000000006FD8001A1FFF8000FFFFFDF237F18070CA0F43FC1FC0FE07E2FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000081FD900161FFF400071DE37803F0F0001CA158FC1F60FE03F02FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003DB04163FFEF81078E4FC03FE7C0003FE1E3F07207E07E002D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000040000000003D7800FDDFFBB800C01F803C0780000780CD83B03E03F00E2D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000800040000000033DF831FDDFFFFE01F03F03788300000200F61F83B83F81F8AF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000080004000000080787F33EFCFFFFF0FF00E02380E4000000158EC0981F80FC02F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000080004000000280393FA27FF7FF1800000F801B7F60000001A3F07C0FC0FC06AFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000A0004F8000000039BF6E3F9F0904000007F3C83780000000CC83E07E0FC0FE2F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N0
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout  & \my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a114~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a114~portadataout  & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a162~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout  & \my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a114~portadataout  & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2 .lut_mask = 64'h0530F530053FF53F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000040000000000E7FE103FFF243BFFBDDFFFFBFFFC000008680AA25029C705D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000000F7EF803EF7E86FF7FBDFFFFBFFFC000017D19D544A739CE5D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000001BDFF810779E86FFF3FDFFFFBBFFC00000EE132AA948731C5F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000001FFFF002301E1FF69EEBFFFFBFFFC00001B9224550294E705F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000080000000001FFEC026380645BE4CEEF9FFBFFFC000003644808A539C865D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000001FB5813F7C00C1CF79FCBDFFBFFFC000017D2981148F739CDD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000000F2FC3F96401F3E33FFD9FFFBFFFC00000EA53102294E7385D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000000F2DC3E3FC2FF3FFB9BDFFFFBFFFC00001BD2AAA25298C665D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000040000000000400C0FFFE475DFF9FDCF9FFBFFD800000B255554825394C5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000040000000000070F9CF7EC71FFFBF9CFBFF3FFD8000017DAAAA814C61205D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000C000000000007FEF9BFFDE19FFF39CFFFFBFFFC00000FB555552B9CE665D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000000007DCFBFCBF813FFFF9CFFFFBFFF800000B82AA8A273B8CCDC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "000000000000400000000001FFF29FA020177FFBBCFFFFBFF90000029F511154867338DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000001FF53DFC42037FFEE3DFFF800000000017DA202AA9C8E70DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000003F42ECEE001FEFFF3D80000000000000FF462477399C4EDC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000073B3FFCCD031E7F7E3D00000000000000B88848EA65339C5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000080040000007C03FEEFFE05FF90000600FE300201E0018800301F80FFE01FE6F7FFFFFFFFFFFFFFFFFFFFFFFFFFB8000003E61FFFFFFFFFFFFFFFFFF00000000180040000007701DF7FFC05FF8000001FB8600007C007E00070038FF807FE0EF7FFFFFFFFFFFFFFFFFFFFFFFFFFFD800000361FFFFFFFFFFFFFFFFFF0000000010004000000F7019F1FEC05FF8000003F312000070183C000023FFB807FC006F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000523FFFFFFFFFFFFFFFFFF0000000010004000001FF03BE11E007E78000001F30100018010380000277F80FF807E6E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6000E23FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "0000000010004000001CF03BE88F0079C4000003F75100038030E0000067F01FF807F86F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF600C23FFFFFFFFFFFFFFFFFF00000000101040000008C008F1BF80700E000001FE480007C0738000003F01FF01FF006E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40C30FFFFFFFFFFFFFFFFFF000000001000400000508384801C80787E0000001E000012E0278380003C1FF80FF01E6F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8308FFFFFFFFFFFFFFFFFF0000000030024000000000C7400F806DE63800000740121BF07F6000003CFF81FE01FE6F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA301FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "0000000020004000000000F7A00F0027C00C003843D01B1CF8F80000001FF01FE03FE06F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF417FFFFFFFFFFFFFFFFF0000000020004000000011F7E8038037800001E00F7E9F7EFFE00001803F81FE03FE00EF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD07FFFFFFFFFFFFFFFFF000000000000400000007CE3E4038033E80000601F4E0FE7FFC08C18003F9F603FC07E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFF00000000040040000000BCF77400C03BC0000800F8480BE73F801E10001FFE03FC07F86E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "000000008C00400000003067B080C403C0000001F8000DE3FC007E0001FFF07FC07F802E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFF00000000800040000000202390007C01E00001005F0026E7FC00B80987FF03FC07F00E2E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C0004000000000F7F1F23801C20003037E00067FFC00803C07EC3FC0FF81FE2E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C200400000000376C0F6C800E00000060E005F3FFC01E0B007FDFC0FF01FE0AE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "000000000000082741320D9E200000660BEFDD17BF7FFFBFFF800000910A73CF1C51E049FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000086D0018132F000000AE1B3E7A07EF200FFF7F800001F228C51451E78C49FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000008A023BD0FF0180007C1D0CD709FD21FFFC07C00000F6739471C59A3D4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000008CA0729E3FF0000207C060F551AF81FFFBFFF800001A82539E79A68B0CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000004160B20C0FF010000442F37DF1EEFFFFFBFFF8000009094F38A68A3445B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000045A0B3D86FE0000004F65CBD41FBDD0FFFC07800001E329CE38A3891C52FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000008000A30C73F0000047FCFCFD185DBF8FFFC3F800000F67294F2CB24705E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000800383867BE00000C5D42E7A1846AEBFFFFFF800001ACCE29C534514042FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "0000000000000800187C26FC180075EEE6EDC01CFFFDFF9C878000009894A51451478C5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000800003879FC18308E88C689001CDDFDFFFC07800001C9294A69459E2846FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000008000018D0FD1C28D230024F0009F6FDFFFF7F800000D26718A48A68A01AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000800000180618C1B7520325F0613FB7FFFBFFF000001AC4A738A28E38C56FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "0000000000000800000105E1BC71E1300F0C87EBBFFBFFFFFF8000009A9CA524B28B2C1A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002C000800000005C01F7FC0F90EDE87FB8FBBFFBFFF800001F9129E71493C7246FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002C000800000000000B3DC0180CFCDFBBFFBBFF3FE0000000C22529A51471445EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002400180000000000088E311C8DDDB7DD6BFFC00000000001AD4A129451451C467FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000004300C00016C032AF701BEDF0C05FC47F3E000000000CC78787C1E0F80CE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000008000630DC0001E402167F0B7FFF48C768BFFFFBFF800000F9E161E0F07C1EC2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000F70CC20637C020214E99FFF19E730BC41CFFFC00001D385878783E0F84EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000004F3406001E4019002599FFE0D85B89FC0CFFF800001871E1E1E0F83C0C2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000003A3C0200174001866649FFC1E00389FFF3FFF800000C4F8F8F83C1E0ECCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003A0018001BE0038267CDFFC279A609FF78FFFC00000F9E3E3E1F0F87CCABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000006000E80008001BE00022BFAFFFC0183FC9F40CD3FC00001D28D8F0787C1E08EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000E000E30108000FE00040FFBFFD82007F89FC0CCBEC00000A23C3C3E1E0F808FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "000000000600030008C0511E0019037CCFB9F225FC9FFF4FFFC00000D4D0F0F0F87C1CC1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000600020E18D8493F03BE03FC9FF3BF3DF49FE7CFFFC00000F963C3C3C1E0F041BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000004000206099003EE034E05FC93F3E788F09FE7CFFFC00001D28F0F0B0F878005BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000C000C0041A0E1FF07AE056F87FBCF8AB09FE5CFFFC00001E23C7C6C3C1E0E8DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "000000000C000409000028FF020F424BFFCFFFEFF09FFF3BFFC00000D4F8F1A1F0F07C0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000004D301800FDE0F4C4F5E3FDFFFEF709FFFCFFFC00000F943C7878383E00EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000004328000B5BE1447BFFA047FFE8FF99FFFCFFF800001D58F161E1E0F06CEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000040180081323D9FF70F3FFFFDE25F90FFFBFF1000000AA3C78F8786C3C4EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N33
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "0000000080005D860000C8F01FFE3F8E400FC00007E1FFF840000000F61F07E07E07F0EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000001A02000008044FAEFFFF005F80001FE1FF7FFF800001C87C1F07E07F00EF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000080005B80000018000F0FFFFF3FFFC05800FBFFCC7F800001B3E1F81F01F01EEF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C0001F80000000400E0BCFFFFFFBFF00907FFFCC1F800000CF83E1F81F81F8EF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000C0007F8000000007AE01CFFEBFFFFFE3FFFFFFDF7F800000D61F07407C1FC0EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000080006FC0003F30DFBC67FFFE9FFFFC707FFFFF7FFF800001C8F83E07E07C0EEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000028A004F230FF9C67FFFF7F7DFC3C7FFFFFCC1EC00001B360F03F07E07E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000400020200CE100FF9C7FFF3F737DFFDF8FBFFFCC06C00000CF07C1F03E03F06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "00000000400030A00ECC1FB5983FFF7FD27C4961B8BFFFCFFFC00000D41E0F83F03F006E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000003060010CFFD38DF7FF799AB2BF83F5BFFFCFFEC00001F8F03E0F83F01EEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000002A5007CCFF13F9F7FA5F80127E8FF5BFFFCC1FC0000023C1B07C0F80F06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000002C700F1C1F07F9F3FE6F41C0FDCF7DFFFFCC5FC00000CD0F83E07C0F80EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "0000000000001C5033181F039F7FFE7789C0FCF7D5FFFFFFFF800000D4340F87E07C0E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000020001850B3003F189FFBBEFFF9EFFE7395FFFFDFFF800001F8F06C1F03E07C6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003000183641107F19FFFE7FF7E1FF7C7915FFFFDD7F8000002343F0F83F07E06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000030001C7E4000FF3FFFE6FFFEE73A9F3055FFFFFFFF800001E70F87C0F83E00EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "000000000000C0000000003AE004FE803FC3BEE59EFFFFBEFFC00000D93294A529251C5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000000028E017FEC05FCFFFE9DCCFFFBC3FC00000F420738A7294315C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000001039241E37C01FFFEDECDDFFFFBFFFC00000F8C8A5294728E05E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000040000000103EF81EE7E03FDFFFEE9DCFFF3FFFC0000065814A7394A38E5E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "000000000000400000000037000F7FE05FDFBEFC18CFFFBC07C000009B51394A694A385E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000060040000000004380033FC2577EBFFE998FFFAC1FC00001F6265294A514F05E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000040040000000001B8003BFC07FBDFF7E19DFFFAFFFC00000D844A5214A51C65C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000040000000001E80017F803FF9E93B188FFFBFBFC00001A4A804A520E5155C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000120040000000000F8007D7803FFFFFDD988FFFBC07C000009955294A529C515E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000000008871C7DE03E9FFF7E998FFFBFFF800001E4AA51296528C4447FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000000001E31C17E62F3F7E6E998FFF3FFF800000FC544A5294B39C547FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000000F07B31E3DBE0FCF7F9F39CFFFBFBF800001A0AA9485294A285F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000040000000038FB305BC9E1FFFFC68F9CDFFBFFF80000099552294E514A05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000040000000031F3DE9E87F7DFBFCEDFDCCFFBFFC000001F68A25394E73CC577FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000046CA0F795B7F0DBBFFFFBFCCE00000000000F9154082984528537FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000023CFA0A20B7E9EBFFF7C7F80000000000001EE2AA14E5294505F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y48_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "000000002000042AB238E0DF00BBF33CFFD8CDF41F003FE20D800001D4A28D0E1C3C1EEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000800047C2478403F0121E7307F78FF1077FFFFFFFF800000D80B3C7878F0F04EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000C0004B021C2587E01539FF37CFFBD21FDFFFC4FFF800000F53450E1E3C3C0CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000C00042E3D231876017F87AB7FFF5C63F4FFFCCFDF800000A251E3878F0E0E4EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000080004E01406447600CFC3DFF881EE7FD1FFFFFFFFC00000D4608F147C78284EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000006302C1A3EFE007E03DFC781EFF9F1FFFCCF97C00000EA8A3C70E1E1E0CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000623181C52FE819820FF8E00F3E070FFF8CC06400000D524716387870E4EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002000062334380B8681FC016D52007FF971FFF84DFEC00000A251648E1E1C2C4EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000040007016CD00B9E01FF826CED00077FB1FFFCCFFFC00000DC268E3878F1E04AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000700ECE0276E01CA0447ED0003FB30FFFCCD9FC00000F98A28F1E387844AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000600EEE355EE2108005C6C0023B3A1FFFCCC07C00000D73CA1C78F1E1E5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000006401D43CDEE0050201F160023DCF1FFFFCFFFC00000A251451E387870C8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "000000000000050109F280FE0070701E83187B3FF0FFFFBFFFC00000D4A51C68F1E1C042FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000070101E0007E0025700E81A83FEEF8FFFCCC7F800000CB8E78E3C7870C4AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000006803922607E0000020E81BC3FEFF9FFFFCFFF800000D138E38B1E3C384EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000C00058071A1A1FE008005D3803FFCE7FDFFF93A80000000AA738F1C78F1E04AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "000000000000000000000000BA8FFF97F6DEFFFFC4E7FFFFFC0FF000BFA15545553318FDF7F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000005FFFFF13FFEFFFBFFCFFFFB0000FF003E362AA8CCCA660DEEF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000001FFFFF217FCFFFDFFCE3BFA0380FE000FFADD599195CCC9EA8FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000000BFFB90235BE5FFBFF8E3BFA0700FE001B34AA21132B398D6578BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "000000000000800000000001D4BFB2319A8EFFFFF8E23F80000FE000BCB54622A26670C6CCF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000034FFFF1F10BBFFEFFFCE2100000CFF001FB628CD554CCC4DE8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000001EABEF9FB3C3FFFBFFCE20000044FF000FCC518AA2AB998DCD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000000CFB77FFAB82FFFBFF8E20000048DE001B31A3556466733DC8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000080000000000F00B7D87FB09FFF7FD8C20000000FF000BC9422AC0CCCCCDBAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000001B8DFF8F7CFE7FFEFFE8E20000000EF0017328D510B999995FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000003503FFDFFEEC3FFFFFF8C20000000FF000F9D1BB3177533284EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000007FCF7E7A777C7DDFFFFAC20000000FC001F7215462ECAC9B0A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000080000000003FDF25DF782FFFFFFFFA820000000FC0003B62A85511999637FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000001FFB6ECF28FFFBFFFFFD000000000FC0017FAD59AA33330C4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000011BFFFCF3C7837FFFFFFD000000000FC000FBD0B354666AB0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000019BDFD8FE63C0FCFFFFFD000FE70003C001BFB5628C499A637FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a150~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a150~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a150~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a150~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1 .lut_mask = 64'h0145236789CDABEF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "0000000000004000000033CEE20141FF9FFF3D3EEB0000000000000098455394A629C45F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000077FF4F8180FFEFB7D9FEBFE3FF6000000001F608A87904A51C5F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000006667F5C706FBE7AEBEFCFF7C002000000000FD1114A5294A705F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000000FE754F40173EFCCFE7D7EFB8020000000002A0029486528C45E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "0000000000004000000000A175F381471FDFEC7D78F7003000000000D42251294A339C5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000000181E43380E3D75FFEFCFBF7803000000001F2D48A53194E205C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000013C3F0BF00F0FE4FFEE7FFF0E66000000000EDBA944E7294E65C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000030E1F5BD004C5FBFED1FFFF7FE2000000000FA552294E2538E5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "0000000000004000000000E3F36B848FBFFCFFFFEFCFAC6800000000F6AA052B94A5285C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000000677C0684EFBFF2FFFFFFE321E000000001F1544AA5228C705C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000000073F48527FFFFF7DFFFFF8600C000000000FCAA9148A729465C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000000031FE9F67FFFD1FBFFBFF8000E000000001F955128948209C5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "000000000000400000000019E3F3E197FF5FFFFF7F80007000000000968AA053394A785C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000040000000001E0E82D8993D7BFFBFFFD033E000000001FD55548A73B4E25C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000000063A8009FB3977FFBBBB8007F047800000FEA2A894CB738C5D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000000006E78581FF3BA7FFB3BE817FFFFFC00001B944553394E7185D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "0000000030001C3E00017C7FBFEE3FECFFBC0EFC75FF000000000000D43E1B07C1F03ECE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000030000C000000787FDFCA1FBAFFFF9FFC3840000000000000F8F0F87E0F81F0EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003000083300001B7CFFD01FFFFFFFFFFC39F7BCC00000000073C3E0F03C0F80EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000030000C1441000FFDBFD01CF1FFFDFAFC187F996C00000001C50F07C1F07C1CEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "000000000000042EFB0047EFDF983EDDFFFD6870180FFFFE00000000D43C1E0F83607C4E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000042FE807FFFFDC1B4245FFE7FEF01E1CFFFE00000001F8F0F87C1F07C0EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000004573043FFFEFF1C0FFFEF67FFE03E7DFFF000000000B343E1E0783E00EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000005E78047F17EFFF873FFFFCFF3C0FE7DFFF200000001E50F0F83C0F03EEEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "0000000000000ED6C667B33F7DF0DD79FFFE258A7E19FFEB00000000C46C3C1F0781F0EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000074CC6665C7FF80069F7BFDE31807DC3FFE500000001F8B1F0783E0F80EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000010000298C600647E0020BB7F9FEC7F007DFFFFBE00000000D38783E1F07C1EEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000200006386130209E002199F9FFCC7F00FFFFF9DE00000001E71E0F0783E0F84E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "00000000200001FA402043FE0693D97FFFB0EF009FFFF9D8800000004C787C3E1F07C0CE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000001C80180067E0013E1EFFFD26E00FB7FFFF9C0000000E9E1F0B0FC1E06EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000036804C004FE000BE667FFF6EE25DFFFE39800000001728787C3E0F07CEEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000800C00107C02A27F07FC6F0E1FDE30231080000000961E1E0F07C1F06EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000E04074F3000000701F800F3C0BFFFF0371F000B00000647C003FFFFFEFFFF97FFFFFBFFFFFFFFFFFFC129FFF793962E0006917FFFFFFFFFFFFFFFFFF00000000E0007640000000FC9FC83FF80F387000007800600001FC0E0068FFFFE0F7F7FFDFFFFBFFFFFFCFFFFFFEBFFFFBF222E0005517FFFFFFFFFFFFFFFFFF00000000C10073B20000008C9FC83FF804080080001800400007C00E03FBFFFFF1F7BCFFC3FFFFCFFDFF9FFCFFFFFFF9FF6002F0006D97FFFFFFFFFFFFFFFFFF00000000C1007FFA0000000F9FDC1F00020000007818000003B00E0701BC7FFFF1FFFFFFFFFF7FFFBFBFFFFFFB7E1FFFE7F012F0006487FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "0000000040007E1E00100007BDFD8F0004100000780000000780070384787FFF7FBFFFFFFFFFF7BFBFFFFCBFFFFFFFFFE7A01CC000ED87FFFFFFFFFFFFFFFFFF0000000040001C0000300007B81FFF700BFC000041FF00000E0007CF8C7FFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFBFFFFFCF00000000C587FFFFFFFFFFFFFFFFFF0000000024006000007000078003FF7C17F8000041F8000018000002003F7FFFEFFFFFFFFBFFFFFFBFFFFF7FFFFFFFFF7C000000007C8FFFFFFFFFFFFFFFFFFF0000000024046000006000018087FEF817E8000080780000780006030381FFD3CFFFFFFFFFFFFFFFFFDFFFFF7FE3FFFF8000000000348FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "000000003000300000600000007FFC5801F00000001E0008F8007D83818CFFFFFFFFFFFFDFFF9FFCFFA37FFFFE71EF6C0000000000788BFFFFFFFFFFFFFFFFFF000000003030200001808000003FD8CC30000000001E00003800FF0380C3DFFFD803FE7FC0006040008CC00FFFEF7F8C00000000002E8BFFFFFFFFFFFFFFFFFF00000000203020000000000820FFF80D3000000030030000700EFF8060C6437E007FC06F5FFFFFFFFE3FFFC0FB87F00000000000001EC3FFFFFFFFFFFFFFFFFF00000000803020000000003F0378F801300000000003C000381E7FC06101BFF01FF8006F7FFFFFFFFFFFFFFE0F803EE000000000001243FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "0000000080B060000003003B8671F071F60000000043E0007040FE000000FE03EF807E6F7FFFFFFFFFFFFFFFF003DC6600000000003CC7FFFFFFFFFFFFFFFFFF00000000088060000006007FF6E3E074E7800000018FA003E381FF0003C01879E00FFC6F7FFFFFFFFFFFFFFFFFFFFFFE30000000006447FFFFFFFFFFFFFFFFFF0000000008004000000400FFE7C5E0DCE700000001FF80018606FC3086807BFC07FF806E7FFFFFFFFFFFFFFFFFFFFFFFF3000000000847FFFFFFFFFFFFFFFFFF000000000C004000000780FF2F8FE04FF700001C0E7F80000E00383006007FC07FF00EEE7FFFFFFFFFFFFFFFFFFFFFFFFFB00000001A67FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "000000000C0007C060E0007E0100128C003FC07FF9000000000000000D071C71E3C78E4EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000008000442C06001BE0180078019B97F3EFF00008000000000CA9471C78F1E3C48FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000800041C086813DE0F9C3E80187FD57FDF7FFFF000000000F539E79E3C78F042FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000C3C0C48DD5E0F951E00767777EAFE0081B000000000A2638E28F1A3C648FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "000000000C0004380CF0FCDE0EA42400763D207CFF901FB000000000854E38A3C78F1C42FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000400041801D8DCFE2024180CB77F5CFF3FA1FFF000000000FB9C734F1E3C7848FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000418079838FF20463083B83FCCFFFFF7B6C000000000F539C51C38F1E042FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000402048831FF00CD0C37BFBD207BFD7FF02000000001A8A31470A3C70E5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000002078B8C247E00E503F028B76EF6FFF987A000000000D14E29E38F1C385AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000601139E0F165125198059B77FF4F79E0BF800000000FA1CA38E3C70E059FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000431F0E80BF7D86A00501C237ED7F78220F880000000D771C73CF1E38E52FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000427C8600BBF01C400E82BC6DE6234C003E080000001A8A59C71458E3C1AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000080005098000A37F41F400DBFF02797FF9C1C1A400000000914A71450E28D052FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000004098001EF7E43D0012BFC84C9FE8E412DE400000000CB1CA79628F3464EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000048280C364FE0120C3007EFE37F50FB8004000000000F6730E7AE3C51D1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000008000486003131FF002043284FFD3FF9FFFCC7F800000001ACE538E38F144805FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N39
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a138~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a138~portadataout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a138~portadataout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a138~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4 .lut_mask = 64'h220A225F770A775F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout  & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout  & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~2_combout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~3_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~1_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a462 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a462_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .mem_init3 = "000000000002000000E342000070794E7DFFEE3FFFEFFC00001BCF32E8045C9999998C4AAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000020000000CD800006033FE7EE47D1FE6BBFC000014C32FE8013C4CCCCCE20AEA6F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000020000006E7C000040FBFF7EDFBE8C0FFF7800000D41635C0016776766310AEB79BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000000D6090000DD5F4FA7CCFE8E9FFFF800001C04FE5C06023B3BBB088BEDBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .mem_init2 = "000000000002000000350E4000BFEF6BFDFFFFBE7FFFF200001E8EFAFE09844CD9CCC40FC77FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000000060F4000052E792D79FFFFFFFBFF00005041FE354004666666620FFBFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000020000000047C00008A73F0FB9FAF3F3BC7F8000B031F79FDE0F733333308FFBF8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000000007C420008A01BA7BBFFF3AFFE7010000521BBEB7F1B1999998C4F37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .mem_init1 = "0000000000020000000038D200187803FFFE77509FECC07801E2B0C3DDE718CCCCCC662CFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000004C4A001230037F3CD1D97F73C000026E67E27FB3766666663302E68CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000004448001E1003EFBDE7D9EF7B8103815BA4FEFED9B3333333188CFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000010000000000C800030809E1D5F7DBB3FF870680C81C27174CD99999DCCC0FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a462 .mem_init0 = "0000000000010000000040700003979DC371FFD967FFC30581D20F3796666CCCE666730DF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000010000000000E0000357C1CF3FF3F87FFD8101801904DF7EB336663333388FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000010000000000800003DFC7AF2FFE7E3FB7C605804010DFFFDBBB33B999CC0DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001000000003380000CE9C7FFDFE8667FFFFB72F0400777FFEDDD99CCCC632DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a438 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a438_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .mem_init3 = "000000000000800000002000000E0A4EC6FFEEA8F7FBFE80000000037C6667773398E307D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000200000000BE7C39FFF88FF7FF98000000003F6BB33B999CE7387D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000019C7C2BFFBCFB7FFE3C000000001FAD999CCCE6318C7D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003C0000041D2FC6FBFBDBF7F92600000000003B6CCCE66739CE03D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .mem_init2 = "00000000000000000000780000701D23A7BFF9C2F7F9BF00000000003D367633398CE307D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000400000381E3307B6EBF3A7FBF0E60000000076BBBB99CCC63987D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000078021646EFDF7977FFE65F000000007EDDD1CC66338C43D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000074067285EF4E78FFFE284E000000003B6EEAE77399C607D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .mem_init1 = "00000000000040000004800306140BAF07E3FF7FFFFF031C000000003B37733398CC7387D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000C4001000405E69FFBBFFFFFFF80188000000055BBB999CE7338CB57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000CC000000007893417FFAFFFFFF99E000000007ED99CCC67318E4BD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000001E4000000007D853D7DEFBFFFF63FC000000003A6CE677398CE703D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a438 .mem_init0 = "000000000000400000000000000003FE39FB87BFFFFF829C000000003B7773298CE7318BD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000000000001C7EB33F9FFFFFDFC4C1F0000000075B3B9CCC6719C4FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000000000002C7E7E54B7FFFFFD6FC180000000066D9CCE67398C607D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000008018003EE9571EFBFFFFF76309B800000003ACCE67399CC738BD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a474 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a474_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .mem_init3 = "00000000000000000000D8FC5E00CC9DFBDFAC375DAFC8CF609E20072DD8FBB32664BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000021F21DFE000CD29C4C5D9F7FFFFF47E1154007BFDCCC999332547FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000023FFFF4D0000D47DFF4F9BFFFFFFE2C0CEF001BF5EBC4CDD99ED3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000073A8FF0140000970EB9B1DFEBFCF35800A3600FE8FFB666ECCD39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .mem_init2 = "00000000000000000068E0F418C000EFF87BCB0FF9BFFE01C01A3A007F0EF9B3366269EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000001A6707E98E0003B787FDE0F7FFFBFC380103B80BF05FCDD99B314F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000001CE003090F000FEF07FFD0F3EFFFF43000009404999DE6CCCC88979FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000001EC01C0A0E00076F7F1FB07FEEFFFC1020211C0293B4376664646BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .mem_init1 = "00000000000200000040C0D38010037EBAFD8E877BFFFE00039E09E00C3B6999B333334A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000200000003F00FA058037FFE7DDFCDFF47DD400218415354787ECD999998A783FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000200000003E000A05C097F66FF5EF9EEC7FF40404032937833F666CCCC44539EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000200000003E807C05D0C756EBF10BFE7AEFE40032036F1361D933767662019FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a474 .mem_init0 = "00000000000200000000480480780023CCCCB8EFC7FF3A8002E01FF009FAC99B9BB11889BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000000024B0240790049FD7D917F5EFFBB80001813D039EE36CCCCCCC44F9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000000017DC3C03910397FFFD3FFFEE7FF8000004FD0383F3666E6662A0B97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000000037180003E285FDFFC3775FFCF7D800000CF00DC025DB33333118BA57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a450 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a450_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .mem_init3 = "00000000000100000000040000C7F2DFFF7DE0367B7F73F3640B85FC75A66ECCE773318FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000100000000340001267C08D2FEE7FCEFFFF90319000DC07EB3776673998CCD47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001000000033CC000CEB0BFC8FEE3FECD7EFFC4010060CCFBDBBBBB99CCC60FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001000000073A0001C398B1F9E9BBF9FD7BFEC00780A0384F6CDDDDCCE6130FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .mem_init2 = "000000000001000000045600000127C129E7CF7DFFBEEB400E80F83C4D2626E66733188D47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000100000007921000032E81B3BBFBAFFFFFF8F80707F81E82B377733399C64FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007F010002FE68163EBFF3F92EC6CF80E03F00692D9B9B999CE630FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000001C4000001EC741B0BF7BF159FCBFE8050730219B6CCDCCCC67318DD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .mem_init1 = "00000000000080000018000014303D201867BBB87FDDB6081E07703D87B6666673399C4FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000000067C03E09DE21FFF7FEFFE082F07C00D1FB33733B99CE60FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000000C0C3BE19DDA3FDDF7FFBF702D1B78090ED999999CC6730FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000001FDA3FE01FFA1BCFCFBFBFF0271AB001D96CCCCCE67319CFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a450 .mem_init0 = "00000000000080000000000015DE14E01FFE3F6E8FFFEF14182800038DA666667398CE4FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000000000431F0EF7FB73C4FBFFE0000065002363B3333998C630ED7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000000004283F6F7FFFF87DFFFF800000100172D9999DCCE7398FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000040000C5E0FCB7FFFF877FFBF00000000005B6CCCEE67338C4FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a474~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a450~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a438~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a462~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a474~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a450~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a438~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a462~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a474~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a450~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a438~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a462~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a474~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a450~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a438~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a462~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a462~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a438~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a474~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a450~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a402 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a402_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .mem_init3 = "000000000000A0000000000000000C7FC78323E707DF42460000000031339CE31CE38E13D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000000FA0000FD7CF4F3B9F1E07D864000000003D9CCE31C6384713D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000000F4001EFE36FFF3BDE35A5D8144380000076CCE31CE38E3193D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000001073F0133C33C63F81E7FFF3F8001800000336731CE38E31C13D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .mem_init2 = "00000000000000000000032F5EC623C03E41E33E596B3F00000000003B339CE38C71C713D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000E683F9EE0C0B78CE30A5F6F3FC0000000003D99CE39C79C71D3D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000C080831FFC9F70C382B8FF7FFCEBC00000074CC631C73CE385357FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000082000000003FF0617CFCB7FC3F3FBEE77FEEFFE00000F26639C738E38613D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .mem_init1 = "00000000000083008400006E007F98F01367E73F1FE7FFCFFFF000003B339C738E38E393D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008100800000F000CF7CB01883C6FF9EFAF98EFFE000003D98C738E78E385BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000040037F7820FFA38F1FBFDEF9CFFF60000066CE638E71E38E1BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000000D79F820FBFDC73FDF9F7FF3FFE00000BA6738C71C71C39BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a402 .mem_init0 = "0000000000008000000000001FF671307EF19FE71BFBFFF2FFF00003FB399C71873C709BD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000000003A671C07CC014DF7DBF1FCBFFF10407FD9CC718638E1C1BD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000C003CCB2007C0E5C8E3F799FCE7F100C1FE4CE738E38E3871BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000E0074C6200F20C23F7FF2307CBF960591E326338E38E30E39BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a390 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a390_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .mem_init3 = "000000000000800000000000043C6200735E3FBFF7000FCF41C016787B318C79C78C781BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000001FFE7C0031BE150FF70189CF80C072F9F99CE31C71C71E1BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000000000FEEF800FE8E7C07F80019CFC0C353E1ECCE73C718F1C79BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000100000000000000FD0607F0A66F333E0013CF80C37651F6631CE3CE3C709BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .mem_init2 = "00000000000100000000000009673E03E1BFF9928000139E0080F271F331CE38E38E1C1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000C7318141F8FF13C00312F60004D2B3799CE39E38E3871BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000007100DFC1A3DFC0049FE000E7890164CE31C78C38E1DBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000043C3E30E73FCE01B8EE000FD8D8FB6631C71C70C385BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .mem_init1 = "0000000000000000000000000000683BB81C9E08F0000E7801F0C8E8FB39CE38F1C38E13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000002001070A8BE30FC61F8018CFC02D0E4F83D9CE78E1C60C3DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000000300F038CC7E18FCBB78007FCC1B7FA7F86CCE71E78E38785BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000180000000000000BC18407E78F9A3B80045873DDDF9FCF6639C71E38E1E1B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a390 .mem_init0 = "000000000001000000000000007FE1E67B38E7E33001AF3BCFFCB37C7B39C71C71E3839B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001000000000E0003F801841F1FC90F000D3C3B6FFFB3B83D9C638E1C78E05BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001000000000E000259E104F801B31E0008FC7FBFDFF7F3ECCE38E38F1E3853DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000018000000000F200E1F088001C7C0680007EFF8F7FDF9EE6738E78E3C70E1BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a414 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a414_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .mem_init3 = "000000000000400000003C9DDDDDBEF19797F7C3E7DF0000030000003D33398C731C7193D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000003C7F97FB79F7FFBFC7C1FF0780000000000045998CE638CE1813D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000003D799FF789FFD3FF43E091D56000000000007EDCCE339C638E13D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000189E9ABEF10F9BD9EF873DD9DEB000000000007B6E7319C738E393D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .mem_init2 = "000000000000400000030F5B7FF37F8F8FEFFCDFA3FBB86000600000193339CC718C7093D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000001F059FF7FF7FFF09DFFFDDB3F7E0340000000055B98C6738E71C13D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001C38DA2B86FFF045FFF7D7FBFFE100000000076DCE7318E31C713D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000049419181107B7D1FCFFFFBBFFC6FFE000000007B66339CE71C6393D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .mem_init1 = "0000000000002000007E21FE0000753FFB0777EFEBFF5BCF000000003D3338CE31CF3813D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000200000FC40F0000007FFFCE76EFEFBFDDC0D000000002499CE731CF38C13D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000200000CC9C70000007FB7CF36FFFFFF1405E0000000076CCE739CE39E313D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000E00000B3983800008FFF4FFC7FF861FD4066000000007B66318C739C7193D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a414 .mem_init0 = "000000000000E0000000801000008F3CCFFE7BF00F9F6017800000003DB39CE738C71C13D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000E0000000000000003E3EA1FBFFDC0753003E000000003499CE738C71C713D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000A0000000300000001FFFFFE3FFF607F9C09C0000000076CCE318E718E393D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000081000000000000001FEFEF83BBE61DFFC0DC000000007B6631CE71863853D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a426 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a426_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_a_first_bit_number = 6;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .mem_init3 = "00000000000040000000200000024C6F1BFBF7FFFFF8980F000000003F663339CE630CCBD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000020000406CE283350A67BDFD99FEC0000000055BB99CC67318E03D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000000022721CCBDFF6C7F61DFFC005E0000000036D9CCE7319CE303D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000000038601C67F3FEFFF77FFFFFFE000000000384CE6739CC63983D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .mem_init2 = "000000000000400000019E03C0052F6E7E7B9A7EB77C0000000000003D7633B8C6739C03D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000040000003F3C3801FBFCFFF4FFEAF77D000000000000075B399CC7398C703F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000019FC10005FECF330FCE1DDFF000000000000076D9CCE739CE7383F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000009761801EFCFDF689BA3FFFF00000000000007B4CE7338C631CC3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .mem_init1 = "000000000000400000023F61F09592BD3983FD7DEF700000000000003F36739CC739C63BF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000007F6BF98C45A510CFFFFFA76000000000000055BB98CE738C7383F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000007959786F277B03CF3DFFE22000000000000076DDCC6318C738C3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000039D5715E2FFF028E3FFFE6200000000000007A6EE7398C738E03F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a426 .mem_init0 = "000000000000400000001F7289EFFE8E3902FDFF7F600000000000001937319CE718E303D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000001F3B83F4DC8E7F137DF3B3F000000000000075B99CC631CE39C3D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000001EF742734E5FFFBCF7E3B1FC00000000000056CCCE739CE31C43D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000004000000014F7E6EE6F5F9F1FDEC5E5FA0000000000007A666739CE71C713D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N27
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a414~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a426~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a390~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a402~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a414~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a426~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a390~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a402~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a414~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a426~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a390~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a402~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a414~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a426~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a390~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a402~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a402~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a390~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a414~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a426~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~1 .lut_mask = 64'h028A46CE139B57DF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y30_N45
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~1_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~0_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~1_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ) ) ) ) # ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~0_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~1_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~0_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w6_n4_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0 .lut_mask = 64'h000005050A0A0F0F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout  ) ) 
// # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout  ) ) # ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10_combout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10_combout )) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(gnd),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~10_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~5_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11 .lut_mask = 64'h002288AAFFFFFFFF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y30_N37
dffeas \data[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_rom|altsyncram_component|auto_generated|mux2|l6_w6_n0_mux_dataout~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[14]),
	.prn(vcc));
// synopsys translate_off
defparam \data[14] .is_wysiwyg = "true";
defparam \data[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a343 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a343_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .mem_init3 = "00000000FFFF0000000000000001F8000000040000000001080000001980C3C1E1E0F0601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000037C800000C00000000000100000001C41F07070781F241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000000FF400021C0000040000000020000061FFC1C0E0F87E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000001E70000778200002000000806000613870F0703C3F0601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .mem_init2 = "00000000FFFF0000000000002003338000200000004000000800000218E1C1C1E0F87E641FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000003E01E1C00000000000200000101040023C7070787A1E1FE41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000304078E0000180000000000040004000271C1E1E0F07E1E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000007F0040100000620400C000004000010039C70787C3E0FC641FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .mem_init1 = "00000000FFFF0000000000007E04001C00002004E0400000000098000CE1C1E0F07E1F601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000FC06701E00000000000000000000F000047878381E1F03EC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000F007FC1000000002000000000006C000071E1E0E0783C06C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000700FF80000000102000000000044000003878783A1E0FC281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a343 .mem_init0 = "00000000FFFF000000000060FC01F80000000200000000000800000080E1E1F0F83C0FA81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000FBFE21FC000000000000000200000000037C78783C1E0781E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000003C3E31F980000001000000060000000033BE1E1E0F07C1F0681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000080030DA0000000200000008000000001F73078381E0783E281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a379 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a379_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .mem_init3 = "00000000FFFE000000000000004F0C00000001F8000009CFC01E02000CC638F3871C3C240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE000000000000001E3800000081BF00000187001B040006638E38E1C707A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000022C0003C78000000013F80000006002100001339C30E3871E3A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE000000002000009C7000003C001E0000001F80200C00599C71878E3C78E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .mem_init2 = "00000000FFFE000000000000008E30000004001CE000101F802008004CC61861C78F0E241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE000000000000000E00000003400FC000004F0000000006638E1C61E3C7A41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000000006800000018007C0000001800000001338E38E1C78F1E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE000000002000001F80000000C006F0000C1F80000000198C71E38F1C3C241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .mem_init1 = "00000000FFFF000000000000000C600000005019B000391F800000000CC61C70E18787240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000444000000001E380003E0DC000000006738E1C7061E1A41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000000F880000000C0E000183DC00000000338E38F1E3878640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000041E400007040C06000121FC0000000198C70C3838F1FA41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a379 .mem_init0 = "00000000FFFF000000000000007006000010CFC40000061F800000808CC71C78F0E3E3A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000010043000001841F000018233C000010006738E1C3C78F8640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000408063800000061F40000C4F3800003080338E3870F1E1E240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000008030C00000061E00000407B80000388198C78E183C787A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a355 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a355_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .mem_init3 = "00000000FFFE0000000000000000F8000000005F200000000009D8000031C07F1E1E1FA41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000000DE000000008800000000000038000921F04FC787C7A01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000001F000000000000000006000062004000104DE1F1F0641FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000018001E0000000048180000040000E400000D301C787C3C201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .mem_init2 = "00000000FFFF8000000000000C21F000000008C0F00000000000D0000020601F0F0F87A41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000060E3C000C0000060300000000000E00000006063C3C3E0E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000030E3800000000000000000200000C00000018070F0F078A01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000038FE0000000000000C000061E00040000002801E3C1E1F201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .mem_init1 = "00000000FFFF0000000000081BFC00000006002780000000000040000000C687870783E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000008CC7001031400077800004000000320003010001E1C1F0201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000008C01F0000840001FC0000000000033000007003878783C201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000001F80006006002600000004002190000BF001E1E1F07EC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a355 .mem_init0 = "00000000FFFF0000000000000030CC000000980000000000800018000017818783C7F0E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000408C0000009C000000000018000000000CE1F0F0F0F8201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000004075000001CC400000000078000000003C3C7C3C3C1FA81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000000000F8000040080000000000080000000E000F0F078783E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a367 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a367_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .mem_init3 = "00000000FFFE00000000000018000F000001C0E00000001F000006C04CC61C3C60E1E1E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000000000004001E00000181D00007805E00000C008673871E187838241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000000C003200C000039800018030000004418338E1C70E0E4FA40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000000C00E678000016000001800C00000091198C7870E3C7A3E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .mem_init2 = "00000000FFFE0000000000000601C37000010000000200040000003C0CC31E3C78E0F8E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000000000003810130000300C000000000000018FE0640430F1E3C38201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000080200033000000070000000400000018E0380200FC78F0FA01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000080204000000001070000080200000030F0080600CF1E3E1E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .mem_init1 = "00000000FFFF000000000000000011A000003BE0000000800000481E0020001E7C78F8641FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000001003F8000003C40000001800C00C0001840800F9F9E1F249FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000004103F9C000003C00000000003C0000001240100FC3C787E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000081C00000F80000000010700000003040300FF1F0F0E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a367 .mem_init0 = "00000000FFFF000000000000000087000000800000000010000000803230381F9E3C3C241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000060EB0000001000080000000000400000200602FC70787A41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000003E0000010060000000C0000040000000C600FE1E1E1E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000300000070000000000300000000000040000818601F78787C241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N9
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a355~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a367~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a343~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a379~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a355~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a367~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a343~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a379~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a355~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a367~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a343~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a379~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a355~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a367~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a343~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a379~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a343~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a379~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a355~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a367~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y45_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .mem_init3 = "00000000FFFFC0000000000000000E0000000200050000000000140461800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF100FFFFFFFFFFFFFFFFFF00000000FFFFC0000000000000003000008000000100000000001C0060700000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFF00000000FFFFC000000000000000300000000000018000010001100038000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0201FFFFFFFFFFFFFFFFFF00000000FFFFC000000000000000600000000000000000001801120226000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00621FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .mem_init2 = "00000000FFFFC000000000000000440000000000040000000000040003000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800221FFFFFFFFFFFFFFFFFF00000000FFFFC000000000000000000000000000000000000000040000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000201FFFFFFFFFFFFFFFFFF00000000FFFFC000000000001000000000000000800000000000400018000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000441FFFFFFFFFFFFFFFFFF00000000FFFFC000000000001000040000400000000000000000000018000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000E41FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .mem_init1 = "00000000FFFFC000000000000000180000000000100000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF80000000241FFFFFFFFFFFFFFFFFF00000000FFFFC000000000004000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF800000000343FFFFFFFFFFFFFFFFFF00000000FFFFC000000000084000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF7FF8000000001243FFFFFFFFFFFFFFFFFF00000000FFFFC000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFC7F00000000001443FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a295 .mem_init0 = "00000000FFFFC000000000000003800000E00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF80000000000000643FFFFFFFFFFFFFFFFFF00000000FFFFE000000000000000000007FC0000000000000000C00080000000000000000FFFFFFFFFFFFFFFE07F000000000000000643FFFFFFFFFFFFFFFFFF00000000FFFFFFE000000000000000000FFC00000000000000300000400000000000000003FFFFFFFFFFFFFC0000000000000000002643FFFFFFFFFFFFFFFFFF00000000FFFFFFFC000000000000000007F0000000000000002000000000000000000000000000000FE7FF000000000000000000002643FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a307 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .mem_init3 = "00000000FFFFE000000000007680001001980000000100000000000001E03800003F80E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFE000000000007660003001FC00000000000000000000107C06000003F8081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC0000000001CF61C003200BC080000000000000000001C0F800000001FC81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC0000000000001C2003040190C0000000000000000008781F000000001E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .mem_init2 = "00000000FFFFC00000000000000200C180438000000000000100000000F03C00000090081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000000001B00870007A0000000040600000000107C030000007C081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000000001B01800000B0030000000600000000180FC00000000FC81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000000001B0010000070000006030E000000200E00E800000000681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .mem_init1 = "00000000FFFFC000000000000032307400004000000300040000000003C01E00000000281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF7FC00000000000043011E0000060403803800000000000007C0200000000081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC0000000000000000060000022409001800000000006180F8000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC0000000000000C003618001A3460033000000000000C601F000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a307 .mem_init0 = "00000000FFFFC0000000000008C0037000042040000C00000100001903801000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFF00000000FFFFC000000000000000030000060000040000000000080130780000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF00000000FFFFC0000000000000000900000200000000000000000C01B80E0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF00000000FFFFC0000200000000000D00000042000040001000004000FE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a319 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .mem_init3 = "00000000FFFFC000000000083800000000000000000007000C00010011E0641C07807E681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000818200620000000006000008FE00C00000018781C07C0781F681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000F0204C20000000001C018007F03C4000008E0E0300F01F03E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000001E001C0000000000000030007F8388000000383C0181E01F0681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .mem_init2 = "00000000FFFFC0000000014003E000000040000000000F043100000000E0F01E81E03F681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC0000000000001F8000001800000000040004108000018381E03F07C03E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000000C77800000080000400007090413800008E0E06007C0F80681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000000C318000000600000000079F0010000000383F0000780F8281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .mem_init1 = "00000000FFFFC0000000001841F800000070000009C073E00000000011E0780701F81FE81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000019007800000270000030C071E0000000001C3C0E01E01F01E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000019E0700000007000000780C0F0004000008F0700001E01F0081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000001E440000000781001180681E0000000000381E00003C03F081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a319 .mem_init0 = "00000000FFFFC00000000001CC80000000787803008943C00000000011C07C00007C03E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC000000000030380007000710000004061C00000000018380600000FC0281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC000000000020300003001F80000004001C0000000008E0F00000381FE081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC000000000003F80000001FC0000000000F00000000007C1E00000F00FE81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a331 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a331_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .mem_init3 = "00000000FFFF80000000000001180000080000000000182000200E9CB1E0F0F0781F03EC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000041B000000000000000001800002003889C787C3C0F03E0681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000CC7000000000000000001B00000401009E1C0F8781F07C281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000001F86000001800000000007B0000B8C000B38783E0E07C0FAC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .mem_init2 = "00000000FFFF800000000003F9C00010000000000000390000E1000031E1E0783C1F81E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000603C1838020180000000000080000000000DC78781E0783F8281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000C0181C7C0003000000000020400000000000E1E0E03E1F03E0C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000001CFFFC000000000000006000000600000038783E07C3C03E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .mem_init1 = "00000000FFFF80000000005032FE000000000000000806001000000011E1F0780F07806C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000007073F8100000000000000C82003300000018783C0F03E07C2C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000038F37000000080000000233E00430000008E1E0781E07C0FE81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000007E3B001000000000000007300003000000038781F0780F81E91FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a331 .mem_init0 = "00000000FFFF8000000000761900300000000000010180601F80000000E0F07C0F81F82F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC000000002B80E00300000000000004180C0C700000018781C0F81F03FA91FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC000000000001C0030000000030000038380060000008E1C0701F03F83E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC000000410001C00200000000300009003E006100000030380303E07E0691FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N24
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a319~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a331~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a295~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a307~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a319~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a331~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a295~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a307~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a319~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a331~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a295~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a307~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a319~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a331~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a295~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a307~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a295~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a307~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a319~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a331~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = "00000000FFFF800000000000000008000000004060000000000000000080D80041D00302020081800200000000000FFF80000C00008810443FFFFFFFFFFFFFFF00000000FFFF80000000000000000000000000C1400000000000000F0100E00001DC0023000001C00000000000000FFF80000C00009832487FFFFFFFFFFFFFFF00000000FFFF8000000000080000000000000080600000000000000F1180200001C40830000000C60004000000001FFF80000C000038224873FFFFFFFFFFFFFF00000000FFFF000000000000060000700000000020100000000000000000B09009E5800C001020080080000000001FFF80000C0000284010B37FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = "00000000FFFF8300000000000C0004700000001000000000000000004000C00008010010001C20020000000000000FFFFE0FFC000088C121E3FFFFFFFFFFFFFF00000000FFFF8000000000001C6404001800000000000000000000007000200080000000C04C20000000000000000FFFC407FC000018886189FFFFFFFFFFFFFF00000000FFFF80000000000009E103001000000400100000000000000001800400900000000000000000000000005FFFFE07FC0000390043433FFFFFFFFFFFFF00000000FFFF80000000000003E003E0000000040230000000000000800000000050000000000008000000000000DFFFFF13FC00000A008604BFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = "00000000FFFF80000000000003F001CC000300000460000000000000000000000000000008000004000000000000DFFFFF03FC000082210C0CBFFFFFFFFFFFFF00000000FFFF8000000000000041091C0003000004C08000000000000000000000000000000000000000000000000FA03C000C0000B600080EFFFFFFFFFFFFFF00000000FFFF80000000000000018F3C000000000CC10C10000000000000040000020000000000000000000000000C000C001C00003402180FFFFFFFFFFFFFFF00000000FFFF80000000000000000C58000000001C8004000000000E40880C00180000000000006000400000000000002C001C00004C0210FFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = "00000000BFFF8000000000000000010000000000300040800000000C06800418100000000000006000001800000000002C000C000088027A0FFFFFFFFFFFFFFF00000000FFFF8000000000000000000000000010300081000000000014C20000000800000000004000000000000000003C001C000098027E0FFFFFFFFFFFFFFF00000000FFFF800000000000000000000000002070008000000000003C0ED2060000000020000000010000000000000038001C000038187E0FFFFFFFFFFFFFFF00000000FFFF8000000000000000000000000020C0000000000000000087500001100000E00000000000000000000001F0001C000000186FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "00000000FFFFFF803F00300100000000000000200000000000000000000003707E10003C0E141007D92D1FE030000FFF80000C0000880008080797FFFFFFFFFF00000000FFFFFD807F0000300000000000000000000000000000000000000FF09C10003F0E80001F9B001EE83C000FFF80000C000018000000019FFFFFFFFFFF00000000FFFFFD00020000000000000000000000000000000000000000004F70FD12003FC60000039B001CE83C000FFF80000C0000380000002147FFFFFFFFFF00000000FFFFFF000000301B8000000000000000000000000200000100007F70EC1FE03F00000003DB0E1E6838000FFF80000C0000A800000001FE7FFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "00000000FFFFFF000000002F8000000000000000000000000000000100007F70E01FB03F00000003BA5E3FE838000FFF80000C00008000000001FE3FFFFFFFFF00000000FFFFCF800000606F8000000000000000000000000800030004001F70801E003D30481003B8C23F883C000FFF80000C00001800000021FE3FFFFFFFFF00000000FFFFCF8000007CFF8000000000000000000000000000070000001F708012001C60000007B8423F883C000FFF80000C00003800000221FE7FFFFFFFFF00000000FFFFCF8000007FFF80000000000000000000000020000F0000001F74C012B00F00000007B8423F2838000FFF80000C00002000880001CFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "00000000FFFFCF8000007FFF8000000000000000003080000000060800E01F70801800270000000FB8003FE038000FFF80000E000080030008069FFFFFFFFFFF00000000FFFFCF0000007FFF40000000000000000000C0000000000001C01B60001800370000018FB8063FE838000FFF80000C0000100600188F3FFFFFFFFFFF00000000FFFFEF0000007FFC00000000000000000000C000000000000102077000102033C100018FB8663FE038000FFFC0000C0000100800101B3FFFFFFFFFFF00000000FFFFD9000000FFF8000000000000000000000000000000000082036000000033E0005007F800000038000FFF80000C000040000420967FFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "00000000FFFFC80000007FE3800000000000000000000000000000000080016000000039F0004801B800000030000FFF80000E000080000440B4FFFFFFFFFFFF00000000FFFF840000007FC300000000000000000000184000000000000C101000006FF8784003C0BFC00603F0000FFFFFFE0E0000100004C028FFFFFFFFFFFF00000000FFFFC40000007FE3000000000000004001802CC000000000C0EF067000003FF818008000BF800C61E0005FFFFFFFFE00001000048059FFFFFFFFFFFF00000000FFFF8000000043F100000000000000000100446000000001C0860C7000003FFF0043800030801861D800DFFFFFFFFE00000C000512F3FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "00000000FFFF80000000000000000000000000240000000000000000038118000008040000000000000000000000000071001C000080187FFFFFFFFFFFFFFFFF00000000FFFFC0000000000003800000000000000000000000000004000000000000000000000000000000000000000001001C000010187FFFFFFFFFFFFFFFFF00000000FFFFC0000000000203810000000000000000000000000000000000000000000000000000000000000000000002001C0000301FFFFFFFFFFFFFFFFFFF00000000FFFFC000000000000001000000000000000000000000000000000000000000C000000000000000000000000000001C0000101FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "00000000FFFFC0000000000001000000000000000000000000000000000300000000000000000000000000000000000004001C0000801FFFFFFFFFFFFFFFFFFF00000000FFFFC0000000000000000000000000000001000000000000000000000000010400000000000000030000000004001C0000981FFFFFFFFFFFFFFFFFFF00000000FFFFC0000000000000000000000000000080000000000000000200000000000060000000000000700000000008001C0000301FFFFFFFFFFFFFFFFFFF00000000FFFFC000000000000000000007E000200000000000000000002000000000580000000000090000780000000080001C0000001FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "00000000FFFF8000000000000000000007F8000000000000000000000000000000001800000008000C0000400000000006001C0000801FFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000000007FC00000000000000000000000000000000000000000800000000020000000000001C0000981FFFFFFFFFFFFFFFFFFF00000000FFFFC000000000000000000003F800000000000000000000080000000000000000000000000000000000000000001C0000381FFFFFFFFFFFFFFFFFFF00000000FFFFFF800000000000000000000000000000000000000000420000800000000000000000000000000000000000001C0000001FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "00000000FFFFFFF00000000000000000000000000000000000000000020010000000000000000000000000000000000000001C0000800FFFFFFFFFFFFFFFFFFF00000000FFFFFFF0000000000000000000F000000000000000000000000010000000000000100000000000000000000020001C0000980FFFFFFFFFFFFFFFFFFF00000000FFFFFFF0000000000000000003FFE0000000000000000000000000000000000000000000000000008000000000001C0000180FFFFFFFFFFFFFFFFFFF00000000FFFFFFFE000000000400000007FFF8000000000000000000000000000000000000000000000000000000000000001C0000100FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "00000000FFFF8000000061AD00000000000000000089E1C000000000400C3040000000FD800E000000000200C000CFFFFFFFFC00008C000600B3FFFFFFFFFFFF00000000FFFF8800000001998024E0000000000034C887E000000003006003800000001F8039800000000003C0004FFFFFFFFC000008000001E7FFFFFFFFFFFF00000000FFFF80000000C1C1C0DFF3FF00F0000064C000000000000E0020000004200013F430000000000001C0000FFFFE000C0000180000534FFFFFFFFFFFFF00000000FFFF80000000C0104059F3FF00400000648040000000001C00004302000000037810000000000000C0000FFF80000C0000080000028FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "00000000FFFF860000000000801FF8FF000000006C00C0000000001F01800006040000007CC0040000000000C0000FFF80000C0000CC0000249FFFFFFFFFFFFF00000000FFFF860000000000801FFFFF000000001800C0000000000001000182184180003CC004000000000040000FFF80000C0000180031483FFFFFFFFFFFFF00000000FFFFE000000040000000BFFF00000000300180000000000000018180000040003C6700000800000100000FFF80000C0000180001183FFFFFFFFFFFFF00000000FFFFE0000000000000003FFE8000000000004000000000000083E0000000000C04C218000800000000000FFF80000C000028004100FFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "00000000FFFFE2000000000800022FFC000000008000000000000008000E4003E000500001C476100000000020001FFF80000C00008800C9807FFFFFFFFFFFFF00000000FFFF23000000000001003FE0000000000001C00000000008000470030000180C81C4FF030200000000001FFF80000C00001C0084132FFFFFFFFFFFFF00000000FFFF170000000000070000000000000140000000000000000004200300A0180000C0FF030080000000001FFF80000C0000380104532FFFFFFFFFFFFF00000000FFFFBF00000000001F000000000000000000000000000000400000000000600B0E007000C400000000001FFF80000C00002803048647FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "00000000FFFF3200000000001C00000000000000840000000000000080008020000000081E0338000400000000001FFF80000C000088021483C7FFFFFFFFFFFF00000000FFFF1200000000021E4040000000000088000000000000001801E0000C00000088431E00C000000000001FFF80000C00001804110FEFFFFFFFFFFFFF00000000FFFF0000000000020C000000000000001800000000000000000170002C00840000001800C240000000000FFF80000C0000180C921FFFFFFFFFFFFFFF00000000FFFF800000000000000020000000004050000000000000000001460020000100600200208280000000000FFF80000C00002C08423FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N6
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a211~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a235~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a211~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a235~portadataout ))))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a211~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a235~portadataout ))))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a223~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a211~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a235~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6 .lut_mask = 64'h04158C9D2637AEBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a283 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .mem_init3 = "00000000FFFFFFFE0000000200002000000000000000000003E00000000130600000000000000000000000000000000000000000000443FFFFFFFFFFFFFFFFFF00000000FFFFFFFA000000180000180000000000000000200000000000000C0000041F4700008000000000000000000000000000000EC3FFFFFFFFFFFFFFFFFF00000000FFFFFFFB0000000100005000004000000000006000000000001818000001B117C00000000000000000000000000000000026C3FFFFFFFFFFFFFFFFFF00000000FFFFFFFB000000000000000003FD80000000800000000000000C000080078815C40001000000000000000000000000000024C3FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .mem_init2 = "00000000FFFFFFFB000000000000000007FFF00000030000000E0000001F000380C600E040301000000000000000000000000000000C87FFFFFFFFFFFFFFFFFF00000000FFFFFFFE000000000000000007FFF800000300100006000000180003800788E00C76B018000000000000000018000200000C87FFFFFFFFFFFFFFFFFF00000000FFFFFFFE00000020000100000FFFF000000600100000000000003003001F807004E674C9000200000008000080000E00004C07FFFFFFFFFFFFFFFFFF00000000FFFFFFFA000000200000000007E00000000600000000000000006000001FCC60E080E4800001B000000C000000000E00004487FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .mem_init1 = "00000000FFFFFC000000002000400000000000000007400000000000000260001C4FE20430106000004800000000400000000E00000C87FFFFFFFFFFFFFFFFFF00000000FFFFC0000000002200180000000000000007E00000000000000000781849E00010E00000000000040060000806000E00001C87FFFFFFFFFFFFFFFFFF00000000FFFFC000000000000038000003F0000000078000000000000001007C1840C1FC71C6600008030020002100080E000E00001C87FFFFFFFFFFFFFFFFFF00000000FFFFC000000000000020000007FC00000000000008070000000200F830020EFE67C00000387000203C0180001F000E00004C07FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a283 .mem_init0 = "00000000FFFFC00000000000002000000FFC00000000000008000000000201F230000E7F0780000F203018007C0C00001E000E00000807FFFFFFFFFFFFFFFFFF00000000FFFFC000000000000000000007F0000000260000000000000000002C00FE1BFF8080086F0083C001F80000003C000E00001D0FFFFFFFFFFFFFFFFFFF00000000FFFFC0000000000000C30000000000000000000400000000000000000008000082070060004300E0860002007E000E00005F0FFFFFFFFFFFFFFFFFFF00000000FFFFC0000000014020CE000000000000000000041000000000000000000000000007002003CC01F186040000FE000E00004D0FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a259 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .mem_init3 = "00000000FFFFE000001000000000000000400000000000000038000000000090042703D9B28300E70138FEC500000FFFFF7FFE00000100A4847FFFFFFFFFFFFF00000000FFFFE00000080202003E0000000000000000000000080000000000F9CE0FFF71FF01807EE388FFC500004FFFFF7FFE0000300246053FFFFFFFFFFFFF00000000FFFFE000000800020BFE40000000000000000000000000000000007D660FFF713800C380E6805C4700000FFFFF7FFE0000380273063FFFFFFFFFFFFF00000000FFFFE004010000032FE0000000000000000000000000000000000034671FFFF8F400438F82004CC1C0000FFFFFFFFE00009C4029EFBFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .mem_init2 = "00000000FFFFF0000001000037E0000000000000000000000000000000000001BF39FFE0E7807FEF8F806244C0000FFFFFFFEE0000044019F37FFFFFFFFFFFFF00000000FFFFF000000100001FF8040000000000000000000000000000000001FE3DFFF3E6821FF90EC830E4C0000FFFE0000E00002C001CB6FFFFFFFFFFFFFF00000000FFFFF0000000000017F000000000000000000000000000000000001DBE7F3F27E79E0EE08E8421F640000FFF80000C00003C000EDFFFFFFFFFFFFFFF00000000FFFFF8004000C0000FF0000000000000000000000000000000000E3D9E7F9F8FDE100EC4E4E61FF940000FFF80000E00009C000C7FFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .mem_init1 = "00000000FFFFF8008012000007F0000000000000000000000000000000001FECFE7F9F1F1E18CF83CCE23CDC40000FFFC0000E00000400263FFFFFFFFFFFFFFF00000000FFFFFA000000000007E0000000000000000000000000000000001FFEFF7FE41F3F986FFFCC86006040000FFF80000E00002C00031FFFFFFFFFFFFFFF00000000FFFFF800000001810E60000000000000010000000000000000000FDE3B3FE01FFF1F767BBCFBC01180000FFF80000E00003C04099FFFFFFFFFFFFFFF00000000FFFFF800000001839FE00000000000000100000000000000000007BF383D103FDF9F26311FE8C00140000FFFC0000E0000BC0609CFEFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a259 .mem_init0 = "00000000FFFFFFFC00000003FFFFFFFFE00000000000000000000000000007BFBE8E008FC99E600FCFC8003980000FFFC0000E0000040200E48FFFFFFFFFFFFF00000000FFFFFFFF00000C03FFFFFFFFE00000000000000000000000000001DF9FA3CE8FE1BEE067E3C80FBDC0000FFF80000E0000240102364FFFFFFFFFFFFF00000000FFFFFFFF8E000007FFFFFFC00000000000000000000000000000001FBFF9861F871EC170F161CFB9C0000FFF80000E00003C0002547FFFFFFFFFFFFF00000000FFFFFFFF9FC0003FFFFFFFC00000000000000000000000000000001F3FFE0D0F829FF03C77E78C19E0000FFFC0000E00009C000224FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a271 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .mem_init3 = "00000000FFFFC00000000000614E000000000000000000011000000000000800000000000000002001E040C000040004FE000E00000D0FFFFFFFFFFFFFFFFFFF00000000FFFFC0000000000030CF0000000000000040000120000000000008000000000000000000010000000000000600000E00001D0FFFFFFFFFFFFFFFFFFF00000000FFFFC00001000008200F8000000000000080000E0000000000001FFC000C000000000000000000000000000206000E00001D0FFFFFFFFFFFFFFFFFFF00000000FFFFC00000000280201E080000000000000000020000000000001FFFFEFC7FB100700000000000000000000227000E00005D0FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .mem_init2 = "00000000FFFFC0000000020000880000000000000020000202600000000006F77FF9BFFBF270080001E60F6C80000007FF000E0000010FFFFFFFFFFFFFFFFFFF00000000FFFFC00000C0028000800000000000000000000200000000000007FEFFFBFFF1FE700000004F83DFF0760007FE000E0000380FFFFFFFFFFFFFFFFFFF00000000FFFFC0000000038000000200000000000000000800800000000077FFFFFFF071FE6700000001F89FF0760003FE000E00003A087FFFFFFFFFFFFFFFFF00000000FFFFC0000080030000000000000000000060000002800000000041FBF17FF05DFE40200086005B0FC33200037E000E0000DA087FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .mem_init1 = "00000000FFFFC000008000C0000D0000000000000040000000000000000001FBFCE0707CFF001007E33C0E0000000002E4000E000018187FFFFFFFFFFFFFFFFF00000000FFFFC000000000000009000000000000000000000200000000000003FFEC03C7181FFF1FF9BC000000000001FE000E0000388A7FFFFFFFFFFFFFFFFF00000000FFFFC0000004006000000000000000000000000001E000000000000E41EB030200FFFE7FBF00600800800001EF800E000038027FFFFFFFFFFFFFFFFF00000000FFFFC0000004040100000000000000100000000003F000000000000CE06F804109FFFCFFF7F3FC3800000008EB000E0000D8020F0FFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a271 .mem_init0 = "00000000FFFFC000000006000060000000002000000000000000000000000005FF8F01C009FFF7EE807FFE3BF80000007A000E000018420F0FFFFFFFFFFFFFFF00000000FFFFE0000008020000400000000000000000000000000000000001018C000000419F01EE3C0C0001F0000000BC000E000034021B8FFFFFFFFFFFFFFF00000000FFFFE0000008020000180000000000000000000000006000000000008FDC0000000000000D0000C0C0000C001E000E00003E011AFFFFFFFFFFFFFFFF00000000FFFFE0000000060000180000000000000000000000002000000000000F8000003000000002607E0100000FFFC6000E0000DA09CC0FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y61_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = "00000000FFFFFFFFBFF2067FFFFFFFC0000000000000000000000000000000001FFFBD07819EF47CF7F3A7DBE0000FFFC0000E0000040000317FFFFFFFFFFFFF00000000FFFFFFFFFC03007FFFFFFFC00100000000000000000000000000000F03FFDE01739CF878F3F3F7DFE0000FFF80000E0000040000927FFFFFFFFFFFFF00000000FFFFFFFFF8001FFFFFFFFFFF4700000000000000000000000000000041FFDC032389F00BE3F89CDFE0000FFFC0000E00003C0000183FFFFFFFFFFFFF00000000FFFFFFFFF8001FFFFFFFFFF3FD000000000000000000000000000000100FEE01C0C0000BC3F0187FE0000FFF80000E00008800000D3FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = "00000000FFFFFFFFF8001FFF80000000000000000000000000000000000000B00003E6004000004BC2F0007F80000FFF80000E0000040000279FFFFFFFFFFFFF00000000FFFFFFFFF8001FFF80000000000000000000000000300000000000000000F6020000807980E0407FC0000FFF80000E0000200000239FFFFFFFFFFFFF00000000FFFFFFFFC0003FFF80000000000000000000000000C000000000011C8000770F9001803E000007FFC0000FFFFE000E000038000001CFFFFFFFFFFFFF00000000FFFFFFFFC0003FFF80000000000000000000000000C0000000000776003C07EF4E010032FFF003FFC0004FFFFFFFFE0000E8000049E7FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = "00000000FFFFFFFFC0001FFF8000000000000000000000000000000000000777C1FF01FFE700000FDFEC19FFC0004FFFFFFFFE000024000000A7FFFFFFFFFFFF00000000FFFFFFFFC0001FFF80000000000000000000000000000000000003F7E7FFE0FFFFC0001FBFEF1BFFE8004FFFFFFFFE00004000010073FFFFFFFFFFFF00000000FFFFFFFF81003FFF80000000000000008000000000000000000000F0C126003FFF80001FBF8637FFF8000FFFFFFFFE00003000008079FFFFFFFFFFFF00000000FFFFFFFE07001FFF80000000000000820000000000000000000000700000001BFF80003F9800027838000FFFFFFE4C0000E00004003DFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = "00000000FFFFFFFC0F003FFF8000000000000180000000000000000000000072001C08307800001F9800000038000FFFC0000C0000800004003CFFFFFFFFFFFF00000000FFFFFFC00F003FFF80000000000000000000000000000000000000704018083E2C00001F99601FE018000FFF80000C000010000C009E7FFFFFFFFFFF00000000FFFFFFE00F003F1F8000000000000300000000000000000000000370C018083F8000001F18001FE018000FFF80000E0000380008001F7FFFFFFFFFFF00000000FFFFFFE00F0038038000000000001000000000000000000000000770CC10003E8004001F98403FA038000FFF80000E0000980008080F3FFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a259~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a283~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a259~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a283~portadataout  & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \my_rom|altsyncram_component|auto_generated|ram_block1a259~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a283~portadataout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a259~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a283~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a283~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a259~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a271~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8_combout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9_combout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9_combout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9_combout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9_combout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~9_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~8_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~6_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10 .lut_mask = 64'h012389AB4567CDEF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000FFFF000000000001000001000000411E610000010000000124CC6318C618E3A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000007000001000000001623000003C000000109998C718C63CFA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000640010000000012132200000000000000033318C638C71FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000100000020001162000000000000009266318C631C71A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000FFFF8000000000000000800020204103E7000003F8000001248CC6318631C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000C0002080400166000013E000000009998C6318E30FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000400000400081E600001000000000033318CE318E39A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000000000000016C4E70000004000000012467318C718E3A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000FFFF800000000000000020000000002067000003F80000012488C6318C638FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000020001200080660000000000000009118CC618C73BB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000000819066000000000000000323318C630C63A8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000000000008060C60000004000000016446338C631C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000FFFF800000000000000200000000038706000000000000012488CC6318E31FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000061000000403020200000000000000093198C6318C33A8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000100008680000044000040000000000000000262331C6738C7ACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000005C000100400083800000000000000010C446318C638FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000FFFFF8004000002001040CC00027320FE0FFC00000000000231C70F1E3C3E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF80040000000009E18C0000700EF80000000000000002670C387870F0FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8400000000000BC0000000002DE020003B00000000008C38F1E1C3C3FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8C000000008008000500000239C0F00033020000001198E1C7870F1F1B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000FFFFF8000800080800000020000001800E00000000000001231C70E38387C7B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8001004000000800020000000060E000330680000000471C38F1E1E1FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF80030000000000000000000001F8F000733F980000008C38E1C7878F1B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF80000000418000000128C0000068E0007B201000001198E1871E1E3C3B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000FFFFF8000000040000000013120000800E00033000000001231871C7870E1FB47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8000000101000300038120000040F000332600000000671C70E1C787BB47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF80000002810003000219200004C1E000333F800000008C31E3870E1E1A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8000080201000200000800000230E00003000000001198E38E1C7878FB67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000FFFFF8000001000000000001000000C00F000000000000012318E3870E1E3FBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF98000000000000000010010000107000333800000002471871C3878F3B47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF90000C00000000000010000000006000030000000000CC71C70E1C3C7B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF800004000000000020C000000000200000000000001118C70E3870E1FB47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000FFFF80000000000001400000082100000300000000000001004C889888CCE702000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000000004003000000000000001499113333199F210083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000000000080000000030000000000000000122266662333614703FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000046000A4020040070000000000000008244CCCCC4C67218877FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000FFFF000000000000230040006500000007000000000000010248999919998F2113FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000020000000F400000003000000000000000499332223333B2137FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000005010000C0000040030000000000000001326644C44667212FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000880014000004007000000000000000864C8899998CC217FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000FFFF0000000000000008000040000080070000000000000102499913333333245FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000040000000000000100170000000000000004932266466666201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000200000000100000000700000000000000042644CC888CCC031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000818180800020000500000000000000084C899913133007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000FFFF00000000000000C20087D00000000500000000000001009913226666600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000008000C700000000020000000000000000122644CCCCC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000400000C0000000000020000000000000004264C899991007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000042020000000000000020000000000000000489933366400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "00000000FFFF86000000000000000001FFF00000000000000000000001E0F81F81F80F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC7800000000000000000FFA0000000000000000000000783E0F81F80FF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF84000000000000000000C000000000000033800000000C1E07E0FE0FE1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000000000000000000000000000033E0000000307C1E07E07E07907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "00000000FFFF8000000000000000000140000000000000208000000021E0F83F83E03F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000016000000000000000000000000707C1F81F83F1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC04000000000000000008082000000000033E10000000C1F0FC0F81F81907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC04000000000000000C08C82000C70400033F900000030F83E0FC1FC0F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000FFFFC04000000008000000802D83B09E674000300000000023E1F07C0FC0FF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC0000000000C00080086654D407C2E40003001000000070FC1F07C0FE1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC0200000000C000805A07FED80702E400033E00000019C3E0F83F07F0F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000000000C0180BE3F023026000033A000000030F07C1F83F07F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "00000000FFFFE0200000000000800180763F03082E0000000000000023C3F0781F83F1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFE02000000000000001000610018C6E00002000000000070F83E0FC1F83907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFE00000000000000000001E008386EE000022800000019C3C0F07C0F81F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFE000000000000000000018C100CFAE0000000000000018F0783F07C1FF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N39
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a103~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a103~portadataout  & 
// !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a103~portadataout  & !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1 .lut_mask = 64'h0522AF220577AF77;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000FFFFF800000000000B100080000006D01E00000000000000238E1C1C1E1F0FB87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8000000000003101C0000000650040000000000000006387870F8787FB47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF80000000040001058008000043006000000000000000C61E1C3C3E1E1BC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8000000000002100000000100B600061C000000000119C3870F0F0F87F47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000FFFFF8000002010002000000000371BE4118784000000000330C3C3C3C3C1FB87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFE0000030001FC002000020183304190000000000000063870E1F0F0F1B47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFC0000000009F93860000000B12000800000000000000C61C3C78783C39A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF80000000009F93C00000000200F00C01DA00000000119C70E1E1E1E1F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000FFFFF8000002000079B800000800201FE301018000000000231C3878787879907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF800000000401FB200001804380FF2263000000000000630E1E1C1C3E1B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF804000000000F0601000000206FF20630800000000008E187870F0F0FD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8040000080407840380000020FFE00733000000000111871E1C3C3C3FB47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000FFFFF8400840040C07B000000000767FE1303F0000000000231C70F0F0F0F1D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8400041004007830000000280598301FF00000000000630E1C3C383C3B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF80000000040038187800000705DE00FFF00000000000CE3870E1E1E1FD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8000020006001018780002077BFA0DFFF800000000111861C3C7878FDB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000FFFF8000000000000000000000000000000000000000000000003F80FF01FF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000000000000000000000000200000F807E01F81907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000000000000000000000000000007C07E01F80F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000000000000000000000000000000000000603E03F80FFD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000FFFF8000000000000000000000000000000000000000000000003F01F80FF1D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000000000000000000000000000001F01FC07F03D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000000000000000000000000000000000000780FC07E03FD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000000000000000000200000000000000300007E07E01FFD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000FFFFC000000000000000000000000000000000000000004003C03E03F01F81D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000000000000000800000000800000000000408703E01F01FC0FD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000000000000000000000000000000000000001C0F81F81F81FFD27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000000000000000000000000000000000307C0FC1FC0FF1D27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000FFFF8000000000000000000000000000000000000000000001E07C07C07E07D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000000000000000000000000008703F07E07F03FD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000000000E0000000000400000000001C0F83F03F03F9D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000000000F6F80000000007C800000000307C1F81F03F01D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000FFFFF0000000000000008000192243070200000000000001246630C6186387B87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFE00000000000000000001120C6040200000000000000288C630C61861FA8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFE000000000000000400020C058005E03CF00000000000918C631C61C73B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFE000000000000000200001C058034FFEFE800000000012330C630C71C7A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000FFFFE0000000000000001080084008004BFE3FC00000000124C6318E31C71FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFE000000000000020000020C018001C7FFDC000000000088C6318E31C33A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFE000000000000028000010801C040E797C00000000000B198C718E38C3B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFE000000000000068000842001806497C6C9000000000122318C718E38FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000FFFF80000000000002E0000000802C10D7F80880000000012446318C718E3FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC000000000000200000380800401E720FE80000000010988C638C71861A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC0000000000000000000068406097B3DFE000000000009318C638C7187A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC0000000000001000000004472327F3F260000000000126318C638C71FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000FFFFC0000000000004000000004182744F1F40000000000124C4631C631C71A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000000000000000040403C551B8080000000000988C6318631C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC000000000000000008000004C3F80FFCEC00000000009319C6318E30FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC00000000010000000000000437EE0FFCC00000000009262318E318C3BA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000FFFF0000000000040000000000000800E200000000000001002666663319C720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000060000000000000001F203FF8000000000024CC8CC66331920FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000030000000020B83BFFFC000000000049919988CC63120FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000000002200000601FFFFC00000000001332333319CC720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000FFFF0000000000000000000030000006817E7FC0000000010244446662319C20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000000026000000F81799B80000000002048888CCC623120FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000010000020000181F10400000000000499131919CCE720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000000000000000001C3FBC1C0000000001122662233198C20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000FFFF8000000000000004000000000001C3FCC6C0000000010244C4C4466339201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000010400000000000181B9DF0000000000008989999CC473209FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000104000000000001C01103C000000000041333333198CF319FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000020000001000001867003C00000000081266666633399383E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000FFFF000000000000040000000000000123B96C0000000001324CC8C8CC467330701FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000000000000200043E1E0000000000004999911198CC72C400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000002000010020200003C30000000000000533322233119D20C0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000004100001020010003000800000000001126444C46623321E007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y30_N39
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a115~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a163~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a115~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a163~portadataout ))))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a115~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a163~portadataout ))))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a115~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a163~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2 .lut_mask = 64'h041526378C9DAEBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000FFFF8000000000000000000000004000220000000000000129331198CC638FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000000108000008042000000000000000266223318C631A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000200001800000000C020000000000000010CCC446338CE3A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000001C00000096114000000000000000499988CC6318FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000FFFF000000000000010001C0000041B31106000000000001093333318C6339A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000000008000003086034200000000000002466663308C6320FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000000009800001CC00260000000000000148CCCCC6318C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000000000000000046420000000000000000911198C67399A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000FFFF800000000000000000000082006023060000000000010922223398C633A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000308000000040630400000000000002444466339CCFA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000001064000000000C63000000000000000488888C463199A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000304030000000006300000000000000059113198C473320FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000FFFF8000000000000000604000008004430000000000000120266623398CC720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000080200000000011C200000000000000024CCC4463318F20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000001000000000000C20000000000000000999988C6633120FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000000000000018081C2000000000000000533331198CC63A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "00000000FFFFF80000000010001008000120F3FA03B80C000000000033878783E1F07FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF80000000018000000000000B7380700000000000000061E1E1F0F83E1BC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF00000000080000003060000E6180F03BE30000000000C7878787C1F07B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF80000000018000001A60001F27807003F300000000038E1E1E1F07C3FBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "00000000FFFFFC4000000088000001980003E1FC070000000000000033070707C3E1F1B27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFC4000000040000001800003D8641F00083000000000061C1C1E0F0783B47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF00000000040000004040003FE7C0700BF32C00000000C7070F8783E1FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF00000000000000000040027DFF807003F334100000119C3C3C1E1F07FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "00000000FFFFFC00100000E00000008300460DD80700003000000000230F0F0F0783E3BE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFC00000000C000000003000C00C00F00183000000000061C3C3C3E1F0FBE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFC000000001000300003000C00710F001830000000000C70F0F0F0787FFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF0000000000000700080000400710F001A300000000019C38383C3E1F1F27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "00000000FFFFF8000000000001F00584003000100F0000000000000023070E1E0F0F83F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8000000000001B00080002000108F00003000000000063C38787C7C1FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF801000040000BB800000380017006000030000000000870E1E1E1F0F9B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8000000601C06000F00000021D8060000000000000111C387078783C3B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000FFFFF000000000400000000004000200408000000000000126718C30E38E1FB67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF000000300D0000000400401840000DFF000800000000CC738E38E1873B67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF84400000300000000000003200602DE0003F8000000098C638E3861C3B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF00400100000000000000000220407E00000000000001318C61861870FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000FFFFF820001100000000003800082000100000000000000126630C71871C3BA4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF82000000000000000300A302000402F0003F80000000CC631C71C70E3AC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF000000C0000000000000030200204070003C0000000098C630C30C38FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF00000000000000000020118400384040000000000001331C638C38E3FBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000FFFFF0000000000000000010011200030002002378000001266318E38E3873A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF00000000000000071700176000322020003F800000024C631863861C7B87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF00000000000001025C001B0000601020000800000000998E71871871FE47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF00000000000000000C001A0000C008000000000000013318C71C71C73A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000FFFFF00000000000000000C000F300044004000000000001246318C30C70C3E4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF000000000000000200001210004704400000000000004CC618E30C38FB87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF00000000000000020000303004400440000000000001998C618E38E3BA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFE000000000000001C00002224802940000000000000012318C638E38E3B8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000FFFF80000000000001000000000000000000000000000000000007F001FE01903FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFFFFFFFFFFFFFFFF00000000FFFF80000000000000000000000000000000000000000000000007007F801F903FFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000000000000000000000000000000000000007F803FF903FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000201FFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000000000000000000000000000000007F007F81903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000FFFF8000000000001000000000000000002000000000000000000FE007F807907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000000000000300000000000000000FE00FE00FF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000000000000380000000000000003E007F00FE1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000000000000200000000000000003007E01FE01907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000FFFF8000000000000000000000000000002000000000000000000FE01FC01F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000000000000000000000000000000000007E01FC01FF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000000000000300000000000000000601FC03F81907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000000000000300000C0000000000001FC03F807907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000FFFF8000000000004000000000000000000000000000000000000F803F807FD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000600000000000000000000000000000040000FC03F80FF1D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000000000000000000000000000003C03F007E01D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000000000000000000000000000000000000203F00FE01FD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a127~portadataout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a127~portadataout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a175~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a127~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000FFFF80000000000100FE00000000C2C1040000000000000125988C6319C63BA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000807E0000004826010000008000000000093311867318E3A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000001800A380000004101030003FFC00000000002666318C6318FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000008B0800800001018280047FC00000000094CCC63398C73BA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000FFFF8000000000408A0C0080000003828008FFC00000000129998CC6318C63A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000601BCC00000880010300087FC0000000000923318CE631CFA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000200F00000001800118000F198000000000124463318C6319A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000A020030204012E0000801C0000000000488CC63198C71A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000FFFF8000000000000C140070000000001030538000000001091198C46318C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000008078001000000000001CDE00000000000A233118CC738FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000780000000000000079FF00000000000244663318C639A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000060000002000004007FFF00000000000488CC66339C63A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000FFFF8000000000000C00006000000000007FFF80000000012931198CC63187A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000001000060C0800040002FCC0000000000022223318C431DA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000005000000C0800040447FF80000000000004C4663308C73A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000018000000C0400040417E800000000000049988CC6318E7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "00000000FFFFE0000000000000000000004000038E0000000000000023C1E0F83E0FC1B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF03C000000000004000400000003C600000000000000070F0781F07E0F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF00C000000030020000000000003C6000000000000018C3C1F0FC3F07F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF008000000020020030000000403E78066800000000038F0F83E0F83E3907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "00000000FFFFF81000000010000001200000878FE7F000000000000023C3E1F07C1F83B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF81010000000000001B80018010FE1E3000000000000070F0783E0F83F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF80000000001000000001018001FC1820000000000010C3C1E1F87C1FF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF800000000010000000000300C3F018200000000000018F0F07C3F0FC1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "00000000FFFFF000000000008000208000001A7581E60000000000003383C3E0F87E0F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF800000000000000100040000E7F823C000200000000070E0F87C1F07F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFD000000000000004000600000FF82000000000000010C787C1E0F83E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF9800600000000184000000000FF000006000000000018E1F0F87C1F07B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "00000000FFFFFE000000000000000080004010FF0000060000000000338783C1E0F83FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFE000000010000000000002011FF0400000000000000061E0F0F03E1F9907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFC800000000000100000000011FA20001C60000000008C78783C1F0F83907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFC0000000000011800000390F1E021CFFCE00000000139E1E1F0F83E0F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000FFFFF80000000100000001000000000006000000000000013238E38E1C3871B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF800000000400000000000000001000000000000000024638E3870E1C3B67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF800000000200000010000002200000000000000000008C61861C3870FBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF000000000A0000820000808000401FF7E4000000001199C71C70E1C39B67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000FFFFF80000000020000000000800C000006FE040000000013231C71C3870E3BC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF800002020000000000008008000405E00000000000004638C30E1C387B67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF800000040000000000007000000000809000000000008C638E3C70E1FBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF80000000200000200000000C00400800FC000000000131CE38F1C38F1A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000FFFFFC0000000200000200001108800900067840000000012631C61C70E3C7A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8008800000820C200600008800B0867F4000000000004E31C71C38F1FA67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8000810040800840020001C8020087FFF0000000000088E38C30E1C71AC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF800001004400038000010380181883FFC00000000001318638E3871C3E47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "00000000FFFFF800000004800008000000FC0080003E3E400000000126318E38F1C70FAC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF800000000800020001003783000003ED2000000000024E31861C70C39B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF8010000030000000000010000080007FF8000000000098C71871C38E3E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFF80000020200000000000002000000033800000000001318C71C70E387FA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "00000000FFFFFFFE000000000000000007FFF0000000000000000000000000000000060000000000000000000000000006001C0000800FFFFFFFFFFFFFFFFFFF00000000FFFFFFFE000000000000000000C780000000000000000000000700000000000000000000000030000000000004001C0000880FFFFFFFFFFFFFFFFFFF00000000FFFFFFFC0000000000000000000000000000000000000000000400000000000000000000000060000000000000001C0000180FFFFFFFFFFFFFFFFFFF00000000FFFFFFFC0000000000000000000000000000000000000000000000000000000000008000400000000000000018000C0000180FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "00000000FFFFFFE0000000000000000003E00000000000000000000000000000000000000000004040000000000000001800000000000FFFFFFFFFFFFFFFFFFF00000000FFFFE000000000000000000007F80000000000000000000000000000000000000000000000000000000000003000000000080FFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000FFC00000000000000000000000080000000000000000000000000800000000080000000000807FFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000000FF000000000000000000000000000000000000000000000000000008000000000000000000807FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "00000000FFFFC0000000000000000000000000000000000000000000000000000000000020006003000080000000000000000000000007FFFFFFFFFFFFFFFFFF00000000FFFFC00000000000000000000000000000000000000000000000200027FC01803FFFFFFFFF73FFF00010000000000000004007FFFFFFFFFFFFFFFFFF00000000FFFFC00000000000000000000000000000000000000000000001BC81FF803F903FFFFFFFFFFFFFFF0078000000000000000407FFFFFFFFFFFFFFFFFF00000000FFFFC00000000000000000000000000000000000000000000000000FE007FF903FFFFFFFFFFFFFFFF07FC00000000000000C07FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "00000000FFFF80000000000000000000000000000000000000000000000001FC007F81903FFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFF00000000FFFF80000000000000000000000000000000000000000000000007801FF003903FFFFFFFFFFFFFFFFFFFFFFFC0000000000203FFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000000000000000000000000000000000000403F8007F903FFFFFFFFFFFFFFFFFFFFFFFFC000000000603FFFFFFFFFFFFFFFFFF00000000FFFF800000000000C00000000000000000000000000000000000003F800FF1903FFFFFFFFFFFFFFFFFFFFFFFFFC00000000403FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N24
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a139~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout  & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a139~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a139~portadataout  & !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a139~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4 .lut_mask = 64'h270027AA275527FF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N0
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4_combout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~1_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~2_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~3_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a475 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a475_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .mem_init3 = "00000000FFFC000000002703800000600420400802403000800000000207044CD99843FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC000000000DE20000002163B0200000000000008A0000400303666CCC23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC00000000000000000021820030000000000100010000408103B3226610FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC000000001000008000308F14640001403000000500000000049991330C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .mem_init2 = "00000000FFFC00000010100B000000100784040006400000000404000011064CC99D861FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC000000180001000000C487800000800040000000040040180322664CE30FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC00000000000F000000010F800200C1000080000006800400219333377087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC00000000003F00000009080204000100000200000E0000003C8999B9B843FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .mem_init1 = "00000000FFFC00000000000C00600001010201008000018001000E00000016664CCCCC31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC00000000000040200000018200000080228001800E2008000132666667187FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC00000000100040000000990080001100008001800C60040009993333BB8C61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC000000001000000200089100C8401040018001C0080000026CC89899DFE601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a475 .mem_init0 = "00000000FFFC00000001B0030007001C330340103000C5000100000000043664644EE77601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC00000001B0018006003602826000A1004400000000200000093333333BB025FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC00000000820000060006000020000000000000000020000009991999DDF420FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC000000008E00000010200003C00200000200000000E00000024CCCCCEE7412FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a451 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a451_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .mem_init3 = "00000000FFFE00000000000000080C000082000804808C000000000382599133188CCE700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000000080000C8000720010000100006000E00003F814C88998C6673320FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000000000400030010000320100000E00003300244444663339F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000000040000006040001000060204000000004007B09322223319ECF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .mem_init2 = "00000000FFFE0000000020000000D800C01830820041100001000003B2D9991998CCE7720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000060000000D1004044045000000000080000017D4C888CCC6639B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000101900800400C061100000000000016D26464666319CF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000001800388000400000200000000000C000649332333398CE720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .mem_init1 = "00000000FFFF000000000000080C00C0001800400000080000008000784999998CC663B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000000000001C00000000000010000000E04CC8CC466319F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000000000002400220800000012000000F126666663398CF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000004000000040430300000001801000036933333198CE6300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a451 .mem_init0 = "00000000FFFF00000000000008000B00000000103000000000060000725999998C6731B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000000E00000008C03040000000000001C944CCCC66739CF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000017C08000000000000000000000000D2666623318C6700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000001F00080000008004000000000002493331198CC73B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a439 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a439_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .mem_init3 = "00000000FFFF000000000000000005B001001150080401000000000002999888CC671CF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000004180000007000000000000000000944CC4666318C700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000061800000430480000000000000005266633319CE7300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000000210000004240806C180000000000493331998C631F40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .mem_init2 = "00000000FFFF8000000000000000021C4000063C080640000000000002C989CCC6731CF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000000CC001140C1804070000000000094444663339C6700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000000981002086080001A0000000000122263399CC73B40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000000D020031870001C7B000000000049111188C6639F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .mem_init1 = "00000000FFFF80000000000000000450000000800000FFE00000000004C88CCC67338C700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000002010000000000007FE0000000000A444666318CC7340FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000060060004000000660000000000126633398CE71B40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000000062020210400009C000000000005931988C67318F40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a439 .mem_init0 = "00000000FFFF800000000000000000000000600000007D600000000004888CC67318CE740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000000004000000000203B3E0000000000A4C4633398E63B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000001000000B08000000903E000000000092633198C6739F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000000102001040000089CF60000000000533198C66338C740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a463 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a463_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .mem_init3 = "00000000FFFC000000000C00000000300200100000000000002000C100020366666673B4117FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC00000000060000000C000118020001040000000000C0000003B333331DF4119FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC000000000200002004000120010380000000000080C0800001889899CEF410867FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC0000002006000020A0B0183301010000000000038100800001C4C444F77410403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .mem_init2 = "00000000FFFC00000002018000401090020000018000000000010104000003B326333BF038803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC00000000008000021180D206000000040000000F80000A08039999999DF00400BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC00000000180000071800F00600000C438000004FC0000000008CCCCCCF7004077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC00000000018000071800580400005001800800E0C040048000E6666673B0C8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .mem_init1 = "00000000FFFC00000000002000078000000000A0601300000000480022180133333399D30001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000300001C00080C02020008C000001101801804C89999999CCF71103FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000300001E000104000201084000000841B0101264CCCCCCCE77300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000300000F0001E20002000000000008603D800B32666662333F009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a463 .mem_init0 = "00000000FFFE000000000000000060003C00002000000002000C01C80199933319998CF209FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000000000000002000300000000002000600000120014CC999CCCCC77003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000000000000002000101000000048010200000020002444CC466633F20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE000000000000000306000000101800000400000000080012226633339CD20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N3
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a439~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a463~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a451~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a475~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a439~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a463~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a451~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a475~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a439~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a463~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a451~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a475~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a439~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a463~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a451~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a475~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a475~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a451~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a439~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a463~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a391 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a391_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .mem_init3 = "00000000FFFF00000000000000039C000CA1C000080000000000080784CE7386387387E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000180000E01E8000800060000000C0606631CE38E38E1E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000110000000180000000060000002C1E13318C38E70E38640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE000000000000000200000041900000000C000000098E099CE31C31C38F640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .mem_init2 = "00000000FFFE000000000000008000000040006000000C0000000D8E0CCE31C71C71E3E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000000E00800000E000000C0000002D4C06631C61C71C78E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000000E000000402000030000000076FE1B31CE3873C71E240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000003C001C0180030000010000007270499CE38E38F3C7A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .mem_init1 = "00000000FFFF000000000000000017C0400301F7000001800000331004C631C70E3C71E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000000F10400F039E0000030000201B0002631871E39F3C240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000000070000070304800000300080180013318E1871C787A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE000000000000004007800007061C4000387800200600099C638E1C71E1E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a391 .mem_init0 = "00000000FFFE00000000000000001E018407181C000050C400004C8004C638E38E1C7C640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000000007FE03E00030F00000C3C480004C0002639C71E3871FA40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000000000001861E00000040E000000380400008001331C71C70E1C7A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE000000000000001E0F00000003F80000010060002000198C71871C38F1E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a415 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a415_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .mem_init3 = "00000000FFFF8000000000620200010C68080000002000000000000002CCC6738CE38E640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000080486080000000000E00000000000001A667319C731E7E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000002000006000C0080006E20800000000000012331CC639C71E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000012101000060041040C0262040000000000004918CE638C71C640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .mem_init2 = "00000000FFFF8000000000A080000070001000001C0040000000000006CCC6338E738F640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000026000000000060000020C081FC0000000000A467398C718E3E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC000000000720100100003800082004001E000000000092318CE71CE38E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC0000000806E000004020000000400009000000000000499CC6318E39C640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .mem_init1 = "00000000FFFFC0000000000000000200040000101000A4300000000002CCC731CE30C7E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC000000000000000000003001100000223F0000000001B66318CE30C73E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC000000000000000000483001000000EBFA000000000093318C631C61CE40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000040000000000000B00000000002BF80000000000499CE738C638E640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a415 .mem_init0 = "00000000FFFF000000000000000000C33000040000609FE000000000024C6318C738E3E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000001C15E0400000020FFE0000000000B66318C738E38E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000000000001C000000003F600000000009331CE718E71C640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000000010107C400000003F20000000000499CE318E79C7A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a403 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a403_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .mem_init3 = "00000000FFFF00000000000000000380387CC0000000BDF00000000006CC631CE31C71E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000000002030B0C000018027F000000000026331CE39C7B8E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000800000001000C000080227E00000000009331CE31C71CE640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000C000C000039C00000000C000000000004C98CE31C71CE3E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .mem_init2 = "00000000FFFF000000000000A001C00001BE00000610C0000000000004CC631C738E38E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000007C0010000087300040010C00000000000026631C638638E240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000007C00E000008F3C00400080000000000000B339CE38C31C7A48FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000001E03000803C00000188000000000000D99C638C71C79E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .mem_init1 = "00000000FFFF000000000010000007000C001800001800000000000004CC638C71C71C640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000300340070038000101060000000000026738C71871C7A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000000007C0000070E0000106000000000019319C718E1C71E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000020607C0000038C00000800C000000004598C738E38E3C640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a403 .mem_init0 = "00000000FFFF00000000000000098EC0010E60180404000C0000000004C6638E78C38F640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000598E00033FE0200240000400000000026338E79C71E3E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000330C0003F1A0404000000000E000001B318C71C71C78E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000339C000DF3C0000000000400800001CD9CC71C71CF1C640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a427 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a427_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_a_first_bit_number = 7;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .mem_init3 = "00000000FFFF80000000000000008390000400000007FFF0000000000099CCC6319CF3340FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000001D0088F40040027FFF0000000000A44663398CE71F40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000003400083801E0003FFE00000000049263318CE631CF40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000000000180C0000008000000000000000005B3198C6339C6740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .mem_init2 = "00000000FFFF8000000000000000C0818004040108800000000000000289CC47398C63F40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000040000000001008200000000000000A4C66338C6738F40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000060008002010040003022000000000000000009263318C6318C740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000028000000030201004400000000000000000004B318CC739CE3340FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .mem_init1 = "00000000FFFF8000000000000008014200000202108000000000000000C98C6338C639C40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000000000021A0000000018800000000000000A4467318C738C740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000062080000004000000001DC00000000000000922339CE738C7340FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000620802000000100000019C0000000000000059118C6738C71F40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a427 .mem_init0 = "00000000FFFF8000000000010010010000000200808000000000000006C8CE6318E71CF40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000000000823000000820040000000000000000A466339CE31C6340FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000008810C31800000080040000000000000002933318C631CE3B40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000080800101080600021020004000000000000059998C6318E38E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N18
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a403~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a427~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a391~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a415~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a403~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a427~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a391~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a415~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a403~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a427~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a391~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a415~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a403~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a427~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a391~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a415~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a391~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a415~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a403~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a427~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N12
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~1_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~0_combout ) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~1_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~0_combout ) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w7_n4_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0 .lut_mask = 64'h000005050000AFAF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N6
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout  ) ) 
// # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout  ) ) # ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10_combout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10_combout )) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~10_combout ),
	.datad(gnd),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~5_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11 .lut_mask = 64'h02028A8AFFFFFFFF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N7
dffeas \data[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_rom|altsyncram_component|auto_generated|mux2|l6_w7_n0_mux_dataout~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[15]),
	.prn(vcc));
// synopsys translate_off
defparam \data[15] .is_wysiwyg = "true";
defparam \data[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a312 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .mem_init3 = "000000000983400000BA181FB161EE180E42E052EA7180609A6881C0DD29B8CC7C5E0E444FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000987000000803095A103D4182101807D041351807840890083CB41F4D299953447FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000008BD8008000404A3F4A5839003E1C043009008086FC122004826F00ED3B55A3647FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009CA00298000503E36C7C2158000F604E6C808385290D9300B4E4D80ED574945B4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .mem_init2 = "000000009D800208000341B009FC007C00E162721FF2D20622121D08CA1F8B14B4F7A1581FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001D0640000000934045D40798048182CD58C2A40C808C2C004BA8D3BA3766E0381FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000950640C0004C308220259E34B0A1C38F6C80D217F0A783027BC2B7836DEC04D34FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000970241A00078585C001880120C7161C740A0D9F48280008058C61480A09588AB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .mem_init1 = "000000008C33C220060C7B88603005B8A08080CA1A00FB5708E301C6132507EAFE0BD0A37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EE534060000F860E226E33286452A403BB08B04C8485C3882D250B5141151D35FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EC4006400003C001E764298053B2A1217A00239A47E2C1891B750EED6AFC33028FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008C5E02000001F0A0A046EE0C020AEF499FF682022632C0026DA7A1BEE29FA1000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a312 .mem_init0 = "00000000885E243022100101044882E8C19C311D090923E22E22E006079A6161A0E472126FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004C4CE37A741800929D8C070A003AE81625806389DF6F800200291B6E1E98CBF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000005C180073706000060700623279B4000030A0C33F237480019A299D7DA43B26D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DC3D250038A000840DE0EB00BBA280A1B101CEA4BD9FFF81EDE5E29F95364C183FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a324 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .mem_init3 = "00000000A0EB920000044604620F00000C0073C8FE0018706030104CD1AE109757D370044FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E0E398000000000F84984405048008E170243C201C643498C80CC535E93AAC264FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000061C39800018035E0E43E560120801CB9F004C9800E8662F8D60D1590FC9005264FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000071C1D8000080307138909A1207400E904024EC0141B51BB898C0966ACFC450FC47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .mem_init2 = "0000000075C58000009807E04181008C3200818203E0118004D274001F2B231A69B1BE2C4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000075E5C000002E89C3E007A0F31A81018280000CB100063205F6CBC53274BA19844FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000061F3808000020A0181C30A434840010000000C2180319B02D5CAA35A2F13A1E44FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001F3808000044C3858650305CA400832003111D16C6922602EECA62F0568722C4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .mem_init1 = "00000000F9A888000060C52C346E0A804803E07C80080ED03B67D480336B5390ED74040747FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E58888000058486457142A0D07AC407F25A9663853027E005389A5D07AAC8DA447FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E48188000078F0080E008105C117807F7DEC1A01A3A04501CC42B39A205548C947FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E0018800000032127C605DBA8387BE241B79186000403C81B4FCDDC4C33B1DADC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a324 .mem_init0 = "00000000D0C180000000719BFF8340A7470006201D8040F114833000886A90452A8D48C74FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C4C142000000CDB8EB27314EAB0302D05E424947D788DD0034CBC4A88D18B0D54FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CCA0400000623C8CBB10180260010AC3216D17A2655E7B825B1612ED91A7BA314FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C0A0C000007E39CC7B47B501B041B2E7988E02458A3B3D41006C6A07E26420C54FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .mem_init3 = "000000008A408460E42786B560124E2602D283206C89B4E509499604F352E78F8FC70F061FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EFEFFFFFFFFFFFFFFFFFF000000007D8C4020186302F1E8BC3E62CBB17070418C12922C09A43857F0707C787E00061FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C46FFFFFFFFFFFFFFFFFF000000006F80004160E103C3011002F4BA003442BAF61389300A18497CE403C7C207E0461FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7DE3FFFFFFFFFFFFFFFFFF000000009900C04000180008090F8A4022494002E636D2AAE6E341298E4E7C7E7C707C448FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FCB752AFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .mem_init2 = "00000000D380A67A80100031870EC3A3CC14024060309847AA11B181A74FC7E3E3E061C08FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C56597FFFFFFFFFFFFFFFFF00000000DE5E2438094000186008A982AA909021112DCBA049C2E0B98A981E1E001E00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFF6A7FFFFFFFFFFFFFFFFF00000000920C44409B4441847838800DBF8E19409D1C67A067C44EF9962FE7E1E1E3F045CFFFFFFFFFFFFFFFFFFFFFFFFFFFF3DFB0723BFFFFFFFFFFFFFFFFFF00000000123D61013119414E40710A1381C2DA81051CB81063B03E8BACBE7C1F8E0E0F47CFFFFFFFFFFFFFFFFFFFFFFFFFFF947E4C71F97FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .mem_init1 = "0000000059968102670203C2300E1C7060F04E014A2CA0445E7F6562A1E990B030F8003BBFFFFFFFFFFFFFFFFFFFFFFFFFFBF87FEF0500FFFFFFFFFFFFFFFFFF000000009C36618000024C8461A0147020231F03F0FB60C88247B00EB66A0E1F0E0BB0039FFFFFFFFFFFFFFFFFFFFF7FFC86787FEF999BFFFFFFFFFFFFFFFFFF00000000DCB040000C02BC04738E6CDB658F3029A0280E401E00000DDDE52BF030FC0032DFFFFFFFFFFFFFFFFFFFBDFFFCFF7E7FFF869FFFFFFFFFFFFFFFFFFF00000000DDC007560C607018016A04034541009240F010456E6E066F33898FFF8000E04DDFFFFFFFFFFFFFFFFFFFFD532FFFFFFFFF861DFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = "00000000910020000C02B03BC0038C076670008E21EE08048C6BC7E50A6CFC87AE00FF9367FFFFFFFFFFFFE005B38FE9FE7FFFFFFE0B8BFFFFFFFFFFFFFFFFFF0000000051F008800000312C0101808543B6703C070B09380E9F028650180161FFBF8F8108BFFFFFFFFFFFDECC47FABF7FBFFFFFFC0909FFFFFFFFFFFFFFFFFF000000001FF0634800187C2A061079FF9F20930E0209DE51101F19218E11E0F6DB014319519C9126CFE7C1A070EFDD8FF3F07FFFFC8897FFFFFFFFFFFFFFFFFF000000001CC1B60600184C18828112D19F4840406011D640431237C048237DD087F28029DFBF6F08FDC87BC11FA2653A7003FFFFFDB297FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .mem_init3 = "000000003C1832216000EE80062CD3180B0F3352400E84586435F160B0341481F163E2B4BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BC1836082000589334E819100851363BF8912F6249B0877217FD03603FB20B683FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000361A71800040B7A29C001924E16601B284E074801997806CC9EBB77E01B291D3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F61E87C23001302CB5001153A020915E60403AC5084141700424FA1FCC15DD74BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .mem_init2 = "000000006E5CC0527080E008400D13312E390AA438400E404699A81C37322189FC8877463FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004340845AB0E0C01FB811004DFFE750A3E00084678331E080957D86F00F6184863FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E350678A8070E01100A3100223A0B0C43CE3C939C423C281C82FCB7E71F03DB0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006158A02A33C1630101B03B1E0C44014114C4C41FE9234360209EA867C3F2162FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .mem_init1 = "00000000C64664100249872134190079028262906002821D61C422B8A8FA5F0C7E03F526AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000028D6E4299F00891140A102E0015801500082E82E23C600AB373F7AF183E24E4B3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002CC6C1913D003861C0AA50E1207DC4AC137AFE0820001BADF26ECC9F087E40CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF00000000C842517137201001B1CB2320496A857D9D81B33A3380FA9792FD35E3F18FF80CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a300 .mem_init0 = "00000000C48278402500B4C0162F012761873DF002CF48BC080048083FC458871F1E7C218FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFF00000000948A90400202714004D00023510D0E1182D70384F0007E11B579F9F880E033824FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFF00000000102C444082836100010803850FF60593804CC1E9E0C00C40446EDF8F8E1F8006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFF000000001B2044101103822080040E0D0430468839284ADE31810C482880F8787878F046BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF363FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a300~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a312~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a324~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a300~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a312~portadataout  & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a324~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a300~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a312~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \my_rom|altsyncram_component|auto_generated|ram_block1a324~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a300~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a312~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a324~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a312~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a324~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a300~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 .lut_mask = 64'h0207A2A75257F2F7;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .mem_init3 = "000000000DD8A7416E240F44C10E02870147000010D04E4F0C250E800318A1887837C1AFA4E356CA8D3BD1F26CF0109F1ED1678FEAB1BFFFFFFFFFFFFFFFFFFF000000002D81E30FA2E0120010CBE54C004000480C815335929F0CFE620862D51C144AE91BF179067110AD6E4309AF8AE9E4875FB83DBBFFFFFFFFFFFFFFFFFF00000000EF39C30E43C004591C0C6B28003810708880E09A4C030CFD062060AAF1F12D3E764A7CDC333E07E6D4AE9E1F1AC8FF77A823A8FFFFFFFFFFFFFFFFFF0000000003FDC30041000538425305360038104C02B8E1A167F30307022701C01F6199B9F94157C39ADF96ABAA42E5D371C315E3E37B83FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .mem_init2 = "0000000061C74040799064F0319C00810010388C0A8C40032D43C20308E40BD2964ED3B4252824BA9A435E9E5137A53CFAE795A9E8CE657FFFFFFFFFFFFFFFFF0000000052DB421E1DE0C1906940C6003A001C01AC9D400061414760388DACACE0118AE9D38A565679E15CF8F2A6228F5E8BF7A96A06787FFFFFFFFFFFFFFFFF000000001BDBC61E346104885E4F041461001C04E0B38190608152C3281E2F76A9FBC4F027188CEE1D086148E254F3B05CEE1BEDA3E16CFFFFFFFFFFFFFFFFFF00000000A44A474000807010400C503C40630CE62851C30004E06646B990B6CC96A46A36948F9E4F017981FAF4D899FDDE26BBE9AD7DAA7FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .mem_init1 = "000000003D2CA900018200C303394934E807FEF14481400FA63A38ED10C19E4B1DBFA71ACDE2806FA52F5B975D4DD64AC5A05FEDF9AAA96E5FFFFFFFFFFFFFFF000000008060692E209A202773B18FDCA04148B164E4D3C0269E25E0890C0702868AD03C5F5DC162565EA705DFED735359061FE9F6FD78ADFFFFFFFFFFFFFFFF0000000053694B27303858A2F8888D80C08141BE8A0F28A0277E09CD808400458EB739AD2B2EB796547F1764D7743FDA16BA4FB9B57E557B4FFFFFFFFFFFFFFF000000006CCFA3A1B02E26800800C822D9199210207E084008CA283C089FC06C9036303AC2477A676BEC00D00A040F2EDA2CC7CDBCF3AEB3DFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a264 .mem_init0 = "000000001ECFC328500B160050F3C046A5A15890241083004071363F34FCA91EC258DAFA214350198FBBE05D0606DD9DE4C4C3E7CF6A48A397FFFFFFFFFFFFFF00000000132E82C3D41843200950F02A3C401A93640CE480009E294ADCE0910204940ACAF6F27321F81AF7977E8B8D9E7F408BD7DED429B95FFFFFFFFFFFFFFF000000001C1622C7FF0823C3B0460FCC81C20317888E40BE80003D016C4003AC0EEC7E699B707DBEEAFDB61D960C9A3CE86C1CAFB840635E9BFFFFFFFFFFFFFF0000000007050184A10C840054784F1440062098012435BF00AE75070C0124281899408DB8E72AC1BC72228EC0E4E687FF7DC4BFCC68AD4D50FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a276 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .mem_init3 = "0000000062922007383899DB02C81182E1404800473226444FBA80E00184DA689325735EEB928BC1D057CDC4B01C405E43FFC5FFFBBA9FFFFFFFFFFFFFFFFFFF00000000C390A1B97840243F20BE359020001601305B80615343400081AEFAB217D8EC191FEF8D37C73D785C3B9F3395357F7FFFFB404FFFFFFFFFFFFFFFFFFF00000000C7817F03700114A108B5E81052101C00406D4FA182136000800002DE90D44E1E301FA8E8338C155C0563034A0F8F3DC07B6C45FFFFFFFFFFFFFFFFFF000000006E1EBF9D820141A2358290060CDBF61105EF4F20C02360400050150109F8DDFC0648328051B40E7CCDCB1C40B900FE787C29C1FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .mem_init2 = "00000000361E381FC200F910E6F203A1CE06D8006636880D810CC0A4327D522053A8518B2FC4C90253E62CE4C754607A2C430137DC2555FFFFFFFFFFFFFFFFFF0000000091813E41003CBFC041C1E8185C00244246D54878824CBC82153E2CA687207C1EB70BEDA551958684375EAC8CFD4776C9D9E251FFFFFFFFFFFFFFFFFF0000000081212F9431A12013B01A8ED8A5AC6204C5086018218F14104032E680AE821DCDE6DE0A30A751BDF0765673BD5F5F6883DDA69DFFFFFFFFFFFFFFFFFF00000000FC4D50C60C6382D08280CA01B82C207302EFC080A05367490502627EBA5D438A9C8B3CA0DAD66A3D61FB3B1E3B97FEC1F9580DFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .mem_init1 = "000000003AC82CB04462433314003541828000311820301911C7702960065F832E6D98135EA6E61808BFF8882E22B187567A25D6DB0EC3FFFFFFFFFFFFFFFFFF00000000BAF010401426661535A003C1810080E19445688463C741B8794DF9F8EC137BE5262AB39FF96613D87F13E129A5B6A7EEFCF163FFFFFFFFFFFFFFFFFF00000000B975C000100D9A28199F007E0FFC0398C667A958C8673108F181B0C8264950BA49CB1717F6D776D6125E5FC8411E26BE7C7CAFFFFFFFFFFFFFFFFFFF00000000A1430AE02181D63898E840718DA201B401A1440000A2B27CC44580A7F8E0A02B9A260209030B44AA28E388EBE7EEA7DF77FAA7FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a276 .mem_init0 = "0000000088D74EA30081C0510020A8182EA281B003D21BC41C876220080720D8FF9F51A5FA06529C0A2F1F10CAC0314468E3E773B8BC8BFFFFFFFFFFFFFFFFFF0000000078512BA54063A00123A378007A980182193265C2008280004F0E81979D60945DBB4D720A5B12075F9967951CEB8F2357B8EA83FFFFFFFFFFFFFFFFFF00000000E8B16400A12A084026821101630C81805CEEC8420603CDE081F67FEE773D996D559ECA36C23C49AD19FCC689FEFB233FDD091FFFFFFFFFFFFFFFFFFF0000000088DB644073A019086F8E12830107C36088062C02BD803F801130CD43DDF0D22BB51B524F2C731BE2315A5F8F9AFBC7BBFC029FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = "0000000003210132E1BA7263E642D64D84A6413E0185476A1190B0510E1F71598F5924220FFC2790BCAF90C387B205D009BE8CB5977FB157BF3FFFFFFFFFFFFF00000000023DE1B00780C00661FBEE83F002B15F4064012B02C90828000E00292E7E0948F75274B1184B4F4AD544F9B4EBB20C7FA6AF0B7DDEDFFFFFFFFFFFFF00000000001C91A0014CEC47146F40118063B1C1410303049F78C4606183BC0EDACAAD031DE4C9640D6DC03E021219EC9867C2FB3065E6ACAA1FFFFFFFFFFFFF00000000004B60A22050223938B9D06480A201C1A14F060009DEEA20C140E3DA08B504705882C4B945DFFE44920ECD8B1E8DD37FF95C4F462ADFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = "000000000031912E7C31C2A229915CA514430061A0A8059A0176388140630E7EE0926B554D33A2DE44E07214452FEDA059C7335B47647DB4EBBFFFFFFFFFFFFF000000000061A0B15422835810FC6220068584219616270F0453BA4100A6000E1B352066A2297D1700914D39DC2A6CEF0E4021E6B6DE1C3448BFFFFFFFFFFFFF000000000600D93E5AE042C6A1DA09788486060088117E1F78841A438181029A80F94B860C9FB70F3E6A7C1F102C5CF53ED7B26FA18950E196FFFFFFFFFFFFFF000000000F70D5A803FDA22785E003A70C0126018101C839E0C0042486102E32AECD900313AAAA451237BADD320C4D74D82C27F3C9142D3EBCEFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = "000000000061DA578E22C78A344BFF8100090003132F008C6680088003122AD76DE33D3594CF194E1C158F1037EED257A682B08BF65530B72F8FFFFFFFFFFFFF000000000061B090100B3077B3A3F80C18BC84031F760C01C480D100C0020BC6D47DA6C67523A765C4083AF47DEADBC5E6E330A9BEFF463B83BFFFFFFFFFFFFF000000000061C412834944547BE0003E60510581450B1404804089060C031B2E6E8449742A080D345A642FA0C1EAD107A6E370EDF5100B93D3FFFFFFFFFFFFFF000000000040C22E0011A087087F0049209417444D8A1B0E003C0C66000049272FCBF837B4E5F46AE751128FB12AD0A92682F0ED59F9A8382827FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = "000000000040C98881836288E406F877F330B746873221A3E04802783370637F93313A4142B53CBC77EB8F167022F0A0A68270EF3D6EB350B2CFFFFFFFFFFFFF00000000004084396463440C03FFFFC7D222C88294B33E20C6F8286012782589665006550F1897F755F440BE4E8CF435A602F0EFB6BC729ED907FFFFFFFFFFFF0000000000005DBB9603D43B4787FFD8E7485000803C14007F082080018019213D06FE8F3BE6BA921BADA90E0282C64226E2EDAFF7337312116FFFFFFFFFFFFF0000000000007A6DCA52CB68FF8E7E416959C022510408008708D0C07C200D9F62D90272AB5482A74F0802F3E7C2F2CA86C6ED8DD8C37495AD2BFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "000000000000692F31B02FE5DFAFF9B8206E007F41980C04DC001080601BC0BC81A6CFFA6C3CFE35166D70228A790086A2C2ECA1FAAF9C67AC87FFFFFFFFFFFF000000000000692ABF676644D7FFFFCC0253806138FC280580014501E0335002D56421AE86598A3841DDCEDCC5E610BDF623EF219EFD9EB9E7E7FFFFFFFFFFFF0000000000406B690C838CE083FFFF8658800780101E0043C0146606A0304342A4544B1CF5928E9257A468C359FE42ECA6ABA183DD11F33C2CC7FFFFFFFFFFFF0000000000406B7561CDAC261F8007E30C000380200FD00800686188428623F76BD1C77F411E3BF0977AAF9DC24C6075B7C2F097D9C81936F747FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "000000000040EB77443804721EF90020609C0800000E213000E4C8880B0008A61DAFCFAB2D0B3ABD892B792DD78164DDB4BB744F98822708D56FFFFFFFFFFFFF000000000050EB76FF2A39BB8C000010031C18419812321067F280482C400BA931E9795B9035D2028F33B73DFE61E2AA26A8167B3630604275C7FFFFFFFFFFFF0000000000708A76B5D24AC84C498003C10F9811B017D0001C004620313E3C2079D311A6E61783B8DB8EEC1FF0648C0D898CE29BF7D9F400C9D3FFFFFFFFFFFF0000000000788A6EB4C689CFC051000701DB001E503F40800B4360E0802019BED7D220ACB5ACECFD963B86DE0D105002EE54C0F98CEE360200F3FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "000000000040D87BC0382B534059D6F2000609004032888814E2000531826348E567C81F2A7466DC5FD4FD86867217A3996489FAF580A6843745FFFFFFFFFFFF000000000040D80E7792043368196D5602661828C064180428330807100230580D05D98FA47974432494473B897AE05798FC807FBF253609FC3EFFFFFFFFFFFF000000000040DC4CF98809FD68582D7007001092C4B40660227000181800123D21A75EDAA144D5F21D3557ADD18BB031FC1FCF3FFF93D30C9FC67FFFFFFFFFFF000000000040DC3F867C7B81E8589680000021C5AE0616487C0001CC04418C9CFD2FD0048775F8530663335BA7416115011FD29B3479ACA007AFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "000000000040DC7EA42F3D8EE859168C001E00C032462C10A8000FCC1440410D8004DE67CF816C6F6BF85BFD4EB1174E2D7FC27B1404B4AC11A41FFFFFFFFFFF0000000000409C758FBB5A36E8592D0C003C0240E07380C0880E1B18860F906BC134756DA9D4DC3FDF267DEA5F761BC800C8026F5938400327729DFFFFFFFFFF0000000000409CD694513CF26C592D480040714D0E4903A3C4083207637A0CBFD3FC3406C652D07F8E0FC1E55AE8519FEF34EED7DF003F1501778FFFFFFFFFFF000000000040D7FEA6056EFB645B52400048CA3420390147100A0804B39A0A649B4ED45F1C322AB6D4E961E7A917A91C6F54E2EBB47C061B8BC0E7FFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N3
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a264~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a276~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a264~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a276~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a264~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a276~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a252~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a264~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a276~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a276~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 .lut_mask = 64'h021346578A9BCEDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a336 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a336_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .mem_init3 = "00000000A17608F06C0003BC4B1952090680063F04A5223204400381863202E6AD0D687D97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E1760770000000715F001DF8000980041900801808010001252031D78AC02D0FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FB6455800000000524608E19E015431E00C2700002060475B93BCAC4744884E677FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F9F71A000000004600730830A0BCCBE88496400202081C9A2696DB45481A902657FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .mem_init2 = "00000000F9E71C0000041814680A0DE58092A648404A03C094876B8604045EED228B034E17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E1673000000018125573422048B2B12C300046212A8841046C048D8BCECA506857FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E3E60000000188045FC5038300C380605880E0631720F1CB8D31C5026530E335D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000A3E2800000014084428C409821F0324C0AC9C0104000DD80186A95AC56268E3ED7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .mem_init1 = "00000000FBB2A00000010018E10A881E20A1E1082C72078C406062061D896BCA170EC944F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000078A4800000003CB8340A34A430B30024143331FC203470060FCF8A2782D1338D77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000070E4800000002036783928100021218628102012F1E3001929F2B22A74A8442D77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F8E4000000000042401FC400180003090604E81C07824A0622A5ACA22B3686ACF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a336 .mem_init0 = "00000000F8FC000800192181E8C19008C078071C060CC130387807C0AF64AB168929B2ECC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000071B6001C00103195E8201ABA2C101000BE1F46A0003A038CA0CC8B25D302BC074FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000073728808000186AB3D9159E4B81202003053CE81C3AA221F8E82B2696E7390C74FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006D72990000FE782C14A01C180202F74E0000007B00201F5A703EA894A70BA2844FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a348 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a348_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .mem_init3 = "000000003F820C00800002814800A060008080DA3030408020413D010120F2523ADCD1C427FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FC20E00000000009041038080894C102220014601D028D0030320F4155595E427FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FC30E000001C0CEF11C8D8705410004144E006B0818CD00D109A8112491521CB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000030C304000000008CD761FE00074FC48C380A72400C02E20034B0F044C3D5AA0737FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .mem_init2 = "0000000038C380000181C0810F928900C339D9010902D41D0020E88C0810221CE96A8A0737FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000078C300000183C0216064C0C00019D8C46105000A0020D01C0860215A6A6235A037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C478800008381E011960318619401211C1000E100014101021126F4988AD087B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F47800001811A4E36DC002A190F306D09042440F8298358F32D2D4AC5D4D527B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .mem_init1 = "00000000619880000080611065E3040A102600E315400E52C00000B7D92CE672EEF41015E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C15C06000080401BE7C61188EB8580C88840020480E0169B0F022E53ACED51E007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C1540503188000000442F930E180AC5D83002A00C94703D89D00285110081A43C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000615407FF7F8006781C344C0050403F1E50007070A15D133E00798D92D509EB4EC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a348 .mem_init0 = "0000000041D6273FFF88004840B008C06371A3C1B08000294890D922E302696C15EF71AFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D8C4AA3FFFFC007C10410314000FA9C00418000810B0F045B12B64DA0AC66CCB47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D1C70D137FFC002004866F87007E27E71024011020A8B665A4D8B1CDA83A4DDFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000211E0FC03C7C00E00881F000350D004E842D1988798000002BE558A93AA3582F37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a360 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a360_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .mem_init3 = "00000000FEB4000000406002FC21D60014001084270788A38F5788A167CA3A87D97DD1392FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F2B4000000000001CC000A018003C1784E0D83EF1F91C200BEB275F2BF5CD4202FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F07500000000201088606C0041D965140003870B1C409640D179BE6F9706C5F82FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000714502000000400010018E4440BF5400460150141F0604DB26DD3BDF45DFF1582FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .mem_init2 = "00000000D88D0300000024000480A02000019609DF86DC04180010860B789A9266525AB02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009CA9030080002D600347A3102A0701E0798060613C70987858872E51CA9696642FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DCA403008000039FC0CA0538641F10B4014DC0471C21F0014E40E87A4AD7CE9C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DDD8040080000D48450608388320D8080E0001B40010C10380815ADAD7A9B480AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .mem_init1 = "000000001DA30E00807C15A8026A100080F2225029AB41E00C84563008A146EA61B388A857FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001C810E00106000648221160000AA5B80014791200546C0B017A00356104E6D1367FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001C850E0F78000084B88102810000F000000B8031036684001346FA9854DB5369A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000025950E0F88003E04E0218060C38151C1800B0613083004C4002C871D6BF7056927FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a360 .mem_init0 = "00000000A5830E078800680004146E34778070C0817C002C940040DC303808BBC2399AD227FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000095920A01800000009DB36A11E3B9A9001131394B000CC03512300026338E8A8A27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000015920A00000018048E74710B01310FC498D91D80000A01811810C4056D0CB5C927FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003354080000002440E0403046009C20701F619001C1C5788590304092CA840436A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a372 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a372_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .mem_init3 = "000000006482080000300010207F0302000506D8C000A87FC7B001053304F03D123E7D401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000005DA30000000320809834100C0001E1064871114781ABCA31D9C911D34ADB92688FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FA3030000000141C36C490158EA680A8930000281E0431861FFFE3C94D402B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F82068000024C03F7761004584E2228B3080803418AB001C93B5C5E917F9A8C8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .mem_init2 = "000000000CCA0080001BC831B78819E0C204058CF280E02FC13C5200A747CF580F3D55632FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000005CCA030000AC45805A0A80C1C08705E7E1C23289E44D5800F31D34AF57F9D45B2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006C8A400000B80140180303C05038810100E001801A5339C2EB5FF1E2FFDED510BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002008400000FA2006001C7808643CD08410800F1C527802C06F0C85BB3FDB984BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .mem_init1 = "00000000F785000000B27049699B8202C7122E8D078C3D2502EAC0167DE6FD86EB34BEF0CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009253020000008003008CF080132039B4C0870BB90242590DD3E177EAD8CC14BC4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009E630200804C70407800A0CF0001800760809801CA35740F61F625ABFEBA028DAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F08D060003540070710A0780C3E1C40440A0841C00B12153C4CEA2781B66149DAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a372 .mem_init0 = "00000000FC040718034000B210080C00000943CC60C10208B47808E8DF7D8ACA5669259DAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001C06035C030001E1197C2263062CC1C8838005026F4C0200CCAA8C519156E8A83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F8A3004C000006070C0048E04B14016C0CE0AAA349403E1C98F185B1293CA21DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001CBD0040000003CC8A03C0C40B810041C20C448BC5736080A1E84FE7DC94021DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N27
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a372~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a336~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a348~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a372~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a336~portadataout  & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a348~portadataout ) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a372~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a336~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \my_rom|altsyncram_component|auto_generated|ram_block1a348~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a372~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a336~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a348~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a336~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a348~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a360~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a372~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 .lut_mask = 64'h20702A7A25752F7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "0000000023748000020091462207170C100804AC6119172400500138149D34E3D27F220528CD00CF2BE884F87AD2E7302AB9F95DE993603DFFFFFFFFFFFFFFFF00000000414880000381182F07DA3A07804426AC118A04300000E0964F143FDC4F707005FCE923E991C04E27C57FA78080B87951E083E5FFFFFFFFFFFFFFFFFF00000000DD98030011F14D8C03BDA004800E840C2056340800403015B3E55CF2D3FDC9D81C009C52EECEDCC762EAA7F138BF58D3E9C9167FFFFFFFFFFFFFFFFF000000000094030002EA047A02448109C018FC016051C00321A1002C43E5CC9C29A5DB1AA9622D3A83B52F3D09E80AC056DFB8D3E993DBFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "000000008975420042930213FF11250D0388CC031023F0910003F2C43F0577060072E93C7C48E8FFEA1F72D3824F8C538727BAD3C1A543FFFFFFFFFFFFFFFFFF00000000E9F5A080433100432C51472801860012B16879412180280010094A1B0736A052FF0FD70C7DBF6C548A271638EC83BECFC1D2C7FFFFFFFFFFFFFFFFFF0000000056F1C0800801E4009E8142080FA707C22CD0D1C3D1C819807816BB8E86779D0527ED47854231A38C0AC9F3BCBB029EEFD112E7FFFFFFFFFFFFFFFFFF00000000B5E88C000007F6665D4C98201E175B4489023041B77C400B800710DCE35F86A46DBC2CDC86C2ECC47D97D1BD1B3C1CB7D29133FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000A3524C0760716540911804BB596FB463D82E022200B008440779ED322B32AF50F1C5D72496263E2039F8D048EF161852C4BCB7FFFFFFFFFFFFFFFFFF00000000938A0000F00027191936375E20E100F27024C603AC6400841AC501F269082028CC1D02A349C6DB3D57D66FF6C8E358BB9ACC37FFFFFFFFFFFFFFFFFF000000009BC0C500000030E1E8357D2218B60D260061EF00911C719EB65F2987DADBA48364592AF05DFC4FDD35D3427C116CD97FDBB197FFFFFFFFFFFFFFFFFF000000008E28ECAC004C3859483FC9380BD51860808FCF0001C1061EB8F9F35BF7BED3AE4E7DD5F35AD68DDB72CE274D7C8481D7B01707FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000BEE8DFBC3848780AC528C72080160800C18FE350340006846BBCD3D0BE12853B0A8F1118BED1B23EAE1CD3657109117FF1AC9FFFFFFFFFFFFFFFFFFF0000000032243F9000015FE0002C41A00090A000820290658402044809374C448EA3BC0E984D74FE8FDFEF39A6A8A3619DC9D03FB7F13FFFFFFFFFFFFFFFFFFF0000000010349E5600030B958B0241620A82AB420005E839084160980674E6A303998E4189F1197E39E568D180C9676B067FD89BF6933FFFFFFFFFFFFFFFFFFF00000000605F9B7377FC01748410092FCCE014E100C2B9A228414008014BDF74E9923FB9D495F1EBD514F99370D80E7CAE28E6AE091FAFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "000000000008AB0039CC57291C0054005001002814119F650F0E0306E2797472FD25BCFE40190C55296AD7DB02507457947DFB76BC795F05C611FFFFFFFFFFFF000000000008F50039800D8231BC13860CB001C01E424B2F081B030969679316B6E2B98266A23C6222EDC9BC01DA7B67907CBA5EF1B42D4F8655FFFFFFFFFFFF000000000008E00067F7268341DEF67B4E983801414CEA250018013D24E2084318DF0F2E6B8FC5B4806C077AD70117C35A01C06EDAB31ACD1BF5FFFFFFFFFFFF000000000008E80067B1421B2780787AA880A0120503EB400000401F220B80D60D7FE431E55F987F68A2AC68C86D703202C0EF6EDDC47914049FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "000000000008E800E7B001050A9F52400188000CCAD1961E00060E5CB03799E8687B61F2C05C8FC63AFA707C50A000F81A3FEDD6F868829AE05BFFFFFFFFFFFF0000000000094680E7C303475B1B266C01204032145CCFC10004123E0A26B1A79BFE4A0FDF31F34E6D674CCA07D471208477F9E9F4B24E42A543FFFFFFFFFFFF000000000009338074C08200C91950E9A0B340060804652A0D90743AFBABE53D6EAC9355C49025482686E1E85086B5CEA4C7BCEDE6A016008327FFFFFFFFFFFF00000000000933007CB0F1481001F1388681808148853CEE17C8300E313F0FB6F7BD0D67A667A5F6763EE44CF7BB60C08D38376DF9D8EF63C57FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000002154BF7C004230B6808A11D071A7549080811F804AC8A893F23446B1DC28A858A2A82C4488A42E02B16241604D326DC92685C91703FFFFFFFFFFFF00000000006252BBF8004DD08825195C4C2041C1E5212158E0C91230581EF89A941D3DE15B717169BDE113D8E619625105ED326DB1F2B9147077FFFFFFFFFFFF000000000060FB5E799145C07D4769E042600080804980CC0660147C88CCB0F4BB55D72B8826421818125818E48BEE277F7D36FD32B3ABB9488BFFFFFFFFFFFF0000000040570807F9E10E45CE3F83C0004049968C0062401E20065113FC6AC4E92E8A50955C84B73BBFBAF18E9B2604FF7134BD44302676DB4DFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "0000000000107404002206019253E3828080C0C8C42003060A802803F891AC707F2C0F9E28574714BE47A2D0DEBB62DB87FD3CB95908B5BC797BFFFFFFFFFFFF0000000000054498000F0C64214660804001404576E00FC38900580347C60A7172CC4751C284E1FD260C3F2EB18563B97D313CB130A30692FBD5FFFFFFFFFFFF0000000001432DD101173026928B1187C000806228C40CDBC1C38A06AE883DFE943B6892D97E569930A8B117EF05675EB8123EBBE67D88D3EBECFFFFFFFFFFFF00000000038BE42183EC0C41E18E998D0802A0827020A81842D4192C5DAA2928E8FB9A4923B90D0855EDA4457B047D06991D3AF3F153D37F4FFB7FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = "0000000043C80A285A9C0AF50102ECC922018000C02139142144801FA349A492B087F4CB8C184C44D617C75B032B900C643BB0F1DD3A90626FFFFFFFFFFFFFFF000000004758CB3841000B9D6B886201D8888060C907711461D021ECA884CD9AA041A3DB69E9AD34DFE619AABD0F63F1D6F132AFB1EB0B2EBDFFFFFFFFFFFFFF00000000072F109FC0001815069134C06001005B54862508FE9071A8E5B04D4DB3BBB502E42FDC1CF25E43C91A892064A4B7F09EF2620F1EB17FFFFFFFFFFFFF00000000575389148098A8060D1268DA912A34C0D2230000FA050119A8C343674F8274319662CFD3CC1649EA8B04290B7A8F849EC4849D36F47FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = "000000000EEB070A8498F441B7E24C22A8C831F040310001C40F00972158520147F085A22D84567C839764C02781535877778839DD786DB8849FFFFFFFFFFFFF0000000008878980001A4C214473DC09308050E00208030C02D1831EEB5D59BA796166B510D194E2D82059C04176DC63CD981C5FF8E595EB12FFFFFFFFFFFFFF0000000011158F0000178001A623A4380123E0683638A0BC02D7B00B2C59622E5446D829516DD15009DF1C2BB30B02A7E5BA6C7B260B235A515FFFFFFFFFFFFF0000000010E00C3000113060181102982C4B240A0E2387000105B1124305ABBBE65190B06A57F5CE3E71A33D76B3762AFAE292FB754E7756715FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = "0000000028A60E00801004404BF3427C024038073AC18089011812746830D1628AA97551E74084523EF9DA6409C74C926900B2FBE56AAF120B1FFFFFFFFFFFFF00000000D6764E008006184611F50A14261C18020021110381980C8D2EBB42D73EEABC9CA13029E9059EFA62F2CB78493497765BBCDC3CDC48BFFFFFFFFFFFFF00000000740E8600804993463006C194B951141288830026001E0C13BAADAB3695B5687307B00D70E6B49B869C5C10B73EC0DF2FE46E11A9647FFFFFFFFFFFFF0000000040934700807C0581E7677D4466007031C480DC50003D6172BB987B75A61F4E5048F4D75B119C7984013D18A373D099CFE173E5720D7FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = "0000000005F14F800017E202064E13C1003018006CC52D71C1B44149795321D2ECBE9F84A601BBC3F3F9D0D9CD443E84B653F6D3782819599FFFFFFFFFFFFFFF00000000A871C380007E586C412809C7103010087141C0E0AF018B8DDF75770238D031652E972077455D9D3038FF64EA5AD3D7D109CAC5BE97FFFFFFFFFFFFFF00000000EA7280800076602DE267466000700E2080C44361BBC90C781B64AD20E644F901D5C2674D30F3FC61206D6BD478D2BADD450DC1348FFFFFFFFFFFFFFF0000000093C04000001021C08E585D8070900C045183600067A0010538F38242C6CAF4664EBF2FA0DFD0E1C501C65A30BC10EB51F014E5AC9FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "000000000040D89010D921010013828000000011D93783061280021F9BA00EF0BDBEC3C659F5F77847FF88FA7171D794FA6D6E6D342C061F5CEFE1FFFFFFFFFF000000000040A2F0C863C71B0810CAF180000C23818C0C17698010200848156149042944F65512B3978F5D16BD7D97D4E67D6E6DDC0A01D7093597FFFFFFFFFF000000000040E3F20CA602431C94B7BF2004184B0082404C23F35C53002CC3E14B21D8321373AF930906F714AD7F93DC47FD6A6DDC77001341E9DF3FFFFFFFFF0000000000408E7A5D8E513DFF09E43C6000018C409214000642000E80A3C66013BD2C77DD1A65FBE94EE9949B6BD3E0CE9EEE65F41C8059C998C99FFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000004090FE2FCF008C454ABFB8700048808D884100070302230A0E030C9FCEF3049C7EE9FE427E69B4B34D5761663D7E75B5F790113D01467FFFFFFFFF0000000000409F726A6DB884C45200007001E0C24786918C38210C778381E5E87DCF683EC614714D0B436B6CA51BD3705E3D7E6D9B3AB418DBADAFBFFFFFFFFF000000000040A6F37BDDD653A82B0000780982BC0FC3019C2DA188F3FA78834C788CCD29FACE0144876BCBE48D8BD1761AFDFE6DDAA18819F772829FFFFFFFFF000000000040E2738FCCE59D4F5B4947F81C008803B3609EFC2C14498445CE24EC038034DBA604F25D0FFBF41399B96C5E7D7E69F56B3CD40243107FFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "0000000000208573000A3792A09F8039F019E6B2909A500053141DB6BC5BF155A0C72BAF0B500D7EC101587E84175C45723C7E41DC980704DCAA7BFFFFFFFFFF0000000000007273003D37B6055E80607017E02B905AC2C110120AA58B4703EA70A2D772869B5838809713AA390CFC6346C76671B9A59799302507FFFFFFFFFF000000000000757303CC766CCEAEEF807C5600000CB87C62400A0A92C2CF32C14B5D3F24DFB9244567E7363A3D6BA410A2C76657D2A02C1168187FFFFFFFFFFF00000000000028F003FC00B4EC7178007F40000BD01400488000220225002CF443007C2D4DD60BA5ADB64C403B973C94007C266ABDC8780A6878D5FFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "000000000000C5F003CECE9EA41260006F00381549070A380188460A382DAF961F544B2E0B6835CA38A951C4B71550092903D60AF47234606FD48FFFFFFFFFFF000000000004CB3003481C650D69000044223CC5C0D3AE4F01987800050F4A2D327893DFD4DB9D36A270B62313591FE496E5DA5BD924D00554A416FFFFFFFFFF0000000000008720039488B2841003800012314283DB6DAD1B0943C3C348B9FEEC3076AC9DEC7C6B860ACDA9638BA7A45B1A3ABFDC9E7C07E303BEFFFFFFFFFF000000000004518003ECF6718220038040400040069344F7640180862393A255DD27FBC59DAC0F2E0E3A64603C97263F9E66FA5B17973902D582FFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N30
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a192~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a192~portadataout  & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a192~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout  & !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a204~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a192~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 .lut_mask = 64'h470047CC473347FF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N18
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout  & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout  & 
// \my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout  & 
// \my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout  & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~8_combout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~7_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~9_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a420 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a420_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .mem_init3 = "00000000F833C000001826E3E544CEA8090722C1319DBBB7741FFF040655D9CE3B7E36D99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E285000000002C3E26964B8028CBC0300D9E93D0BD8FFE003C8C4661288E70C18FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DA05000000202F044DE00538798C074C09BC502F0843FE0106C22C32BEC38B814FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CC01C00000300E016641866814C1171D61065F2C00C1FE442F633A9C0AB7AC435FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .mem_init2 = "00000000CA81C0000031A241C03C0041D85188220297C007FDFFFE009F7B857E8C6D7D46AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006A09C0000033D103504F0A46950F92BD25B3009E03FFFC01705CD34B39BE7E11EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000908940800021CB6057859D4A1141F21D0C530080C3E1FC0161089BC8E237E7906FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004E0340800000846166508CC0028806343820834FCFF3FC00912D089D356D4FF777FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .mem_init1 = "00000000327B80802011392011895BEF7441E0317D83EF84BFF9FC004CFBF454715EAEF2D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000021F40800000D64B090C071D308D47D5A033FF867FF9FC018E8C9CDEAFFD753723FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000831F4000010ED339016D70720251215379C000817DF9FC015887AE5B7AF2B24317FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B30B40000086018503DA215D2B8C2900A4D00047FDF9FE00E963C0CC6BAFAFC81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a420 .mem_init0 = "00000000FB03C0000029121285AC6E0202128150C612808FFF71FE000E0CF4B50D5D1FE647FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000343400000380B1B8534214268403011A14200B97F10FE40A1B74F5FF7F4FF80C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008B634000036F1E52818B6A8381C4E90230C100BA7E02FE4174B301AB974AC9303FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FB21C0003320080F4256214E15105305044601BCFE02FE005942AE425AFC93C987FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a396 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a396_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .mem_init3 = "0000000080E625804029004807C0028918B263C31BC9BAEB64C7F8020AA04E4F8F89EE0CC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000006224004006000E60E0867051319B158F85E3D00503F840C48A14F19E22FB8947FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000006A04001020000D80418D032931B95A0807A1B2C29BF840E8D1AFC2FD56CCC1D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000010730400002000000D18B14300ABCB124FE1DA48028BF8005DFCACB843FCCA39D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .mem_init2 = "00000000183B000000000484DC01C00402A201345F61EB0FFE7FF800DC34432B2327D23897FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009C0B0000300031050D08000591B20106180AE20A4FE1F8004E0BDCFC72C964E847FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008C0F03007C00260DC8330A06B493A04A0C79211A8713F8405B8DEBC167DD946857FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CC13838074000024080201FF8C814B371B3CC4B18B1BF84164C7CE17BECF7F7BB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .mem_init1 = "000000007E6602802000088B304E1F53067A3E181CC09BA9AA83F8367796FDECA4DA49BBD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000005E620100800003D1629010978800581B92297418DF7BF4640F9C94EB63D412A977FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D867030084006043002040810000FF72A71927722A2BF0601565591E84B8D4EB57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D9230000740040030E044540E3084004100B280F4EA8B821EE2613B20904FF0F57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a396 .mem_init0 = "00000000192F00003000000014508410012C561E099C93AEDCE18AC0CC3D5EA4DFBCAF6257FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009CEF00000000000400299C424639028A7567176475F2E800FA1CA27CC905FAEA57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001EE30000000002A083931803E02104CA29181BC28AD0421873C451C412C8322E57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000005F6200000000C15007138C4E70798380581200160BA0C16A712553096FBF4A68D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a384 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a384_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .mem_init3 = "00000000C8620800000008000A023851C01BFA3B6670C481A74000622B57EFBFF3ED8AFB6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000058620801800000000AB1E8E8020F280D2A002CD905B334661A0A8DCFE412D69B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000018720C03800000070E952184360C24045800B006C0E0501ADADC77DF46B59EBA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007DC60C010000007F0033030F20E01E603400149D008545D8BEBA562FEAFF47FA4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .mem_init2 = "00000000FFCF0C000000007E19470503C058A8E00201023C01008FD2FE68F4F2993FE998DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E4C20C010000001700450C41005876E0C0830032000E6E467383CFCE8748321A37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BCE20C0100003E0300060340C60081C0000F00A020AFF4F820117C9ACFFACCBA37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BCA20C000000280012003CE1CA1A52CE02AA84C030A1E57DB84BCCFE92F7D37A27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .mem_init1 = "0000000098E60000000001C00B08B051100A18E503040A8028907170604DC492151C55B8A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000098E2800003000F8748024328430D0BF818004B2008701210640A4728D5513843D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000988B000003800C06E4B0010A1113101438036C0C50B7996884DC346FA4BD0AF0B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008A89000003C00005C0E8064006020710BC00285135B09500D4FD8936EF0F92A75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a384 .mem_init0 = "00000000B888000003004C000843CA06AF1E3C0C348000884500F98C6EEC9F9FA549940B5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCAA000001001700DB449002EA3868FA03F486874CC00988FE1DBFA5E93349903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEAB000000001D4190C479023100F1AA06180720D60882038E93924B0522D2481FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C4A880000000002398140AC000F8649AC00012C0CC0E2512B86B6E5B49D2ED449FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a408 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a408_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .mem_init3 = "00000000D88701000120DCCD9D5516A18501B1876139031FFB37FE0416424DB070C92E6997FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D88780000101342386DFDF4E591502189BE5C189FD13FE015E847733895F8FE197FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D813C00000004D39863508F8816043E84954D8F5CEF3FE214FF03DEE9CEFE4E197FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D87B00800010B40385500B331C91867081B6717CDB42FE00CFD80B7434D3196197FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .mem_init2 = "0000000058030080001F1683C7A707B10A5FA00F0240B46CFF1BFF047509AB29A7BFCE6997FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000058028000002E01D3741806A429D7B9D80425FDD1FE7BFF00242C6F8B3E3809E19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D802C00000F18355A50C749961C0F644381C9D380E7FFE0031F935378CADD3719FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000005862800000C0A03E0A006804C1CBF3653A1018D8040FFE002ED0BDE6DB839E339FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .mem_init1 = "000000009A65C00040FA2038C10025198B2F5260619135AB81BFF8105832FAC4B53BA2F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001865000000E4B13700D0202CA0E762602A1EABD721BFF800FF30B3F2F7F66EBBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000087D200001DD58100204062F50516808F11D812EB13FF800C4CD86479D1FCFB947FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000008356400022C9CBC018C8C0168A80318297EA0FE803FF84047C6C7B537FDB4E947FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a408 .mem_init0 = "00000000198127000181C71CB00007AC182E13A01A2199AD803FF810716B7A38B278C36027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000018012100021040004800028B43084D420D11E5BBE1BFF812718A54F7A6129F3AB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000184300000044F084067F80CE022E2879DC002A6061BFF800564DAE7EFAF9FDBA87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000018E30180400F08000431C822407971CA58191EE03C37F8408261AD79C4DC12E847FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N42
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a384~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a408~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a396~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a420~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a384~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a408~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a396~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a420~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a384~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a408~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a396~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a420~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a384~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a408~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a396~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a420~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a420~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a396~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a384~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a408~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a444 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a444_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .mem_init3 = "00000000E101008000203906E8D652CC80E4810C494118F1E41504D3117D99A5DD94ACD02BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007003008000101820BAAC600330078600FE0D3905902D08DAC097C9BBF4DF8B882BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F8020080000D3CE0C780509650F142A22605D5CA46302C8009F6477B5A3638EA2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007802008000021703908380D039B08084F2379848421080868983BFE79532A7C0EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .mem_init2 = "00000000F806008000004419300034A1007889941659120FDF32A906B487D99028B5EE43AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000700600800001103130930D006184F71637A370D702559017D4914CCA34DB94F227FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F003008000380788F026D901A54C15A9133848A40006308368F6DE65DB9B9D74AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F0008080000C02E2842E61813304015031941AC80427C10077997CA693CE9C656BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .mem_init1 = "00000000D012000001BC01007A19C0C7008A387041C40802124703C4607419951CECEE8203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F0B60000001C0000078C804605BC0AF144858C1B0524400840924C8AF1BB611003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F0B40000000200806C4410C70D9C2ED089271B7C350A0145F4DDED927269FD1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F2950000000000801A6829A01B840A1793290865130308A0478AFA5114FBDF1947FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a444 .mem_init0 = "00000000FA840000000C0000113C1D004BE42E1E32C5065A17C41C44C232B255CBF3161963FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000098940000000200C4800162E02A632084214A8A1B675CB047842C333178C99E0963FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCC40000000200608080200065336A40001ABF65E7EBB90364F4D927F4833BD967FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003CC50000001C20A0810D16EC0A2E04381CF14F4336F3C421BFBD91B11DE7414807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a456 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a456_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .mem_init3 = "000000007D74208041E004003030113C526774235C896C223FA8545A59285CEDD69F22B4E57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FD7420000008C8200046200030087D01E709640079F0D0CC93C20CB77B62D089845FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FD74600000046A000C65B2D538C5024380570841FC8801E311411D333B2AA120FD7C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007B5020800162280009E6A4281F33432E140920005FBF813059201004E8FDE3A4C0B31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .mem_init2 = "000000007B50218000810140013BA0A0EBA5105FD5C070267F100F0E0071CECBF73ED9D1FC323FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003B60207000C606C0008710510467310271717CA3EC5C454216EF8DF0EC9587412E017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001B426001E0E00DC2000A1B39C42610600E21D3582CE622270AFD99708E9E5DF2E90C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001B5A6001801059453065180189CE7522341141FC0D6070412EB1A0D2DD9FBB77CF01BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .mem_init1 = "00000000DAC420001000FC01000BB011D0063094720BDC5A6C20A84027C063834D5D93222B617FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003BC42000000040120012D0C0B398D05A1E0899033A6C6023FBA2000ECFBB368E1251FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BD44200000004C4B381910014DCCE3F3A0E29805E191B20A99CF2FB3484FCD002649FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002D0C0000004060A0104190799FA11343A2428C84A44619E30727B6F967FF7FF3AB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a456 .mem_init0 = "000000005C0E0000006100A000E2D574EC20EAA1E2B3066380160A82932282442196EC9B827FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000788E00000040C0A10001218018285330E7940000009A01205320D7275BEA734FD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007887000000C63141004226001030622454F0CA00100310503FCED06BED8F7B0EB9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000005103000000F011008006088244818002A0D2590250E6B518022D3F92A0D75E1267FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a468 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a468_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .mem_init3 = "000000006CFC600000003A641A004811DE47E00845C3D0CC299C1F061C9A66D869E549FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C7C60000000CC755A1083C1BC30549B52A05403A00442D019880059E1AD7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007E7C600000233606029041B171744D88617E30700C89B9E0299984FC9E5E0AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FE6C40000061884B018203B97574041CDAEAD20100073150384E4E361F3EC0D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .mem_init2 = "000000007E6860004028D05C1182205F41878F49E46896108D08161838205A5B2F04B1E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C684000028A300CBC23400D8500C26C307463C0D8905C9C9105A1FC5896B357FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000847841000204009038B3800712B8EE34411201C6200100CDB9581AB1A884F0B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000074B8418040A0008C10A240961001CA66878011D02903080A080E0CE1ED36CE81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .mem_init1 = "00000000BD1842000148058C005D8235808B8760B15E0506631B80A23E3956D63381D25FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B91802000001900600A00340A90F9B48D98002C3A2810A074A400F287A2AED0143FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BD1800008017800088821B706D32CC391A0602426121AEC23220DBD93515A04D32FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FD9861E08008280600051B29430C008401A6F00720C240F2972FB2763B965684BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a468 .mem_init0 = "00000000A5B800600059083700720C3A7143881D8168E3C3C899C288C2FE56D677D808E29CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000857400000019D0D0662D001061E2618811276403B17C003C47520B0FA2B4452017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000AD7479800070D346263148000236128432633321ED06C8C00C351447C440198E377FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B9743880300309802A02780E0660E6270AC6412157B2E6A36C0E1A7A9A0A627F7A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a432 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a432_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .mem_init3 = "00000000F8E501800000500102118BCC838D42F89801F39D003AF0464158A914F5CEF7140FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007B758080000060110008CA9A8280DD10EA4DA91D817E7802FB49E57823D365700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FB7D000000002C1900C0801EC20B4E734503C0F801FE780096D36126927C7E970FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FA7D00000000302800C64B1A84308542A14065C181EEFC006C44DFD854C9F7C497FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .mem_init2 = "00000000831D0000000064300011C5324430B02A36D62600FFEDFF043DAAD7B6EECF480117FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000801D8000000038000048580DE833188C807820E47FFDFFE04044CC5165329FF397FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007E4D8000000000008C098204CA480686636D07D7019D7FB881EE2E479F5D31170FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BC6D808000000084C837C6B91187700E79E181E19C957FE7F8331488F7DBABC4CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .mem_init1 = "00000000E53800800008668801474AE502E188492E181251818FFC0418118DB46EF3FD3D57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C1801800006878A0A1BE6841F610C0CAD25843781BFFE00201C6953C339F89C97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000078180080001A200140C40783304301611F11C3E701BFFF0149627293ECE89E9C17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004030008000100000500047C813815549A62EF50081BFFE00A0331258C9BC1E05D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a432 .mem_init0 = "0000000040300000001E2060D88081BE201083251C84BCEBC3FFFC006A5B89D0C2371E9BD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006031000000132060D840200F0021B50C510A5E7B7FFF78005CCCE566A6EE41DD57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D4334000001802616906A207C432A3C24B0FDE547FFF78013140F220DDC45F9B57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000005539408000000C73A083E18231D0EAA068180F23D80FFC00C68916E6DB3721FDCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N3
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a468~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a444~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a456~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a468~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a444~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a456~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a468~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a444~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a456~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a468~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a444~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a456~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a444~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a456~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a468~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a432~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N30
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~0_combout  & ( (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~1_combout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~0_combout  & ( 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~1_combout )) ) )

	.dataa(gnd),
	.datab(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w0_n4_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 .lut_mask = 64'h0030003003330333;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "000000002C5349121B204617FC14045D351238C83107CF081D6FF04522FAC6957123BE4A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EDD719316E2008B99D664AA16634F6EA5872A3BF9FBFF050BD1F7EF23BC0EBA3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006DE7708F2061CA84CB07C48645B7CA4E7B4613B1000FF8036E73634D45770AAD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006DE1484606230BF1D2006023B630F7171E902B90808FF8A506B4384380DDC0493FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "0000000049E12C6A2864800B33394C389488DEAFDC9FBC044FFFF8931F22A68ECAC635A83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001CD394F01C2057028CD1017AD03665432DE660EFF9FFF850FCC622BDBD8062FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003ED7D310802308EDFAF6278B4FDF66302FC7619B804FF013BBBC60F078E012333FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DED74407586021016CD4298D00C7156C7BDEA074408FF04BF9146A60207A67113FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000236B60C3902320A0F67456A8BDA381377B03DA5601E7FC272F84E9B0DCC674313FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001AE92000154021E0192DC8E2FA46C5EB84DCE81003FFFC51D1EA6507D14D32A93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001DF941081B840848CF50621200087F62B2865DE907FFF8520F1B6FE53D401C243FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BD6B090C243818007D0A0039EAFB5A0AB467B88F873FF8001B95B932CA18BD943FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "000000003F2E00828EB1880B58DA83FC86CA9C3E20D4BA4E031FF82277A3FD93E8EEA72CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001BBB0C08004BE6082DB4533E1152B4B9D515B6C1001FF81568FE3370D6B6E09CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DAE97490048007003A1B3AE96B900A5FB1BFE168001FFC17721B8537407203753FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DAED6800613840A0F94D9E3A295D94EAFA6882E1403FFC111350D2CF7E45D6E8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000B33AE0800C9398019C884128EF15E9C4CE603417FFFFFC12FD980F3DEAA8D49FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B31AE0800C8000118C0862540072CA184F01B4B0879FFE433306EB7DF4DD152B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000515AE0800400003B001F81A0850668064A07C41F87DFFE41075203632D791E17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000515890804000000160F01441306240364A783E9A001F7E04D1A5B5B4575CBE21FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000C17A908040000000012D5DC19D2141992503BEA603FFFE0207076B3493D3B282FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000049F290800000004000282BC4248200D3A6B012D443FFF021B11009721F1202A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000083F20080002700C06060689002C8308C6A090BC5C7BFF0205584B1880B56223AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000A1F20080000381BC24480E98478413264ECD36DB03F170143273BCD6711637A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "000000003A9050800003A02604A06208C2CA0B184C1F5BA7C03FF821D3A353FC887A8FA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003A9081000001B0CC8D596C07C4884A00B6A77A4633FFF8104AF00B9251047333FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003B88C7000036181A4ED4082035CC9C07B9A4C3EF486FF804BA20D5BA3F4114B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000618C4700000A07339CE068036FB095F7C52522B789CFF861DBB423048216AE33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000E0186100004684CF9D8C67583A6062F4286616BB58DFF81110C13268698F1E237FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B8116100003803DB020C70F844A0833CF98D2A95C23FF8034E98813657A555237FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E831440000670783140410890C18F1D17885C05A13BFF864D207872866013CA37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000068784500006007B0C40881D22C128B6C4E9AF176B9EFF81722FD7663C9EAF3233FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "00000000B0DD3F831800652C40C114808640221409706360C59308A0EC03ADE1B90A7F8F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000053191B80000CE114410413200B8F000400000001EFF80CF13C18250BD52F408F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B3811F800007908D039C2171C420830200B81C81E1F00F405012513A8215269F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CF070FC9808000040388071064A0C103000C001945C02180B01E66E52F0EF9DB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "00000000DF670FC00600080803B0703C9407C01980184F2773E6210140B8B4D7FBA3927B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009FFE41B069204D8873C902198C03B08000F8433FE7C0B02BC1F9EF35ED9D8E333FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000677FC09F8620008C962A862003C080201103C07A41800082A001AAF519242F333FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000677F8863100403599604A0279A032786A08721A8FF1C44D2326C787AFDD857343FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "0000000099A1030260000BB00709E880F0018759A64C21393F7E8CC1B3259E116423920EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000033AD4BCB9C01EF5511A1219A10010010839F03E0A679182341EE4D4B671D2C745FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000232D4BC00C0D003480510189CAB2805A4E107F41337E0E21A345EDEA2A9B6550DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000833F4B800000C02D30F0980822E10040108018029E1E388065963F09154253345FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "000000004B130B9B4080801951C95848844001D0AF1140830E0F8501F42319F3D2A584F05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F1208500798022820E3E04354BBF1D0BE6430092F8FF00012FEDF24D339D315DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004D7E8C4007B100293C4000211BD58C020A601B4F000FC02A54C687D8510938CF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000257EC8A303E888B88DA83101D077C00007C182F2840DFA40B5ED29C76472A4C95FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y50_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000CCF588008000418C27A09C80C5405034567D5C648A5FF80B2BE55DB9B83B306F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FB90000000001A930D019885178425F6256DDEFFC1FF802FBBC37A4210AFF43BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F39000000000030190261381643827A4B1A2FE9FC1FFA15A9E7F707882362153FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CFF9000000000004C29EA6713E62F23E8DBA27D0401FFB135A0CE0D3A7D832B73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000CEF90C0000000003419575030B00390960171C10F83FFF40A3A61946FDA1CCF73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CEF90800000000090BCF94A6681308BA40A539E9783FFF012936B477083D5BA13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004FBB0C000000302CD84200268006845376D3A55571BFFE2CFA60760DF94B99623FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004F3A00000000005B1816104001400D0472AA23D3E0BFFE11744F8B44E7FB36D03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000997986260000000E8116B4C30BE00E4030F6D4D0709F7D0B8D221F1AD3981359EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C9B90022400000E940B23803A740DE317339ED477095E6436BF4FCA299C9D0A357FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004F9900A0E00000E95A4C98C02E07C4B1199F5F01F402DB84A1FDCE231D8200626FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DE3D0082240000E1A1E5F0D00A013A047E32C39384857492DEB793443C24CE6DD2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000DE7D00862400060D8305A45805020004E455788E0828B5D833D6FE1C2BB78270A54FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000167D000600000600061401030892E30C4ADA76C2FC1D7768CDE687D6EB6CA8177CE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B67D80000000070002664281C95F980B2F787B67FA7FF7A520580954A32B9A3C8D1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B679000000000380A1A4010BE4196008A67217000570F5D23478383A7994DB6CC18DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a108~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a108~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout  & !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a108~portadataout  & 
// ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout  & !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 .lut_mask = 64'h0350035FF350F35F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "0000000070B4FF9271FB44F001086E29CE3C326141C079100060218C003883E0A739E31B1C6CCF476DB94CC0F622CEFE4C1B9857F49D97FFFFFFFFFFFFFFFFFF00000000F0FC3ECB000E000091D448178FC7087300287830038040040068BC42E0479D73222F8835115B4213FAEEB183CF7F6C11B026D7FFFFFFFFFFFFFFFFFF00000000D8CDFFB8200F805C0E140424045A18F1400C04A0407F80053FD3B883D1E6139FB8224BABB58E88CC6783E0611BB33A19DF2B4FFFFFFFFFFFFFFFFFFF0000000048AD3CF2200F01021240130005024060B8140058878E0A03142839303DF47F1C5B1F764A0D07358D5374136E2571E6494E66D7FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000096C29DA00A800093D6C880304403000E40300188B9805C040405C335F2DB8B22B009787BFA6D0D4795044EC737011E7315457FFFFFFFFFFFFFFFFFF00000000096CD504070030C43974915610A4B48063DA04007F600421C04EE7CD7C405B1C1C628B7CF039338407847F08F18FD4E0F49CC3FFFFFFFFFFFFFFFFFF0000000084E0401C0030B128016182691A22FC30401F87803C060040003D1C2B1E030E05F17024CE3FF60913F0CF1A6B1DFFF780E6354BFFFFFFFFFFFFFFFFFF0000000024A140000080216380A680ACCFD878348030C0F48800002313419B6396FC774E1401949EE4194F566DC077FA83FFD7FCC8F3C7FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000358620800840C007719FCC5436A0601EB8744A647800090782C843BB059F58B50F81E363B7774F669554EFEC00787E07FC61FBFFFFFFFFFFFFFFFFFF0000000025BD208083814000C81D09551000E000481E084C1C40880780C1B8324BFC845CC001DD65319F7231C1541AE97FE19FF07D25F7FFFFFFFFFFFFFFFFFF00000000C59820798101C0748F189909000000308800091870330B40A0E5237D97443859B880230F01DC04657A8F57721FFFFFFFFCDBBBFFFFFFFFFFFFFFFFFF00000000C40BE03DA80140149FC870063000263078033F30382E0460D10111EC41F4062FAFFFFEA78C3F9C993BAFF9D3FFFE079FD8053FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000803BA01C20660FA3BA506031A380363000413E236060040080008D846D0394949FFFFFFFFFFFFFFE4ED17E109FBFF07F780B21FFFFFFFFFFFFFFFFFF00000000A8DFC78000490E85FA82400484E0307001864CFF4347860102FC002993F26C507FFFFFFFFFFFFFFFF4719EFAF9FF7F81F35525FFFFFFFFFFFFFFFFFF00000000AC1F8787344E069CC6408158451C38F800E5A895850B202A86321FCAB41901037FFFFFFFFFFFFFFFFFFFFFFF953FFFBE4F3273FFFFFFFFFFFFFFFFFF00000000ADCF8FBE040D80DCF1CAA7C4E3B618620C52B84E0E003041261F1C2DF87794A5BFFFFFFFFFFFFFFFFFFFFFFFFF03FE7FCF1ADFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "000000002DBA42000000F00AA00B41C4098ED8F702200D3FC0DFFC4984D70549C11A2DA53FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002DF8C00000009025477786B923C828CA89F0BF67BC0FFC1117296ECDDA723A223FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002DFDC0000000F403413F1EC087850440807CD5E6034FFC2505DE21F3B0D6CB093FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000BFFC000000004231900600100C113605E51ACEE035FFC45753FAFC76C052B963FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "0000000002FFC20000004041D140398511DC046388D7B8D6003FFC194821825A2A5E55563FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008213C000000001401C4318C20C498A1491970D17803FFE325D58CEADCC3B1A713FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000A8B1820000000E0243920450324E401511B355C608BFFE61C47385967C4912B43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000AEBB8000000000C14F030A2C0B7652D90E92A3072A7EFF5391E3CC6D6C4E5ABCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "000000002A1C80000000A0C12C28840F1E54FDE371E443A808FFF1A0E0F5E7BB4D3E90B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000AA1800000000C607B02404B10FD0CBB07876DC020CFFF001158479CE515812397FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000078B00000000046E3D06D2A2904021A20DA23275E001FF054F939CA1DF828C2B97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCF200000000009940BE77D77A0902E503C5B426000FF0644BF2B9BC5C53A23F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000FCFA8300000400B1A8F1B470581864662EBED6B0004FF0205DC8E25C1E6F49BE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCEE8380000400020F80EC6088433D001BAB074C407FF4334CE2144615AF5FAE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001CEA83000004800C00861D68510288502D8BCD01FF7FFE61DB024D406558AA2EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004C2A80000000800C618897A6D04584317E003CC0818FFF0143AE0BF4E96CEF2EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "0000000015E7502A6012F860110F17CCE81C0C74232F49FFF86FFC10A7E2A4B603DC40F0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C6276804208B4842040494066AE5C40B5D1C983F7FFFF8636D84DBD3AA249AF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008417603A81A01A1018455E970F885A85D4A326D1007FF80B809B831C8301C6E8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000861E580C78A80589103190812815448421D0688C703FF0085B77C046FA673EF8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "00000000771ED01EE90C42060C006F495DDD40E7742FE39507FFF8252F7D7EB949C2F878BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C71EE837F07C3786040422F5C0085CB7778CA1C5C1FFF8431EE60415D81276F8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E44A25021C4330221A0D6BA673259E2385CA865EFDFFFC08EA9FF32242338CE8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000ECDB10A08027403A00A10180C68A0BDE15428EBCFF8FFE0131759D4E779DD5FABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "00000000F0B10891844301B016A491794E9B38DEF39927033FBFF854747687599C26ECD2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F0BF2149C672D8CC09F090359A97A8CF411AD3DBFFBFF8519BDA41E8876D25F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000053A7269CE61C25001900CB197A430C86B96F300AEFBFF8439E68610F21608D3CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000005726DFB04608408C5B3951A967C1DD9018150D17EFFFF841D3A66806A778923C9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "00000000D37646FBE2E1B014008AD8E681B1CEA99CE9F9759FFFF811BC216D871ACE92FABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C357640D80642F63743760DD994217D0DD71571D4FFFF814B6783A4BAE7010FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006B5768A80E4006CAF983E79BCF7691B9FDE8EEC841FFF0423F26AE63C5AC47F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EBD71480140160F0F2721F4B1C6E5242E4B4C612887FF00A474245A200E5B071FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y3_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000CFF5FA0CE022026072C6308E01220020B3B02A3FFFFFF00AF8EC287AA02E016B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CFFD5C4FA204004004242480088834115101513F063FF014D0E8538BD8C146AF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CFF9280A04420CE06589200718B80146180557F0E01FF01418B624AE2A0D47DE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000077F935540052DBA60E090E000C90328C7393C15400E7FC2870D7C55F126628677FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000BDBD18640478185057A0200C000C004407AADFD640E7FC0992A900C7B0086F777FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000035B51D38399CCCC439045072143088B0428171C4081FF0073FAF8AAC616E44E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000035BF1D68F58C084B21C438A1810CC454042B84BF989FF004F12AC1E77C535970FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B7B91A439018212D400BA140BD290037FC27C40208FFF0233870F8E96061DD32FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "0000000071C603440A5C620660859B52600284852049F7FE01F9FC031825356138A420657FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003247C9011B04AB0C11C0C044D88FCE3C00656CCEC07FFC137E2CD7EC68700E297FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F21D3D007ABA0F0CC8E2183018364EE008C861CFC07FFC10A1432373BEE2B14B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000071DF61773A804A5601E8008428009700A069080E80FFFC076946FA6B548A40EB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "0000000071D4AC40C605A0AE3138000400F631E8E8933B8501FFFC00BBD583F21331D8A97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F3D10041D4870C04151180B1A140F82804715285019FFC131D34D9C85C7E48727FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D7572489D5C4C5F02111088E234411340F8CC19B803FFC10D21AA93A2F7AB978FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F3689183C0F320224C00C30883A609181E5CBB3C0C3FFC2576DFA40A4DAEE97B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N42
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a180~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a180~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a180~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a132~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a180~portadataout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 .lut_mask = 64'h018923AB45CD67EF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000BFF90C0000000408AB40218C483B522C6873FF2DB83B47A8223E6577F4456627E253FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002FF9840000000050CA203271A58F5313B2C5826FF91015D3C8D3F6D8DCBFF3F25017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002FFD0C00000000000AC06501E3084349565843508EB077D7DD6F8731D97D46144A95FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006DFF04000000008117A47020E4C4E020D22A18D4A8FC37AD557320A2AF807C3E2E8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "000000002FFF8400000000A3C720C0203B08742D3CB9557468747722919769FBF1B0E41768F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000023FB800030000000E57810218EA09C258C38DF2401367720DA9F93D2EF24E13005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000063FB8400200000030EBD015A1D248AE132A4FFB40AFE37A58E5910D221A80EF51FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000005FFA80000000000483AB014AA02841536B28FCB0039F37C1DF9A3FF4906504B1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "0000000072FD0C000000001A2CACC450D009603980C2EC2000B107297978F261FFF6EE1D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007EBC8C0000000094F1311624CE50C321EA3A81D0009D8753FC1EF783E1C441243FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000ECFA8C000000081502C00D04F808610FF07CF83C803DBB113348E482D5F44D40BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EDFA0C000000188246FB90C38018F13B4B051F813FDDA22DA0F3C61A29657094BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000ECFB0C00000008B000A58389F0B10773D2E11FFFFF8184AAA6057CC29C2FFC5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006CBF8C000000038550C0010617E19833E9930016FFE044A1F077B8F71FBF0CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000070BF0C00000002077A20C88F01317304C310C065881C47853D3CA402B92FD99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000072DA8C000000024E759874638364D5841672E18E73FA470BA2EF4FA3C5C4515FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "0000000033410200000007A8E1A4A0403A014AC19249997FF93FF3503ED3381B91EF2CED3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000A27E0200000039AF42A6E4C04F070014E9C77B78393FF320F7DC490723FC4D623FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000607EC200000008A83AA2338781679FBC05F97B6D457FF3141D6C627E8B7166DA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000605ECA0000000800643D0020A148E1A3FEE490A006EFF051E43C37A946B02B223FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000E05CCA0000003031197DC5E2B0E8A0D2944006B001AFF009D04F1BFC5065CA6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000607ECA0000000003865240C5C0E8E180E82806C0192FF0230474FD89E60942FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000607E4E180000002A065258462024784E185806C635BFF21538C14AF81D2178FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000020FF0E1C0000001789486D88B2207886C707FB77B93FF24847BA9F603A4B7BE73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "000000009E31C2004010607D800C06012749001D46200340812FF02297548C42E97ED5FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F30C200001008089830F6601D1EF0B0E9D49340EEEFF0515AE226727EBC30F1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000A772820000000801960C03E42C31996079F108AE114FF0549CE0C6A9F87D7CF63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008F62C20000003C015012251E0005ABC4F75BDB7B9AAFFE253DF870405D241FB5BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "000000008F70CE0000000F879C070D0C1C0C0087C4A406FFED2FFE027F8392F2678FBF223FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000A5384E400000424A05640819546C108202970FEB7B6FFF4361E1FD15DCF1D06D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000A1E88600000026402C1EDA9404E4C80C74C38C44077FFF25B531E8E95014102C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BEF5060000005144A08A0E8410D9BD1D47EF7212FD7FFF248F4A0C65322221073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "000000003B218E2D0BA105C80EFC0903664C100087400BA8692F985547584E6326B636C55FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000970188830C90948E02A23904CD9DF01F76C0774DE92FB870CA1FDCA4BBD47E895FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D30311820040A400012BCD22228C39683000AB487A6BF83374458F331A9DCD995FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000203494000214C000C01C76AB800A908800E22E80A69E0152ACEB043B93A95D95FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "000000000247074020206086824182784C3ADDC09091261966EF800503622EF5C95852C85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000062EF8A80645C818984078370A3F9A92853D08322E6EFC000BA438FAAC2C129C85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C2BBC482ECF588E58C4613E92CE25FF03A6FFCB4197FFE03D611DED32AF26FC85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000543F80A08C40F8C08C161969D626EE73615C0CB7091FBE0762109B9DD2B4B058DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "000000003E1240E7A2241805A404C187459FB3A9ECBFFCC401AFF816E162EC9B44C2E9361FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EE1BA302034967511C102D93796A58B339F7FCCB9EEFF801152D6FD23B5BA2A81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000661BA3C00844EC0860917216BFC6BDFE0DE2A4881FEFF80B74988561E11D3A289FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000679604010DA10005703F5C651399181DFB33EC8C196FF8010F6C3BAAD177EEE8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "0000000026C48CB3630000420932AD21B0491BB270CFF32C056FF8575DEB726ECA645AE8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BCD60923610C0058002185913CDA801ADCCFFA10FA6FF0401F9F91243442A560FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D4F26911A3287010002408667625D72B9FB36CD07A6FF00E329D3B3AAB165068FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000056B26C03A038FF0108463C7023621816127FFB0F85EFF0433AF200F5C23BB5E8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000DFE8B02A0388A369C2FBCD5C17EEFB950DD0B0C7F7FFF8092108D3061B6441B63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BFEB60CC4678E0221925559017A79BFB472033E408FFE047EFD54DD9CE08606A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B7EBE4D200024072401586F3498697FB2CB7F0CC36FFE0063F2E8C27746783FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000037EB48EE38A30020123202DA5DF66A10E3B204E7F6FFFE0A08E0FA89433BB1E37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "0000000037E828EA1802287C3BB0A01D29A806F4E58F8F7F65FFFE0878C6D0E844F8DA477FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FEA4E21940244E01C22E12904A12DE397CFF83F953FFE073B1D5A1330975191FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FEE380088186282D766401B80608100AF3006C0862FFC05EF90B6122843135BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003BFE70AAD4100E0087A3E6868470452F38C203C9D4AF60082E18A7DE23238107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "0000000085D4B2F4E48A05022260473D0279E6B04C9703C8FD2FF830EAB56647A5C89004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000085D497016007141A416DCAB6C4000049D6D2C7F8112FF8148F792142AF4C0E24FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000081D8808DE072448820BA04C9260541612D700FC8016FF8444A831FBD113E31107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001D8183335D1C59820B001801807012AB4F07B06816FF0099BA03681449A6ECC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "0000000000D80CC2C9248200608F60090120587408287CF4FAEFF001A2EB1CD23A55CC69FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000061D8530289410C483C5AF04100900DE0E638741C5BEFF814B92D69DE697C6B5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F5182AF001026010315C020188943C0F2D1D7107840FF804FDC5D27691426244FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007D1169D04E20B400B9BE045E801764A55B1041056BD7F80A48610978458BA625FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 .lut_mask = 64'h404C434F707C737F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "000000002E6707B01847838E890E83860880185800E680E40A000140E7170B5B06E28339FFFFFFFFFFFFFFFFFFFFFFFFFFF6D87FF382DDFFFFFFFFFFFFFFFFFF00000000686C078004434001405F2C85A13C0103B00703403E085100FF180FADCE1057997FFFFFFFFFFFFFFFFFFFFFFFFFFF92FB785A84FFFFFFFFFFFFFFFFFF00000000F16C4F88170E3040314ECC8E18000383F14C83007027A400DE0369F58C6AEE5CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF977AF56B2FFFFFFFFFFFFFFFFFF00000000516A0F881B2C5012389A201848801201710E80010028280050051B3B699C23537FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0758972FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000406A0FB8091C3B18E80033100401B00380260C0380B0C000600354F5918A556BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFB99FFFFFFFFFFFFFFFFFF00000000826A0FA81C18C13C88CE3E300C00F0408E31C40200F202E0251A021CC2ECF9553FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD68E65FFFFFFFFFFFFFFFFFF00000000140C0E3814F04DC8E620F4D86C1060C00E0D4310E08082408E9B329415A3CA7ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF937F3FFFFFFFFFFFFFFFFFF00000000101C0E0C10D046E9308CF871A220C7900527B118900503808802768362728A773FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE33D227FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "0000000049694E003878008001000550C51E8001F01019006843C01500918B2BCF44D73BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2E5FFFFFFFFFFFFFFFFFF0000000019EB4E00300031E214658050940C41804E487E6CFDA1C0218019A2B4B5CCEFBBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A7FFFFFFFFFFFFFFFFF0000000039E30F80A0603481FC6200D03000182018270803DF814208801CCB7726AE1A3BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE27FFFFFFFFFFFFFFFFF0000000055670F81A1E264C0290147708000144070660924BD807018709871754AE39579BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE7FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000C5610F81B0C380024E80CA71C030004098E5B881460461007D1346D62B551F79BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF0000000001A90F81900F502320705C41E32001200840D0232489A806CBE6646B6B8B91FDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF0000000008C90F83F01E00D05312440085000643111264008C8180214F87A07DAA9D33FD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008AD95B82240002968D72DC00C006001F110C2104FE3B80327C84BB6E0BD656FD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "000000000899A000000040141846879E7040808000F0FF1BD5BFFF283477E09B355863AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000889A80000000601C22280E29308661025AE07B7BF93FFF53C2F447AA2C4522AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000883E000000006001F81E68079096991CB242790462AFFE143F285F1BC6AA9F6DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000483C060000000010562002C00C4B962170E08344062FFE299985B16B47694B64FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000783C07800000001A23E825E004047C9FBA4DFEDC1C2FFF6B232E7F73A4F1E276FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000383E03860000000E1402091400214F3228C7C6DDE9AFFF40F9FEDCF8C9D8E6F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006C9E000A0000104E2200088C2170236BB240AFD3952FFF040BEDA9D169EC794EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000049DF080A0000008E248D014A1F8008EC0040269C862FFE73643BBA46791AE107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "0000000033CB8800000000020400502A452B5F11F00706901A67FE0BB0E1D1DE51F8A06EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000031EB88000000000CB0591AC0C7707938CD803899EA6FFE53C855B59D20B61CF63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000079CB4800000000780529546770192070B1FBFB8AFC6FFF133CD0036DEC6BB8763FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F9CBC00000000060544841C0E411712FDA0E07EAFBFFFF06ED1A74AD27FFAEF23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "000000009DC9800000000003003060E03C10C5A1620E0ED0059FFF010832F96C5F4498ED3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000087C9000000000C62961064CA1C20000A7611E0D05D1FFF29C0D1F993E85A11A93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004DE88000000000000C40C095082AC736FA007001FFDFFE2D17AD5A97F83CA9693FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DDFE810260000180302B01E4067140F9E700012E1EBFFE056E957E7442044BF13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000E15EA4209440A21091AC5311AA5A3AEEF2CFFAC6121FF0537E4548E6711F49FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F357420158861338E20C493DC1EB3E7A62D833F4C277F0181682E03BBD69596EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000033D71CD319D063C0631C94FECA471C4C74D07EE3C6F7F0021DFA6548472AF2BDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006F9750E2E010E0A0422022985A4FE92CEC50ED477A7FF8227970B94064F935DDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000AED75FC06010C010000605745624D14795510A8A016FFC11B2B5AB44C403AE3B5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000021D73E23043890986000A514B3296A8A98607F47FA2FF81095D8F0F4791D68D1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000849758461169D0A424A2DE6D81399975D65BFF4819BFF842DD37FA7CE2308C865FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000006987A26011B700CFC95C53AA15C0ABB6E58FDA818AFF820DC6DC0EB4791D7EDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000CACA751F388801C01E18F1F9F5A2DD6E5691BE3C00AFF8528FB5949C446276CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004A822EE038D1089F1B82E0D7982A1BC1BCBBA72FE5AFF8008ABB5A0EF763404F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004A9072E0012921C2731231132D98E4424C9FA53D87AFF82AF54F48AC7D40A14B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000048B01C3BA89241892A5F98E519CF04A8DB10BF2795AFF8010454DE1407443DE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "000000004D7214D6B8C34005CCECEEC25B21BC03E49407203DAFF813593E5CE440132E25FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004D4658321A04354252E7A81E04CDBD549E183A05E2EFF80192BB2BAE6F4000477FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000018064CC0185761066C5049962669692056F1C007EEEFF823954498027BE30CC33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000098C7A0810868D03CFA332918DCF8598067117FF9EBAFF82B7A1EE10528D690A83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y4_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000E41CE80322200CD4620103A004EF88171208642AFDDFFC084D87D969DE7856FA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000064DCF0DD6908E01E0A01000E1349DE0643D5E7C7EAFFF85035D1BE9E27A9DA6B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E05C016A2D03324E03001048C320F44326368BC41A7FF811BF8CF857CAB7854B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E0147B266F10A04D03C810244764076A4BB87ACA19FFF808D6EE2D5AFF5F18BDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000AC5CAF130F19A0AC0612202C2116A5283A87934B7B7FF8231F6B96452DB4A734BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000AC3C4D9102340066065F042F73A1049045E5F935857FF80738FEED58A252B60ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CE1EF8780830C13C0F4388910C18508000277100997FF80037016C01F598AC62BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CCFC32905E1A00A22002109B41602007CA084536015FFC22644C7B2DBBA3A0243FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "0000000008D4D8C5747E22101980503243038D512632FB0481EFF828754E3610A0AA4030BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B0F4D8C00804A89A0410A080C7D3080A0F6F871018AFF81299D2579B221F1A32BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D0F400E0001038A7144492C0C1B20643019718A1052F7854674D14774552EFE2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000004F400A1000A40618C0841605050000C5044FB7004BFF8033CAF1BA0B3E4160ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000A6B44084000311C338C1C0410131008C008684B498BFF821B7C761DD570595603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BAB9588500430707012FC01A0930850040E700C7E6BFF823AB233FB01E6BCAFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003AE80082008101870A2800130932CCD22167C7FB9FAFF815D7540168943DF2B3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000005A48008040001C0085060128CD135CD71D88F8A417CFF80D7BC7E46AE74F28303FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N51
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a168~portadataout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & \my_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a168~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a168~portadataout  & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & \my_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a168~portadataout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N12
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~2_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~4_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~1_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 .lut_mask = 64'h02138A9B4657CEDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N24
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout  ) ) 
// # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout  ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout )) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~10_combout ),
	.datad(gnd),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~0_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 .lut_mask = 64'h0404FFFF8C8CFFFF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y29_N25
dffeas \data[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_rom|altsyncram_component|auto_generated|mux2|l6_w0_n0_mux_dataout~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data[4] .is_wysiwyg = "true";
defparam \data[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "0000000067E7EC18000100010046384477A000C56DAFFF7FFF800000584335445D4B62A9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B667F0000070300108480F9A75FE1BF61263000080000001C91290614A9909A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B477F0050040000300700F1EF0B77C78173FE7AFFF80000198C1AD8B26E859A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B67EE0144240001203000C10F0D87268862077DFFFC000004A16B45B5702D3A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "00000000077EE82C6A80019800081314B238484BA3F00590F80000005AD8AC50B2AC85A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000877EF03A1003830008094285AD24CC47906B01983E000001D0708B54116429A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000842EF8D33060830100140798EE260EE31010C7D002000002F0C5AE0C09A16DA1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008CBFED400040A001036490B76BC438CDD0588EF300700020221468B4290A62A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "0000000000FFF084E406A20119603C70FF782C5529663F7EC04000001DD52291681B1BA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFF0446644400F00001E21B421046C23CF2E20040000151555683228898A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000023E7D488C600040C0018A8569BCC7E8EF38FB0E910400001A0545A211645D265FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000276768086F30308000390968FFCC7030FD471E3010000000625481721A1689E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "000000002377BC10413042600F824859FFA001A1180F93DAE0000000DDCA0422D1B44DE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000023779A40010007848802E1E6FFE009C4A57F134B70000001515514DEC5A2E6E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000B77974004E0048400786264CFF0E92DC0E01C6FFE0000012112145AAF1B62E8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008BF7E4000400100C03981B07D462113E64CFACBDFF800000C790954B745917E8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "0000000000C400060E0000500E00011609DBC7023030005000004600000483C6FFF9DFCF7F7F8F0767B9CCF0FCDFBE19C6CF91180156E7FFFFFFFFFFFFFFFFFF00000000008C00000000017C0808317808D4D000001000E000003C000006FFC2FFDFD57F5F8F8E378B79B633FBEFF003F57FE11E013BE7FFFFFFFFFFFFFFFFFF00000000008DC0021000010C81C839580E0C00800018004000000002002A7FF3DFFFBCFFC7EE0E1E7700FCFFFFE3E067453FF31E00946FFFFFFFFFFFFFFFFFFF0000000000AD03381000808C8D940C0002000000400800000070040008107F3013FC7F1C7F1E9F3E1F6707FF1FF7F366197FF70E00287FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "0000000001EC1E690010000698D807000640000018000000046002018C303FBFDFE2388023009F5F1FA7F3BC7C1047E05C7FF2F800DA7FFFFFFFFFFFFFFFFFFF0000000001EC660200B0000F90080E204250080000068000000003C00C10678DF0C07B8C3F008F79F03903CC07F04C0832F0000001F677FFFFFFFFFFFFFFFFFF0000000081E0400000E000C780001C1E9ED80000018000000000000000001C2F2E038E65FF70E4CFE03000A000C02808DE00000000B5FFFFFFFFFFFFFFFFFFFF0000000081A1400000600080018000581C28000000180008700000400000E7DF22BC47604440220118794C418FDE71F880000000101D7BFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "000000000187C00001E00000086000880270000000080418800000000180C3B80160A03037FFFCFFF87D7F80869AF3FF800781F800EE63FFFFFFFFFFFFFFFFFF00000000018DC00001808000303200882000000030000000000000000040804C37FF038087FFDEFA019D7C3ED9389A9A0000600F80B467FFFFFFFFFFFFFFFFFF0000000001ACC0000000000870E700843000000070000000000C040040429C839F84781167FFFCF001C3F8798E77988C0000000000782FFFFFFFFFFFFFFFFFFF00000000003FC0000000003B007000010000000000004000001C00002000B19C7DEC06E57FFFFFFFFFFFFFE1CF91BD1C0000006020242BFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000FC0000001002984200060400000000000E04000000000000007067C83E54E5FFFFFFFFFFFFFFF8F30A35AE000000080663BFFFFFFFFFFFFFFFFFF00000000201F8000000601FBA4A020F043000000000030000080000080400C4FB07C62CADFFFFFFFFFFFFFFFFBFFFFFCAE000000006CBFFFFFFFFFFFFFFFFFFF00000000201F8000080001ACE140E084026000000002100802040011804C0846071880C9DFFFFFFFFFFFFFFFFFFFFFFFE44000400035BDFFFFFFFFFFFFFFFFFF0000000021CF8000000001FA0F0440030000009C0027000000000030800002E1C0101AC91FFFFFFFFFFFFFFFFFFFFFFFFFD40000000F11FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000C3F718C0384001004120000C0007007F0F6FD04000000003FFF1EF258E54BA84BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C3FFB840006001E0680003000190320F880000C0F9C00001171904972952A506BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C3FFEC1C080C13E0369426001819570C0F7FCB3FFFE00001C7193CDCADCAD01DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F3FFF804000804301F942000563463440E93735BFF180002E7D926D2857A5686BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000F1FFF8280030EC8002A404000430000879C6E359BF1800025FD9A24ADCE1D297BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000071F7F8000498582060A0180C072448C8790EF03BF7E0000171D896D912850B0A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000071FFF80806902084500230009104C88B09E32900676000016F8D9212D2DD20913FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F3FFFC000488124000400C50161C000CA019CAF9F7000001C5C8992F4E54A6D93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000F0667000818C040800C700200935C07998273861FE0600021BDE9B7909518B9CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F267BC01808606080923194040BFC4CA14739089FF800001396FD904AF06A1D1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000727DF810987C098868460000181704E01442DA497F80000179C65394A5B80ABABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F07F9822C85004E808640008002E41008C175411FF000001F5FECD749AE0A552BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000F077D9998000034049F4009380947881984A05DEFE00000250E644927292E454BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F272D8810001A50801F04109C3A8C9E4063680DEFE600001596664BAD2D296D1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F676D90380C2420801000200018E20C00E1BBF24FFC000014AC682D6094B59C7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F2697806001030C000204300084E0060A3B3623FFFC00000E56266887D697EDEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000E1BD000000001006C07A00098660C6C9090000C03F200002427BE9CE719D595E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E1FF80000000537302D70041446C62000423D8B87FF00003765C3EC8F9CE4DDC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E1FF80000000600615982471E1810903663FDEF9FCB00000D8989A4E5CE744F57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E3FF800000000FC10D0C01426101898280E1FFF1FCA00001513350E66E7337637FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000E2FF8000000000A10A0CC10008410382908728D9FFC00002CE543A31D758B1A37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E27F800000000081FBC08000189E650300073FD87FC000012E1EDC39CF989D827FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E0FF8000000031010F0C00C00D43B90803C2C8B9F7400004003F7A8CA1CEAF437FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E6FF800000005041883604481428322031F68278F7810001A37E1F1A7CC663437FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "000000006E7F8000000040C20408007000284213991410FFF700000364EE6B1F3A7373437FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EE7F8000000000C38064001B0002100387EA9A5DF300001225FA86CF97391D45FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007CFF800000000070A0E4029303420187241AC661FFE0000015DF0BECC5D79345FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCFF80000000003060F926A007088006018B0DB9FFF00000FA3F35FBED5BD543FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000FCFF8000000000184B8220E0800800001187EF5FFFB000030857D6A87194EE42FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCEF80000000001C04821871B118C0606482CD13FF8000003DDDFA5C99EE6652FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCEF8000000000061A8008F121A20060C6C9FB6FFF4000045FD5B53E1D860352FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCEF8000000000062687087CE286E040C27FC53000200000F326FC321E712052FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N9
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a133~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a181~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a133~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a181~portadataout  & 
// \my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a133~portadataout  & ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a181~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a133~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a181~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 .lut_mask = 64'h00275527AA27FF27;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000F37EC00000000010C000E0800402C03BFD060053FF800002A215CE6673F259127FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E27FC00000000004E4133A800002C33FCAF000543F800002B246C7263D1DCB937FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E07F800000003031241A00000E0272142AB68053F8400001DC0DC6119B9F493B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E07F80000000303C580902401E12100EB3B000D3F9400001CE7BC631BDCA22937FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000E07F8000000000020000824050308126BD77F95C0780000344EB71DCDCDDA1937FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000607F80000000004300004F02110C4006AD57F96C1F8000016044214E4E4EDD127FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000607F0000000000128000ED8070C800807D77F96BCB800000FCAA737CE6E44B127FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000060FF400000000014802101800CC006659D70005BBF800001CD77BC1E7A760D127FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000C0FE80000000000C800420000CB00000DD57F86C07800003C2EE70E5371F23037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E1FF800000000000061472002F11007078C7F86CF940000233FD3E13E19225967FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E1FF80000000000063001642090C80E0E8C6F0D3E84000004CDEDC3339F999137FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E1FF800000000F03900C148609089040EE7400579D400000DD1F0E5392DC98447FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000E1FF80000000018313061484018333673AA8F953F8400009A23E1509EF4E46DF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E1FF8000000001103885800620062307F8BBF05083800000207EC29AA72FE1DE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E1EFC000000042800D67910D004C3013CCF30FBBF80000005D8F8DE99297F3DE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E0FB4000000020430078010A8AE000E38F000000000000008F1DFB9CEDD93FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000A3EF7000F028A09021BA3674DFD8C213ECF0C0DBF7C000031EE16A64CAA192E93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000083EFF02820000000608168B06E70E38B9420305BFF40000063EDE8520896A7E13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008BEFF06021800800004818100076208A7AC80C8BF9400001E669AA0A2A5C5AA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008BEFF88A0502001801FD827103891DEDDCCDFCCBF9400002CD25E038A95152A43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "000000008BEFD88010064008404F01631001CA51D8C003F3F84000025EFF2929E7535180BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000083EFFA30301626C041FA02230300E3E67E80048B978000007725BD059D2A28D63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000083EFFC22380C5240899900838A00005FA9CFFCB406000000267FA1A814B228843FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000083FFBC2330180F98F9FC291B040060B8998DF8BDDA800002CD25BFA4D2E414C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "0000000081F77D0340900E187C3B829A9D0005C8098804BFFB800002DCE584A44A951FCD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000081F77A00C420201011AA0431100001AB018D3CBC17800001630492D5BA543BC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000081FF68004483396051200019CC022364104FFCBC07C00001B664D2D0E9D4E2D9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFC40080244F0604020010400027541CF878BF84000024C24D752A7532980BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "0000000000FFF901009900800010500302180823C947837BFD4000021CF7495E956895A13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000061FFB0810082000000A5600000A03BE605C78C885C4000017706CF68548902863FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F1FFD98039C4006000A0000C01383C240AE28F8BF84000012626680F42A5C98D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000071F79D00510100E040C001110026B84228E007C57C080000CF7F39AF0A950A863FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "000000009B21C8040400C8B001003001402FE0000080003FFFC000002E91344C424411E9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F01C006000008000104000B81DF800008000FCC00400001B0540DC6946501E1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F034B80000018000604000CDC024618000018047DC00001FA2984A1630A12E1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DE0344800000000006000000464159800001A1040DC000001AB4AD8830830CA1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "00000000DE4743800001000004000101F2413F63600F2515794000005AB14CA984904DA1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BEEFC740003D300600600001301E6C8020300037F9400001F0882D4CAC84CEA1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001EFFC8600402300200200000DF9FFC240460034C1FC00001DAADC8E14CAC02A1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001C7FA02008A10007006000C083331ECA8E83F34C0FA040011A64C20A604697A1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "000000005E17E0800BC4000418000067AFE3E9B2E700032BFF80000018B00802536190A9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008E1F80A0010C9808000C402BE7D4F5549448032F9EC00000DAAA4A1A824830A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000061F802007841003000C8DDF7F94D430A45D5B6C1FC000007AC1D244088189A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000797A0B00F540002008CA2467E59FB35644C136C1FC000011E088284949851A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "0000000046C5206033180000008D93C63DAD78CECF800033F8400000486A1A94A40190A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000CCD7A0209100000000419B66C533FD73DF80011CFDC00000D10854B5462CC0A9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000A4F7E02641100008004001B3F7936C7D1CCC931C7DC0000078C215B131642FA1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000026F7E0BC400000200024C806655887353C800013F84000002B1AB4A989A144A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000BFFF00000000003011C1C01108712D93C76C003243C448037AD2FBBB3BC2682BEC73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BFFF80000000002001C187000AC180BE4B9D804FFEC01803AA04EF4045C09A4AE577FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BFFF8000000000001C26320085C780D2B304405FD5C0380035E9FC008ADA3926C07DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFF800000000040B8666001A5C101987724475FCFC03800E7D7D52A23E6C22C47EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000BFFF000000000041E7006021E0048840E3A58A7FF7C07803F90FA04CC40CD83AECE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BFFF000000000003473061F0D190004049A53FFFFF027803B80E40BDD9431401CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000CA83F131202804407BA1007FFBC2380076DE953D5FEC748A9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE000000000008CC1CC322800464C01EA5037FF34338006F952678388D8B0F4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000FEFC8000000000041018980F208680800FE713FFFFCD080269A245F8C0057928DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFC0000000000080C808818700901800E277E3FFFC18802BD64BCAD2CC036A7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCFE0000000000840119C0E018180200162507FFFFC1BC00D3182A825DED99787FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFE80000000006101C18220D80026041525E07EC001BC0093927A05B9FDDC719FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000FCFF80000000002393810CC1D980F80005C5E0000001B803FE4DE4BDAB1009DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCFF00000000001480C24708C31160001A008000000078029761C8192000B397FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCFF800000000198B1CCCA40821824803B00000277EC7800D749C0FA023E0F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEDE80000000019599D08E0000983800FB001FD4FFEE78007F078460A7F19DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N6
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  & 
// \my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  & \my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3])))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 .lut_mask = 64'h0530053FF530F53F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000E0F3F88006183020D3BACF6348FDC5EFE9183077E20000011CE5EAAA2C0D11CD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000061F7E8A310400180760E623F41B7896FA781BC006040000150C78A8B0AB412E8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E1E7F06300008109101C067EFBB7834FBFFDD3BFFFF00000B691AAA8A0A2D0E63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E1E7B8EB008148C8E505C07CBE7CCD218CF55C5F7F700002F6973ED516CA0BC63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000C1E7F8E010800230D1100007B7F49C31D1587847B000000018BEBCD4D0DAA8EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000080F7613800048B657DD84F87E84E44737C178F64060000005092CB55556908E23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000080F722000081084917E509F787EF4E403F067FCC7FB00001E39EC5535345B5E63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C0F738861833061146F03C73C7FFDF471B1F9FABFF700000CC9AF54D0D5548EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "0000000085EFF18109A301C0BFDAB877D1A25FEF18800199FE180000184A9504283286EE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000A4EFB005830720204FDC3119E3F307F37EE6101FFC00000075DB56D4A2A8A0E63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000A1FFF00620100030400418CE0FEB3F1E2A99F476F8000000B74AC4AAAAD68BAB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001EFB8CE0610424C0BF81C76F7EBD67ABC8ACB1078C00002CC5B542E9042E0CE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "0000000083AEF4C40408CE4C2CE79E73FFF799C1C124B709FCE000015849C8EA010749A53FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000A3BFF84404C4804078E0AC42FEFFF8E0FE5CC707FFE0000074CF6295555545C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000A2EFF00008C1206074904A90EFFF8B18CDB7FE0FFFE00001AA4A4AA14D5D2CE83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000A2EBD88300D8E3D031364FC4EDDFA9572C71C28EFFC00002CCDFEE954AB0A6E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "0000000028BB400000000200000608000200000806000001BE0C00398000A2C081860EE19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000006BFF40000000000800800C0006000000073000007000004040068658196002619FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000ABE740000000601880005E0030000000003000007E0000E1A009E08306E611E19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F67400000000008000078201000000000000000BE00404050086E39606D80E19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "000000001F674000000000040000000300000000000180D88C01C081507FE9110C901CC19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FE64040060000040030800600004000000380C01803C081C00509924C8182899FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FE7C060000001006011000008010040008000043E000000300DC98608B860899FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FE7C0002080018C600300000801804044C0001A000000001F8468224116A68D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "000000003FE104018000840C8000000018000020C2030000188700206B4C4394886CE0A6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FED4400000080A8804040003802000841400000798600E1097A11A582E61BCB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F6D44000000C009006060100A01000C01400080C080304009D18D0C04E1192FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F7F44000000001800006000D12800400F00000101E007001F04682B6651998BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "000000008F7F4400000003082030A0006BBF0020100E300001F002002EB302E861990DCFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BF7F44000007811847300000EF470E20001A00064070000138BA169948D04CAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008D7FC000001E801803A00040E498000004100A3E3FF00001DAD0C2104D84CEE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008D7F874000100431024400000B04000000300E4AFFF200008F560682886CC2E5BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y54_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000FCF700000000001836CB38000201A4C31400BC7BFDE000027BC9198BC1839C93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000001C008230103881340309925939FFE00003AF76AE02E069C0BF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000026808028906314065E48BEA6FFFFE000005824C40BD05C43E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000022C180414270240407FC7E67BF7FE00001DECA9EA03C585C43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000FEFF800000000002038E8846400000017EB87CBFFFC00001FB37FF808F9A4D03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFF80000000001B9000081F70200109DE9481B3FFC00003B7AF7BEE86CFB443FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFBF8000000000093001A82B00F0082EEE60312BFE40000112D7EFBEC1C5DA1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFBE8000000000340009000300C01222A83132BCFF400002D834B87F80C0E90AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000A9FF800000000001019C0021504230222342F2CFFF6080027C5D797DBCBE101D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F9BF800000000000223840016863604F4E8022797F6A18029738352A182F35602FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF9F8000000000002620180111C1784F29CA7DDFFBFF3C0059E44000060FC40E27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FE3F8000180000000B6018200086018262EEF15FFBF5F800F8CCA5004EC5F02E0CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000FE7F80001800000008E0402008062302D7E614C9F7D0B801791027AFA5F0A30E850FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000367F8000000000000C048641046610039499FF75FFC17803B72804EFC3B84C5773E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B67F8000000000000471814236D05105068378340381F800DAC02FBFC03C084AB353FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B67F8000000000001202C3076A500E81C1450833FA86F8009AC877DDB52FE21299CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "000000008C3F3000000000000C09619C2920440F010000A000000003DBDB9F93F6D95B5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008C3F300000000000801CC120A920C70A04004B3FFFE0000377EB18F917DF28DA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004E7F3000000000014018204010E0D8006183FDDFFFE00004D6E39C9F9349A7DABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004E7F600000000000830858C009C67803D229FC1DFFE00000C6ECFFCBD92495D0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000DE7F60000000000003E008C008A20C0654CA3F19FC000003517094F4FFB21DCFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DE7F600000000000004D880030A1148C177FF5DBBC000003E5E8CE4E48DE7BD8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DE7FE000000000000050100C7180140608707CEA38400005D47477AFCCC3E5D3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FE7FE0000007004000D87451C2083C764B31CC1AFC0E000085D842324F4927DABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000E11FA00000001800023808470400583095D543487FC0000245DFE673AFBD95D2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E11F6000000518000400064380400209CF068499CC000002267E7B01B37CD2D2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E00F60000000000101097000CE8444397E99CDC0BF9000017E7C29CB2122DB52BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B80FE000004400020E90130610487032711E05C87E300005CD8A738B93B2C1D2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000B81FC000000C03030120030041C5837EDF5F49BFFF200002C41F19E998C927D23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E01EC000000000000C2C0000084147CB7C52BB5CFFC0000122165CCED85DB7D23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E03EC00000000028081001700C034F8C607DC9DEFFC00001561C4FCF4E4EA7D23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E07FC0000000002902000020040A47EBBEB84EB6004000010C8F8CE7EE2695D27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N45
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a109~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a157~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a109~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a157~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a157~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a109~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a157~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 .lut_mask = 64'h02138A9B4657CEDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000F8DF80000000000E22610019A243A471FE8F004028000003714C7FC3B7393AD2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F8DE800000000002066E010F06000081E49F804000000002B8B07CC9F1AB1B52FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F87E800000000018746810400A04000F48BD804402000000DF2019F4E73CC410FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000787C80000000000CFD5800C0061049F3989F787BF9800001E3443BBB739AC410FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000787C80000000000C1D0003D80041C3B3513DF97BE1800002E0884C5C38C67302FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000387E800000000019200130D000C030CF53FFF97A0000000290B2188ED9C61182FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000078DE8004000000022A02C18000619CC44B7F507868800000C96423171E719E12FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000079DF8004000000000842E01C21C1C047EFBFD93BF9800001DF4CCD4B9C39CE5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "0000000079CF80000000000C00C0204403C280E03FFFF93FE2480002669F3F874E1FE112FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000079EF80000000000060E0548CC21800C05EFFC0C002400003B03BDB5AC11E5882FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000079CF8000000000005CEF469B4E00400C0A84005101C000005C6FFCE1E3121602FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F9CF80000000000018C3E602980080C044FFF85102400001D7676554F8F3C782FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000FDCF800000000000E19067A00003821EFCFFF14007C000004BC8CADA5C98F393FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFCF80000000000189C3E4842012003134EE073FA0000003B81535FF1E589893FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007DEF0000000000001202A46E00110081B97F8000000000005424421E1C4E9A93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFF000000000006123DB849010860877C000041E1400003D6458D6F4F82BC83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "0000000023E7000000010029A4BC6003810000E000020020040000800008029C020301C15FFFFFFFFFFFFFFFFFFFFFFFFFFD6780001D15FFFFFFFFFFFFFFFFFF0000000061EC000018043018F520C002180000804004002000000E0000000BCC406030C1DFFFFFFFFFFFFFFFFFFFFFFFFFFFCB0400320FFFFFFFFFFFFFFFFFFF00000000E1EC000008003099E0700000780000006011000000181800200019EC0E660E845FFFFFFFFFFFFFFFFFFFFFFFFFFFFC2040091DFFFFFFFFFFFFFFFFFF0000000041EE00000018103861040000000000000003800080101000200266838800418BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA88175FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "0000000041EE000000187031B886000000000000003A8000800000000000CC79880C4C915FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE901E7EFFFFFFFFFFFFFFFFFF0000000003EE001000000000713080000600000000720000800181000006839DC30D80899FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31381FFFFFFFFFFFFFFFFFF0000000001EC0000084083840118082006000000002A00000003018001057C8C199010801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCC36FFFFFFFFFFFFFFFFFF0000000001FC0000080001C64000000C44180000021802006082000001850182790308C99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF96FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "0000000049E1000000000062000F00A0020C00000040000C103C0000800E5833A078B0C11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFF0000000019E3000000000001E88301A00800000000368000004000408006E33206020EC11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8CFFFFFFFFFFFFFFFFFF0000000039E3400000007861260181204C00004000260040E0408C1000063390366060C11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF0000000071E74000000198013600800040000800007100C25E000E100000F30646040CC11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "0000000071E740000000306111800400000000000008004344001E0180CCD0E6646480C11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFF00000000B1EF4000000020009100200040000040070024421A001005040186668C181F411FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000B8AF400000000052A1E03800420000000E000002720000258004C061C98181419FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000038BF0001C000076240800800400000000E20581A020040808000F688181831C19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000F41F3006410201803C0000060A4C050081EB845000400003D8A60759096569DAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F45F18E0001313103400008C162F8607808DF87BFD4000027133B349A4B423CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F05FE88A023B8090018000A0180C2102C2CFF0781DC000006412190496D4A78EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F017904E0509210004002028040A311036478173E0400001C5F383669CD2D7D2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000FC5F18361B210040090C00040C31721455000073FDC000025B1898A6F34AD2DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FC3F384A0F0586806000006A08281004544DFFB807C0000078119DB2482F61D9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DE1F00800E1C84020000044A0BB30187C0F7FF8C1FC00001E4199B9FCD7F2BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DC7F10003828271800000C02421B8103806FBBBBFFC00001F25CFC5E7CA4B9C5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "0000000078D73000183C200C000020106502C0016A040008874000035139CE4924B6A1DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F0F730001038290C00304040C17400075214781C1F4000005A1CE65CBEFE91D5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000D0F7F0000009D0180818506001B0000A330CFF3D78400001F445464FA6DE4059FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000080F7F002000080038401108022A3040C018C0043F8C00001E684C784924A2BD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "0000000080B7B00300018DE18C7121A00CFC044478087B389F4000024304723ED93D77D97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000084BEB00200000C6017718099098202AC3848FF7BF94000006AA71E24CFACD712FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000004EFF000000004000005C018030281AC10F038C01FC00001744AF3724B2497DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000246FF00000000000088DA10C8025C988947EFF7BE8000000C1A7F91B249259D57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000837F581004005138630AF8002E56361D5EA80D1BEDC00000190A0345A2E8B0E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008377FC305000609800226D03387774A367A00CC40248000159AECD150A44922DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003F7E0500C206018000202209DFF26272F2FBFEBF9480001A10A90B45A0489E2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FF7B893004000D8019802078DFF3635372F2D4BFDC00001E9A26A92898268DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "000000008EF7ECA0C0200108001862C089FC2360352EBFF3F8400001D9BAAE8B619148667FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000081F7CD40010001A0002860D0CE749DFE010FBF4BFD80000158E2AAA9578A45DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000080F7E480001021E043072B3ABF740DC9102FC0BC1F800001E18E8B08146D23857FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFE4101080A0E0030E0E2EBEDC7847422FC21C1E8000026CA8252A9568A6E27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000C4A38E8018C4D06C201903648DA03644102FFF0BFA80000178A2020A8B45A3CE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C4E3CC0A0888C000073B03223FE39CFEF00FE71BFB80000164A10054AA4DD7CE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C4F18006199083980E6A045C93F583C9302FE509F9800001BDA6214508B418CE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C4D1E00040A1E086061E014D87FAC32BB02FFF0BE8000003B4B15557A292D2EB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000C193E8094100288022BB40CBC302C66E6AABB8F3C00000013EA851C9D68645AA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C1A7ED4201000A8007E0424C3CCE4E2FB02FFF09FD4000007EA15714545A2FC97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C0E7F831802074980A2FBB780479E9AB718E3F0BF1400000AFA54AD0910A7ACC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000040E7F801001C323F06E770F33FFFF7A5E01140F20FC00002CCB92A8A435525E43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N18
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N15
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout  & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~4_combout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~1_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~2_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a421 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a421_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .mem_init3 = "00000000FFFC000000003800008247C118CCC700430D23A78FE00000175940A142151C0A6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFA800000006000052247A8018B460C18220C7742700000E12A804005394A4A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFA800000000002232005988344063F9C05705FF7BC0000845140A50B14A08ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000028B008151280686081802FFB3FF3E00004B2A8042D42109C8AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .mem_init2 = "00000000FDFE000000039E03400101434C2A021905C8000002000000075502A41AD2904C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DDFE0000000262A1000AB183984004320C30000000000000812A814212E4A50A5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F77E8000000030C08004FB8613082C121820000000000000C45142A50D4A520BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F9FC8000000014208194446C4680BC3B18510080000000000920A502900414ACCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .mem_init1 = "00000000FDFC0000000406015095935009007C03903100034000000016D5428625A958534FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFC800000800F09A980641D10C5A8A38401000180000000392A860852101A8EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCFC800000C02C088841263A03CC08A1A2A1000080000000CE5542302025688ACFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCFC800000002050B144002710D2002187A1000000000000412AA5294252024A4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a421 .mem_init0 = "00000000FCFC800000100F30090A000A38000221892100000080000036154110A406A48C6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCFC800000001E1983749F025F304E6090F1000080E10000102A9489424A496A6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCFC800000001C0042440DD4B2387E43B07E000181E10000E2554A50C4A1945A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCFE0000000104DA809828DD840449C78013000301E10000812005290849451AAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a397 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a397_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .mem_init3 = "00000000FFFF000000060000006006F0304D61E7870EE2139B3800005A8694A4D4E2820BB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000D800001E03080190D158238BBFBFC000019144A4448B8A4BAB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFF7000000000000C00040401000A38A2822FA6BFEFC000092088494929A797A37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFEF000000000380B201E000029C30143C32BE37FEFC0000CD1509422927960A37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .mem_init2 = "00000000FFA70000000003001603E000009C021E0828990001800000420294808251050A37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFA7000000000E06E68780000863020A4829D9CFB000000019110A49A594115BB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFA3000000001806C00A04C909E1C0288598FF2407E0000092408094524B2C5B37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFAF03000E000038003C05CC0800862F12D0BC2B741000004021294124A2C908F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .mem_init1 = "00000000DFFF0201CA00002CC03000000C0018270360E6759F680000520290920A60A22837FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0300840000608010212005000C218EC30C23C010000055044121A49AA8CAB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000020001C0830050E09BC37F2C10B00000928A329271639A48B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEBF00000000000006020380403008C98F8C76CD30B04000CC05A925547124ACB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a397 .mem_init0 = "00000000FEBF0000000000000E09C0C0431E201909E679BC21704403620892514924D9C1B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFF00000000000000D88000021E20F10DA009CE0651020375046524A28B2649B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000001C000B10C40029030C4366181FF8D300C01A20A324AA8A3850DB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFF0000000000E002319C01ED8340236621012C0DA01801094629A28209A3CB37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a385 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a385_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .mem_init3 = "00000000FFFF00000000000004007C200CA107378C0001B14040140D0EA24249248078D8B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000001C01F0000A01FC0EC00144AB80C014180014249251C59A38B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFEF000000000000073BB00004038803E000086D80C32C1E4A0A42491CD14599B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000000000007E000600019833020017AE8142098FB09104825824315987FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .mem_init2 = "00000000FFFE0000000000000062020000200090000010CE00800883780D4A48F289343B17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000002078041000980000314C00004018F2014A49229A38539F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000000660009804023000488C000446399688AC94DC248A159F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000001000000030203807800281110180007CF212E4209493459A6879F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .mem_init1 = "00000000FFFA0000000000000007C3C1C0070172300384800030A30006284A28F0479B1BC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000000000000118708E01D07040003871800209B185714A4821C31E3F017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF9780000000000300A00704260F0F00C000183008A41E180C0A41248A24788037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FD9600000000000200B0018000FF0E1C380078FE00E40ECC5814D44324891E00F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a385 .mem_init0 = "00000000FF9600000000000000302C42C67F180F0000B084081C4C8488894914D1A207A8F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFB60000000002000183BE00370020C00088C3C0421C8C314C10920B3449A1E3B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFB6000000000E0062060804000060C0000003806E078D82860928A08B3E680BB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFB50000000000C02038060800000328000061000605221E50108269A2458B23B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a409 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a409_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .mem_init3 = "00000000FFF8C000000138D19C48A310D0146742C46D008007C000000E502814189453DA2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFF840000000184F0422260D8C08C5807CE3800603E00000BB0950A5230954DA2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC00000000001109E68163101901C00405600E01000000DC14AB5310820A5A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFCC00000181212B3E104A18C78810C0424A08000B10000612AD029E129A2DA2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .mem_init2 = "00000000FFFCC00000020F703671003384F89CDE86203BF0009000002D12E144521278DA2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC4000000B07C985B761530208C60533926C7E01F00000B12942A524A5545A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC4000000140F900903805058FCD410DAFFD37F1800000C614A1820208454A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC00000049408F801006191A06CD4FA42479D9FBF0000081220214A494F38A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .mem_init1 = "00000000FDFE00000016016100B091203A0406A7B2C071D0FFC000000400A00A004938CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE400000E040E000200300046026F8DBC37857DFC000007B294A1890988208B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE40000044942000000044A08069FA764EC78F4FC00000D480A5294B29248AB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000172900000000000A3703CA020F3EF677FC00000882042105890C15AB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a409 .mem_init0 = "00000000FE7E0000034000000000000330042AD02996F7D5FFC000000490A4A568A5145BF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000100B000300001C01E0272D80270EB8A1FC0000071910A420A734909F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE01000000300001800000001CD3C607D0E12F9FC00000C080852425221209F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE02800000300003C0041C101EB3A59DE6458FC3C80000EB0D0842714AA8DBB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N6
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a385~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a409~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a397~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a421~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a385~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a409~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a397~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a421~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a385~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a409~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a397~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a421~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a385~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a409~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a397~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a421~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a421~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a397~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a385~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a409~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a445 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a445_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .mem_init3 = "00000000FEFE00000000040004EF220F3813600864006573000B8420C4FEAAA8A15D390627FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE00000008244005C4740920A14288B000C90305100DCD82A6555542800CDCA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFF000000020CC000C8600F102180C4F2090E878A00203B7182AAAA8150E66E27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF000000073A4041C0D800C0090144064C66878560400BA321DDD54880328627FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .mem_init2 = "00000000FFFB000000047000400033400189488400C399000E40500E1C04EAA2050294D6A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFB0000000682180021220122CD0CDE001098080401700921A05551028142662FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000004B03000392F01210468D6419804D80C026001090232A80142F72627FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC000000040000205C20808058703011E80D000146F0200E2119C00AA5299427FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .mem_init1 = "00000000DFFB00000018000008303140001C008020899A04180300381CF22AA1D50914D62FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000A7C0101981E04060847060C2002000165215500A814F2062FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000000A0C20E109A61424FC0706732F116808DC00200154AF420F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFE000000000000145A30C00C06003FD91407FE211AA0001A201C20A21081CF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a445 .mem_init0 = "00000000FDFF0000000000001B0609600606183C31000313083E0003CA30001950A94F4F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000000000043F00C70710C030C5040480A058023E280002A144F50F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000008000042B73460F318078C5400E001010013E80001550A5AC4F2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BFFE000000004040000458E289C130400800462CC90000001D24082A21528C1E2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a469 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a469_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .mem_init3 = "000000007FFC00000000E3439200840024A2442302403848C00620C228013081C623A57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFC000000217F8292000C4163F8190044400E40409001260143C740321398BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFC0000002148600D0000E102000F9060000E6101C400203D44813055012B5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC000000B02000014000200E1F0B1861441C280C0C262024813E502A81A02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .mem_init2 = "00000000FFF8000000B8000A184000F0861B020C364420014092060012142C2815CE50B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFF800000180600208C0009EC5C7060D460040C300002602341C0BD501E34BDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000087F80000000C00289040009F0F03540F4B8C00C010018A024B9C38A804660F4AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000077B8000001EC0098A040800408212302494400031202B8043D380D7D026317657FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .mem_init1 = "00000000BE980180008040D20080002321038D008818A083821E0B041C061A0A80733EA56FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BA9801800003F0008028006111C384C0B243E0004198C3536C304D45619193CCA5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BE980180000B2000C00C0C01090CCE00C14200C0A0000C22421363AAA888D5E2AEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FE18000000030003C04D0C1C690080B890000100C16138013A1EE055555CBA55AEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a469 .mem_init0 = "00000000E63800000001A003806E00107A4348BA30C4C10000A001B01CD69B0AAAAD5E823FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C6FC00000043BB018067003902C2405961C0C500480000B0292810C54456F45662FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EEFC000000018DC1402530390020111B84400C0000804110089F1C22A2262B4E4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFC000000814840103428301003E302D8002840200085A0DC0202810111358F607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a457 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a457_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .mem_init3 = "00000000FEFC0000008302000000403063180A10EF0200000012C943CC8207D001008DD7441FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFC0000008408000020103E637C0400831A380006044187E419172AAAADAA8A2A16FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFC00000086760000A0682221323E078C0C3000030040C1561000D5554435436D7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCD8000000960100003D7FE33832B90184747000000B8D0A5E87022AAEAA88962A3CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .mem_init2 = "00000000FCD80000001306C0002229E912423B11E23C830000190C08FB87829D5554CC46787D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCF800000026010000043A383806D251CE8483000017080C125C05DAAAA26D863CFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCF800000000C88000071C18BA067030DCC7838000BAD1021DD006A5150529847E7C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCF80000006080C0000F001078BC01C04201800C30E065586DB15832000014046CFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .mem_init1 = "00000000FDFE0000000018A0001B9082004C67A06C71307DB0421883BEC098000080A5A6E7E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCFE000000004C5B0010E003C020C0B030CC4000C006290029022E28215503CFFC0AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFE00000000400800111000B26000B1208401028152928F89028C802E2A9694FCFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFE0000000080C800008000BE60E39130A0040201C8174C06A1E6A055558A6656FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a457 .mem_init0 = "00000000FFFE00000000E060000363882E2191D0200002000288049906E0AA00B260534E37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF7E000000000000000066400E3030E0200B0003831901E02E815101411129DA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF7E000000000080000326C23F18901823CC060480C000006F422A50A315427AB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DEFE000000002384001021C2390E202C73A12D70800002002EE15C01400A35A627FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y42_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a433 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a433_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .mem_init3 = "00000000FFFE00000000000000020580C282095008260F42FF810003415005DD0214AD8E27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCFE0000000020000000081C81038070C00010427E8180077F2F82B4110A52CE27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCFE8000000000000000491840108030AA400147FE0180011C0053400A15244E27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FDFE800000001410000015104613CC3A58B6C3807E0100008F6D46A09D2C4A4E2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .mem_init2 = "00000000FCFE80000000600000601C1CA6134218CB2626000000000024B45B00A168A30EAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE000000004000000006188703960A1604627F80000000922AAA8340A0294E2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE000000000000004000088727308918C06223FE600000B41D5D4AE3C29C4E27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE0000000000000420006D044431840001873A7F680000452AAFA542016D4E27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .mem_init1 = "00000000FEFF8000000480030A3C002B07605086118170BFFE700000021D5403940A928E2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000010400104040742803118801398BD79FE400000F52AA0011A50224EAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000088000000000010044FE460060C59FFE400000CE11540A850D124E2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000012400000C000107342430A1871E9C37E400000402AA0952C10A50E2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a433 .mem_init0 = "00000000FFFF8000000000000040004429F101186303988C3C000000325550BC64A1A90A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE8000000000000001C30011D0E8E022066DD780008000812AA840305394CEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DFFC800000000000800341070071CDBC300FD5EB80008000D65154B0429C890CAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DEFE8000001818018102CF112099C140110EC04FA7F000004080A010814A528E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N30
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a457~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a445~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a469~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a457~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a445~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a469~portadataout ))))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a457~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a445~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a469~portadataout ))))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a457~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a445~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a469~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a445~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a469~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a457~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a433~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N0
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~1_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~0_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~1_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~0_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ) ) ) ) # ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~1_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~0_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~1_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w1_n4_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 .lut_mask = 64'h0000222211113333;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a313 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .mem_init3 = "00000000F7FF400000411909D9071F0014E100A004038F0001910000353098A784618FD7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F7FF40000003147BB00923C008E0007EA321C76000419301244C228CE19E3197DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F7FFC000001808F0801021C80180002E622047C03C039F0009130C31DC11A617DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E3FF4000000201F0A1401180008000BC04C007FA7CC00F010080E6EC31821BDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .mem_init2 = "00000000E3FF400000060340078000000000018C0C018F06110F260031208E11C27861DFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E3794000000020803828066602C001068C01B806411268016C6F320678E71C1FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000063794000000000C14918064301C00002C000DD18023C00000A53CDDCEE1C7B54DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000617D40C000000080C31C1801F84080A68180498A42330001A482196F18E38F7C9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .mem_init1 = "0000000073DEC0C000000028429002005E50008701A0339EC4200000B9388610810C30B49FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000071BEC0000000000101A980801D904007F0A00B730020000106E619EB1E71E3309FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000073ADC00000000001E0C940082630460087E700F1BF8D0000098DF3FCA3023C759FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000073BFC70000000041A8618008002C2F031827C127F84D000088C13C7E1E2061F79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a313 .mem_init0 = "0000000077BFC300000000E3F4870418002B87C310F983C7F01F0000B524609F9F678E159FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F3BFC00000000002038280898010900802E1F1C3E096000024EE09F1CF08F0749FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E3FFE00000000003034281F9819B800000E00103BC8200018B9962FE54412737DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E3FBC000004000003359C108619C00584083018B0272000085C37E7FED39BC1FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a325 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .mem_init3 = "00000000BFF780000000C01800848000140008400000185000400A1825311998C4338C17DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000001BC220200003018800018A0002003403C88467619C63395DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000219C43063041600001000006600040C3100AF268188821F8675DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000081786301273000000000004A00069B1000C888E2711047B0EFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .mem_init2 = "00000000FBFBC000000000C2C9C3801B1B8000000000390000E24800B5313C9C2211C21FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FBFBC000001C0C02C18380483C8080000000090080C2CC05144C46138CC61E57DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC0000016100180608103D000000000098440000FFC07006313E6311C6137DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC000000680418F92E000C4000000000C8E4018671C009484C23086238E1FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .mem_init1 = "00000000DFF7C0000000FE9812FA20078A000000000C072010838800B9711807198C7B97DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DBF7C000005070182218200680C00000039C8300B3F7C001E40E663086338E77DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DBFFC0000000001C4348300E01A8000003F323004297FE01892349E63FC638DFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DFFFC0000000003BBB003807000001400785308002AFE0008084E3084488639FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a325 .mem_init0 = "00000000FFFFC000000002223900B81E00001440058200600AFCFC0071719CC698F30F57DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FBFF4000000005847B063801C4000BA1E1C08763E3445E01A04C2718F31F70D7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F3FF4000000405407A0FD001000000B3C0D00FC5C47061000A37C8739E67C617DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFC000000A20003A09EE0074000883008A82D41A20028004845148239C3F57DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a301 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .mem_init3 = "00000000C3FFE0000000000042D001108198180C0C0289E2B2160F408238457FFF239DB35FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C3FFE00000000C007270033171DE49101C7E181C304F0140B87EC9FFFF8E0C07DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C9FFA600000014E3A47E002140A4141900003B18002001C1621BC8FFFFEF71F75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C9FF60000000801C4343809000C10220000067020780B8604C43FE7FF3F3E3335FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .mem_init2 = "0000000059BF600000000030008200C3418384600600040602006F61413C6377FF757821DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007CBF603000000000401B03850000A06706000C4641401F40BA7E0CFFFFFF8761DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FCBF802000000002000903800000302400000446EB4181406F9FF3FF8FFFEDB71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEBF400000008000000310300380724188250300624100019161BE1FFC73F1A01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .mem_init1 = "000000007FBFC00802000000883220068100400000020C0E05030181D4FC3E73FFFFF3615FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F73F4010020000608030B180808062605000904006000104D8BC07FE7FFDFE27DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F33F60200200000000042000C08021077800700630000906D41FB77FF7FFBFCB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000037BFE020080020000107030200852189824CBE1C190009388B033E1FFE7FFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a301 .mem_init0 = "000000003FFFE0200A00600074430373806C024C0773791808807809FBF83BF8FFE1FFDE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF000000006FFF60000301E08079E00210606600000230021819800C0924FE47FF7FFFCFFD2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFF00000000EFDFE0000301808090300D0270000204043B01AFF0000E01981F607FF1FFFFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4FFFFFFFFFFFFFFFFFF00000000E7DFE00000010180C01B0D067840030000CF8895A040A000E700FF87FF87FFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5F7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .mem_init3 = "00000000E6BF200038190102800C1E1964200600051A3DA4B000040471641FF07FF8FFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA067FFFFFFFFFFFFFFFFF00000000E3FFE000619D01018000703104C00C600115C0C1C8011C04567B8FFF87FFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF258E7FFFFFFFFFFFFFFFFF00000000F1FFE000019C00010C80506001C1C831019FC0B3C400963EC0E7FC3FFDFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF847E7FFFFFFFFFFFFFFFFF00000000617F6000008000010600144091008001001060911B81940DC701FF81FF8FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE08B577FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .mem_init2 = "0000000021FF00040000000800006C4000080000041FE7B85BE00B0BC3F03FFC1FFF9FFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC38FC5FFFFFFFFFFFFFFFFFF0000000021E1800A0080000C18804004440C004080122400063C1B40CD7FE1FFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFA96005F4FFFFFFFFFFFFFFFFFF000000006DF1C00001000008E84001C0F041808183038C0000385600BC1FF81FFE1FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFF960000A36FFFFFFFFFFFFFFFFFF00000000EDF8C000008680CC2040058978C901009803CC26004005121B41FFE07FF1FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFEA780001CB4FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .mem_init1 = "00000000E7F9A0000024000C18501B0040E48000B46F14038000E6123FF0EFFFCFFFFFC55FFFFFFFFFFFFFFFFFFFFFFFFFE90000000635FFFFFFFFFFFFFFFFFF000000006279C000000400087010080040808001817C040100384001A1F1F1FFF1FFFFFD7FFFFFFFFFFFFFFFFFFFFF7FFEA980000017ADFFFFFFFFFFFFFFFFFF0000000022FFA00000004010603180018200001041100583000000053203F00FFF03FFCBBFFFFFFFFFFFFFFFFFFFFE3FD5000000002D2DFFFFFFFFFFFFFFFFFF0000000023BFA008000000006085E181A240000C27000D821C000007FC4470007FFF1FB73FFFFFFFFFFFFFFFFFFFF9BA30000000002AAFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a289 .mem_init0 = "000000006F7F800000010004010781038328001C07C70188121A72030580007841FF006B19FFFFFFFFFFFFFFF9FF77FE0000000000043BFFFFFFFFFFFFFFFFFF00000000EFFFEF00000000138082080202C400180007C1807000E39EAFA1FE9E0000707C71EFFFFFFFFFFFFF28C8E500004000000026B9FFFFFFFFFFFFFFFFFF00000000E1FFDC2000000011802000800BDE0000061040202031AEB4DC211F0F3FFF7CF9B04D02007FFFFE3D739035C00C0000000014A9FFFFFFFFFFFFFFFFFF00000000E2BFC1F500000001002021880E9000001600002046AF48503A01BCE8CA7E7FE1D18D930814688ADEFFA267C100000000002AA9FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a301~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a313~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a325~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a301~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a313~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a325~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a301~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a313~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a325~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a301~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a313~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a325~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a313~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a325~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a301~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 .lut_mask = 64'h021346578A9BCEDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a349 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a349_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .mem_init3 = "00000000FFFF0000000001C0808008100014007F200000000110D000023101111331319FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000C208C0DFC5000000880300008300C829A05161D8C3EDEC2C5FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF00000000003000A31D060E0000080E3F000404005550ABC010C03B9F1DBFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF80000000000308001200050003C80407042A0010AEA0626533A0444663DCAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .mem_init2 = "00000000FFFF8000000000038041800060407240D00104C80010E802184871C51998F85CAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF0000000000C0C153C001800031C0200002C10010500000207F26467E3B9BAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF8000000000C060E20081400800E6080C0020E018008000208E79918DC7DC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFF800000000540018F8090008C00E30A0800711C4000B900028423263131BC2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .mem_init1 = "00000000FFE8800000001C141B24001420040027860007BE812440181800C808988C6C0E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF6C8000000000819C870010412000578000160001E023301361C7A132731FDF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF6C8200000000021402C010348040264000180010C3330C00C8F7BE878FC39C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF6C800000000000081A280011E0A0830080000000C71918003A33B331A1985C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a349 .mem_init0 = "00000000FFEC80C0000000003849086413A09C81600000088028181C01B9F4046C447F9C8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E7FC07C00000000020E08E0800019A000600000410100006C397F4510D890F1C8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EFFF05EC8000000003A03680080E0CC00C1800C8601000025784E5CE63E3A19C4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BF6F07FFC380000007E0154008A08C1100C500460D00018CE47C0919C8C8641CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a337 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a337_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .mem_init3 = "00000000BF6E04FF9000004084003C0001C0040000C3001EDF20010CD9AEA64233130FDC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF6E0F800000000221862680000100000580000160060000EF413F980F47E1DC6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF7C0E000000000103003F663062C0000080000010050802FC7C232791B8FC5DEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFEF040000000003000CE7007017811C0392000015030C86EEEF480DB4261F9DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .mem_init2 = "00000000FFFF00000000000E3007330201C132B00080000034724482781562733D8C83DD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF7F00000000003C1E01A1C3800180C0004001C0CC50A0C22608080C4F23B05BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE30000000000810387FA000010000008000038BE0A0441D12262391C87F1FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BFFE300000008008DB1C003800F84500B10E0060800063001640ED4462398F9D4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .mem_init1 = "00000000FFFE00000000003073D4400000C07708B0A0007000009C000F137111188F21FF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC000000000010F43460110061C046383000005800F00007C80C646331CE3EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC0000000000C0D0061A38000019451C00280DC40AB0061AD3139B8CC47B9EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFC800000006000500038100C003E000C0870001E44070199CDC4C67139875F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a337 .mem_init0 = "00000000FFFC8000000070E0BA608C1014001C600000460010801E009E2231198E6210DF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE800000001FDBF9F18DC12800026000008410000030036C480C6633C8C214DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFE8000000019FC2C3081A040000200000C8800011700332723139986611F54DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F3FE80000001C018089083200040000000001400C080000C38C4C4E2388C6357DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a361 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a361_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .mem_init3 = "00000000FFDC0000000000019840090C1002C062C000101F00A0060C202193449F3F1F12A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFDC000000003003C6601000C00180980007005E00001C41F1020A9364C7C7CBA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFDC0000000000200A002201C02613900001002003830C71C028AAC4F1F3F193A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEFC0000000000300200D04450003E0C00032C0C008300307C8D7CD19C64FC53A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .mem_init2 = "00000000FFF40000000018A00C82616806030000000F20060000082827DA8B3CD11D1D9BA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFF0000000001340020341B01C0300C080CC0013006038E66DD3BAF9234747CFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFD000000000014030403301800007E00C003F80040A10E4640741660B1F8D7A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FEE4030000000085820C1000014034E8000202200009C20F00C0D43499343A1BA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .mem_init1 = "00000000FFFF0000000003D300180050016029D006118007040AB71110418103A2048F138FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFD000000000000811E79C000443C0000B801871028C0181081489631A3A1D92FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFD000000000064E200C0000000148000041801C3B803807EC0978E6CE06853AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DFED000000000000001082200000B8C0000400398C1803804252260F6D990B13AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a361 .mem_init0 = "000000005FFF00000000700002088460000081800000032B080061603270380B2B624319AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FEF0000000000000A0AA1800033C600800006B000022002020C400EC978F8D1AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFEF0000000006000603E00000AD0642F1201A00000430060000400EF3123B33AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFED000000002301000070000018004C800010008010CC00881468034C0787DDAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a373 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a373_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .mem_init3 = "00000000FFBF0000000001E3C0C30C0C00828900600019C04011641E402925106893A6E3B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DFBE000000000370008E3800000140B180001980409F021A411444451660E803A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000DFBE00000002B560C0340000C191C33780E0C00440B28CF049292491479A1E53A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFBF01000001D003230C5198200C13140140407C803793806010E664F1A48DA327FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .mem_init2 = "00000000FFF703000004FC007F8A3018003E0278618A285F80B2304000292492A449B188A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000EFF70000001C0300E004000000038218C00E81401880BC000090416499246C10A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFB70000007C11002000400061814206C00000C0FC0F9CC04089249324499B33A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFB50000000168786003C0806F30480660001480E407810000520B24493243E0A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .mem_init1 = "00000000FFFD00000001803610CC6001183CA87928031A1E83070600AC09262936CCC893E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F3E90000000000008886400009C053E38000360C438C3E00D04042234F921A53E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFF900000000000000805900804000C0E0001839C7C8F800502130D9136585A227FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFD0000000800000031C6C0018860C0D0019209FE40C098041009246410F0D3A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a373 .mem_init0 = "00000000FFFC00000000004030C800400058CDC480038213780011D14125204D19343C53A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFC000000000042308C1C400000405400404222F000318CA002C9B246418F83B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFF900000000018E1E002840078880B6000100D166007304302490C9D99163D3B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FFFD0000000000001C030F800400E0618100C4718E001F508212493A64AC7853B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N51
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a373~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a337~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a349~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a373~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a337~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a349~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a373~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a337~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a349~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a373~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a337~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a349~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a349~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a337~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a361~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a373~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 .lut_mask = 64'h02A252F207A757F7;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a277 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .mem_init3 = "00000000D8FEE006000000062010208033600000180040290BFC80001802F179957BFE85DA338FF2EE6FF9FCD7FFBFA180000000000EA5FFFFFFFFFFFFFFFFFF00000000F9FEE1BB000043983010100030602000183000208F5E000000808D4F41751FC7CEE0CD87DFF37F9C7AE0C038C8800000001065FFFFFFFFFFFFFFFFFF00000000F9FF40010000E0033002500021400000209800604002400000B93A8EC771B50658003B50188C04AC25E3024DE2700000002C6FFFFFFFFFFFFFFFFFFF00000000F16780027C0080010800400006958000A2104081001FC00000AE27D0897F88015848710084B0764C24885C40F9FF00800033EBFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .mem_init2 = "00000000F96700193C004000090C005E09F93001C070409100B68040003C13E398D6062B60B4704A06E6ACCC474460748C7FF0B800057BFFFFFFFFFFFFFFFFFF00000000FFFF004500000070603F127F87F9D401804E0091012EC00002290F2EBA27B6E8AC76707081F400CC6740E000997FFF8E001C7FFFFFFFFFFFFFFFFFFF00000000FF7F1004004600D04080810004D5880302CE8098100418000301F9245EEA7041C4E656E9E17281FC664A8BB0877FE98C0056FFFFFFFFFFFFFFFFFFFF00000000C2733F0A3380410110812380427440000407E008108C08300202EEF1D2F18DEAE88B84F0C089B33C496FC3723EF7FD8E00C67FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .mem_init1 = "00000000C6FFE7A00F21012208C0C780410000000C2440181008A0100003B01B37A3EAF49BD6621420F30C582F3274FF90BBE1990058B3FFFFFFFFFFFFFFFFFF0000000046CFA0003B0181A41B18000040C000000841E010000FE000000238F8CBDA4CE092C89213D16630557F72FC7B377FE1B1004413FFFFFFFFFFFFFFFFFF00000000474E80005300A4060038000182E000000042B08C31C4209C0043CB4E98005DF84D5EE677EB93734F943F594CAE6FE0A1805FD3FFFFFFFFFFFFFFFFFF000000005F7A84002000A01C0C20300E08DE0008004403062D45E000800144E9B3622AE6ECC082E02AF041CB1CDF85E0370FE1E080CFDBFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a277 .mem_init0 = "000000007FDECB004040602E006170001BD800000025018210024000C6047FD6E09D4B1D2F40D20F3F169DD03E0D6B67C2FFE18C401DDFFFFFFFFFFFFFFFFFFF00000000FFDE840200404080004060000A38000000B7180404008000000663ADC7F65BAFA9824EFB9882BD5DFBC0C43C248FE5884058D7FFFFFFFFFFFFFFFFFF00000000EF7EC0004250008000436000008000000029040406018000000C007DC2092C4E90B44261F843AE46867AC38F777FE5C0004CD7FFFFFFFFFFFFFFFFFF000000008F3CC200005001C01048030000000000000140041200C00000C32ED2D8D43FEA32F752EE6FCC9FB78775AF9E027FC1A00086D7FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000FFFFB91197DEAE3BFFFFFFC840300000000006000001E1800000301CC318E48A8D8AB171825227D8C7F9E33A997D418E0105BCF9803FFFFFFFFFFFFF00000000FFFFB910C1819897FFFFFFA24120001E0000100E0006020000000011622846697294AB7893C257CAEDFF631EC95C410E0024B0353A5FFFFFFFFFFFFF00000000FFBFBB12451928D3FFFFFFCB606000002000300C000803004006003E5DF75D3B0798378A6FF99C16747F21079954418C005D2E22E7DFFFFFFFFFFFFF00000000FFBFBB1A081D1255E07FFFF5FF8000000000210000103000010000231A4FEC5D00EE376ADF623CFCEFFF038F897D51980136223E707FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000FFBF3B1A0BC52BF55EF900639000000000000380001830000400065782B648AF41A3034B4A3324149FFE0323C9C4511001E23B80614FFFFFFFFFFFFF00000000FFAF3B1B0D97B230A000000C00000000000C01A04000000010000DE1A0749C1907E8F9798FC3C242DE7E0085C7A8532000AF238CB36FFFFFFFFFFFFF00000000FF8F3B1B0BBFF3F38419000C0080000E0008208001D200400080419FA5E4640B5611B53E400E6500507FA0007F7723A0009F3F8E2E8FFFFFFFFFFFFF00000000FF873B0B07BFF5F40010800000000000200080C005C0000060002D56181DB6AB4EA24912F5F3A3C61F674FFFFEFF01C0017E3FCCE89FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000FFBF2B333FF7AFF08818800000400038000100000440000280010287E542895BE55409CF8F69051E2A674FF7E680080400903F0D6CFDFFFFFFFFFFFF00000000FFBF2B13C9FF89D0A058802000000010408200021640100000000420FC6194F63CBF77939CA959A05F665FBFE600018040D9CF0D4506FFFFFFFFFFFF00000000FFBF2F12096FE0D4A018800000001062030038361F00000000000110877EF383A1B7F6113DCE3F2217F7AFDFFEE002C000D00C06A714FFFFFFFFFFFF00000000FFBF2F23A12794D4201800000000114313003834330000001800005C00101A3BBFD1CF20806306FC23FE0FFF801FF3A001633008CAC47FFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000FFBF2F3D6F32E0A520188000000033020C01100C000C0030080180E27F5F4B377A015C8CE80046062AB26FB78D7FE32001408008F883FFFFFFFFFFFF00000000FFBF2F1E5CBAA5D520188000000000801C080000100C0000000003E57F5BA1978CC7FCDCD3B845F33B33E7A3C180433000B818023B003FFFFFFFFFFF00000000FFBF2FBF94BECC11A418800000003D023006004008040032000410B1FD13C1BBC5C3FFC14B7079F93FF9AFE5D148439800C012053EB687FFFFFFFFFF00000000FFBF2CB7F426F106AC18800000002018000680000D040003006414EABB3BE92881CDE270FB7679FB6DDE7FEDD168438C017C0907BEC0CFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = "00000000FCA000800190A00015387812C0C0280000010004201A30080000004EB07F0FDBB02720F72595F8E51DC75FEFA3008188000002DC4A7FFFFFFFFFFFFF00000000FDDC2030419861033300F002000D78000183C01A6105104000000161CC3A8D353871847EEB82AE4D93F3C7C8390C0180403FC0BCEE3FFFFFFFFFFFFF00000000FFEC401201F842036722A002018D00000080800000010040004000416AE92D7620CC8BA4A679117907E74798299C0304C1B8E886EFBFFFFFFFFFFFFF00000000FFB320DE302018036BADC8130041000040B00000000044402083006A4FD932FA84CD431682D92C4157F7E7FC917E138001BDE8273ABFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = "00000000FFCDA05440270019F43C0E4202000000C010020400184040C0000037A6FAD1E48E897E6EECA66850C5FE07FFAE3833E0003864A65CBFFFFFFFFFFFFF00000000FF9EB00252000201F9948C4012020000F8894000080040000000009E41AAF4BEE2849D5926CB1CDD5BFB07F3D00021B9000877A09A7FFFFFFFFFFFFF00000000F9BF78613601C001D1E40080400000006E0080000040060000008C1387592F28AD3C6EEE8A8681010DF927E3FF97D3B0105A7D71AA7FFFFFFFFFFFFF00000000F08F64216000814009E00040000C00006000300000061803800CD5EEB8B296CACB01D2B1B4A15D646F9926E3C340439C01E90C2BFBFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = "00000000FF9E64002023600C7E300000081400003410300000403000000C0A6E78FC3F2DD04D5D8B0BB3BDD45FFB3C78993D518C01B9954937FFFFFFFFFFFFFF00000000FF9E0943C8002314C8600000300300000B380000004060800000263CC43334DA57FB69DF4C8603445FFB342AD95C518E002801C4F7FFFFFFFFFFFFFF00000000FF9E3E030412478D9410000030AC0E000B84080000000000000013DE2A59C9D4D241507A24FBCF959FFB3661995C518E000A428287DFFFFFFFFFFFFF00000000FFBF7BF0C2F0A18AD86F7FCE41A80F00058400000000000000000592AB2C5BD3A4ADA6315F28DE855FFB374B993D518E01338140021FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = "00000000FFBF1E720113B10C5BFFFFF9E1807880018C0540003004800000064A32E25488A9F62C171F4BE7AA2FF31713993DD18E008622092FC7FFFFFFFFFFFF00000000FFBF1FBE8493020BFFFFFFC7F1903000000C07C001000400000004A04821EC8C61BAAA17BFDE0F2E9DFF138399BD518E00643006F98FFFFFFFFFFFFF00000000FFFF9FBE9CF00811FFFFFFDFE03020000000080000000040000024C49249249E975CCD50DCDD89BB5DF32199995D418E005B29D03ADFFFFFFFFFFFFF00000000FFFFAAD7D590B02BFFFFFFF8C0202000000000007800200000000022240C4DAEA8D7B0825B054C3769F32119B97D418E012B20C8FE3FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y52_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .mem_init3 = "000000000E3F400081E0100630400300008000400860102122020100000051987807C7E0940316EA8CC37EC1093D9E96FE5F01900012FFFFFFFFFFFFFFFFFFFF000000004D7E400041000C0F3804003000000030400000881C0000000010333BE3F7FDD082EF7FC2707619F88339DFDD89878190008A7FFFFFFFFFFFFFFFFFFF000000008FC640000100000E200F86340000000000C901CC2400000200002FA4800D6C39CF7DF9BFCFC55FB3EF58FFFF1E83819800D66FFFFFFFFFFFFFFFFFFF00000000C3C24000001002C6240C100000000000018C00120B26000004001106F2FD41F312FBCBC3FF1576F94DFFEA134303618C00D267FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .mem_init2 = "0000000061F8C000007002000000110000000000075C8000C276010004000852130880BA7271187B81D66F2DA13FEAC53707E1CE003A83FFFFFFFFFFFFFFFFFF0000000036FCC00008C30600008033000400000018608003F24083800000C5884633FB85C271565F004983D0903E63F4BF0F81CE00128FFFFFFFFFFFFFFFFFFF000000001DFC400008808350618083881E000003180040A80320A7C0100159D774FED4B42567120F71A1688070DD33BEB8EE058E003D9FFFFFFFFFFFFFFFFFFF00000000ABFC400000A00340200382403800000010D2F020036010411800A145255FCE532ED82E60B67F5B4447F6D8981666858E005D1D7FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .mem_init1 = "0000000004BF003000C0018000CF860070000020B800E00703F4446008000272A8A071498DF81427A21D8A5C9C52F2A82680018E00CB8E3FFFFFFFFFFFFFFFFF0000000002FFC0100304C080000980200000802099005000048879E1008018F085AC03C5F849E6DEFBBCEC31BFEDDCB0AAC6018E003205BFFFFFFFFFFFFFFFFF00000000917FC0180308E06100010000000000307180F04002C81860000800CE41EB234A92A0B2768F0067E8DCCACFD3E7F251CE00BAC08FBFFFFFFFFFFFFFFF000000008CDF801800040002400000402AAC20087360040003FC1000000C0024E0268C418B88283371B27EF8883C0F5A6B20D9AA0159B5CEBFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a265 .mem_init0 = "00000000EE4FA091A0042002086080018E40202000000600078E00000801D259439FD500296C47A00963CE2B78FFD3C772C05D88000E778DFFFFFFFFFFFFFFFF00000000E326A000200C200500E6001C038051008C0083000018760420000399A894E20A3493012C3F04C01076B7FFA0B4401598000A5DB447FFFFFFFFFFFFFF00000000E0122000001C60020024F0300002000E7C040040001C70020020007DAED4A62198F0FC988519B2DCE60BD53C1B6001B001917EAD6FFFFFFFFFFFFFFF00000000F8010000409022022204F0238032001C0006024000140000E02040BE09304C81A8FFC840226D7C8D1833949F86A819A001C0F55A71FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a241~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a277~portadataout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a241~portadataout  & !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a277~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a241~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a277~portadataout  & 
// ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a241~portadataout  & !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a277~portadataout  & ((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a277~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "0000000013F04000000060C00410082100000388E0A12218000840881F4C1F53C04787412DCD00F9AEE5FF7983DECF3DD139D19E0015BFFFFFFFFFFFFFFFFFFF0000000022C000000000E1C6038704000000030008043018000000707F77E7BC4FF6278BEDE900629C83C66746FFFF808358519E00FDBDFFFFFFFFFFFFFFFFFF000000001E800000006083400384440300000330060C08400020A06DCCFEA3401FF0ED3E0C019C73B483E5ABE3B63FF1FB5F511C0097D47FFFFFFFFFFFFFFFFF000000004F84000001AC030701E26206000000002030800A0060E044001B721FB787DA9E1183E1B8F9B16DE7F9F47880109F911C00F597FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "00000000CF040000003C060001E0426000000000B831A00E00000100000C6706003FFD4C0C4FE0FFA91F71C77E4F8CDF81BF911C01379FFFFFFFFFFFFFFFFFFF00000000EF044000008006008120A204000000000B3010800000110000020E8E0767F77F7FCFC7804DBF72538E3F1278E13F911001749FFFFFFFFFFFFFFFFFFF00000000F600000000000200618084040040000103E1A08320000000003CE30E8607A04D478007C1C6F1F0D60EF9DFFF823E9130005CBFFFFFFFFFFFFFFFFFFF00000000540800000018000002900C4006B8A4C000D8004300000000003371E9A3D878BF7FA85CDCEFA35ADBFCF159BF83BC112000776FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "00000000A00000000000020000B0064484D4008001E404C1B040000000F9ED265BBE1810FFCAB8AE0C20E6E5F912F678E6F01161016CEFFFFFFFFFFFFFFFFFFF0000000080080000000000009000002052DE000000400C018018000001F181F3503820386494EC8F01C75B32C49CE7F378F851C00074EFFFFFFFFFFFFFFFFFFF000000008000060000000018000202100D650200000080006C0000001674D9F2F26BBFF37FDD62C19FFCC385A99E43FFF1F4D0800094EFFFFFFFFFFFFFFFFFFF00000000905060CE000000391000060007F20000000100007000800038CC90FA39BE6CC6BBF8D1961EC6C1B418D4E1FEA17C800840F8EFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "0000000080903FB60000007000100000000C30000000C0600001800001423BF1381E7FBEBBAAC717BEC7F23A4E5959FEC1F910800161F7FFFFFFFFFFFFFFFFFF0000000040147FF6000000618710304002AAC000410060021801C080007AD7F1B8FF7E949BBF8BFAFFFFFE847EB979F9ADF9D140016CD7FFFFFFFFFFFFFFFFFF0000000060047FF60000000002303000037D0000000290061800C00003FCE7A333F90E598F39D0FE79E77E16BFFF7FA5C7FFD12000BED7FFFFFFFFFFFFFFFFFF00000000102C1B7F080300C00A20001009DFE1C230204000100080100037BF22F9B3BCBF6CE8916FD137FF907FBFFFC163EFEB3110EAD7FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000FFF777FFC63083F2004000000000011000824180000700022F44D05DF04160F1874EFCCAB90DE2D8C627C3AFE37E028941C3418CA3DFFFFFFFFFFFFF00000000FFF73BFFC666721648B87C7800D0003050DD4280000C0002690598F6C0C3B99E818BBC6FE20E49C647A7C09FEF7F436100106187BB57FFFFFFFFFFFF00000000FFF730FF98033E4F216C1BFE8070008046420182000000123C0E1C4075A30F32F426473C8000074457FEE81FE3FE1331006F7286B4C7FFFFFFFFFFFF00000000FFF73BFF9840041161B7C5FE8030701042029C82000000380930DFD838838DE36917C33C8E026A36189E0FCFC3808231007D7080CAE7FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000FFF706FF184082313E4724FF81B0E0106CC0440000000023945438FE648209AE54A38586839D967E08D37F1FC340421901D80D18E29FFFFFFFFFFFFF00000000FFF616FF1830C003E7C729FF003080803481180080000C1CAC9622B0DE8788410DD0F50581FF908E5FF70E037948420E00464314143FFFFFFFFFFFFF00000000FFF663FF883064303680C47F400080C068835BC18000081FAC9DBCBC7E3E59A1BD7DE1439B9F11ED1FF54BA75978430E000C8BDBA31FFFFFFFFFFFFF00000000FFF660FF800060302600FFFD000083C4900063010810001F2DCBF0866E2A8D7D208499868B9EA44C1FF01F2E7040440E002D6414819FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000FFDE5AC0800081480B256DBE028080838002120000013051937A4463F9385080458C33D47C08E403ABF21DEF99F0410E01D3003C681FFFFFFFFFFFFF00000000FF9FB9440000800855D201E98080E0010040E08000000055409477FB7C8830CC1F9DF8E15A6FBFD8CFFA1DF3F9D0410E005E0D29B84FFFFFFFFFFFFF00000000FF9F4761800E4809DB88B7800000C0122000A010000002180DB587FF26AC53C038CD8F9F20B2B8D8CB7A11A381C0411E0036026D2EC7FFFFFFFFFFFF00000000FFACB478001E4C089220F180000080304600000000000000D989CBC4980BE8CBEFCA3460F413B8F1897A198301C0435E006430F57D9BFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000FFEF7218001F0C065E00D1800000C0288800000007000003639C098070790A8D3E07280C648A3ED0857A1D1B79C0435E01F4045DB37FFFFFFFFFFFFF00000000FFFA9200001E00011119C1800000402D44000000058021075ACBEB9F0CDD10EBAA478EF4D390FF8EAA7E1C3B81C0435E01B741E12DFFFFFFFFFFFFFF00000000FEFD520000080C4376C0E000000100016800000005000081EF6D21DEADE4DEFF937458C61E4871A7E4FE18F101C2415C008B91AD3FFFFFFFFFFFFFFF00000000FC761A18001E005E118020000001800250004000010B0007FD6F464EABE9D8DEE3F22F2E0B8F3CC77CFE00A901C0411C0018949497FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000FFBF2A9FB83EC81E8818000000000C1000080000090A0001004002BFB143FBA06E559E629B7F70FBFDFE2FE4C150430E0178011B88711BFFFFFFFFFF00000000FFBF3FFF651E07400401100000000007000000801006000680000C2F41FA12E56FE126991B7F35137DFE6FEDD940430E00A8011CCF7B75FFFFFFFFFF00000000FFBF7E7F8A5F8003800050000000000400040A33C10000268018972F43DE00BFD6ED03DB15FFBF116DFE6FA7F940430E009000C4BA23D8FFFFFFFFFF00000000FFBF437FE277C8E5441160000000080000003800000100028004ED2F134D363D99C645BB95FFB1914FFA2FFBF92143060143003E3CBB357FFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000FFBF267FBC36E00388090000000000064011B0000E00018384066DC79F7FB8839908D8622FFF31B147F82FF6D9004306010B0021309A0BDFFFFFFFFF00000000FFBF0FFFF1B470310801800000000104880900000C4004A28A1A0F477F7E90BD374816783FFE337955EA2FEBF900430E00930001DEBE021FFFFFFFFF00000000FFBF297FF0144DD420488000000061008006180060400DB0044299877F7DF9846FE6E7F733D693F155FA2FEDBD40430E003E31F1EC2B06BFFFFFFFFF00000000FFBF5EFFFC0264A224588000000000300053900020583E78005F12AFFF7FC8BF4FE7EDC9ABB2A3F147FA67E3F940430E00A44050CFE621FFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000FFFF7EFFFFB5F2B38D498040000000618051A000A0083A2D86BBD5B9DF73DD20F0CB8C6D37FE107B417623E5DD40432E010C0718872773FFFFFFFFFF00000000FFFF3A7FFF86F299A809800000200000C030E000E00C00A787A9F8F58F5721B43CD3CDA8376E583F657F23E6D978431E40B01E0DA105C3FFFFFFFFFF00000000FFFF4C7FFC1692D16149800000200000C3416381E0040461A770F7D6006AE9A0DC3F9589307E783F617B7BF31D78431800303E0E2AB487FFFFFFFFFF00000000FFFF187FFC16D4CF645A8000000000008F01F18040001C01A096FBEC7FACFD32699573B5FF8013BB2BEC03EBC100433100F0BE041468EFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000FFFFE8FFFC202AF5604100000000000A80102E0180003801C1BF8C8A7FBB780B1317C815AB5FDFC76BEE2FF7C903E3310181E804E05A7FFFFFFFFFFF00000000FFFBB77FFCA04AE2001000000000005A0118365800000001E68C50940C06688AFE7B0358A2488F869F66E0190101F360000974047ED7FFFFFFFFFFFF00000000FFFFF57FFC7883610B6000000020009F01908548000080010E07D7760031B029FF8DFC0DA6C25E2AFE37585F981BC3C000616704D322FFFFFFFFFFFF00000000FFFBB5FFFC58E7DA81400000000000EE011108B01B000002CB064D169F289E1B6572BF8CB0BD18ED5B4399C7D87F0384E0776208312DFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = "00000000FC750B1001000408DC84190000038002E00010084000000F088C58D469D0432A8AF8F11EDA77BFDBF5FC4D9911C0431E01CF0F2DA7FFFFFFFFFFFFFF00000000B8AA8C000000040084070C02000401C5C600F80800001015010AE9C2F9DD602999F9D148419327F6AFFC1C4AC300413001D43374CBFFFFFFFFFFFFFF00000000F85B8F0000000008AD0F08E0000800CA6B0702000100006898A4290CE90769B1910F89CE666DFC49EDFA1FD3BFB7832100A06631CFFFFFFFFFFFFFFF00000000E83F850B00001009D39804294002011801B48000041A0088F1CFB5936725878DF055BC7C0DD9FFEFFCFE10F48280132100C0F6CAC67FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = "00000000F11C0B0100000801B9DCB05310000028663800000000000281D49E5D2C197C7D3A19AC72FFDF67A0BFFE82A50D7043400188A7539CBFFFFFFFFFFFFF00000000F60805000001804103280E0D2000982C6C380000000E0012F33D29D8B36F60CAE80DED81D80F022081FF2061C67BE38001D45357649FFFFFFFFFFFFF00000000EC1880000009806096C547A49200980C8208000000000007097C8025D0161812A93F9ED328495F53E1F7DD5C7AF98384C0CCDCAAFEDFFFFFFFFFFFFF00000000E82800000008800064302AEE0001800006380080028200D9FCD8A07D7F542FF9982FC82F119ABCD39C47D9F62C2E61848073F9B99ADFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = "00000000D01E0000000000400540198A0002C0880030810CC080019AFE4172DE75EEC83E07FFA3FD001FE1B9F583C1608C3C414001B948E3817FFFFFFFFFFFFF00000000382E00000000044062009A140003E01F00410C1400000002F859FDAC469B4FFFE2FFB95BFBFFFD7EBE7762B60EFC916001C41D3D893FFFFFFFFFFFFF00000000B47E480000060C8001A300AE462008029082900000000085FF80B713C03220730BB301D2263C1B5E821C0B09CFF811B0008993561AFFFFFFFFFFFFFF00000000E272C80000038200008C03180000000269056838000080E658CB7B074A0C687008C4C73B0B5C79C700BC038109F051100062D7A267FFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = "00000000C470C00000000401E18008E0004000107044A560000080C97E81359ED0E78CFCB4CCBD23732118C30D7AF3BB0CF3391C0097A3C98FFFFFFFFFFFFFFF000000008870400000002407A39033400040600060846021408604D1C4D2042008EB04FDFCCF3F519D65246064F83F5EFFF3191E01FD1BA17FFFFFFFFFFFFFFF0000000023724000000000460100608000007048010EF1404406008D370EDE8EEE67BF19BDBEFFDC2B677CE15C6ABBF4B3F2511E00D2A5D1EFFFFFFFFFFFFFFF000000000BC000000000C004012C0230000003B7002550000058009B0A1654E87950F078E6BFEF72FCA4F9B1C2EB773DCC30019E0179BEAE9FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N18
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a193~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a193~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a193~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a205~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a193~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N6
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~8_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~9_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~7_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 .lut_mask = 64'h021346578A9BCEDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y29_N27
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout  ) 
// ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout  ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout )) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~5_combout ),
	.datad(gnd),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~0_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 .lut_mask = 64'h0808FFFF2A2AFFFF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y29_N28
dffeas \data[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_rom|altsyncram_component|auto_generated|mux2|l6_w1_n0_mux_dataout~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data[5] .is_wysiwyg = "true";
defparam \data[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "00000000FFFF4C000000618D80000000000000000009C76000000001D08F3FE00FBE1FFFF8FF033046F03F27F980FFFFFF8002000062BE051D57FFFFFFFFFFFF00000000FFFF4C0000000188000763FF002000002008A1E00000000796F867890F3C467EFE4DC3901DF036027800FFFFFF80028000F79E06584BFFFFFFFFFFFF00000000FFFF4F00000081818097F5FF81700000208007C00000000FC3F1E3BF8E7CF0DEFE49B8C37FFFF88268001FFF83FFF2C000648D0618E7FFFFFFFFFFFF00000000FFFF47000000C000D851A0FF01A00000648040000000001FC7CC6327C67C721FEEF83CC371FD91C127001FFFFC7F12C000E68F0675DFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "00000000FFFF7F0000000002411733FE00000000040048000000001F0A0847079E7DF611C7D87E797C600981270C1FE7FCFF92E00063FF376BEFFFFFFFFFFFFF00000000FFFF6F0000000000801C91FE80000000080040000000000312C9DDCF3C79F7B0CEEF0EF87E000F71E0081FE7FEFF92F000EDBC0AA7DFFFFFFFFFFFFF00000000FFFF7C000000400000069CFDC000000010010000000000001373C3C381C1E61E7EE51EBC7C600E13E0081FE1FEFF92F00067FC50C4BFFFFFFFFFFFFF00000000FFFF7F0000000000000034FD400000020001C00000000000D2F7E37981C4729E5FF17E397C611BB3E00C1FE3FEFF96F000EE98A8AEBFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000FFFF470000000000001A37E5810000000001E0000000000C6C8BFB9FE6C7FF7FBA37BA3B83F71BFC740C1F81FEFF92F00064F80E3F8FFFFFFFFFFFFF00000000FFFFE7800000000003083610030000000001400000000008BF6FF807E3F7D73F6126F91D8790002730041F97FEFF92F000B5F143ECD7FFFFFFFFFFFF00000000FFFFBF800000000005000000000000014000400000000000730E7803C1F3B43FC7F08F63DFCD072730041FC7FEFF92E00075F082A4C7FFFFFFFFFFFF00000000FFFFFC8000000000170000000000000000000000000000006006343B07F4773F1E31BB03CFCC470E70041FFFFEFF92E000E7C02A619FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "00000000FFFFBF0000000000102000000000000406000000000000009C63F67F8F86F178DFFBEFE3CF1DC12F78041FE7FEFF92E00067C53768BFFFFFFFFFFFFF00000000FFFF3F00000000021C600000000080008800000002000000BC31F460FF22EF3CDDFB2F0BEC7F00715C001FDFFEFF92E000CC8A0AD3F7FFFFFFFFFFFF00000000FFFE800000000000080000000000800010000000020001001093BE217E03A7206C8BBF3927F70E7818001F97FEFD92E0006402E1CFFFFFFFFFFFFFFF00000000FFFC4000000000000C00000000000040000000000000000002D1FFB1740626A07C0FD0F176F0C33880001FC1FEFF92E000C314B59FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000FFFFC2E0540003FE840100000000002000000000000400000000011FB1AFFC5B9FBE319867FFA0FC3E001FF9FEFF92F0006C030C0F396FFFFFFFFFFF00000000FFFFC580410000CC000000000000000000000000000000010000038F41AFFF199F9E197967FFA5143E001FF3FEFF92F000640088066753FFFFFFFFFF00000000FFFF8580770031CC0000080000000000000004000000000100006F8F43AFFF43EF90786765FF27162E001FF3FEFF92F0004C00080771FBFFFFFFFFFF00000000FFFF8380000000240000180000000000000000000300000000007F8F13AD39C166B1BA47E5FF21960C041FF7FEBF92F800540000036003BFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000FFFFB08040000041641100000000000000000000000000410001FFAF9FAFFF1B66F7379E77FFA1B604061FFFFEBF92F8006C001ECFEC017FFFFFFFFF00000000FFFFBF800C026013641900000000000000000000000003410401FFAF7FAFFF27F8FFF98477FFA37E06041FF7FEBF92F00074007E2778013FFFFFFFFF00000000FFFF9F800C22772B4411000000000000000000000000054000017FAF7FADFE27F019980C7FFF03F606041FF3BEFF92F0006000CE053000FFFFFFFFFF00000000FFFFCE800030535B40010000000000000020000000000F900020FE8FFFAFCF0FB018023877BF23F604041FF1FEFF92F000F802070C3E1FFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000FFFFCE8000008040C41100000000000000114000000007D80064151FFFA7FE38863C739C7FFF807C06881FF4FEFF92F00000038F15FB0FFFFFFFFFFF00000000FFFFCA80000080414411000000000000000140000000075840461F1FFFA7FE3CC36C33D87FFF803C26801FF1FEFF92E000680F0E05759FFFFFFFFFFF00000000FFFFFC80000080060411000000000000000040000000000040050F3FFFAFF62CE3C07BF97FFFA03C26841FE7BEFF92E000681F0C25D47FFFFFFFFFFF00000000FFFFBE800000820800010000000000000020000000000000406307138013823E7668FC4DF07FBFFC2C001FF7FEFF92C000E07C0C57093FFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000FFFF5F000010A8208000000000000000002011400000000000407311800087CD1CE07FE3F40020382C001FFFF6FC12C00060F00C771A7FFFFFFFFFFF00000000FFFF4C800010F8018000000000000020000019A000000000187FBF7BFF81F80C79E4FF61FA7F7FFE1C801FFFFE01F28000E3880C4355FFFFFFFFFFFF00000000FFFF4E8000007802800000000000006000003EF000000000F0FF0E79FFCFF02E187383F0E67DBFB63DC0FFFFE7E40200006F980D9EA5FFFFFFFFFFFF00000000FFFF4E000000026100000000000000000000E22000000001D0CF9E9860DF7E1F9ACEC0707FC0FFF33D80BFFFE780020000E49C029C29FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "00000000DC0F80000000000000000000000000760000800000000007E383F80C3F987CBED232FF06111E00867C2130C3FFC632E0017A07FFFFFFFFFFFFFFFFFF00000000BC3FC000000000000000000000000018000000000000000F80881803B009D8701216FF9C637C1998B800007F7FE7B2E001AA05FFFFFFFFFFFFFFFFFF00000000607FC00000000005004300000000000000000000000040020000403FE00F12C1F3FE638C437C1A1C1C41C00E07E0B2E0004A2BFFFFFFFFFFFFFFFFFF00000000B07BC0000010000000010000000000000000000400000003800081E0407824A1FE7C1E47064E92180603877FEF6072E0007A2FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "0000000030FBC0000180000000000000000000000000400000000000000398F9FFC000F3F3B01F0016E08F3801B073207E4072E0005A2FFFFFFFFFFFFFFFFFFF0000000010FBC0000000000000000000000000000001E000000000000001F1F1F898098C8030387FB2408DAF71C0E1871E4072E000232FFFFFFFFFFFFFFFFFFF0000000009FFC000000000000000000000000000000000000000000000031CF179F87FB2F87FF87E390E0C59F10620007C4172C000CB0FFFFFFFFFFFFFFFFFFF000000000BF7C00000000000000000000E200010000000800000000000008E061C21FF4080478323191C015C030E2640FC43F2C0007A8FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "000000005FFF800000000000000000000BF000700000000000000000000612D98441FFEF00350C51FFDF01DA062709871F0FF280005B0FFFFFFFFFFFFFFFFFFF000000007FF78000000000000000000009F800000000000018000000000E7E0C8FC7DFC783631970FE3824C33863180C0707B20001230FFFFFFFFFFFFFFFFFFF000000007FFFF800000000001000000004F0000000004000180000000988060C0D84400C80229D3E60033C7A4661BC000E03320000430FFFFFFFFFFFFFFFFFFF000000007FFFE0F00000000080000000000000000000C0000000000047000F840641801904062E68E1393E48E7231E001E036200007B0FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "000000007F7FFFB800000001800000000000000000000000000000000601FC0E07E180C1045478E841380DC1F1A626003E06F200005B1FFFFFFFFFFFFFFFFFFF00000000FFFBFFF80000000000000000018D000000000000000000000601B80E470001E364507001000001FBC14606067206328000031FFFFFFFFFFFFFFFFFFF00000000FFFBFFF8000000600400000006FFD00000000000000000000003185CCC0671A670C62601861881E9C000801E380032C000611FFFFFFFFFFFFFFFFFFF00000000FFF39B7E000000200400000003FFF0000000000000000000000040D9060C434083060E942EC8006F8000003E1C1000C000691FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = "00000000FFF8C4000000000000000000000000C10000000000000000F7F3FF29C7FFBFD7770783612788402408001FEBFEFF92E00074288B5FFFFFFFFFFFFFFF00000000FFF10000000000000000000000030083000000000000000D73F1F63D077E9FF506060367BE0CC00140001FAF3CFF92C000AE068707FFFFFFFFFFFFFF00000000FFE880000000000000000010000601858018C0000000001833C3F6F3073C9E7F0EF073E79986003600041FA7404812C0006C43968CFFFFFFFFFFFFFF00000000FFD10200000000002E0000F02004008020180000000000070630F8F8993FF87E0FB8738FF3A6001000001FFF7D7FF2C0005C232D4C7FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = "00000000FF838780000000004E00046100000090000000000000000C3E23E182D9E7839EC7FE738F0020981FC0001DFE01F0028000741B1C1CFFFFFFFFFFFFFF00000000FF3782000000000094A4043010000000000000000000000C7C82F607CC909F1CC7FE727E27F0FC1FFE00DF9C7FF8020000A9475A76BFFFFFFFFFFFFF00000000FE6F00000000000048000348280000040010000000000000F683FFDE2F79E7CCC6C0602EF7B0E0BC1E00FFF9B978020000408CB4EEFFFFFFFFFFFFFF00000000FCCF80000000000003C002A000000004301000000000002180035F0680FBC00007C00018E00140200300FFFDCAEE020000E30C61EBFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = "00000000F9A180000000000002900150000380060460000000000021000E0C01801000001000402C000000000200EFFF0AFC028000555CE5F33FFFFFFFFFFFFF00000000EBC180000000000001E3017A0002800004C080080000007C00260000810400001C0046240000008101809EFFFF03F280008D63D7F97FFFFFFFFFFFFF00000000D30180000000000000018F64000000010CC10C180000007E007E4CEC3FCFDF8CF44CFE2DD9C3E4E17FE3F0063C07F2C0004A6400F7FFFFFFFFFFFFFF00000000AC8D80000000000000000CF8000000001CC2048000000013E7FC88F82DF3B78FF73B38A4FCE38678FFC3FC463A0FF2E000F120690FFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = "00000000598F8000000000000000011800000020308240800000003A87F8CE793F1873034B3340BC8CDE3F3CF28100403F0CD2E00175044D0FFFFFFFFFFFFFFF00000000B38F800000000000000000000000003030038140000000203FEFFBDFF71CFE020300C0EE629A1B9FC30000013C0CF2E000A584231FFFFFFFFFFFFFFF00000000548D80000000000000000000000000307001800000000000FCFFF347119840E662010023C798031E8390040B7C0DF2E0004584930FFFFFFFFFFFFFFF00000000EC3F8000000000000000000000000060E000800000000000F5EFFB0707BF0F87F140100D031B064EFF1080C3F3CFE2E000F307C36FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a218~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a230~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a218~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a230~portadataout ))))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a218~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a230~portadataout ))))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a218~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a230~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6 .lut_mask = 64'h04158C9D2637AEBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a350 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a350_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .mem_init3 = "000000000000000000000000000010000008000000000000008808000000808FF3F1F1CFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003C000000020000000000000000000010000800000FFDFC3C4FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000004002000000000000000006000022204000000F3F9F1F8FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000C000200000018000004000044400008001FC7C7E3CFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .mem_init2 = "0000000000000000000000000020700000000C8030000200000010000020003DF9F8F84FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000000000A00000A0000020100000000000A000000000FE7E7E3F8BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001800080003000000000000000C000000001FF9F8FC7CFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000080000000000000000004000020E0004000000003E3E7F1F1EFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .mem_init1 = "00000000000700000000008800180000000000000800000100000000000007F8F8FC7C0F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000083000000000000000000303040002000000C00000000000000007F3E7F1FCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000083000000000001880130004840001800000400000000000007007F878FC3CFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000083000000000000000190002E004000600000004002000000870073F1E1F84FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a350 .mem_init0 = "00000000000300000000000000308418200000020000001000100000000783FC7C7C7F8FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000300000000000000000400000004000000001808000000000CFBDF0F8F0FCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000020000000000004001000001C0000000000018000000083F664FE3E3E1CFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000408000000000000000000880004000A000020000020000001F83F9F9F8F87C0FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a362 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a362_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .mem_init3 = "00000000000200000000000000000000080100000000000000000040D339F3C79F3F1F0BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000200000000000000000000000000000000800000000000098E78F3E7C7C7DBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000200000000000004001000E000000800008010000000003CEFB67CF1F3F1CBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000020000000000000C0066382000000000008000000000001AFEFFDF1C7CFC4BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .mem_init2 = "0000000000020000000000400301C6100000000000000000000000101CE77BFFC71F1F8BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000060000000000800180000000000000000000000000000006604689E3C7C7DFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000000000008000000000000000000000000000000800180038E78F1F8CFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003000000000018000000000080001000018000000001000000200F9F3C3E0BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .mem_init1 = "0000000000000000000000000004002000801020000000000000480E0020001C63878F8BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000020000000000004000000000000040000000000E00000008408009F1E3E1CB4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000000000000410301C000000840000000003C00000000000001FCF8784BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000000000000000001C000000000000000007000000030001000EF9F0F0BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a362 .mem_init0 = "0000000000000000000000000000030000000001800000100000008000000004E3E3C3CBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000604100000000001800000000004000000002001F9F8F8CBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000012000100000C0000040000000C2001FF1E3F0BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000000001F80000000000000000300000800000000000008000DCF8787CFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a374 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a374_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .mem_init3 = "000000000040000000000000000000000000000000004000000E0200F339E71C78F3E7DBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000204000000000000000000000000080000000000000000400389C71C71E78F85BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002040000000016280000030002000300000000000000100002DEF3CF1C79E1E4BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000004000000000200040802000003000000080000000000C00E673CA7CF1E78F9BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .mem_init2 = "00000000000000000000000000040000000000000004100000000C00B339E79E3C79F1DBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000040000001000000000040799C71E79F3C7C4BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000040000000000E00400080000000800000000000000000002CCF3CF3E7CF9F0BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000004200000000100000000000000000000000080000000000E6738F3C79F3C3DBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .mem_init1 = "00000000000200000000000000000000000050009000018000000000DF39E78F3E7CF8CB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000C060000000000007040000000000000000000008000000029CC73E3CF9E1E4B8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000006000000000000000000800000000000000000000000003CE73CF9F3E7879BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000200000000000000C00000007000002000000000000000E2738F3C7C70F0CBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a374 .mem_init0 = "00000000000300000000000000700600003000000000040000000000723DE3CF1F3C3C4BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000800300000000000000000000001800200001801100000000798EF9F3C7C78F9BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000600000000000000061000000060000000C400800000087CE79CF9F9F1E3CBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000002000000000000000000001800000000000800000000086673CF3E7CBC784BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a338 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a338_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .mem_init3 = "000000004081030000000000000000000000000003000001080000003FC1BE7E3F1F0FCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000081000000000000000018000000C00002000000900000001EFF3F9F8FC7E1CF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000830000000000020000400000018000004000000002000005FFE3E7F1F8FC4F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000630600006000000806000012FFB87DFC3E1F8FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .mem_init2 = "000000000000000000000000000000000020010000640000080000001F1B7E7F3F8F83CFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000080000000000000200000000000000000200000103040001F8F8F8FCFE3F04BAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000010000000000302000004000008000000000004010400025F3E7E3F1F87F0FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004001000000000030240000000000620040C00000400000002E78FDFC7E3F8F8FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .mem_init1 = "0000000000010000000000000C20000C000020044040000000000000009F7F1F1F8FE1CF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000030000000000000800180E000000000000000000000000004F8FE7E3F1FE0F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003000000000000200004000000000200001000020440000733F3FBFCFC7F8F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000030000000000002000000000000106000000000000000007FDFCFE7F3F87CF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a338 .mem_init0 = "0000000000030000000000004400000008000200000000000C000000013E3F1F8FE3F0CFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000100000000002006000000D000000000000300000000001FCF8FE7F3F8FE07AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001000000000000120000180000010000000700000000001FE3F3F9FE7F1FC7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001000000000000000000000C000200000008004000000004FCFCFE3F8FE3C7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N12
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a374~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a338~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a350~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a362~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a374~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a338~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a350~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a362~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a374~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a338~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a350~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a362~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a374~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a338~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a350~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a362~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a350~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a362~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a374~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a338~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9 .lut_mask = 64'h024613578ACE9BDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = "00000000FFFFC681F3D34063FFFFFF80000000000000000000000000000000032300A732F3E3BEF69E5E7FFE90061FEFBEFF907000EC40E4CEFFFFFFFFFFFFFF00000000FFFFC6808405000BFFFFFF800300000000000000000000000000000F9E206797FEF7ACFF9FDE5FFEF2001FE1FEFF90F0007E4C2C4FBFFFFFFFFFFFFF00000000FFFFC48000060F8FFFFFFFE9CB800000000000000000000000000001C3F77EC7FBCE387E73FFFFF663801FF3BEFF907000C6DC7DC77FFFFFFFFFFFFF00000000FFFFC4800402000BFFFFFFEDDF800000000000000000000000000000F43FFF837FC1C09EE37DD87CF0001FF3BEFF80600075DC01229FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = "00000000FFFFC4800402100BE106FFF0600000000000000000000000000001B87C425750FE44FCFFF73CD884E0001FFFFE7F80E000E9DC07193FFFFFFFFFFFFF00000000FFFFC4803800004F400000000000000000000000003000000000001E5F8395E678078CFFF0FC7C80E1801F7FF85782C0007CDC077D4FFFFFFFFFFFFF00000000FFFFC4800000200F60000000000000000000000000E0000000000F7FDE38FDFFB9EFC8FFBFF19D006F805FFF81FFD2400044C0075AB7FFFFFFFFFFFF00000000FFFFC49000007E0B64090000000000000000000000C000000000055FE7DE4EBFFF5EB0DFF4FC5FC62080FFFFFF000000007DC007568FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = "00000000FFFFC4A000000C0F6401000000000000000000000200000000000727C343671FFF8BF03FE7FE1B063D80FFFFFF00080000CBC0079F57FFFFFFFFFFFF00000000FFFFC4804000320F440100000000000000000000000000000000038824018F87BCC08833E4B9BF201C81FFFFFF000000007E80079109FFFFFFFFFFFF00000000FFFFC0804790320B440100000000000180000000000000000000009FBFFFEC43A1C8083065FFFF2014005FFFFF000200004B800DD383FFFFFFFFFFFF00000000FFFFC0A24898220B4401000000000082000000000000000000000053FFFFEC3FBF8E0020E79CFFFFE4001FFFFE1FF2400070C008F744FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = "00000000FFFFC0BE089C325B440100000000018000000000100000000000004FFFA7FC38FDFE832C8FFFBFF82D4C1FFFB28012C00060780876C27FFFFFFFFFFF00000000FFFFC0A02804520B440100000000010000000000000000300000004EFFA7D6067F38033CA7BFA5FC3CCC1FF7FE7F92C000703C007461FFFFFFFFFFFF00000000FFFFC020600012F3400100000000020000000000000000000000031EFFA7F643B83C0021B7FFA1FE3C061FF3FEFF926000500C063DD63FFFFFFFFFFF00000000FFFFC020401817FD400100000000100000000000000000000000034FBBAFFEC3FE7E1D9087FFA1FC2E201FF3FEFF9270007806041D3087FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a278 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .mem_init3 = "00000000010160060000000000000000008000000000000087E1000000013FE76E8481F835CC700C018006030800000000000000001BB7FFFFFFFFFFFFFFFFFF00000000000161BE0000000000000800000000000000000000A1800000017FE1BE0FFFFFF11FF278200080638400000000000000003577FFFFFFFFFFFFFFFFFF000000000000C005000000000000000000E0000000008000000180000000FD01380FFBFE67FFC7BFE773FBF3DA1CFC301C000000007977FFFFFFFFFFFFFFFFFF000000000080000400000000000000000267E00040008000000000000001F80FF087FFFF67B78FFFFB4FF9B3DB77E3BF06000000006AF3FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .mem_init2 = "000000000080801D000000000000000003FFE80000030000000F00000003EC1FE1E7F9B4DF7BBFFDF919D333B8BB9F8F73800E40003663FFFFFFFFFFFFFFFFFF000000000000804400000000000001800BFFF80000030000008700000010F012C1DFC9F75FFFBFD77E0BFF3398BF1FFF7E800E70003363FFFFFFFFFFFFFFFFFF0000000000808004000000200001000013E3E000000700000083E0000000301C81020FCE3FFFDDDF1E8F7E0399BDFC4FF88018700073E3FFFFFFFFFFFFFFFFFF000000000180800E000000200000040009A38000000600000003F0000001F10F0D91FE75F7F49FCF3F7FFCC3B69CFC8DC1080C70007B63FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .mem_init1 = "00000000010067400000000000000800000000000005E0000007C00000006664D4D3F70FD439FDE3DF4CF3E7D0CDCB18EF041060003BEFFFFFFFFFFFFFFFFFFF00000000010040000000000200000000000000000005F008000000000000067C2CED731FFDF76DE00E99CFAE80ED039CCE001040002B6FFFFFFFFFFFFFFFFFFF00000000008040002000000000000000060800000007C0000003C00000003CD47CFF63FBC36779881C6F8C906FE1A63F1FF0114000F3EFFFFFFFFFFFFFFFFFFF0000000000844000400000000000000003F800000003800018054000000239EE7C9FDBE374FF7D1FEC7FBE34FF21FE1C17F01000007BEFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a278 .mem_init0 = "000000000020040000000000000000000FF800000002000008018000000201DF2862BA81C77F2DFFF0F9F82FFD3F9C9823001000007FEFFFFFFFFFFFFFFFFFFF0000000000204000000000000000000001D0000000660000000100000000007E38F7BF8FC6FFBDFB67FEB8A3FC3F3BC3E27010000022E7FFFFFFFFFFFFFFFFFF00000000100000000000000000000000000000000010000000000000000000000CFE13B1ED4CBDFF07FFF179FF873F70F200100000E0E7FFFFFFFFFFFFFFFFFF000000007000000080000000000000000000000000008000000000000000102D262B0015C80FAD3193FFE1F9FE8E70618300304000B2E7FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a266 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .mem_init3 = "00000000F000000000000000000000000000000000000000100000000000366787F8381F7BFCE935F3FCE1FFF6CE616DFF20F0600072C7FFFFFFFFFFFFFFFFFF00000000F20000000000000000000200000000000040000020000000000014000008000FFC00803D8F89E6077CC60026767870600062C7FFFFFFFFFFFFFFFFFF00000000F00000000000000000000000000000000000000000000000000007A77FFE93C0008000000003A00C18070002E77C706000EAD7FFFFFFFFFFFFFFFFFF000000007C000000000000000000080000000000000000000400000000001100F3FEC1FFE7FC3C3C002209049000100EB9FCF07000F2DFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .mem_init2 = "00000000BE0000000000000000000800000000000020000007E00000000001D8930EC0BE7FFFFF847FDF9FBFFEC01005FFF87070007EDFFFFFFFFFFFFFFFFFFF00000000D9000000000000000000000000000000000000000080000000000589C036FB8BC3FFA9A0FFF9FFF09FBF9C04FFF070700046D07FFFFFFFFFFFFFFFFF00000000E80000000000000000000200000000000000004000C00000000097777CFEDB7A26FFE1F08E5F6FE07F5D8C42F911F07000E5D7FFFFFFFFFFFFFFFFFF0000000054000000000000000000000000000000002000C000802000000041083BDFC1F53F67F19FCF80FF9C7B3F2765DF9970700075D77FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .mem_init1 = "00000000F9C0400000000000000000000000000000A0000000002000000001FE8FBFFECA8D07FB1FBFFE7BA3E3BF2D17FF7FF070006DC7FFFFFFFFFFFFFFFFFF00000000FC80000000000000000000000000000000C02000037000000000000E87BFFFFD3FB9E73EDDFF13CE0012200FFBF9F0700061557FFFFFFFFFFFFFFFFF00000000EE0000000004000000000000000000000000000001F000000000003FFFFFDFB77DA0B3F6DFFFF81F2387302DF7CDB07000E18D000FFFFFFFFFFFFFFF00000000F36040000000000100000001C44000300000000007F000000000001FFFB6F3FF7D800B3379BE7F3F77C3F0FDFFDF3070007641700FFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a266 .mem_init0 = "00000000F190400000000001000000004000300000600000000000000000002743EF233FDF605F35F6E3CF2F7F002078F73FB07000ECF1700FFFFFFFFFFFFFFF00000000FCC94000000000020000000000002000000000000000000000000067DF6B1DF4CAF3FF39FCFF3FEF7940005FF6BFF060004AF1543FFFFFFFFFFFFFFF00000000FFE5C000000000000018000000000000000000000000600000000003DEF659DE670F03677FE64DE3F9F00EC3FA9FF04000C09AC507FFFFFFFFFFFFFF00000000FFFAE000000000400018000000400000000000000000200000000041F9CEB37E770037BFDFF0FF73E7C07F603F5FF04000651273F67FFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y43_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = "00000000FFDDE00000000000000000000040100000020000003C0000000000B14FA7F3FDFFC3DFEFDB78F9DFE200FFFFC080804000F2BF4B7B3FFFFFFFFFFFFF00000000FFE2C0000000020000380000000000000000000400100000000000EFFFCA0DFBFF8FFBFFF7FDEF776E007FFFC68000000071B5B5FEBFFFFFFFFFFFFF00000000FFF36004000000000B6240000000000000000000000000000000004FE3182DF9FF03F7DBBF06F2C7F800FFFFC680020000E59508FBBFFFFFFFFFFFFF00000000FFFCB004010000000460000000000000000000000000000000000035D73C00FDDF06FFCFFF26DF7FE8001FFFE00012000074E7C23ABFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = "00000000FFFE50800000000007C0800000000000000000000000000000000001E63C41FBD7C6BE7E9CD9F7EFFA001FFFF000320000E8E9E44CFFFFFFFFFFFFFF00000000FFFF50000001000003E8060000000000000080000020000000000000427DE4F2FBDD7D5FD3FCD3E6E0041FFF9FFFD040005869C3487FFFFFFFFFFFFF00000000FFFF90024000000007F806000000000010000000000000000000000DC2D9EFF4B55D1FF1FBFC7F1EA2061FFFC068024000C03B90A1FFFFFFFFFFFFFF00000000FFFF8002C400408007F80000000000001E0000000000000000000E1DD900B0BBFAEE0BCEAFBE3FFBC0661FFFFCFF926000622B7B07FFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = "00000000FFFF8000C110000182100000000200000C0000000000000000002B9D79405D9D31A869F73CAE7EF7E0040FEDBEBF807000EA1259CFFFFFFFFFFFFFFF00000000FFFFC6000190000907F00000000000000400000000000000000003BFC4C02F3EB79CF9FF7FFFFCFBE0040FFDFEFF8070007B967CA7FFFFFFFFFFFFFF00000000FFFFC000008000030FE0000000000000070000000000000000000BFFEE805634F2A1D9FE7FFFF07BE0040FFFBEFF807000C18A56E3EFFFFFFFFFFFFF00000000FFFF840001004002B8708030000000800300000000000000000005F36CAFB03394857FFFBF3FE17BE0040FF7BEBF80700070409631DFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = "00000000FFFFE07C00000001BFFFFFFE200000000000020000000000000007BBF39389B85F97B3EF2F7C187C400C0FFFBEBF807000FDC7BF2B4FFFFFFFFFFFFF00000000FFFFE03F00000C05FFFFFFF8000000000000000000000000000003D9207C5FFC7FFBB1EF23E9FFFC20000FFFBEBF8070007FC2B3D18FFFFFFFFFFFFF00000000FFFFE03ECF00000BFFFFFFA00000000000000000000000000000001DF00F5D7EEFBFF3DFD363B9FD200C1FE7BEFF907000C0D1A5BB8FFFFFFFFFFFFF00000000FFFFC54791E00023FFFFFF800000000000000000000000000000001F6001BF1ED7B7BF64D71C7FD1300C1FE7BEFF90700060D9E57F1FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N27
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a266~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a242~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a278~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a266~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a242~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \my_rom|altsyncram_component|auto_generated|ram_block1a278~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a266~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a242~portadataout  & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a278~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a266~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a242~portadataout  & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & \my_rom|altsyncram_component|auto_generated|ram_block1a278~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a278~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a266~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7 .lut_mask = 64'h202570752A2F7A7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a314 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .mem_init3 = "0000000000008000000000002000000078000000000000000C0003007B3F9A67FC7F8FC7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000008000000008006006000010000080404088000C000000E7CFE37CFF9FF187AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000204E00000000009C01C080300040000179F3FCFFDFF1FE07AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000000000800000000000000300000000000000FCFCFF2FF1FE1FCFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .mem_init2 = "000000000000800000000000000000000040000000000000000018007F3F8C31FE7FE1CFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000080800000000000000000000100000000004000000C1000AFEFF37E7FE7FC0FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000080800000000000860000000000000400002080411800017BB3FD3FEFFC7FC7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000008080000000000000000000002000000040307001000000FCFE1E1FF8FF8FEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .mem_init1 = "000000000000000000000010010800000020000000407060000000007F3F8408FF0FF0A7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000001800100000022000000040708000400000E7E7F9071FF1FF27EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001200000000001800308000000000000000C0000040000179FDFF03E3FE3FE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000004400000000101080000000C000000001F4FF3E01FE3FE1E7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a314 .mem_init0 = "000000000000000000000000080000000010780000004000000000007B3FE2007FE7FE07EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000100010070000100000040000000000000E7EFF9003FF8FFE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001000000000000004000C040000000FBF9FF000C7F27E7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000007000000001FDFF7C00033FFC0FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .mem_init3 = "000000000000000000000000300000007000000000010004000800807E3FC60000E3FFA7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000008020000000000000000000807FFFF900007E0FF7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000081C42000012001808000000000000400000A3FBFF00001FF1E7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000080002040180C00000000000000000D7C7FFC00000FFF27AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .mem_init2 = "00000000800000000000000000000000804000000000000001001000FF3FE20000037FF7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008000000000000000000000020000000000000000000000007FFFFC00000007F7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000100000000C00100000000000430000000000000000AFFFFC0000001DA7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000100000000000180000000000000002000004008021F1FFBC00000C0FB7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .mem_init1 = "000000000000000000000000000010000000000000010000020000003CFFFF0000000F77AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000C0000000000000038010000000000003FBFFF00000001F7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000240800180000000000037FFF8000000003FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000C000018000020600334000000000007BFF380000000003AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a302 .mem_init0 = "0000000000000000000000000940000000000000008C86001100001007FFFC0000000003AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF0000000000000000000000000000010000000000040FFC00000000001BFF8000000000038FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF00000000000000000000000060000000000000080007FE10000000003FFF8000000000031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE97FFFFFFFFFFFFFFFFF00000000000000000200000000000000000000000007F73BC00040001FFF0000000000031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE1FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .mem_init3 = "00000000010040000000000000000000000000400007C21BC00000000F780000000000039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE088FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000DFF3FF000000029FC0000000000039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8338FFFFFFFFFFFFFFFFFF0000000000000000000000000000200000000000000FFF7FF80100003F180000000000039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0538FFFFFFFFFFFFFFFFFF0000000000800000000000000000600000000000000FFF7FFC0002023F800000000000039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40058FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .mem_init2 = "000000000000400000000000000000000000000000000000040004003F800000000000079FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE60035AFFFFFFFFFFFFFFFFFF0000000000004004000000000000000000000000000000000000040030000000000000079FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE00017BFFFFFFFFFFFFFFFFFF0000000000000000008000001000000000000000000000000000000078000000000000039FFFFFFFFFFFFFFFFFFFFFFFFFFFFD80000BBBFFFFFFFFFFFFFFFFFF00000000000000000000000010000000000000000200000000000005FC000000000000039FFFFFFFFFFFFFFFFFFFFFFFFFFF3800000139FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .mem_init1 = "0000000000004000000000000000000000000000001000000000180DC0000000000000039FFFFFFFFFFFFFFFFFFFFFFFFFF20000000DB9FFFFFFFFFFFFFFFFFF0000000001800000000000000000000000000000000000000000000040000000000000039FFFFFFFFFFFFFFFFFFFFFFFFF300000000D31FFFFFFFFFFFFFFFFFF0000000001004000000000080000000000000000000000000000000260000000000000071FFFFFFFFFFFFFFFFFFFFEFFE6000000000DB1FFFFFFFFFFFFFFFFFF0000000000004000000000000000000000000000000000000000000000000000000000039FFFFFFFFFFFFFFFFFFFFC3C40000000000BB1FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a290 .mem_init0 = "0000000000804000000000000080000001300000000000000C040C0080000000000000079FFFFFFFFFFFFFFFFE7F9C30000000000019B5FFFFFFFFFFFFFFFFFF0000000000007000000000000000000009FC000000000000007FFC61C0000000000000039FDFFFFFFFFFFFFFCFB09800000000000019B7FFFFFFFFFFFFFFFFFF000000000000403000000000000000000FF8000000000000407E707860000000000080060003FFFFFFFFFFC18C7FE200000000000019B7FFFFFFFFFFFFFFFFFF0000000001004006000000000000000005E800000000000080703020040003073181801E2E73FFF7F38804E0005D980000000000003BB7FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a326 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .mem_init3 = "000000004000000000000000011800000800300000000020002004001B3F1F9FC7F3FC07AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000400000000000000000000040000000001F8FC7F7F9FE3F87AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000080000020000000000001900000000001FE7F1F8FE1F87E7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000008000000018000000000031000000E00034F8FE7F1FC7F0EFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .mem_init2 = "000000000000000000000001300000300100000000000000000180007B3F3F9FE3F1FE0FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000060100004030010000000000000000010002F7CFC7F3FCFE1FC7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000C0C0000004000200000000006000000000000F1A3F3FE3F1FE1E7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000006000000000000000060020000000007CFCFE3F87E3FE0FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .mem_init1 = "000000000000000000000000000410000400000000000000000000007F7F1F87F9FC7F87AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000020000000601000000000000000000000000000A78FE7F0FE3F8FE7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000B030000000C0000000001C0001000000F9E3F9FE3FC7F8CFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000004000000000000008000020000011000007CFCFF0FC7F87F8FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a326 .mem_init0 = "000000000000000000000004000000000000080002018000010000007F7F9FC7F8FF0FC7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000080000000020004000000000004000001808000002000E7CFE7F8FF1FF0C7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000800000000200040020008000070000038002020000017BF7F8FF9FE7FE07AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000004100004000000080007000011012204100100FCFC7FCFE3FC3FC7AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N42
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a326~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a302~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a314~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a326~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a302~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a314~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a326~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a302~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a314~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a326~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a302~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a314~portadataout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a314~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a302~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a290~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a326~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8 .lut_mask = 64'h04268CAE15379DBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N30
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9_combout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9_combout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9_combout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~6_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~9_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~7_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y41_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a458 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a458_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .mem_init3 = "000000000000000000000C00000008000000100000040000002100812006035999998CCEA8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000060000000C00000002000004000000000040080003EEEEECE202EA4F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000004000000010000000000000080408C0003F77766310AEB78BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000002400000020060000808010000100000800000000000004840001BBBBBB888FEDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .mem_init2 = "00000000002400000026018000C410100000002000000000000001040E080155DDDCCC4FBF7F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000040000000000C000020180C200002000000000000880000708023EEEE6670FFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000004000000001040000000004000000000000000004C0000070E00573737398FFBFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000400000000018200001800000002000000001800E0000007DE006B99999C4F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .mem_init1 = "0000000000000000000000020004080000000000000000000000480003E701CCCCCCE72EFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000200001000000402000000000000110180187B1586E67773384F6F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000300000E00000000000100000000084190107DBBFB33B3B9C8CFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000300000700000000020000003000006039801ED7F39DDDDCE6FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a458 .mem_init0 = "000000000000000000000000000000001000002000000106018E00C001C6EECCE6667307F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000400002000030000000000001060000000001337767733339C7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000010200000020005BBB73B99DCE6747FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002000000000000000000B0600000010100000060000000000006DD599CCCE772FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a446 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a446_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .mem_init3 = "00000000000000000000000000080C000080000000808E0000000000025AEEECE777398FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000080000C800060000010000000600060000300135777773998CC557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000020000100000000000C004030005BBBBB99DCE667D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000004000000606000100002000000000000600410ED555DCCE6338FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .mem_init2 = "0000000000000000000022000000C800C0103002000000000100080183A2AEE667339CCF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000060000000D100C000000000000000080208000F3377733399C66FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003400000101000C2800000200000000000000007DBABB999CEF72FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000300000018000000101840008000002000000000000000016DD54CCEE7398DD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .mem_init1 = "0000000020040000000000001C0C008010000000000004080000802003D66EE777399CCFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000400008000000000000000001200000C83B37733B99CA60FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000400000080000003000000001200100002D9B999DCEF7306D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000F84000000000400200000101E011000376CD4CCE67399C6D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a446 .mem_init0 = "0000000000000000000000000CC002000000000000000004000600003716667773B9CA46D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000008000000000000060001CABB3333B9CCF706D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000014808800000000000000000000000ED9999DDCE739C6D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004000000000000000000001104080000000000000000000006768CCEE67738C47D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a434 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a434_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .mem_init3 = "000000000000000000002000000C00300100100000000000000000003C766777339CE707D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000004004000000000000000000000000FBAB3A999CE73C7D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000600000004004000000000000000EED9D9CCCE773CC7D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000008000000020000000004000000000000000037288AE67739CE47D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .mem_init2 = "000000000000000000001800000002004000040400004000000000001D967533B9C4E307D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000030000040000004080007000000000076BBBB99CCE639C7D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000030000100000006000001FC0000000036D5D5CEE5739C47D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000004000000200000300004FFC000000003B6EEAE77399EF47D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .mem_init1 = "00000000000000000000000004000450000000000000F0E0000000003B3777339CCEF387D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000C0000000000010000000000007DE00000000055BBB999CE7338C757FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000044000000000060020000000003E60000000007ED9DCCEE7399E47D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000C0000000000062020200400001E3C000000003A6EE677399CE707D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a434 .mem_init0 = "000000000000000000000000000000001000600000007F70000000001B7773A9CCE73983D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000004200000000001B3E00000000075BBB9CCE6739CC7D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000020000000000000000001800020800000000023F00000000066D9DCE6739CCF07D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000200000000000000000010002000000000081FFF0000000003ACCE67399CE7387D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y51_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a470 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a470_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .mem_init3 = "0000000080000000000004000C0000E00000001C00000000000000000207CFB36664BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000080000000000000600C0000A00000208020000000018A00007E0703D9B332547FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000800000000000000000000000800030000000000000010000468303FCDD99ED3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001000008000108000640000002010000500000E0001766ECCD39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .mem_init2 = "000000000004000000103001008000000004040000000000000420000F1B07BB3766696FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000040000001C0001100000C00200000080000000000000004F18075D99B317B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000780400000180000700000000000002008000000200000400000006ECCCCC8979FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000088440000000001270000000900020400000000020000040000103F57666644BCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .mem_init1 = "00000000406400000000000C00200040000000000000000000000C000818079BB333334B1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000446400000000000040100000000000000000000001000C201C0803CDF99999A783FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000406400000000100040000000900000401000000041C0007138000DEEECCCC453BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000640000000010000002000090004840004000C002C0000004024B777776321DDEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a470 .mem_init0 = "0000000018440000000010030001000C000000000000040002400000090C279BBBB9188BBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000038000000000000038000000600002000800000000000000018AC0ECDCCDCC44F9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000010000000000002008002000600002000000000000000002030200A66E666230797FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000860000001000000010000000020000004040000007B333333186A57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N21
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a434~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a470~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a446~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a458~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a434~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a470~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a446~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a458~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a434~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a470~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a446~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a458~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a434~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a470~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a446~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a458~portadataout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a458~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a446~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a434~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a470~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a410 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a410_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .mem_init3 = "0000000000000000000000220200004C6808000002020000000000003F73399C739C73D3D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000002000080480000000000000000000000000005F99DCE739CF1CD3D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003802000006000C0080007E208000000000007EDCEF739CE38E53D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000092100000040000040C03E004000000000003B6E7339E739E3D3D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .mem_init2 = "00000000000000000000008080000040000040003C004000006000001C33B9CC739E78D3D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000010022002000000060000020C081C600000000055B9CEE73CE71C53D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000080020300000202000082004003200000000076DCE7338E39C753D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000400000008000010000020400000001C08026000000007B66339CE79CF393D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .mem_init1 = "000000000000000000000086000062000400211018008E3F000000003D33B8CE31CF38D3D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001800000000000003001900000007D8000000001FB9CE739CF38E13DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000880800000000000360100008003FF00000000076CCE739CF39E793DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000C10800000000001000004040001F80000000007B66739C739CF1D3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a410 .mem_init0 = "000000000000000000008000000000400000040004600FE2000000003DB3BCE738E71C53DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000004000404201F94000000001519CE738E73CF13DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000201FF00000000076CCE73CE738F393DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000010000000000000000000000400200003B3000000000796739CE71CE38D3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a398 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a398_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .mem_init3 = "000000000000000000000000000001000000C00000001D940000000033B39CE79CE38E13DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000E08208000794000000003D9CCE71CE38E793DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000040041C0007F40100000076CCE79CF39E79D3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000400040000100000800004100010000007F7739CE39E79E13DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .mem_init2 = "000000000040000000000000200000000100000006104000000000003B339CE38E71C713DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000040000000000000000000000000000406100000000000003D99CE79E79C71D3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000400000000000000004000000000004020000CFF800000076CCE39C73CF3C535FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000400000000000000000020000000000240803CAFFE00000F26739C73CE3CF13DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .mem_init1 = "0000000000000100840000100000000000000000001801CE7FF000002B339CF38E78E393DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000020004002003000011003CC3FE000003D9CC739E79E38D3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000002001000000CFFF40000076CE739E71E39E53DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000400000000000000000000000003000000081FEFF4000007E6739E71C71E797DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a398 .mem_init0 = "00000000004000000000000000000000000000000600004FFE0000003B399E71CF3CF9DBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000010000000240000FF82004001D9CE73CE38F3E53DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000010000004000000C70E0000046CE73CE38E38717DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000040000000CFF0C00000F36739E38E39E3D3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a422 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a422_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .mem_init3 = "0000000000000000000000000000801000000000000323B8000000003F7773B9CE771CC3D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000805018040000000600180000000055BB99CC6739CE43D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000401C24000838000000370100000000036D9CCE73B9CE383D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000004004080C00000000001004000000000316EE6739CE739C3D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .mem_init2 = "0000000000000000000000008000C0808004040018000000000000003E7733BCCE739C47D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000180408010400000000000180000000000000075BB99CE73BCE703F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000008000000000060018002000060001020000000000000000076D9CEE739CE7383F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000002840000803023100400000000000000000007B6CE7339C671CE7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .mem_init1 = "000000000000000000020060A00800023080020000C00000000000003FF7739CE739CE7BF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000060500002020002000019400000000000005DBB9CCE739C7387D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000660F0000005000200001DC00000000000007EDDCE7338E738C3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000620C02000000100000019C00000000000003B6EE739CE738E43F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a422 .mem_init0 = "00000000000000000000000100D001040100000010C00000000000001F37719CE71CE78797FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000088600C00008000400000000000000075BB9CCF73CE79C397FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000008810C30084C000000400000000000000076DDCE739CE39C53D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000018000400100068082002000C0000000000007B666739CE79C71357FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a386 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a386_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .mem_init3 = "00000000000000000000000000018000000000001800004E00800800FBB3CE79E78C78C3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000040000001C00834400000800799CE79E71C79E03DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000007C0000000002ECE73CF1CF1C783DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000400000000008400080000056F31CE3CE3C71C3EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .mem_init2 = "0000000000000000000000000080000000C0106000000C000000010C0B39CE78F38F3C03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000808000600000080000000000199CE79E39E38703DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000030000000000060CCE79CFCE78E1C3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000401C000001000000000000000056639CF3C79E7823DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .mem_init1 = "00000000000100000000000000000000000000000000010000001010F339CE38F1C79F03EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001000000000000000000100002000000000000000000003D9CE78E1C71E3DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000600000000000000040000000000000000000000000000068CE71E78E3C78DBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000006000000000000000400000000000004000100008000000F6779C73E78F1E1B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a386 .mem_init0 = "000000000060000000000000000010010000001000004040000000007BB9CF1CF1E387939FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000040000000000C0000004007C00010000000000080004000359CF38F3C79E1DBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000040000000000000018006000000000000000000000000016ACF38E38F3E7853DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000004200000000000000000100000000000000000060000000F6738E79E3C78F1BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N18
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a422~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a386~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a398~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a410~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a422~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a386~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a398~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a410~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a422~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a386~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a398~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a410~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a422~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a386~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a398~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a410~portadataout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a410~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a398~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a422~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a386~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N39
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~1_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~0_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~1_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ) ) ) ) # ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~0_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~1_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(gnd),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~0_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w2_n4_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0 .lut_mask = 64'h000005050A0A0F0F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "000000000C80000000000001000019000000011A63FFFFBFFFC00000F92294A52925145C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001D800000000000030000010000000006370FFFBC3FC000006420728A5290785C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F800000000000064001000000000003F74FFFBFFF800000F8C0A5294D29A0547FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F800000000000000000000000200011674FFF3FFF800000A5A14A5290A38E5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "000000001F800000000000000000000020004001658FFFBC07C000009B50290A694B385C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009F800000000000000000800020800001758FFFAC1FC00001F6225294A514B05C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009F808000000000010000000000000001E58FFFAFFFC00000D844A5494A51CE5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009F008000000000080000000000000000658FFFBFBFC00001A4AA10A520A5145C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "000000003F000000000000000003E00010000020258FFFAC07C000001955294A5292505C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001E000000000000000008000000200000010FFFACFF800001E4AA55292528E4547FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001E000000000000000018000000000010010FFF3FFF800000F8540A52949294547FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001E000000000000002300000000000020078FFFBF9F800001B4AA9485294A285B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "000000001E000000000000002000000200000000075FFFBFFF800000B95522948414A65F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001E000000000000000002100000000000074CFFBFFC000001F6AAA5294A524C5F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001E100000000001000080000200000000030CF00000000000F91540828841285F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F0080000000000000040001000000000000000000000001E62AA14A5294505F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000400080000000000000000002000000000383FFFFFC0FB000BFA15555557338FFF7F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004000000000000000000000000000004007627FB0000FE0016362AA8C88A672DEEF75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000400000000000000000000000000000000FE3BFA0380FC000FFA555991154CC9AE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000020000000000000000000000000200400FC3BFA0700FC001B34AA21110B398D2578BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000400000000000000020000000058000001F423F80000F80003CB5462AA26670C68DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000400000000000000020000000240000003542000000CD8001736A8C5555CCC4DE8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000005000080C010000007420000040DC000FC9508AA2AB99C5CD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000010000000000000000009140000000074200000C8CC001BB0A1556566733DDCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "000000000103000000000001000000004000000017000000000EF000BC9422AC0CC8ACDB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000103000000000007000000000000000016C00000000E700177285510B999997FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000030100000000002200000000000000000EC20000000E4000F9D1BBB177573284EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000020100000000000000000180000000000FC20000000E4001F7215462ECA88B0A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000030000000000000000420006000000000F020000000E40003B62A85511999637FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000300000000000008000400C70000000007000000000F80017F2D51AA33330C4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000030000000000000400000400000000000600000000038000FFD0B354666AB0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000012100000000000C20200000000000000600006300018001BFB562AC4D58637FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "000000007C10080040104020010408C0202737E3F3F0FF2008000001D4A2CD0A163C1E6EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C1008104000400001A61840000F04FBE3DFCFBFFF800000FA4B346878F0D06EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C1008C000001000010E000000090FFB877FFCCFFF800000D534D8E3E3C7C26EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C1000C000001800008000000000239E097FFCCFFF800000AA51238F8F1F1E6EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "000000007C1000000C000C00008042000000218E097FFFBFFF80000094248F347C68684EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C100000180C1800008400000000001F8F7FFCCF97C00000EA8B2471F1E3E05EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C10020120000000008020000400603FD97FFCC406400000D524D16387850E4EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C00020000000400000000008E000047C97FF8CDDEC00000AA51648A1E3C2C4EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "000000007E080000000004000184000302000007B97FFCCFFFC0000014268A3C78F1F04EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007E080000008012002020000802000004317FFCCC17C00000FA8A28B163C78E4EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007E00100000002C10202000209200000FB1FFFCCC07800000D53CB3478F1A3E5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FE000000008328000030000082002003B17FFFCFFF800000AA51411E3C685848FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000FF0000000003000000602000000020C039FFFFBFFF800000D4241468F1A14462FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000009E0008800000000000000001011800010D7FFCCC5F800000EA8A79A3C78F0E4EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000E00010000C200000000000100000340077FFFCFFF800000D53CA3891E3C784EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008E08008020C001000000020C00000000077FF83A80000000AA128F3478F1E24EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "00000000E4DE03820000000000000000FFF00000000007C000000000F21F07A07E07F06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E0FE008000000000000000007E20000000000033FF800001C86C1387707B006E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E0FC8400000000000000000000018000000007CC7F80000193E1FC3F03F81E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E1FC800000000000000000000000060000005FCC0F800000CD8761F83F83FC6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "00000000E1B880000000000000000000000000800000DBDD7F800000D63F0F61FC1FC06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C1100000000200000000000040001070000FFFFFFF800001C8F8330F60FC0E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E10000C0000000000000000000000018001FFFCC1F800001B361B8FF0F607E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E380400004000000000000000CC00190707FFFCC0FC00000CD0743F87E07706E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "00000000E1E800400408000800000000000010D35FBFFFCFFFC00000D43E0F83B07F806E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000071E040000000000C00000004000902F749FFFFCF9E800001E8D8761D83B83E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F9E040300048000C00000020006902FF59FFFFCC1F8000001341307C0F81F86E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F86840000008000000000180802606FA19FFFFCC1F800000C90F8360EC1FC06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "00000000F93A4000000000000000000042120719197FFFFFFF800000D4761D87607C1E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007328400022000000000000000200038C497FFFDCFF800001E9F86C3B07E0FC6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007B080000000000000000000008008386897FFFDC7F8000001343F1C83F07E06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F90800000000000000000000188100CBE97FFFDFFF800001ED1D8761F83F046E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1 .lut_mask = 64'h0A225F220A775F77;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "0000000007200000000000000000000000004000037FFFBFFFC00000A680AAA5029452DD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007210000000000000010001080000000037FFFBFFFC000017D29D544A739CE5D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007810000000000000010018004000000077FFFBBFDC00000F6132AA94A539C5F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000087830000000000000000010000040000077FFFBFFFC00000B9225550294E705F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "000000008783000000000000000000000000000007FDFFBFFFC000003644808A539CA65D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C7810000000000000000000800000000077FFFBFFFC000017D2B81140F739CDD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008721000000000001040130180080000007FFFFBFFFC00000E257102294A7285D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008620000000000000000000000020000003FFFFFFFFC00000BD2AAA252994A65D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "0000000086300000000000000000000000900000037FFFFFFD800000B255554A25294C5D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000086100000000000000000200000000000237FFF3FFD8000017DAAAA814C7528DD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000086300000000000002010200080000000677FFFBFFF800000F7555552B9CE765D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000006300000000000002030003100000000237FFFBFFD800000BD2AA8A253A94ADD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "0000000002300000000000000000004000000000037FFFBFF80000029F5151548A73A8DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000300000000000000000000000000000CB7FF800000000017DA202AA948E70DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000821000000000000000010000000000004600000000000000FF42247529944EDC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000020000000000000000000000000180008200000000000000BC8940AA253394DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000DC18800000000010434000000000000000010000000000000000061FFE03FF6E7FFFFFFFFFFFFFFFFFFFFFFFFFF98000003E63FFFFFFFFFFFFFFFFFF000000009E1380000000000002C00000000000000002000000000000000007F3C07FF06E7FFFFFFFFFFFFFFFFFFFFFFFFFFFEC00000771FFFFFFFFFFFFFFFFFF000000001E13800000000000008000000000000000020000000000000000061C0F9E0E6B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000561FFFFFFFFFFFFFFFFFF00000000BE118000000020018000000000000000000100000000000000000183F7807F6C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3000E23FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000BE118000000000005000000000000000006100000000000000003C7E780FBC6E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF200C23FFFFFFFFFFFFFFFFFF00000000FC1180000000000000800000000000000038000000000000000183E3C3F3806E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40C3AFFFFFFFFFFFFFFFFFF00000000FE138000000000000000000000000000002800000000000000037F7C1E701E6F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8308FFFFFFFFFFFFFFFFFF00000000FE03800000000000000000000000000000400000000000000003FF838703F66E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA308FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000B61E800000000000000000000000000000200000000000000000383C607F706E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF417FFFFFFFFFFFFFFFFF00000000E61C80000000000000000000000000000000000000000001000063CE07FE0E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD17FFFFFFFFFFFFFFFFF00000000C61C8000000000000000000000000000006800000000000800007C7039E07E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFF000000008E18800000000060000000000000000000380001E000000000000F07BE07FC6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "000000008E18800000000000600000000000000000000000B8000000000030F9E07B806E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFF00000000CE10800000000000200000000000000000000001FC00000D8000879E0FF81F6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C710800000000020000000000000000000000001FC0000180003FFE1F781FF6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C700800000000000000000000000000000000001FC00000000030E0FF81FF06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "000000000BE000200010004000000000040002004017FBBFFF800000910A72CF1411A05BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000BA00000000300C0000000400C000000007DFFBFFF800001E229651451678E4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FA01080000043000000000004030204007FFFBC1F800000D2739471459A3C4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FE800840230C0800000000000000204007FFFBFFF800001A82539A59268B05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "0000000003A000200011C0000000003802080000007FFFBFFF8000009294F38A49A3465FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003C0001000180000000000100E102000003DFFFC07800001EB294B28A3893C5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000021E00000000C42000000000040002000040FFFCC1F800000D27294F24B24585CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000238000000000400000000000010040800407FFFFFF8000018C8A49C924D16046FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000872800000000040000000000801000020003FFCC878000009894A51451658C5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F0800000000500018007130000200002003FFDC1F800001C9294A6965922856FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000002F0800000000800000302580000000040003FFFD7F800000D2261CA48A68A05AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F08000000018000001024C0010002000003FFBFFF000001884A720A28A38E56FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "000000007F48000000000000000000C0000302000007FFFC9F8000009A9CA524B28B2C5A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F4000000000018008002000000100400007FFBFFF800001F91292514934B054FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF100000000000000100200000010040000FFF3FE0000000D22529A51451465CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF900000000000000001C010020200000001000000000001AD4A9296514514567FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "000000007C8000000800000000200C0011A1C1E222EFFFE000000000D478787C3E0F806E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C8800008C000000001012000000831C0F1FFF3BFD800000E96321F1F87C1EEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FC080020C0000080000003070000C0180F9FFF2FFF800001D28D8787C3E0F86E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F008006040200000000001E60000C0580F9FED8FFF800001AF3E361E0F83E05E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "000000007108004300000080000001980003C09C0D9FFF3FFF80000054C8D8F87C1F0EEEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007E0800C000800040001001880183C004799FFF8FFFC00000E9236361B1F87C5E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F08000000800040000004044083F23EE89FC0CC1FC0000192898D0F87E1E00ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF0000000000000000000005402387B8BA9FC0CC1EC00000AA343C361B0F866FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "000000003F1C00001000008000000083025F0999A89FFFCFFEC00000D4D0F0F8F87C3E4FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F1C0004100000C000040001001C2001089FE7CFFFC00000F962C3C763A1B04FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F0E0C000000000000340023000E0031889FE5CDFFC00001D6890F0B0F87804FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F0E00000100000001D0048200040051089FFFCFFFC00001E22C6C6C3E1E1E6FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "000000003E0C00000000000000F005843CFC0011981FFF3FFFC00000D4D8B121B0F07C2FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003E1800810080000008A8058003300010C89FFFCDFF800000EB62C487C7C3E04EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F1800030000C0001EA8040003861054891FFFCFFF800001D48B161E1F0D0E4EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F180000800020001F180F0000002058190EBF3FF0000000AA2458F8786C3C6EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N6
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "000000003C08018040000100000003000000000006000000000000003527345163C78E4EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003C0000004000000001800000100000000600000000000000CA9471448F1E3C4EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003C00100000000000090819000000220000003CC000000000F529E7923478B05EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000C0000380C00008000083000080800000193F2E00000000082B28A68F1A3C64EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "000000000E0000100C0000200C0000000800C000007EFCE000000000954F38A3478F1E54FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008E080018002020000000000008008000007F0FC000000000EA94F34F1E3C784AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000008E00001000084000200000000E000000001C1FC000000000D539451E68B1E052FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000C00000000000200008600200000C00000803EC000000001A8A39459A3C78A5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "000000000F998C030000020000020000118800000006BFC000000000D14A29A28F1C385EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000D9800008818000050C600200100000108099F7000000000EA34B28A3470E058FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000D82002108100400108C0020000880000838DBB080000000D773C52CD1638E58FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F800000003004000018000010100881183F5FE00000000188A59411458E3C5AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "000000000F880000000004800008000840080000003BFE6000000000914A71451E289052FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000D8C0008800040804220001200103000080FFF6000000000CA3CA79668B3465EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000009880081000123000020C100000000080007FFC000000000F4730E68E2CD145FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000D960080000302000000000000000000000FFDC00000000188A53CE3CB34485FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "000000001E408000000020410084000000000000040000000000000098155294A729CC5F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001E000000000020008008000080000401000067C000000001E280A87954A5145F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001E000000000003E00A000000004000000003DFC000000000FD0114A5294A705E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001C000000000000008200008000000000000E7FC0000000003A00294A0529E65C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "000000001D0000000000004080000082000000000008B8E0000000009C2251294A339C5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001D80000000000060000C0000000000000008BFE000000001FAD40A52954E285C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F000000000000E00000002000800000000F3FC000000000EDAA944A5294E65C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000019000000000020A0000000302040000000097D4000000000FA552A94AA73CE5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "0000000091800000000000000816000000000000003BFFC000000000B6AA052A94A5285C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000011800000000000000018000000000000001DFFE000000001F1544AA52294705E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000083000000000000000018040000000000007DE78000000000FCAA9140A729465E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003000000000000008000000000000000004FBD4000000001B15502A140309C5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "0000000003000000000000000400400000000000007FFFE0000000009E8AA053294A785D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003100000000000000100000040800000007BFEE000000001F955548A72B4A65D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000031000000000000005000000C0C000000049FCF000800000F6A2A894CB738E5D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000310000000000000180000000160000001FFFBFFFFC00001B940550394A7385D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000FF7B8005000000200000000003E7E800000000A00000000000037C3900062630808030F89846330F000001E63F3072E000691FFFFFFFFFFFFFFFFFFF00000000FF738000000000800000000007ECE00000000000000000000007003D00202280807071C87C8679CC04100FFC0E8002E000551FFFFFFFFFFFFFFFFFFF00000000FF72400200000080000000000000000000000000000000000004000C200000000011F1C1C8FF7300001C1F98BE4010E0006D97FFFFFFFFFFFFFFFFFF00000000FF5280020000000000080000000000000000000000000000000000CFE00380E380E1E0C1A098F800E0080C99FE8014F0006587FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000FE138076000000000000000002500000000000000000000000000040201FC77FDCFF60E0A0580C0383EFB81FBF800C0000ED87FFFFFFFFFFFFFFFFFF00000000FE13F800000000000000000009FC00000001000000000000002018720F3F8473C0FF70860FC6CC33F80FB3F7FF00000000C587FFFFFFFFFFFFFFFFFF000000007E1F8000000000000000000009F8000000000000000000000000E3D0C1FC719A008F1B301FCFFFFFFF3FF7F7E0000000005C8FFFFFFFFFFFFFFFFFFF000000007E5E800000000000000000000BE00000000000000000000000000000CD43B89FBBFFFFFFFF86B3BFF0218E070000000000348FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000FE780000000000000000000001800000000000000000000000003C47FEFFFFCFFFFFFFFFFF837FFF78610C000000000000588FFFFFFFFFFFFFFFFFFF00000000FE720000000000000000000000000000000000000000000000007FFFFFFFFFFF40002000019C803F3EFF650400000000000E8BFFFFFFFFFFFFFFFFFF00000000FE73000000000000000000000000000000000000000000000001FFFF9FFBF87E5FFFFFFFFE3FFF81F187E00000000000000EC3FFFFFFFFFFFFFFFFFF00000000FFF00000000000000000000000000000000000000000000000000E7C7E1C064A5FFFFFFFFFFFFFFE0F803EE0000000000012C3FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000FFF000000000001000000000000000000000000000000000000003078383FB6B7FFFFFFFFFFFFFFFF00FDCE300000000003CC3FFFFFFFFFFFFFFFFFF00000000DFE00000000000000040000000000000000000000000000000000470707F9E6F7FFFFFFFFFFFFFFFFFFFFFFF30000000002447FFFFFFFFFFFFFFFFFF00000000DFE000000000004300800000000000000000000000000000000007BE07E7806E7FFFFFFFFFFFFFFFFFFFFFFFF9800000000847FFFFFFFFFFFFFFFFFF00000000DE30000000000001C0000000000000000000000000000000000001E1FFF01E6E3FFFFFFFFFFFFFFFFFFFFFFFFF980000001A67FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "00000000F81800040000000000000000004000039850000000000000D47E3B07C1B87E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007998003C000000000006000480000001EA00000000000000F9F0E87F0D81F86E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007B88000C000000000020000000008003EE40184000000001F34261F83E0FC06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000079810008010000000060030000208C03FFFFFFE0000000018D1987C3B07E1E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "00000000F8810010110000000010002000008780FFFFFE6E00000000D664321F8360FC6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000078810010380000000012013812180308EFF7FE6600000000E890F86C1F07E06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007B91000000000000000800011018011CEFE7382000000000934663E0783F0C6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000730000800000000000186000103004302FA7710000000001E51B0F87E1F87E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "00000000FF00000202201000E090608000061A2097FFC08100000000D06C3E1F0F83F86E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FF0000008000000000007800640C0E31BFFF0D0700000000E9B1B0F83E0F806E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FC1809000000600000205020640000710E704F1600000001D3C7C3E1F07C1EEA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F8980190060000000018C090000000CF02B8E7CE00000001A51A0F0583F0F86A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "00000000FC88030000004180001101800040105E07F06A000000000050787C3E1F87C06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000FC88078000800100001000000030103B1E00ECF080000000E9B1F0B8FC3E066E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F4880C800000000000100000300010F23F1FFFF000000001528587C361F87E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000740808000800000001B840002390E0E03AFF8FA000000000911E1B0D07C1F06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a134~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "000000001F0C0001000020000F110080800006101800000000000000D4912363E1E1F04EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001E0800400000000003219C40804806101E00400000000000E9448D8D0D87826A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001E1808000000004000307801804804304603EC4000000001D59F36343C3E1E66FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001E1800000000840002280000418300FE730DFFE000000000A02C48B1F0B8784AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "000000003E180018000301000E000000080361FE63BFFFF800000001D4D367474343606EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F080E4000030000FE2030000781833CC3F8701800000000E9458D1B1B0F0E6AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F080C00180084001920F0000000B13FC0F8003000000000D0927C68687C2C66FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F08000000000008B937C0000000203FE4E07FF000000000AA2891A1E1B1A06EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "000000007E1008000002400079B800000E5C201F677FFFE000000001D4A346878F85866EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007F104800080040403F9200001C0C380B733FFFE000000000E84D1A1A3E343E6EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007E000808000000003FAE0101F00400EA37663B8000000001D4167CD8D8B0F82EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007E10400400000C0007840380000421FAA30737E000000000AA69B1E343C3604EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "000000007C5108400840040004B0000000006667FFFB7FF00000000194A24F8D0F090F2AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007C4000C008410440049300010000004783A3C7F800000000E9493E2C6C6C7C4EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007D100800000000C002818500100074FFF24FFFF000000000D11678D1A1B1E06EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007D1000000020006003818000122075BFF15002F000000000AA692346CD87866EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "000000007FC000000000000000048000100203000200004000000000128149292594685CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FC000000000000000000000100000040200004000000001E55094929A69E05C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BF8000000000000080004000200000001E7FFD2000000000F2A5294929A28A5CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000BF8000000000000000002000000000000E09FFE000000001AD409494B28A2C56FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "000000003F8000000000000000003000004000000BCBFFA0000000009A294A414928F04CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F80000000000000002010000040080008FFF7E000000001775394A514B3CE5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003F80000000000000002800000000080007FFFF1000000000F0A2420279453C5CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F80000000000000002000080000000001FE7FF000000001ED54A528A414505CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "000000001FE0000000000000004004000000240003D8BCF0000000009AAA4A120249445CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FE0000000020000020000000000040003F9FFE000000000F415214529A79E5CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FF00000000000000000000000000200037FCE0000000000DAAA5296528E685CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FF000000000000101080000000402000DFFFE0000000000A414A5394528205CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "000000001FE00000000000000E1800000000000007BFE640000000009B2A948294A28A5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FE0000000000000001000000000003C07BFC4E300000001F4752948694B2C5C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001FC0000000000010000000800000003F87FDF9E100000000F2CA2494A514D05C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000001F80000000000010000000000000001AE1B87FC9FF80000065154A524253445C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "0000000003080000000000070010000000000800E200038000000000BF5080114CE528DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000060000000000000000F66E5940000000017E851533B9C4A6DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000100000200001B7FE26C000000000FB42A2657329CEDC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000800300000003FE67A080000000BC84544CEA3328DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "0000000001000000000000000000008030000006817FFCA0000000023F2AAA99154E27DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001000000000000000000000000000007A17BE7C0000000017E95555533954ADC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000040000000000010000010100020000181FFCEC000000000F922AAEAA77280DD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000410000000000000000003000200001C7BF0DA000000001BED511D54CA653DD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "0000000046000000000000000000000080000001C7DDCFE000000000B9AA2A2AA914C6C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000640000000000000010400001000000081FFDF80800000017E565244733A9CFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000600000000000000104000000000000C63183E000000000FBA88CCCCA6530CEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001C0000000000000040000000100000187710FE0000A0001BE5518999448A6DFC0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "000000000180000000000000040000000000000123B9EF30000F4002BCA3151512A90ECF0ADFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C980000000000000000000000000200062E1E038000E80017E4662AAA55338D4FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000049800000000000000000000100202000C2C787FBFC0E0000F88CC5554CEA62DDBF17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000498000000000000000410000102001000382FFFFFC0F0001FE51AAAAA8954ECE9FCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 2;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000C70080000000000000000000000000000000000000000000000060FF81FE0E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000840080000000000000000000000000000000000000000021800187B81EE07E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000004418800000000000000000000000000000000000000000000007FF83FE07F06E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E0988000000000000000000000000000000000000000000020079E3EE073806E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000E09880000000000000000000000000000000000000000000A00061EF0F701E6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000E0198000000000000000000000000000000000000000000180030E707381FE2E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000801800000000000000000000000000000000000000000001C005F787F83FE02E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000801800000000000000000000000000000300000400000040D003983DC1EE062A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "00000000C01EC0000000000000000000000000000180000000000040F773C3EC0FE0FE293FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C012800000000000000000000C000000008000000000004179861E61FE07F86FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F09280000000000000000000050000000080000000000001E231F30FE0FF012F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F08080000000000000000000001000000000000000000000C887983707B01F2F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "00000000F08080000000000000000000100000000000000000000000F23C83187F81FC6F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000C0808000000000000000000000000000000000000000000148C61981B81FC02F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F28000000000000000000000006000000000040040000001B330FE1FC1FC0E6FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F28000000000000000000000F6F800000000067D0000000048C7E0FE0FE0FE6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N42
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a110~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a110~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a158~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2 .lut_mask = 64'h04268CAE15379DBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout ))))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~1_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~3_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~4_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5_combout  ) ) 
// # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10_combout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5_combout  ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4] & 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10_combout )) ) ) )

	.dataa(gnd),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~10_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~0_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11 .lut_mask = 64'h000CFFFFC0CCFFFF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N49
dffeas \data[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_rom|altsyncram_component|auto_generated|mux2|l6_w2_n0_mux_dataout~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data[6] .is_wysiwyg = "true";
defparam \data[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a279 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2292w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .mem_init3 = "0000000000001FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000443FFFFFFFFFFFFFFFFFF0000000000001E400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E83FFFFFFFFFFFFFFFFFF0000000000003FFA0000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000683FFFFFFFFFFFFFFFFFF0000000000007FFB000000000000000001F800000000000000000000000000000000000080000000000000000000000000000000000407FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .mem_init2 = "0000000000007FE2000000000000000007FFF0000000000000000000000000000000004000000000000000000000000000000000000887FFFFFFFFFFFFFFFFFF0000000000007FBA000000000000000007FFF8000000000000000000000000010000000000000008000000000000000000000000000C87FFFFFFFFFFFFFFFFFF0000000000007FFA00000000000000000FFFF000000000000000000000000003001D803000002000000000000000000000000600000C07FFFFFFFFFFFFFFFFFF0000000000007FF0000000000000000007C00000000000000000000000000000000E000000006000000000000000000000000200000487FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .mem_init1 = "0000000000001800000000000000000000000000000200000000000000000000080C000020000000000000000000000000000E00000407FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000002000000000000000000001000800000000000000000000000000000000E00001C87FFFFFFFFFFFFFFFFFF0000000000000000000000000000000001F000000000000000000000000000380000800430800000000000200000000000000E00000C07FFFFFFFFFFFFFFFFFF0000000000000000000000000000000007FC00000000000000020000000000100000041C03000000100000000000000008000E00000407FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a279 .mem_init0 = "0000000000000000000000000000000007FC00000000000000000000000000201000047E0080000000000000000000001C000E00000007FFFFFFFFFFFFFFFFFF0000000000000000000000000000000007E00000000000000000000000000000000800700000000400014000000000001C000E00001D0FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000203000000000080000000000C000E00001F0FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C000E00004D0FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2262w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = "00000000FFFFFFFE0C20001FFFFFFFC0000000000000000000000000000000001CFF1805001C400861A1800160000FFDC0000E0000000000317FFFFFFFFFFFFF00000000FFFFFFFF7802007FFFFFFFC00000000000000000000000000000000001DF9800010850006021A00100000FFF80000E0000000040907FFFFFFFFFFFFF00000000FFFFFFFFF800107FFFFFFFF607000000000000000000000000000000000880000001C0018000000980000FFFC0000E0000380000183FFFFFFFFFFFFF00000000FFFFFFFFF8001FFFFFFFFFF26000000000000000000000000000000000000000800000010080000300000FFFC0000E00008800000D3FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = "00000000FFFFFFFFF8001FFF80000000000000000000000000000000000000000001A0000000000000C0007B00000FFF80000E0000040000269FFFFFFFFFFFFF00000000FFFFFFFFC0001FFF800000000000000000000000000000000000000000006200000000000000007F00000FFF80000C0000000000029FFFFFFFFFFFFF00000000FFFFFFFFC0001FFF80000000000000000000000000000000000000000000020000000000000002FF80000FFFFE000C0000380000014FFFFFFFFFFFFF00000000FFFFFFFFC00003FF800000000000000000000000000000000000022000200140000100200B000039C0000FFFFFFFFE00008000000967FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = "00000000FFFFFFDFC00013FF800000000000000000000000000000000000007000BC00E000000000180000F9C0000FFFFFFFF6000024000000A3FFFFFFFFFFFF00000000FFFFFFFF80001FFF8000000000000000000000000000000000000077C3FE60784300000C1B4600DFE0000FFFFFFFFE000000000002F3FFFFFFFFFFFF00000000FFFFFFFF80001FFF80000000000000000000000000000000000000604000003C5E00000F9A0000DFE8000FFFFFFFFC00003000000079FFFFFFFFFFFF00000000FFFFFFDC07001FFF8000000000000000000000000000000000000020000000004000001F1800000018000FFFFFE00C00008000040039FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = "00000000FFFFFFC007001FFF800000000000000000000000000000000000003000180000000000131000000010000FFFC0000C0000800004003CFFFFFFFFFFFF00000000FFFFFFC007003FFF8000000000000000000000000000000000000030001808380000000318401A0000000FFF80000C000000000C009E7FFFFFFFFFFF00000000FFFFFFC00F003F0F80000000000000000000000000000000000000600018083C0000001E18001E0000000FFF80000C000038000800097FFFFFFFFFFF00000000FFFFFFC00F00380380000000000000000000000000000000000000304410003C0000000F18001E0010000FFF80000C0000800008000F3FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2272w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = "00000000FFFE000000000000000000000000000000000000000000000000000000000000000000000000060000000FFFFF7F7E00000100A484FFFFFFFFFFFFFF00000000FFFF00000000000000060000000000000000000000080000000000100005F200000000000000108000000FFFFF7FFE0000000242017FFFFFFFFFFFFF00000000FFFF800000000000009C0000000000000000000000000000000000300407D2000000000040800C0000000FFFFF7FFC0000180273047FFFFFFFFFFFFF00000000FFFFC0000000000003C00000000000000000000000000000000000002003FF00200000000000008000000FFFFFFFEC0000880039C57FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = "00000000FFFFE0000000000003E00000000000000000000000000000000000001901BE00200041810300000000000FFFFFFFCC0000040019B37FFFFFFFFFFFFF00000000FFFFE0000000000007F0000000000000000000000000000000000001BC001B01040202A00C00200000000FFFE0000E000024001CB7FFFFFFFFFFFFFF00000000FFFFE0000000000003F00000000000000000000000000000000000003C26100342820000040000E040000FFF80000C00003C000E5FFFFFFFFFFFFFFF00000000FFFFF8000000000003F0000000000000000000000000000000000000067F0F04041004004040000000000FFF80000C00009C10047FFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = "00000000FFFFF8000000000001E0000000000000000000000000000000001460863F82020E108600C040000800000FFFC0400E00000408263FFFFFFFFFFFFFFF00000000FFFFF800000000000000000000000000000000000000000000001C403B3FC001080006008000000000000FFF80000E00000408031FFFFFFFFFFFFFFF00000000FFFFF800000000000000000000000000000000000000000000000400113FA00B0D1E26018000000000000FFFC0000E00003C04091FFFFFFFFFFFFFFF00000000FFFFF80000000001078000000000000000000000000000000000020C1010000C4B1A000000C0000000000FFFC0400E00008C0609CFEFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = "00000000FFFFFF8000000003FFFFFFFFC00000000000000000000000000000040C0C000780084000C080000180000FFFC0400E0000000000C4BFFFFFFFFFFFFF00000000FFFFFFC000000003FFFFFFFFE00000000000000000000000000000069F83800380044000C0000001C0000FFFC0400E0000000100267FFFFFFFFFFFFF00000000FFFFFFC100000007FFFFFFC0000000000000000000000000000000020FF082010000002020004600C0000FFFC0000E00003C0002447FFFFFFFFFFFFF00000000FFFFFFB80E00001FFFFFFFC0000000000000000000000000000000001FFE00010008401820E38008C0000FFFC0000E00009C000200FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a267 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2282w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000E00000D0FFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000E00001D0FFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000018580000000000000000000000000000000000000E00001D0FFFFFFFFFFFFFFFFFFF0000000080000000000000000000000000000000000000000000000000000EFF0C003E0000000000000000000000000006000E00000D0FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .mem_init2 = "00000000C00000000000000000000000000000000000000000000000000006276CF13F4180000000002000400000000200000E0000010FFFFFFFFFFFFFFFFFFF00000000E00000000000000000000000000000000000000000000000000002763FC904703C0000000006000F6040000300000E0000390FFFFFFFFFFFFFFFFFFF00000000F000000000000000000000000000000000000000000000000000608883012001D80000000000901F8022000106000E00001A087FFFFFFFFFFFFFFFFF00000000F80000000000000000000000000000000000000000000000000000F3C0203008C0000000000000038000000220000E00008A08FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .mem_init1 = "00000000FE0000000000000000000000000000000040000000000000000000017040003472000000400004000000000000000E000010187FFFFFFFFFFFFFFFFF00000000FF0000000000000000000000000000000000000000000000000000017840000200061801200000000000000004000E0000188A7FFFFFFFFFFFFFFFFF00000000FF80000000000000000000000000000000000000000000000000000000000000005F4C09200000000000000008000E000018027FFFFFFFFFFFFFFFFF00000000FF80000000000000000000000000000000000000000000000000000000490000007FF4CC864180000000000000000E000088020F0FFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a267 .mem_init0 = "00000000FFE00000000000000000000000000000000000000000000000000000BC0000C0009FA0CE001C30108000000008000E000010020F0FFFFFFFFFFFFFFF00000000FFF0000000000000000000000000000000000000000000000000000000000000010C00C6000000008000000008000E000034020B8FFFFFFFFFFFFFFF00000000FFF8000000000000000000000000000000000000000000000000000001080000000000000000000000000C0004000E00003E011AFFFFFFFFFFFFFFFF00000000FFFC000000000000000000000000000000000000000000000000000006000000000000000000000000000FFFC0000E00009A098C0FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y37_N45
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a243~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a279~portadataout ))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a243~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a279~portadataout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \my_rom|altsyncram_component|auto_generated|ram_block1a243~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a279~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \my_rom|altsyncram_component|auto_generated|ram_block1a243~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a279~portadataout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a279~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a267~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a351 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2366w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a351_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000C0E0E201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000203C3A01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000C060E0601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000038381C201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000002060707A01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000400000000000000000000000000000018181C0641FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000607038201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000001C180E0E001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000007070383E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000C180E0201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000078703C201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000C0E1E07A01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a351 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000003838380601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000020F070F0201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000018301C1C1E201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000606070783E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a375 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2386w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a375_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .mem_init3 = "000000000000000000000000000000000000000000000000000000000CC618E3870C18240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000006638E38E18707A41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001210C30E3861E1A41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000198C31830E1870641FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .mem_init2 = "000000000000000000000000000000000000000000000000000000004CC61861C3860E241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000006638E1860C383A41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001330C30C183060E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000198C70C3860C3C241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000C61870C18307241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000006338C1C3061E1A41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000318C3060C1878641FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000198C70C3838F0F241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a375 .mem_init0 = "000000000000000000000000000000000000000000000000000000008CC21C30E0C3C3A41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000671060C383870640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000003186306060E1C240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000198C30C1834387A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a363 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a363_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .mem_init3 = "000000000000000000000000000000000000000000000000000000000CC60C3860C0E0E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000671870C183838241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000031041830E0C0E241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001000020E38303A41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000040038E0E0641FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000001061C3838201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000001870E07201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000060C3C1E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000001C7870641FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000E1C1E249FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000030787A41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000001060F0E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a363 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000001C1C3C241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000060707241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000E1C0E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000307878201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a339 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a339_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000004181C0E0F0201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000C06070381E201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000002001C180E0703A01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000100078203C1E0601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000E08180C0707C201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000707070301C0FA41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000020C181C0E0780E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000187020381C070601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .mem_init1 = "00000000000000000000000000000000000000000000000000000000006080E0E0701E201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000003070181C0E01E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000C0C04030380601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000002030180C078201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a339 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000C1C0E0701C0F201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000003070180C0701E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000001C0C060180E0281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000003030301C0701C281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a363~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a339~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a351~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a375~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a363~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a339~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a351~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a375~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a363~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a339~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a351~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a375~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a363~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a339~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a351~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a375~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a351~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a375~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a363~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a339~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9 .lut_mask = 64'h021346578A9BCEDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2252w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000FFFFFD002F00300100000000000000000000000000000000000000604E10003C0000000798001F0000000FFF80000C0000800000000697FFFFFFFFFF00000000FFFFF8003E0000300000000000000000000000000000000000000070BE10003E0000000698001AE800000FFF80000C000018000000008FFFFFFFFFFF00000000FFFFF800000000300000000000000000000000000000000000000070BC10003C000000009A0018E810000FFF80000C0000380000000007FFFFFFFFFF00000000FFFFFC000000301B8000000000000000000000000000000100000070EC12C03E000000001A001E6830000FFF80400C0000A800000001FE7FFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000FFFFCF000000003F80000000000000000000000000000000000000706010003C0000000198001E4838000FFF80400C00008000000001FE3FFFFFFFFF00000000FFFFC0000000006F8000000000000000000000000000000000000070801000180000000398001C8038000FFF80400C00000800000001FE7FFFFFFFFF00000000FFFFC000000038FF8000000000000000000000000000020000000070801200180000000398003C0838000FFFC0000C00001800000201FF7FFFFFFFFF00000000FFFF810000003FFF8000000000000000000000000000000000000170001030000000000798401C0838000FFF80000C00000001880001CFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000FFFF810000007FFF0000000000000000002080000000000000000A60001800070000000398003F8038000FFB80000C0000E0000008049FFFFFFFFFFF00000000FFFF850000007FFE0000000000000000000080000000000000000060001800030000000798003FC018000FFF80000C0000100000188A3FFFFFFFFFFF00000000FFFF830000007FF80000000000000000000080000000000000020060001000130000000698001FC018000FFFC0000C0000100000100B3FFFFFFFFFFF00000000FFFFC10000007FF0000000000000000000000000000000000000006000000001800000021800000010000FFF80000C000000000020967FFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000FFFF8000000057C3000000000000000000000000000000000000006000000030E00000001800000010000FFF80000C000080000000A4FFFFFFFFFFFF00000000FFFF8000000007C30000000000000000000000400000000000000000000007F0000000801D800001E0000FFFFFFE0C00001000008028FFFFFFFFFFFF00000000FFFF8000000007C1000000000000000000000000000000000000000000000FD00000000019800041C0000FFFFFFFFC00001000000059FFFFFFFFFFFF00000000FFFF8000000001800000000000000000000004400000000000000060000001E00001000000000000C0004FFFFFFFFC000008000502D3FFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2232w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = "00000000FFFF800000000000000000000000000000000000000000000000000000000000000000800000000000000FF780000C00008810443FFFFFFFFFFFFFFF00000000FFFF800000000000000000000000000000000000000000020000000000800002000000800000000000000FF780000C00001830487FFFFFFFFFFFFFFF00000000FFF7000000000000000000000000000000000000000000070000000000C00000000000000000000000000FFF80000C000018304873FFFFFFFFFFFFFF00000000FFEE000000000000000000700000000000000000000000000000000000C00000000000000000000000000FFF80000C0000284010B3FFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = "00000000FFFC000000000000000000300000000000000000000000004000000000000000000000000000000000000FFFFE0FFC000088C021E37FFFFFFFFFFFFF00000000FFF8000000000000084000001800000000000000000000000000000000000000000000000000000000000FFF8007FC0000188821897FFFFFFFFFFFFF00000000FFF000000000000001E000001000000000000000000000000000000000800000000000000000000000000FFFC607FC0000390043013FFFFFFFFFFFFF00000000FFF000000000000001E001400000000000000000000000000000000000000000000000000000000000000FFFF711FC0000080086043FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = "00000000FFC000000000000001E0008C0001000000000000000000000000000000000000080000000000000000001FFFF703FC000082210C0CFFFFFFFFFFFFFF00000000F7800000000000000000000C0001000000000000000000000000000000000000000000000000000000000D0000000C000032000806FFFFFFFFFFFFFF00000000EF80000000000000000000180000000000000000000000000000000000000000000000000000000000000C0000000C00003402180FFFFFFFFFFFFFFF00000000DF000000000000000000000000000000000000000000000C000004001000000000000040000000000000000004000C00000C0210FFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = "00000000BE0000000000000000000000000000000000000000000004000000000000000000000040000000000000000000000C00008802327FFFFFFFFFFFFFFF000000007C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000018025E0FFFFFFFFFFFFFFF00000000F80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000381A6E1FFFFFFFFFFFFFFF00000000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C000000187FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2242w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "00000000FFFF8000000000000000000000000000000020C0000000000000000000000000000000000000000000000FFFFFFFFC00008C000200A3FFFFFFFFFFFF00000000FFFF8000000000018000800000000000000007C0000000000000000000000001003000000000000180000FFFFFFFFC000008000001A7FFFFFFFFFFFF00000000FFFF800000004000C009E3FF00E0000000000000000000000000000000000001003000000000000180000FFFFC000C0000180000430FFFFFFFFFFFFF00000000FFFF800000000000000873FF00400000000000000000000000000000000000001000000000000000C0000FFF80000C0000080000020FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "00000000FFFF8000000000008008F8FF00000000000080000000000001800000000000003800000000000000C0000FFF80000C00008C0000041FFFFFFFFFFFFF00000000FFFF8000000000000003FEFF0000000000008000000000000100000000000000300000000000000000000FFF80000C0000180031483FFFFFFFFFFFFF00000000FFFF80000000000000003FFE0000000000008000000000000000000000000000000200000000000000000FFF80000C0000180021187FFFFFFFFFFFFF00000000FFFF80000000000000000FFE8000000000000000000000000000000000000000000200000000000000000FFD8000080000000041107FFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "00000000FFFFA0000000000000000FF8000000000000000000000000000400000000000001C044000000000000000FFF80000C00008800C1807FFFFFFFFFFFFF00000000FFFF00000000000000000FE0000000000000800000000000000000000000080080C006020000000000000FEF80000C0000080084132FFFFFFFFFFFFF00000000FFFF000000000000020000000000000000000000000000000000000000000800000070000000000000000FFF80000C0000080104533FFFFFFFFFFFFF00000000FFFF030000000000080000000000000000000000000000000000000000000000000040000000000000000FFF80000C00000803048667FFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "00000000FFFF0000000000000C0000000000000000000000000000000000000000000000000010000000000000000FFF80000C000088020087C7FFFFFFFFFFFF00000000FFFF0000000000000E0000000000000000000000000000000000000000000000000010000000000000000FE780000C00001804110FEFFFFFFFFFFFFF00000000FFFF0000000000000C000000000000000000000000000000000040000000000000000000C000000000000FEF80000C0000180C121FFFFFFFFFFFFFFF00000000FFFF800000000000000000000000000000000000000000000000000000000100000000008000000000000FFF80000C00002C08423FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2221w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "00000000E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000080187FFFFFFFFFFFFFFFFF00000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000101A7FFFFFFFFFFFFFFFFF00000000800000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000C0000301FFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000C0000001FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000801FFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000981FFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000C0000301FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000001C000200000000000000000000000000000000000000000000000200000000000000C0000001FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "0000000000000000000000000000000007F800000000000000000000000000000000000000000000000000000000000000000C0000801FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000007FC00000000000000000000000000000000000000000000000000000000000000000C0000981FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000003F800000000000000000000000000000000000000000000000000000000000000000C0000381FFFFFFFFFFFFFFFFFFF0000000000001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0000001FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "00000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000800FFFFFFFFFFFFFFFFFFF00000000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000C0000980FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000001FFE0000000000000000000000000000000000000000000000000000000000000000C0000180FFFFFFFFFFFFFFFFFFF0000000000006480000000000000000007FFF8000000000000000000000000000000000000000000000000000000000000001C0000100FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N3
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a207~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a231~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a207~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a207~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a207~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a231~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6 .lut_mask = 64'h030503F5F305F3F5;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2315w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF101FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000200000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0201FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80621FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800021FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000201FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000441FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000E43FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000243FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000000243FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF7FF8000000001243FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFE7F80000000001443FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a291 .mem_init0 = "0000000000000000000000000000000000C00000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF80000000000000643FFFFFFFFFFFFFFFFFF0000000000000000000000000000000007F80000000000000000000000000000000000000FFFFFFFFFFFFFFFF07F000000000000000643FFFFFFFFFFFFFFFFFF0000000000003FC0000000000000000007FC0000000000000000000000000000000000000FFFFFFFFFFFFFFE0000000000000000002643FFFFFFFFFFFFFFFFFF0000000000003FF8000000000000000003F0000000000000000000000000000000000000000000000FF7FF000000000000000000000443FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a327 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2346w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000C0E060380C03E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007038080601C0681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000180E0701E078081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000003070180E0380F001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000C0C0601C0E01E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000830380C0301E0281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000E1C0C01C0E01E081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000030301C0781C01E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .mem_init1 = "000000000000000000000000000000000000000000000000000000000080E078060380681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001870180F01C070081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000061C0601C03807201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000030300F0380780601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a327 .mem_init0 = "00000000000000000000000000000000000000000000000000000000008060380700F0281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001830180700E00F281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000084080700601801E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000030380301C03C0281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a315 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000C06418038070281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000018301C0300600E681FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000860C0300200E01E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000030300100E01E0201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000C0700E01801E201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000010100C01801803E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000840C0200100380281FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000301E000070070001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000C0780700F00F481FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000018180600E00E00C81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000860200001C01C0081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000300C00001C01E081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a315 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000C01C00001801E81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000018100600000700081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000040600000380D8081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000200800000C003E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a303 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2326w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .mem_init3 = "0000000000000000000000000000000000000000000000000000000001C03800001C00481FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000006000001F0081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001C04000000000E081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000083800000000000C81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000C01C00000080081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000300000078081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000010000000000002481FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000E004000000000481FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .mem_init1 = "0000000000000000000000000000000000000000000000000000000003000000000000881FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000400000000000081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000008000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000400C000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a303 .mem_init0 = "0000000000000000000000000080000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N30
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a315~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a303~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a291~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a327~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a315~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a303~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a291~portadataout  & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\my_rom|altsyncram_component|auto_generated|ram_block1a327~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a315~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a303~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a291~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \my_rom|altsyncram_component|auto_generated|ram_block1a327~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a315~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a303~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a291~portadataout  & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & \my_rom|altsyncram_component|auto_generated|ram_block1a327~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a291~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a327~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a315~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a303~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8 .lut_mask = 64'h20252A2F70757A7F;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N24
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8_combout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7_combout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9_combout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7_combout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9_combout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8_combout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7_combout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9_combout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~7_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~9_combout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~6_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10 .lut_mask = 64'h02138A9B4657CEDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a411 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2430w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a411_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .mem_init3 = "00000000000000000000000000000000000000000000000000000000008CC6638C638C240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000662318C630E3240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000123108C631C71A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000004918CC618C61C240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .mem_init2 = "0000000000000000000000000000000000000000000000000000000002CC46338C6187240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000380000000000A463118C318E3A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000C000000000092318CC71C638A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000499CC6318630C640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .mem_init1 = "0000000000000000000000000000000000000000000000000000000002CC4731CE30C7240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000020000000000046318C630C71E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000093318C630C618640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000004998C638C630E240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a411 .mem_init0 = "00000000000000000000000000000000000000000000000000000000024C4318C718E3A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000060000000000A66318C718C30E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000093318C318C70C640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000498C6318E31C7240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a423 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2440w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a423_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .mem_init3 = "00000000000000000000000000000000000000000000DC400000000000888C463188E3340FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000001FFE0000000000A44663398C631B40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000008FE00000000049263318C4631C740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000491198C6318C6340FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .mem_init2 = "000000000000000000000000000000000000000000000000000000000088CC43318C63B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000A4466318C4318F40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000009263118C6318C740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000049318CC6398E3100FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000088C6318C631840FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000080000000000000024463318C638C700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000122318CC718C7340FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000049118C6318C71B40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a423 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000C88E6318E318700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000A4463308C3186340FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000922318C631C63A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000049998C6318638E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y33_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a399 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a399_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .mem_init3 = "00000000000000000000000000000000000000000000006000000000044C6318631C71E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000060000000000263318E31C718640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000093318630C6186240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000088C631C61861E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .mem_init2 = "0000000000000000000000000000000000000000000000000000000004CC631C718E38E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000266318618638E240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000009331C638C30C3A48FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000004000000000D98C638C31C30E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .mem_init1 = "0000000000000000000000000000000000000000000000000000000004CC630C71871C640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000026338C61861C7240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000009318C618E1C61A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000198C618E38E18600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a399 .mem_init0 = "0000000000000000000000000000000000000000000000000000000004C6618E30C306240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000026318C31C70C1A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000019318C31C71C78E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000C98C61C71C61C240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a387 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2409w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a387_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .mem_init3 = "00000000000000000000000000000000000000000000000000000000044C3186187387240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000066318618E3861E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000011318C30E30E38640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000090CE31C31C38E241FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .mem_init2 = "0000000000000000000000000000000000000000000000000000000004C631870C70C3E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000006631861C61C78E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001331863031871E240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000099C630C386187840FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .mem_init1 = "000000000000000000000000000000000000000000000000000000000CC631C70E3860E41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000002631871E38E1C240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000013318E1871C387240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000988638C1870E1E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a387 .mem_init0 = "00000000000000000000000000000000000000000000000000000000044630E30E1C78640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000002630C70C3861E240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001130C71C70C187A40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000098C71861C3870E40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N54
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a399~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a387~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a411~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a423~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a399~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a387~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a411~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a423~portadataout )))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a399~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a387~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a411~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a423~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a399~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a387~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (\my_rom|altsyncram_component|auto_generated|ram_block1a411~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a423~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a411~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a423~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a399~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a387~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a471 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2480w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a471_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000004C999843FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000264CCC23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000003226610FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000008991330C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000044C899861FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000022664CE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000400011333337087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000889999B843FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .mem_init1 = "00000000000000000000000000000000000000000000000001000000000000644CCCCC30FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000032066666187FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000400001113333B8C41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001000000000004888889CDE201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a471 .mem_init0 = "00000000000000000000000000000000000000000000000001000000000000644446E77401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000013233233BB025FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000001991999DCF020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000004CCCCCCE7012FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a447 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2460w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a447_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000111131888C6700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000008000000004888888C6673320FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000244444662319900FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000001222223319CC700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .mem_init2 = "000000000000000000000000000000000000000000000000000000000059111998CC63300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000004C888CCC6639900FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000244446663108D00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000018000000000000000000000000000000009222333118C6720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .mem_init1 = "000000000000000000000000000000000000000000000000000000000009911888C663300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000004C88CC466319F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000126466623108CF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000932333198C66300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a447 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000C999888C4631B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000144CCCC463308F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000012666622318C6300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000933311988C73B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y44_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a459 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2470w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a459_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000002666667330137FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000001111131DF411BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000088899CEF410877FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000444444777010403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000022222333B00080BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000008000001111998F00000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000008C8C8C6700403FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000004666663B080007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000180033333318D1001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000004C81919888CC730107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000024404CC4C4637301FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000800000001200462222319009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a459 .mem_init0 = "000000000000000000000000000000000000000000000000000001000019113319998CF009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000004C88988CCCC63007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000024448C466231900FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000122266333188D00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a435 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2450w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a435_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .mem_init3 = "0000000000000000000000000000000000000000000000000000000002899888CC6318F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000444C4666318C300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000012626333188C3300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000093311988C631B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .mem_init2 = "00000000000000000000000000000000000000000000000000000000024988CC46331CF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000094444663319C6300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000049222231188C63B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000049111188C6610B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .mem_init1 = "000000000000000000000000000000000000000000000F000000000004C888CC63310C700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000200000000000A444666318CC7300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000126233118C661B00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000005911988C66318F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a435 .mem_init0 = "0000000000000000000000000000000000000000000000000000000004888C463318C6740FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000A444633198C63300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000092623198C6330F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000533198C66318C700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N6
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a459~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a435~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a447~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|ram_block1a471~portadataout ))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a459~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a435~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a447~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a471~portadataout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a459~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a435~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a447~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a471~portadataout )))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a459~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a435~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a447~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a471~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a471~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a447~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a459~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a435~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N12
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~1_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~0_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~1_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~0_combout  & ( (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  & \my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) ) # ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~1_combout  & ( !\my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~0_combout  & ( (\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout  & 
// !\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w8_n0_mux_dataout~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~1_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l3_w3_n4_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0 .lut_mask = 64'h0000550000555555;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2148w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "0000000000000000000000000010000000000000011000000000000023878783C1F07F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000061C1E0E0783E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000010000000000C7078783C1F07907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000012300000000010C1C1E1F07C1FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "000000000000000000000000000000000000000002000000000000002307070783E0F1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000600003000000000061C1C1E0E0783A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000007003F33E00000000C7070F0781E1FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000005003F33E100000111C3C3C1E0F079907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000700003001000000230F0F070783C1B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000700183000000000061C3C381C1E0FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000007001A32000000000870F0F0F0787FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000020000000000000070000300000000019C38383C1E1E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "0000000000000000000000000100000000000000070000000000000023070E1E0F0F83D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000001100000000000000700003200000000041C3878383C1FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000011000000000000006000030000000000870E1E1E0F0F1B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000040000000000000000000060000000000000111C387078783C3907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2093w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "0000000000000000000000000000000000000000000000000000000126718C30E38E1FA47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000020000000000000CC618E38E1871B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000004400000000000000000000000000000003E0000000098C638E3861C3B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001318C61861870FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "0000000000000000000000000000000000000000000000000000000124630C71861C39A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000002000000000000000000000000000020003F800000004C630C71C70C3A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000033E0000000098C630C30C387A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000013318630C30E1FB87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000003378000001266318E38E1873A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000023E000000024C631861861C7A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000002800000000998E31871871FA47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000013318C71C71C71A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000360000001246318C30C70C3A4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000004CC618E30C30FA87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000998C618E38E39A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000012310C618E38E3A8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2053w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "0000000000000000000000000000000000000000000000000000000109331118CC638D20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000246223318C631A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000CCC446318C63A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000499888CC6318FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000002000000000001093333318C6319A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000002446663308C6320FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001488CCCC6318C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000911198C66319A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "000000000000000000000000000000000000000000000000000000010922223198C633A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000024444663388C720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000088888C463189A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000009113198C463120FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "0000000000000000000000000000000000000000000000000000000120262623318C4720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000024CCC4463318F20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000999988C6633120FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000132331198CC6320FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2188w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000001E001FC00903FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000003F800F903FFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000003F001F1903FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000203FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000007C007F80903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000038007F003903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000007C003C007F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000001000000000000000008003E00FE1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000200000000000000000007C00FC01907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000007C01F800F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000001C01F801F1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000100000000000000000000FC01F81907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000F801F803907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000F001F807F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000004000000000000000000000000000000000007801F007E0907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000001E007E00907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000001F007E00F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N0
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a171~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a171~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a171~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a123~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a171~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3 .lut_mask = 64'h02468ACE13579BDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2127w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "000000000000000000000000000000000000000C000F000000000000231C30F1E1C3E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001800000000000400000000000000000430C387870F0F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000B0000000000004000003300000000008C3071C1C383D907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000600033000000001118E1C7070E0E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000600000000000001231870C3838787B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000330680000000470C38E0E1C1FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001000000000000000000000000600033BF980000008C30E1C7878F1B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000600073221000001118E1871E1C3C3B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000600033000000001231871C3870E0FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000100000000000000E000333E80000000471C70E1C3871B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000100000000000000E000333F800000008C30C3870E1C1A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000E00003000000001118E38E1C38787B67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "000000000000000000000000000000000000000006000000000000012318E3870E1E3B9C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000010000000000000000000000000002000333A00000000471861C3870F1B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000300000000008C31C70E1C387B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000001118C70C3870E1DB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2073w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "0000000000000000000000000000000000000004000000000000000104CC6318C618E3A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000003C000000109998C718C6387A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000033318C630C61FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001246318C631C71A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "000000000000000000000000000000000000000002000003F8000001248CC6318630C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000002000013E000000009998C6318E30FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000020000100000000003331886318E31A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000020000004000000012446318C718E3A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "000000000000000000000000000000000000000002000013F80000012488C6318C618FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000600001300000000091188C618C71BA8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000006000000000000000323318C630C63A8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000006000000002446338C631C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "000000000000000000000000000000000000000000000000000000010488CC6318E319A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000091118C6318C33A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000262331C6738C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000010C446318C638FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2026w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000001004C8888888CC700000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001499113333198D21008BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000122266662333610703FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000008244CCCCC4C67218877FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000000000000000000000010248999119998F2113FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000002000000000000000491332222333B2137FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001226644C44663212FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000064C8898998CC203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "0000000000000000000000000000000000000000000000000000000102499913333313247FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000010000000000000000932266466666005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000001000000000000000426444C8888CC031FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000084C899913133007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000001009913226666600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000922644CCCCC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000264C899991007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000489913322600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2168w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "0000000000000400000000000000000000000000000000000000000001E0F81F81F80F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000070000000000000000000000000000000000000000000783E0780F80FF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000033800000000C1E03C0FC07E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000033F000000030781E07C07C03907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "0000000000000000000000000000000000000000000000228000000021C0F01E03E03F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000707C0F01F03F1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000033E00000000C1E0700F01F81907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000004000000000000000000000000C00000033F000000030F83C0781F80F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "000000000000000000000000000000000000000C204000300000000023C1F07C0F807F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000082600003061000000070781E07C07C1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000026000033E00000018C3E0F83F07E07907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000026000033E000000030F07C1F03E03F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "000000000000000000000000000000000000000026000000000000002381E0781F83E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000002600002300000000060783C0F81F03907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000066000023800000018C3C0E07C0F81F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000060000200000000010E0781E07C0FB907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N36
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((\my_rom|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a99~portadataout )))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// ((\my_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a99~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1 .lut_mask = 64'h02468ACE13579BDF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2083w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000001246630C6186387A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000088C630C61861FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000200000000000918C630C61C71A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000001F6000000000000123308630C71C3A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "0000000000000000000000000000000000000000003400400000000124C6318E30C70FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000080000000000088C6318E30C31A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000B198C718638C3A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000122318C718E38FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "000000000000000000000000000000000000000000200000000000012444318C71863BA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000010988C638C61861A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000030000000000001118C618C7187A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000200000000000000126318C638C71FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "0000000000000000000000000000000000000000000000000000000124C4631C631C71A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000988C6318630C3A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000020600000000000931986318E30FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000400478000000000009262318C318C3BA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2138w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000600000000000000230E1C1C1E1E0FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000010000000000000000000000000000006387070F0787D947FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000860C1C3C3C1E1987FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000010000000000000000200000000000119C3870E0F0787B47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000230C18383C3C1F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000063870E0E0F0F1947FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000E01800000000000000000000000000000C6183878783C3987FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000008000000000000000000000000000111C70E1E1E0E1F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000008000000000000000231C3878707879907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000002000000000000480000000000000000630E1E1C1C3C1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000004000000000000000000000005C00000000000000008E18307070F07D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000005400000000000000111860E1C3C3C1FB07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000003000000000000180000000000000000231C3070F0F0F0D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000030000000000001800003800000000000630C1C3838383B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000010000000000000000000000000000000CE1870E1E0E1F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000200008FFD000000000111861C38307879907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2043w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000001002666663318C720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000001A680000000000048C8CC46331920FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000001D90000000000049919988CC63120FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000198400000000001332333118CC720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "000000000000000000000000000000000000000000000340000000010044446662319820FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000018000000000000488888CC623120FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000004991111188C6720FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000040C040000000000122662233198C20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "000000000000000000000000000000000000000000200000000000010244C4C4466339201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000008989998CC463009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000041333333198CF319FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001226666633319303F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000001024CC8C8CC467130703FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000010000000000000000999911188CC728001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000001000000000000000533322233119D2040EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001264444466231216037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2178w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000001F007E01F1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000007807E01F81907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000007C01F80F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000001C01F807F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000001E00F00FE1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000F00F807E01D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000002007807C01FD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000200007C03E01F9D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000803C03F01F01D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000008601E01E01F807907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001C0E00F01F00FED07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000307807C0F80FE0D07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "0000000000000000000000000000000000000000000000000000000001C07C07807E03907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000008701E07E07E03FD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000C0F01E03E03F1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000001800000000030381F01F01F01907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N57
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\my_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((\my_rom|altsyncram_component|auto_generated|ram_block1a111~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & 
// (((\my_rom|altsyncram_component|auto_generated|ram_block1a111~portadataout ) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \my_rom|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\my_rom|altsyncram_component|auto_generated|ram_block1a159~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout  & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & \my_rom|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2 .lut_mask = 64'h0252A2F20757A7F7;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2158w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "000000000000000000000000000000000000000006000000000000002381C0F83E0781907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000400000000000000060F0780F07E07907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000C3C1E07C1F03F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000030E0783C0F81E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "000000000000000000000000000000000000000000000000000000002183C1E07C1F03907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000070F0783E0F81F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000010C381C1F87C0F3907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000018E0F0781E0781907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "000000000000000000000000000000000000000000000000000000002383C1E0F07C07907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000060E0F07C1F07F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000C383C1E0F83E1907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000018E1F0F87C0F07907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "00000000000000000000000000000000000000000000040000000000238783C1E0783F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000060E0F0703C1F9907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000008C78783C1E0781907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000010070400000000138E1E0F0F83E0F907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2198w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "0000000000007FFA000000000000000007FFF0000000000000000000000000000000000000000000000000000000000000000C0000800FFFFFFFFFFFFFFFFFFF0000000000007FFE0000000000000000000300000000000000000000000000000000000000000000000000000000000000001C0000880FFFFFFFFFFFFFFFFFFF0000000000003FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000180FFFFFFFFFFFFFFFFFFF0000000000007FFC000000000000000000000000000000000000000000000000000000000000000040000000000000000000080000180FFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "0000000000007F80000000000000000001A00000000000000000000000000000000000000000000040000000000000000000000000000FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000007F80000000000000000000000000000000000000000000000000000000000000000000000080FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000007FC00000000000000000000000000000000000000000000000000000000000000000000000807FFFFFFFFFFFFFFFFFF0000000000000000000000000000000007F000000000000000000000000000000000000000000000000000000000000000000000000807FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000007FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFE63FFC00000000000000000004007FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000600007803FFFFFFFFFFFFFFE0078000000000000000407FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000038003F9903FFFFFFFFFFFFFFFF07FC00000000000000C07FFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000F8007C00903FFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000003800F8001903FFFFFFFFFFFFFFFFFFFFFFFC0000000000203FFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000001F8007F903FFFFFFFFFFFFFFFFFFFFFFFFE000000000603FFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000001E000FE1907FFFFFFFFFFFFFFFFFFFFFFFFFE00000000403FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y49_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2103w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "000000000000000000000000000000000000000000000000000000010218C38E1C3871B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000024638E3870E1C3B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000008C61861C3870FA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000006C0C0000000001190C71870E1C39B07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "000000000000000000000000000000000000000000010000000000012230C71C3870E1A87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000004630C30E1C387B47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000008C638E1870E1FAC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000010000000000131C63861C3871A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "000000000000000000000000000000000000000000004000000000012631C61C70E3C7A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000002000000000000000000660000000000004C30C71C38F1FA67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000007240000000000088C38C30E1C71A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000A000000000001318638E3871C3A47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "0000000000000000000000000000000000000000000400000000000126318E38E1C70FAC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000024C31861870C39A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000098C71871C30E3A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000001318C31C30C387A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \my_rom|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\my_vgaclk|clkout~q ),
	.clk1(gnd),
	.ena0(\my_rom|altsyncram_component|auto_generated|rden_decode|w_anode2063w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({rom_addr[12],rom_addr[11],rom_addr[10],rom_addr[9],rom_addr[8],rom_addr[7],rom_addr[6],rom_addr[5],rom_addr[4],rom_addr[3],rom_addr[2],rom_addr[1],rom_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../my_picture.mif";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ROM:my_rom|altsyncram:altsyncram_component|altsyncram_m8g1:auto_generated|ALTSYNCRAM";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 327680;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "0000000000000000000000000000000000000000000000000000000125888C6318C633A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000093311862318E3A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000020000000000002666318C6318FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000084CCC63198C619A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "0000000000000000000000000000000000000000000047000000000121998CC6318C63A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000004000000000000123318C6231C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000124463318C6319A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000080000000000488C463118C31A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000001091198C46318C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000A233118CC638FA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000001800000000000244663318C639A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000304200000000000488CC46338C63A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \my_rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "000000000000000000000000000000000000000000000000000000012131198CC63187A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000004000000000000022223318C4319A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000036000000000000004C4663308C71A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000049988CC6318C7A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N48
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4_combout  = ( \my_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( \my_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]) # ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a183~portadataout )))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// \my_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a183~portadataout ))))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & (\my_rom|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a183~portadataout ))))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// !\my_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\my_rom|altsyncram_component|auto_generated|ram_block1a135~portadataout )) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\my_rom|altsyncram_component|auto_generated|ram_block1a183~portadataout ))))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [3]),
	.datab(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\my_rom|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datae(!\my_rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N6
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4_combout  & ( 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2_combout  & ( 
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3_combout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3_combout )))) # 
// (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1_combout ))) # (\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3_combout )))) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~3_combout ),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~1_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~2_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5 .lut_mask = 64'h0A225F220A775F77;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N12
cyclonev_lcell_comb \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11 (
// Equation(s):
// \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11_combout  = ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5_combout  ) ) 
// # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout  & ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & 
// ((!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]) # (\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10_combout ))) ) ) ) # ( \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5_combout  ) ) # ( !\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout  & ( 
// !\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5_combout  & ( (!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5] & (\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10_combout  & 
// \my_rom|altsyncram_component|auto_generated|out_address_reg_a [4])) ) ) )

	.dataa(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [5]),
	.datab(gnd),
	.datac(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~10_combout ),
	.datad(!\my_rom|altsyncram_component|auto_generated|out_address_reg_a [4]),
	.datae(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~0_combout ),
	.dataf(!\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11 .extended_lut = "off";
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11 .lut_mask = 64'h000AFFFFAA0AFFFF;
defparam \my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y29_N13
dffeas \data[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\my_rom|altsyncram_component|auto_generated|mux2|l6_w3_n0_mux_dataout~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data[7] .is_wysiwyg = "true";
defparam \data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clken~input (
	.i(clken),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clken~input_o ));
// synopsys translate_off
defparam \clken~input .bus_hold = "false";
defparam \clken~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y35_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
