/*scchart cs303_lab2 {
	input bool A,B;
  	output bool O =false;
  initial state WaitAandB {  
    region HandleA:
    initial state waitA
    	-->doneA with A;
    final state doneA;
    
   
    
    region HandleB:
    initial state waitB
    	-->doneB with B;
    final state doneB;		
    
	}
		>-> done with / O = true;
	final state done;	 
}*/

/*scchart Simple {
	
  initial state A
    --> B;
  
  state B
  --> C;
  
  state C
  --> A immediate;
}*/


scchart trial1{
  input signal LRITO,LRI_start;
  input signal VS, VRPTO;
  //VRP_timer
  input signal VRPTO;
  output signal VRP_ex;
  
  //
  
  
  initial state A
  --> top;
  
  state top{
    //1
    @hide
    signal VPace, VSense ,VRP_start;
    
    region VRP_timer :
    initial state idle
    --> timer with VRP_start;
    
    state timer
    --> idle  with VRPTO/ VRP_ex;
    
    //2
 	region VRP:
    initial state idle
    --> waitVRP with VSense 
    --> waitVRP with  VPace ;
    
    state waitVRP
    --> waitVRP2 with /VRP_start;
    
    
    state waitVRP2;
    
 
   
    
    
    //3
    @hide
    region LRI:
      initial state init
    --> waitVRP;
    
    state waitVRP
    --> waitLRI;
    
    state waitLRI
    --> intState;
    
    state intState
    -->waitVRP;
    
    //4
    @hide    
    region LRI_timer :
     initial state idle
    --> timer;
    
    state timer
    --> idle;
    
  } ;
   
    
    

}
/*scchart delay {
  input int ticksToWait;
  input bool clock;
  int counter = 0;
  initial state init
  --> done immediate with
    counter >= ticksToWait
  --> init with
    clock / counter = counter + 1;
  final state done;
}*/