(self.webpackChunk_N_E=self.webpackChunk_N_E||[]).push([[7811],{45222:function(e,n,i){(window.__NEXT_P=window.__NEXT_P||[]).push(["/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-10",function(){return i(46855)}])},41057:function(e,n,i){"use strict";var t=i(11527);i(50959);let s={banner:{key:"Live Classes",text:(0,t.jsx)("a",{href:"www.exam.innovatorshome.tech",target:"_blank",children:"Live class going on, get early discount!"})},logo:(0,t.jsxs)(t.Fragment,{children:[(0,t.jsx)("svg",{width:"24",height:"24",viewBox:"0 0 24 24",children:(0,t.jsx)("path",{fill:"currentColor",d:"M14.683 14.828a4.055 4.055 0 0 1-1.272.858a4.002 4.002 0 0 1-4.875-1.45l-1.658 1.119a6.063 6.063 0 0 0 1.621 1.62a5.963 5.963 0 0 0 2.148.903a6.035 6.035 0 0 0 3.542-.35a6.048 6.048 0 0 0 1.907-1.284c.272-.271.52-.571.734-.889l-1.658-1.119a4.147 4.147 0 0 1-.489.592z M12 2C6.486 2 2 6.486 2 12s4.486 10 10 10s10-4.486 10-10S17.514 2 12 2zm0 2c2.953 0 5.531 1.613 6.918 4H5.082C6.469 5.613 9.047 4 12 4zm0 16c-4.411 0-8-3.589-8-8c0-.691.098-1.359.264-2H5v1a2 2 0 0 0 2 2h2a2 2 0 0 0 2-2h2a2 2 0 0 0 2 2h2a2 2 0 0 0 2-2v-1h.736c.166.641.264 1.309.264 2c0 4.411-3.589 8-8 8z"})}),(0,t.jsx)("span",{style:{marginLeft:".4em",fontWeight:800},children:"Innovators Home"})]}),chat:{link:"https://www.youtube.com/@innovatorshome",icon:(0,t.jsx)(t.Fragment,{children:(0,t.jsx)("img",{style:{width:"35px"},src:"https://upload.wikimedia.org/wikipedia/commons/e/ef/Youtube_logo.png",alt:""})})},footer:{text:"Nepal Engineering Council "}};n.Z=s},46855:function(e,n,i){"use strict";i.r(n),i.d(n,{__toc:function(){return c}});var t=i(11527),s=i(25327),a=i(5474),r=i(41057);i(29935),i(82866);var o=i(94922);let c=[{depth:4,value:"451. Address symbol table is generated by",id:"451-address-symbol-table-is-generated-by"},{depth:4,value:"452. When an instruction is read from the memory, it is called",id:"452-when-an-instruction-is-read-from-the-memory-it-is-called"},{depth:4,value:"453. Which activity does not take place during execution cycle?",id:"453-which-activity-does-not-take-place-during-execution-cycle"},{depth:4,value:"454. The time for which the D-input of a D-FF must not change after the clock is applied is known as",id:"454-the-time-for-which-the-d-input-of-a-d-ff-must-not-change-after-the-clock-is-applied-is-known-as"},{depth:4,value:"455. How many memory chips of (128 x 8) are needed to provide a memory capacity of 4096 x 16?",id:"455-how-many-memory-chips-of-128-x-8-are-needed-to-provide-a-memory-capacity-of-4096-x-16"},{depth:4,value:"456. In addition of two signed numbers, represented in 2's complement form generates an overflow if",id:"456-in-addition-of-two-signed-numbers-represented-in-2s-complement-form-generates-an-overflow-if"},{depth:4,value:"457. In DMA the data transfer is controlled by...",id:"457-in-dma-the-data-transfer-is-controlled-by"},{depth:4,value:"458. Synchronous means...",id:"458-synchronous-means"},{depth:4,value:"459. Excess-3 equivalent representation of (1234) H is",id:"459-excess-3-equivalent-representation-of-1234-h-is"},{depth:4,value:"460. Which of the memory holds the information when the Power Supply is switched off?",id:"460-which-of-the-memory-holds-the-information-when-the-power-supply-is-switched-off"},{depth:4,value:"461. Minimum no. of NAND gate required implementing an Ex-OR function is",id:"461-minimum-no-of-nand-gate-required-implementing-an-ex-or-function-is"},{depth:4,value:"462. Which of the following expression is not equivalent to x?",id:"462-which-of-the-following-expression-is-not-equivalent-to-x"},{depth:4,value:"463. BCD equivalent of Two's complement is",id:"463-bcd-equivalent-of-twos-complement-is"},{depth:4,value:"464. Associative memory is sometimes called as...",id:"464-associative-memory-is-sometimes-called-as"},{depth:4,value:"465. When CPU is not fully loaded, which of the following method of data transfer is preferred?",id:"465-when-cpu-is-not-fully-loaded-which-of-the-following-method-of-data-transfer-is-preferred"},{depth:4,value:"466. 8085 microprocessor carryout the subtraction by",id:"466-8085-microprocessor-carryout-the-subtraction-by"},{depth:4,value:"467. PAL circuit consists of",id:"467-pal-circuit-consists-of"},{depth:4,value:"468. CPU checks for an interrupt signal during",id:"468-cpu-checks-for-an-interrupt-signal-during"},{depth:4,value:"469. Which of the following is not a characteristic of RISC architecture......?",id:"469-which-of-the-following-is-not-a-characteristic-of-risc-architecture"},{depth:4,value:"470. Memory interleaving technique is used to address the memory modules in order to have",id:"470-memory-interleaving-technique-is-used-to-address-the-memory-modules-in-order-to-have"},{depth:4,value:"471. In a multiprogramming system, which of the following is used?",id:"471-in-a-multiprogramming-system-which-of-the-following-is-used"},{depth:4,value:"472. Cycle stealing technique is used in",id:"472-cycle-stealing-technique-is-used-in"},{depth:4,value:"473. During DMA acknowledge cycle, CPU relinquishes",id:"473-during-dma-acknowledge-cycle-cpu-relinquishes"},{depth:4,value:"474. If the stack pointer is initialized with (4FEB) H, then after execution of Push operation in 8085 microprocessors, the Stack Pointer shall be",id:"474-if-the-stack-pointer-is-initialized-with-4feb-h-then-after-execution-of-push-operation-in-8085-microprocessors-the-stack-pointer-shall-be"},{depth:4,value:"475. A more efficient way to organize a Page Table is by means of an associative memory having",id:"475-a-more-efficient-way-to-organize-a-page-table-is-by-means-of-an-associative-memory-having"},{depth:4,value:"476. If there are four ROM ICs of 8K and two RAM ICs of 4K words, then the address range of 1st RAM is (Assume initial addresses correspond to ROMs)",id:"476-if-there-are-four-rom-ics-of-8k-and-two-ram-ics-of-4k-words-then-the-address-range-of-1st-ram-is-assume-initial-addresses-correspond-to-roms"},{depth:4,value:"477. A.B.C is equal to A B C for",id:"477-abc-is-equal-to-a-b-c-for"},{depth:4,value:"478. Gray code equivalent of (1000)2 is",id:"478-gray-code-equivalent-of-10002-is"},{depth:4,value:"479. The memory blocks are mapped on to the cache with the help of......",id:"479-the-memory-blocks-are-mapped-on-to-the-cache-with-the-help-of"},{depth:4,value:"480. During a write operation if the required block is not present in the cache then...... occurs",id:"480-during-a-write-operation-if-the-required-block-is-not-present-in-the-cache-then-occurs"},{depth:4,value:"481. In...... protocol the information is directly written into main....",id:"481-in-protocol-the-information-is-directly-written-into-main"},{depth:4,value:"482. The method of mapping the consecutive memory blocks to consecutive cache blocks is called....",id:"482-the-method-of-mapping-the-consecutive-memory-blocks-to-consecutive-cache-blocks-is-called"},{depth:4,value:"483. While using the direct mapping technique, in a 16-bit system the higher order 5 bits is used for....",id:"483-while-using-the-direct-mapping-technique-in-a-16-bit-system-the-higher-order-5-bits-is-used-for"},{depth:4,value:"484. The technique of searching for a block by going through all tags is......",id:"484-the-technique-of-searching-for-a-block-by-going-through-all-tags-is"},{depth:4,value:"485. In case of Zero-address instruction method the operands are stored in....",id:"485-in-case-of-zero-address-instruction-method-the-operands-are-stored-in"},{depth:4,value:"486. The addressing mode which makes use of in-direction pointer is......",id:"486-the-addressing-mode-which-makes-use-of-in-direction-pointer-is"},{depth:4,value:"487. The addressing mode, where you directly specify the operand value is",id:"487-the-addressing-mode-where-you-directly-specify-the-operand-value-is"},{depth:4,value:"488. ...addressing mode is most suitable to change the normal sequence of execution of instructions.",id:"488-addressing-mode-is-most-suitable-to-change-the-normal-sequence-of-execution-of-instructions"},{depth:4,value:"489. The pipelining process is also called as....",id:"489-the-pipelining-process-is-also-called-as"},{depth:4,value:"490. The fetch and execution cycles are interleaved with the help of......",id:"490-the-fetch-and-execution-cycles-are-interleaved-with-the-help-of"},{depth:4,value:"491. The situation where in the data of operands are not available is called...",id:"491-the-situation-where-in-the-data-of-operands-are-not-available-is-called"},{depth:4,value:"492. The reason for the implementation of the cache memory is",id:"492-the-reason-for-the-implementation-of-the-cache-memory-is"},{depth:4,value:"493. The effectiveness of the cache memory is based on the property of ______.",id:"493-the-effectiveness-of-the-cache-memory-is-based-on-the-property-of-______"},{depth:4,value:"494. The temporal aspect of the locality of reference means",id:"494-the-temporal-aspect-of-the-locality-of-reference-means"},{depth:4,value:"495. The spatial aspect of the locality of reference means",id:"495-the-spatial-aspect-of-the-locality-of-reference-means"},{depth:4,value:"496. The algorithm to remove and place new contents into the cache is called ______.",id:"496-the-algorithm-to-remove-and-place-new-contents-into-the-cache-is-called-______"},{depth:4,value:"497. The key factor/s in commercial success of a computer is/are......",id:"497-the-key-factors-in-commercial-success-of-a-computer-isare"},{depth:4,value:"498. The main objective of the computer system is",id:"498-the-main-objective-of-the-computer-system-is"},{depth:4,value:"499. A common measure of performance is:",id:"499-a-common-measure-of-performance-is"},{depth:4,value:"500. The main purpose of having memory hierarchy is to",id:"500-the-main-purpose-of-having-memory-hierarchy-is-to"}];function d(e){let n=Object.assign({h1:"h1",h4:"h4",ol:"ol",li:"li",details:"details",summary:"summary",p:"p",strong:"strong",ul:"ul",code:"code"},(0,o.a)(),e.components);return(0,t.jsxs)(t.Fragment,{children:[(0,t.jsx)(n.h1,{children:"set-10"}),"\n",(0,t.jsx)(n.h4,{id:"451-address-symbol-table-is-generated-by",children:"451. Address symbol table is generated by"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Memory management software"}),"\n",(0,t.jsx)(n.li,{children:"Assembler"}),"\n",(0,t.jsx)(n.li,{children:"Match logic of associative memory"}),"\n",(0,t.jsx)(n.li,{children:"Generated by operating system"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. Assembler"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The address symbol table is generated by the assembler during the assembly process. It maps symbolic addresses to their corresponding memory addresses."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"452-when-an-instruction-is-read-from-the-memory-it-is-called",children:"452. When an instruction is read from the memory, it is called"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Memory read cycle"}),"\n",(0,t.jsx)(n.li,{children:"Fetch cycle"}),"\n",(0,t.jsx)(n.li,{children:"Instruction cycle"}),"\n",(0,t.jsx)(n.li,{children:"Memory write cycle"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. Fetch cycle"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The fetch cycle is the process of retrieving an instruction from memory. It is the first step in the instruction cycle."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"453-which-activity-does-not-take-place-during-execution-cycle",children:"453. Which activity does not take place during execution cycle?"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"ALU performs the arithmetic and logical operation"}),"\n",(0,t.jsx)(n.li,{children:"Effective address is calculated"}),"\n",(0,t.jsx)(n.li,{children:"Next instruction is fetched"}),"\n",(0,t.jsx)(n.li,{children:"Branch address is calculated and branching conditions are checked"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Next instruction is fetched"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The next instruction is fetched during the fetch cycle, not the execution cycle. The execution cycle involves performing operations like ALU calculations, effective address calculation, and branching."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"454-the-time-for-which-the-d-input-of-a-d-ff-must-not-change-after-the-clock-is-applied-is-known-as",children:"454. The time for which the D-input of a D-FF must not change after the clock is applied is known as"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Hold time"}),"\n",(0,t.jsx)(n.li,{children:"Set-up time"}),"\n",(0,t.jsx)(n.li,{children:"Transition time"}),"\n",(0,t.jsx)(n.li,{children:"Delay time"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Hold time"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Hold time is the minimum time for which the input (D-input) must remain stable after the clock edge to ensure proper operation of the flip-flop."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"455-how-many-memory-chips-of-128-x-8-are-needed-to-provide-a-memory-capacity-of-4096-x-16",children:"455. How many memory chips of (128 x 8) are needed to provide a memory capacity of 4096 x 16?"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"64"}),"\n",(0,t.jsx)(n.li,{children:"16"}),"\n",(0,t.jsx)(n.li,{children:"32"}),"\n",(0,t.jsx)(n.li,{children:"128"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. 64"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Each chip provides 128 x 8 bits = 1024 bits. For 4096 x 16 bits = 65536 bits, the number of chips required is 65536 / 1024 = 64."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"456-in-addition-of-two-signed-numbers-represented-in-2s-complement-form-generates-an-overflow-if",children:"456. In addition of two signed numbers, represented in 2's complement form generates an overflow if"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"A. B = 0"}),"\n",(0,t.jsx)(n.li,{children:"A = 0"}),"\n",(0,t.jsx)(n.li,{children:"A. B = 1"}),"\n",(0,t.jsx)(n.li,{children:"A + B = 1"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. A. B = 1"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Overflow occurs in 2's complement addition if the sign bits of the operands are the same but differ from the sign bit of the result."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"457-in-dma-the-data-transfer-is-controlled-by",children:"457. In DMA the data transfer is controlled by..."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Microprocessor"}),"\n",(0,t.jsx)(n.li,{children:"RAM"}),"\n",(0,t.jsx)(n.li,{children:"Memory"}),"\n",(0,t.jsx)(n.li,{children:"I/O devices"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 4. I/O devices"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"In DMA (Direct Memory Access), data transfer is controlled by I/O devices, bypassing the CPU to directly access memory."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"458-synchronous-means",children:"458. Synchronous means..."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"At irregular intervals"}),"\n",(0,t.jsx)(n.li,{children:"At same time"}),"\n",(0,t.jsx)(n.li,{children:"At variable time"}),"\n",(0,t.jsx)(n.li,{children:"None of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. At same time"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Synchronous operations occur at the same time or are coordinated by a clock signal."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"459-excess-3-equivalent-representation-of-1234-h-is",children:"459. Excess-3 equivalent representation of (1234) H is"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"(1237) Ex-3"}),"\n",(0,t.jsx)(n.li,{children:"(4567) Ex-3"}),"\n",(0,t.jsx)(n.li,{children:"(7993) Ex-3"}),"\n",(0,t.jsx)(n.li,{children:"(4663) Ex-3"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. (4567) Ex-3"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Excess-3 code is obtained by adding 3 to each digit of the hexadecimal number. For (1234)H, the Excess-3 equivalent is (4567)Ex-3."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"460-which-of-the-memory-holds-the-information-when-the-power-supply-is-switched-off",children:"460. Which of the memory holds the information when the Power Supply is switched off?"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Static RAM"}),"\n",(0,t.jsx)(n.li,{children:"Dynamic RAM"}),"\n",(0,t.jsx)(n.li,{children:"EEROM"}),"\n",(0,t.jsx)(n.li,{children:"None of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. EEROM"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"EEROM (Electrically Erasable Read-Only Memory) retains data even when the power is switched off, unlike volatile memories like SRAM and DRAM."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"461-minimum-no-of-nand-gate-required-implementing-an-ex-or-function-is",children:"461. Minimum no. of NAND gate required implementing an Ex-OR function is"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"2"}),"\n",(0,t.jsx)(n.li,{children:"3"}),"\n",(0,t.jsx)(n.li,{children:"4"}),"\n",(0,t.jsx)(n.li,{children:"5"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. 4"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"A minimum of 4 NAND gates are required to implement an XOR function."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"462-which-of-the-following-expression-is-not-equivalent-to-x",children:"462. Which of the following expression is not equivalent to x?"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"x NAND x"}),"\n",(0,t.jsx)(n.li,{children:"x NOR x"}),"\n",(0,t.jsx)(n.li,{children:"x NAND 1"}),"\n",(0,t.jsx)(n.li,{children:"x NOR 1"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 4. x NOR 1"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsxs)(n.li,{children:["The expression ",(0,t.jsx)(n.code,{children:"x NOR 1"})," is equivalent to ",(0,t.jsx)(n.code,{children:"NOT x"}),", which is not the same as ",(0,t.jsx)(n.code,{children:"x"}),"."]}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"463-bcd-equivalent-of-twos-complement-is",children:"463. BCD equivalent of Two's complement is"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Nine's complement"}),"\n",(0,t.jsx)(n.li,{children:"One's complement+1"}),"\n",(0,t.jsx)(n.li,{children:"Ten's complement"}),"\n",(0,t.jsx)(n.li,{children:"None of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Ten's complement"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The BCD equivalent of Two's complement is Ten's complement."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"464-associative-memory-is-sometimes-called-as",children:"464. Associative memory is sometimes called as..."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Virtual memory"}),"\n",(0,t.jsx)(n.li,{children:"Cache memory"}),"\n",(0,t.jsx)(n.li,{children:"Main memory"}),"\n",(0,t.jsx)(n.li,{children:"Content addressable memory"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 4. Content addressable memory"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Associative memory is also known as Content Addressable Memory (CAM), where data is accessed based on its content rather than an address."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"465-when-cpu-is-not-fully-loaded-which-of-the-following-method-of-data-transfer-is-preferred",children:"465. When CPU is not fully loaded, which of the following method of data transfer is preferred?"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"DMA"}),"\n",(0,t.jsx)(n.li,{children:"Interrupt"}),"\n",(0,t.jsx)(n.li,{children:"Polling"}),"\n",(0,t.jsx)(n.li,{children:"None of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. Interrupt"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"When the CPU is not fully loaded, interrupt-driven data transfer is preferred as it allows the CPU to handle other tasks while waiting for I/O operations."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"466-8085-microprocessor-carryout-the-subtraction-by",children:"466. 8085 microprocessor carryout the subtraction by"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"BCD subtraction method"}),"\n",(0,t.jsx)(n.li,{children:"Hexadecimal subtraction method"}),"\n",(0,t.jsx)(n.li,{children:"2's complement method"}),"\n",(0,t.jsx)(n.li,{children:"Floating Point subtraction method"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. 2's complement method"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The 8085 microprocessor performs subtraction using the 2's complement method."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"467-pal-circuit-consists-of",children:"467. PAL circuit consists of"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Fixed OR & programmable AND logic"}),"\n",(0,t.jsx)(n.li,{children:"Programmable OR & Fixed AND Logic"}),"\n",(0,t.jsx)(n.li,{children:"Fixed OR & fixed AND logic"}),"\n",(0,t.jsx)(n.li,{children:"Programmable OR & programmable AND logic"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Fixed OR & programmable AND logic"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"PAL (Programmable Array Logic) consists of a fixed OR array and a programmable AND array."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"468-cpu-checks-for-an-interrupt-signal-during",children:"468. CPU checks for an interrupt signal during"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Starting of last Machine cycle"}),"\n",(0,t.jsx)(n.li,{children:"First T-State of interrupt cycle"}),"\n",(0,t.jsx)(n.li,{children:"Last T-State of instruction cycle"}),"\n",(0,t.jsx)(n.li,{children:"Fetch cycle"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Last T-State of instruction cycle"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The CPU checks for interrupt signals during the last T-State of the instruction cycle."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"469-which-of-the-following-is-not-a-characteristic-of-risc-architecture",children:"469. Which of the following is not a characteristic of RISC architecture......?"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Larger instruction set"}),"\n",(0,t.jsx)(n.li,{children:"Simple addressing mode"}),"\n",(0,t.jsx)(n.li,{children:"One instruction per cycle"}),"\n",(0,t.jsx)(n.li,{children:"Register to register operation"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Larger instruction set"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"RISC architecture is characterized by a smaller instruction set, not a larger one."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"470-memory-interleaving-technique-is-used-to-address-the-memory-modules-in-order-to-have",children:"470. Memory interleaving technique is used to address the memory modules in order to have"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Higher average utilization"}),"\n",(0,t.jsx)(n.li,{children:"Faster access to a block of data"}),"\n",(0,t.jsx)(n.li,{children:"Reduced complexity in mapping hardware"}),"\n",(0,t.jsx)(n.li,{children:"Both (A) and (B)"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 4. Both (A) and (B)"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Memory interleaving improves average utilization and provides faster access to data blocks by distributing memory accesses across multiple modules."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"471-in-a-multiprogramming-system-which-of-the-following-is-used",children:"471. In a multiprogramming system, which of the following is used?"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Data parallelism"}),"\n",(0,t.jsx)(n.li,{children:"L1 cache"}),"\n",(0,t.jsx)(n.li,{children:"Paging concept"}),"\n",(0,t.jsx)(n.li,{children:"None of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Paging concept"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Multiprogramming systems use the paging concept to manage memory efficiently and allow multiple programs to run concurrently."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"472-cycle-stealing-technique-is-used-in",children:"472. Cycle stealing technique is used in"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Interrupt based data transfer"}),"\n",(0,t.jsx)(n.li,{children:"DMA based data transfer"}),"\n",(0,t.jsx)(n.li,{children:"Polled mode data transfer"}),"\n",(0,t.jsx)(n.li,{children:"None of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. DMA based data transfer"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Cycle stealing is a technique used in DMA (Direct Memory Access) where the DMA controller temporarily takes control of the bus to transfer data."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"473-during-dma-acknowledge-cycle-cpu-relinquishes",children:"473. During DMA acknowledge cycle, CPU relinquishes"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Address bus only"}),"\n",(0,t.jsx)(n.li,{children:"Control bus and data bus"}),"\n",(0,t.jsx)(n.li,{children:"Address bus and control bus"}),"\n",(0,t.jsx)(n.li,{children:"Data bus and address bus"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 4. Data bus and address bus"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"During a DMA acknowledge cycle, the CPU relinquishes control of the data bus and address bus to the DMA controller."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"474-if-the-stack-pointer-is-initialized-with-4feb-h-then-after-execution-of-push-operation-in-8085-microprocessors-the-stack-pointer-shall-be",children:"474. If the stack pointer is initialized with (4FEB) H, then after execution of Push operation in 8085 microprocessors, the Stack Pointer shall be"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"4FEA"}),"\n",(0,t.jsx)(n.li,{children:"4FEC"}),"\n",(0,t.jsx)(n.li,{children:"4FED"}),"\n",(0,t.jsx)(n.li,{children:"4FE9"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. 4FEA"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"In the 8085 microprocessor, the stack pointer decrements by 2 after a push operation. So, 4FEB - 2 = 4FEA."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"475-a-more-efficient-way-to-organize-a-page-table-is-by-means-of-an-associative-memory-having",children:"475. A more efficient way to organize a Page Table is by means of an associative memory having"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Number of words equal to number of pages"}),"\n",(0,t.jsx)(n.li,{children:"Number of words more than the number of pages"}),"\n",(0,t.jsx)(n.li,{children:"Number of words less than the number of pages"}),"\n",(0,t.jsx)(n.li,{children:"Any one of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Number of words equal to number of pages"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"An associative memory (like a TLB) is most efficient when the number of words equals the number of pages."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"476-if-there-are-four-rom-ics-of-8k-and-two-ram-ics-of-4k-words-then-the-address-range-of-1st-ram-is-assume-initial-addresses-correspond-to-roms",children:"476. If there are four ROM ICs of 8K and two RAM ICs of 4K words, then the address range of 1st RAM is (Assume initial addresses correspond to ROMs)"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"(8000) H to (9FFF) H"}),"\n",(0,t.jsx)(n.li,{children:"(8000) H to (8FFF) H"}),"\n",(0,t.jsx)(n.li,{children:"(6000) H to (7FFF) H"}),"\n",(0,t.jsx)(n.li,{children:"(9000) H to (9FFF) H"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. (8000) H to (8FFF) H"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The first RAM starts after the ROMs. Since ROMs occupy 32K (4 x 8K), the RAM starts at 8000H and ends at 8FFFH."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"477-abc-is-equal-to-a-b-c-for",children:"477. A.B.C is equal to A B C for"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"A=0, B=1, C=0"}),"\n",(0,t.jsx)(n.li,{children:"A=1, B=0, C=1"}),"\n",(0,t.jsx)(n.li,{children:"A=1, B=1, C=1"}),"\n",(0,t.jsx)(n.li,{children:"All of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 4. All of the above"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The expression A.B.C is equivalent to A B C for all combinations of A, B, and C."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"478-gray-code-equivalent-of-10002-is",children:"478. Gray code equivalent of (1000)2 is"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"1111"}),"\n",(0,t.jsx)(n.li,{children:"1100"}),"\n",(0,t.jsx)(n.li,{children:"1000"}),"\n",(0,t.jsx)(n.li,{children:"None of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. 1100"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The Gray code equivalent of binary 1000 is 1100."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"479-the-memory-blocks-are-mapped-on-to-the-cache-with-the-help-of",children:"479. The memory blocks are mapped on to the cache with the help of......"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Hash functions"}),"\n",(0,t.jsx)(n.li,{children:"Vectors"}),"\n",(0,t.jsx)(n.li,{children:"Mapping functions"}),"\n",(0,t.jsx)(n.li,{children:"None of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Mapping functions"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Memory blocks are mapped to cache using mapping functions like direct, associative, or set-associative mapping."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"480-during-a-write-operation-if-the-required-block-is-not-present-in-the-cache-then-occurs",children:"480. During a write operation if the required block is not present in the cache then...... occurs"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Write latency"}),"\n",(0,t.jsx)(n.li,{children:"Write hit"}),"\n",(0,t.jsx)(n.li,{children:"Write delay"}),"\n",(0,t.jsx)(n.li,{children:"Write miss"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 4. Write miss"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"A write miss occurs when the required block is not present in the cache during a write operation."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"481-in-protocol-the-information-is-directly-written-into-main",children:"481. In...... protocol the information is directly written into main...."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Write through"}),"\n",(0,t.jsx)(n.li,{children:"Write back"}),"\n",(0,t.jsx)(n.li,{children:"Write first"}),"\n",(0,t.jsx)(n.li,{children:"None of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Write through"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"In the write-through protocol, data is written directly to both the cache and the main memory."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"482-the-method-of-mapping-the-consecutive-memory-blocks-to-consecutive-cache-blocks-is-called",children:"482. The method of mapping the consecutive memory blocks to consecutive cache blocks is called...."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Set associative"}),"\n",(0,t.jsx)(n.li,{children:"Associative"}),"\n",(0,t.jsx)(n.li,{children:"Direct"}),"\n",(0,t.jsx)(n.li,{children:"Indirect"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Direct"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Direct mapping maps consecutive memory blocks to consecutive cache blocks in a fixed manner."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"483-while-using-the-direct-mapping-technique-in-a-16-bit-system-the-higher-order-5-bits-is-used-for",children:"483. While using the direct mapping technique, in a 16-bit system the higher order 5 bits is used for...."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Tag"}),"\n",(0,t.jsx)(n.li,{children:"Block"}),"\n",(0,t.jsx)(n.li,{children:"Word"}),"\n",(0,t.jsx)(n.li,{children:"Id"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Tag"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"In direct mapping, the higher-order bits are used as the tag to identify the memory block."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"484-the-technique-of-searching-for-a-block-by-going-through-all-tags-is",children:"484. The technique of searching for a block by going through all tags is......"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Linear search"}),"\n",(0,t.jsx)(n.li,{children:"Binary search"}),"\n",(0,t.jsx)(n.li,{children:"Associative search"}),"\n",(0,t.jsx)(n.li,{children:"None of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Associative search"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Associative search involves comparing all tags simultaneously to find a match."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"485-in-case-of-zero-address-instruction-method-the-operands-are-stored-in",children:"485. In case of Zero-address instruction method the operands are stored in...."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Register"}),"\n",(0,t.jsx)(n.li,{children:"Accumulators"}),"\n",(0,t.jsx)(n.li,{children:"Push down stack"}),"\n",(0,t.jsx)(n.li,{children:"Cache"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Push down stack"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"In zero-address instructions, operands are stored in a push-down stack."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"486-the-addressing-mode-which-makes-use-of-in-direction-pointer-is",children:"486. The addressing mode which makes use of in-direction pointer is......"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Indirect addressing mode"}),"\n",(0,t.jsx)(n.li,{children:"Index addressing mode"}),"\n",(0,t.jsx)(n.li,{children:"Relative addressing mode"}),"\n",(0,t.jsx)(n.li,{children:"Offset addressing mode"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Indirect addressing mode"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Indirect addressing mode uses a pointer to the memory location where the actual operand is stored."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"487-the-addressing-mode-where-you-directly-specify-the-operand-value-is",children:"487. The addressing mode, where you directly specify the operand value is"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Immediate"}),"\n",(0,t.jsx)(n.li,{children:"Direct"}),"\n",(0,t.jsx)(n.li,{children:"Definite"}),"\n",(0,t.jsx)(n.li,{children:"Relative"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Immediate"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Immediate addressing mode directly specifies the operand value in the instruction."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"488-addressing-mode-is-most-suitable-to-change-the-normal-sequence-of-execution-of-instructions",children:"488. ...addressing mode is most suitable to change the normal sequence of execution of instructions."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Relative"}),"\n",(0,t.jsx)(n.li,{children:"Indirect"}),"\n",(0,t.jsx)(n.li,{children:"Index with offset"}),"\n",(0,t.jsx)(n.li,{children:"Immediate"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Relative"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Relative addressing mode is used to change the normal sequence of execution by specifying an offset from the current instruction pointer."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"489-the-pipelining-process-is-also-called-as",children:"489. The pipelining process is also called as...."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Superscalar operation"}),"\n",(0,t.jsx)(n.li,{children:"Assembly line operation"}),"\n",(0,t.jsx)(n.li,{children:"Von Neumann cycle"}),"\n",(0,t.jsx)(n.li,{children:"None of the mentioned"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. Assembly line operation"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Pipelining is often compared to an assembly line, where multiple stages of instruction execution overlap."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"490-the-fetch-and-execution-cycles-are-interleaved-with-the-help-of",children:"490. The fetch and execution cycles are interleaved with the help of......"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Modification in processor architecture"}),"\n",(0,t.jsx)(n.li,{children:"Clock"}),"\n",(0,t.jsx)(n.li,{children:"Special unit"}),"\n",(0,t.jsx)(n.li,{children:"Control unit"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. Clock"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The clock synchronizes the fetch and execution cycles, allowing them to interleave efficiently."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"491-the-situation-where-in-the-data-of-operands-are-not-available-is-called",children:"491. The situation where in the data of operands are not available is called..."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Data hazard"}),"\n",(0,t.jsx)(n.li,{children:"Stock"}),"\n",(0,t.jsx)(n.li,{children:"Deadlock"}),"\n",(0,t.jsx)(n.li,{children:"Structural hazard"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Data hazard"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"A data hazard occurs when the data required for an instruction is not yet available."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"492-the-reason-for-the-implementation-of-the-cache-memory-is",children:"492. The reason for the implementation of the cache memory is"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"To increase the internal memory of the system"}),"\n",(0,t.jsx)(n.li,{children:"The difference in speeds of operation of the processor and memory"}),"\n",(0,t.jsx)(n.li,{children:"To reduce the memory access and cycle time"}),"\n",(0,t.jsx)(n.li,{children:"All of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. The difference in speeds of operation of the processor and memory"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Cache memory is implemented to bridge the speed gap between the processor and main memory."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"493-the-effectiveness-of-the-cache-memory-is-based-on-the-property-of-______",children:"493. The effectiveness of the cache memory is based on the property of ______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Locality of reference"}),"\n",(0,t.jsx)(n.li,{children:"Memory localization"}),"\n",(0,t.jsx)(n.li,{children:"Memory size"}),"\n",(0,t.jsx)(n.li,{children:"None of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Locality of reference"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Cache memory leverages the principle of locality of reference, where programs tend to access the same data or nearby data repeatedly."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"494-the-temporal-aspect-of-the-locality-of-reference-means",children:"494. The temporal aspect of the locality of reference means"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"That the recently executed instruction won't be executed soon"}),"\n",(0,t.jsx)(n.li,{children:"That the recently executed instruction is temporarily not referenced"}),"\n",(0,t.jsx)(n.li,{children:"That the recently executed instruction will be executed soon again"}),"\n",(0,t.jsx)(n.li,{children:"None of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. That the recently executed instruction will be executed soon again"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Temporal locality refers to the tendency of a program to reuse the same data or instructions in the near future."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"495-the-spatial-aspect-of-the-locality-of-reference-means",children:"495. The spatial aspect of the locality of reference means"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"That the recently executed instruction is executed again next"}),"\n",(0,t.jsx)(n.li,{children:"That the recently executed won't be executed again"}),"\n",(0,t.jsx)(n.li,{children:"That the instruction executed will be executed at a later time"}),"\n",(0,t.jsx)(n.li,{children:"That the instruction in close proximity of the instruction executed will be executed in future"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 4. That the instruction in close proximity of the instruction executed will be executed in future"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Spatial locality refers to the tendency of a program to access data or instructions that are close to recently accessed data."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"496-the-algorithm-to-remove-and-place-new-contents-into-the-cache-is-called-______",children:"496. The algorithm to remove and place new contents into the cache is called ______."}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Renewal algorithm"}),"\n",(0,t.jsx)(n.li,{children:"Updating"}),"\n",(0,t.jsx)(n.li,{children:"Replacement algorithm"}),"\n",(0,t.jsx)(n.li,{children:"None of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 3. Replacement algorithm"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The replacement algorithm determines which cache block to replace when new data needs to be loaded."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"497-the-key-factors-in-commercial-success-of-a-computer-isare",children:"497. The key factor/s in commercial success of a computer is/are......"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Performance"}),"\n",(0,t.jsx)(n.li,{children:"Cost"}),"\n",(0,t.jsx)(n.li,{children:"Speed"}),"\n",(0,t.jsx)(n.li,{children:"Both A and B"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 4. Both A and B"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The commercial success of a computer depends on both performance and cost."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"498-the-main-objective-of-the-computer-system-is",children:"498. The main objective of the computer system is"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"To provide optimal power operation"}),"\n",(0,t.jsx)(n.li,{children:"To provide best performance at low cost"}),"\n",(0,t.jsx)(n.li,{children:"To provide speedy operation at low power consumption"}),"\n",(0,t.jsx)(n.li,{children:"All of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 2. To provide best performance at low cost"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The primary objective of a computer system is to deliver the best performance at the lowest possible cost."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"499-a-common-measure-of-performance-is",children:"499. A common measure of performance is:"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Price/performance ratio"}),"\n",(0,t.jsx)(n.li,{children:"Performance /price ratio"}),"\n",(0,t.jsx)(n.li,{children:"Operation/price ratio"}),"\n",(0,t.jsx)(n.li,{children:"None of the above"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 1. Price/performance ratio"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"The price/performance ratio is a common metric used to evaluate the efficiency of a computer system."}),"\n"]}),"\n"]}),"\n",(0,t.jsx)(n.h4,{id:"500-the-main-purpose-of-having-memory-hierarchy-is-to",children:"500. The main purpose of having memory hierarchy is to"}),"\n",(0,t.jsxs)(n.ol,{children:["\n",(0,t.jsx)(n.li,{children:"Reduce access time"}),"\n",(0,t.jsx)(n.li,{children:"Provide large capacity"}),"\n",(0,t.jsx)(n.li,{children:"Reduce propagation time"}),"\n",(0,t.jsx)(n.li,{children:"Both A and B"}),"\n"]}),"\n",(0,t.jsxs)(n.details,{children:["\n",(0,t.jsx)(n.summary,{children:"Show me the answer"}),"\n",(0,t.jsxs)(n.p,{children:[(0,t.jsx)(n.strong,{children:"Answer:"})," 4. Both A and B"]}),"\n",(0,t.jsx)(n.p,{children:(0,t.jsx)(n.strong,{children:"Explanation:"})}),"\n",(0,t.jsxs)(n.ul,{children:["\n",(0,t.jsx)(n.li,{children:"Memory hierarchy aims to reduce access time and provide large storage capacity."}),"\n"]}),"\n"]})]})}let l={MDXContent:function(){let e=arguments.length>0&&void 0!==arguments[0]?arguments[0]:{},{wrapper:n}=Object.assign({},(0,o.a)(),e.components);return n?(0,t.jsx)(n,{...e,children:(0,t.jsx)(d,{...e})}):d(e)},pageOpts:{filePath:"pages/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-10.md",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-10",timestamp:1738259121e3,pageMap:[{kind:"MdxPage",name:"index",route:"/"},{kind:"Folder",name:"license",route:"/license",children:[{kind:"Folder",name:"civil",route:"/license/civil",children:[{kind:"Folder",name:"1.-concept-of-basic-electrical-and-electronics-engineering",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering",children:[{kind:"MdxPage",name:"1.1-basic-concepts",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/1.1-basic-concepts"},{kind:"MdxPage",name:"1.2-network-theorems",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/1.2-network-theorems"},{kind:"MdxPage",name:"1.3-alternating-current-fundamentals",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/1.3-alternating-current-fundamentals"},{kind:"MdxPage",name:"1.4-semiconductor-device",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/1.4-semiconductor-device"},{kind:"MdxPage",name:"1.5-signal-generator",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/1.5-signal-generator"},{kind:"MdxPage",name:"1.6-amplifiers",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/1.6-amplifiers"},{kind:"Folder",name:"mcqs",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs",children:[{kind:"Folder",name:"mcqs-on-basic-electrical",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electrical",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electrical/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electrical/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]},{kind:"Folder",name:"mcqs-on-basic-electronics",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electronics",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electronics/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electronics/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]}]},{kind:"MdxPage",name:"README",route:"/license/civil/1.-concept-of-basic-electrical-and-electronics-engineering/README"},{kind:"Meta",data:{README:"README","1.1-basic-concepts":"1.1-basic-concepts","1.2-network-theorems":"1.2-network-theorems","1.3-alternating-current-fundamentals":"1.3-alternating-current-fundamentals","1.4-semiconductor-device":"1.4-semiconductor-device","1.5-signal-generator":"1.5-signal-generator","1.6-amplifiers":"1.6-amplifiers",mcqs:"MCQs"}}]},{kind:"Folder",name:"10.-project-planning-design-and-implementation",route:"/license/civil/10.-project-planning-design-and-implementation",children:[{kind:"MdxPage",name:"10.1-engineering-drawings-and-its-concepts",route:"/license/civil/10.-project-planning-design-and-implementation/10.1-engineering-drawings-and-its-concepts"},{kind:"MdxPage",name:"10.2-engineering-economics",route:"/license/civil/10.-project-planning-design-and-implementation/10.2-engineering-economics"},{kind:"MdxPage",name:"10.3-project-planning-and-scheduling",route:"/license/civil/10.-project-planning-design-and-implementation/10.3-project-planning-and-scheduling"},{kind:"MdxPage",name:"10.4-project-management",route:"/license/civil/10.-project-planning-design-and-implementation/10.4-project-management"},{kind:"MdxPage",name:"10.5-engineering-professional-practice",route:"/license/civil/10.-project-planning-design-and-implementation/10.5-engineering-professional-practice"},{kind:"MdxPage",name:"10.6-engineering-regulatory-body",route:"/license/civil/10.-project-planning-design-and-implementation/10.6-engineering-regulatory-body"},{kind:"Folder",name:"mcqs",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs",children:[{kind:"Folder",name:"mcqs-on-engineering-drawing",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-drawing",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-drawing/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-drawing/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]},{kind:"MdxPage",name:"mcqs-on-engineering-economics",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-economics"},{kind:"MdxPage",name:"mcqs-on-engineering-professional-practice",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-professional-practice"},{kind:"MdxPage",name:"mcqs-on-engineering-regulatory-body",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-regulatory-body"},{kind:"MdxPage",name:"mcqs-on-project-mangement",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-project-mangement"},{kind:"MdxPage",name:"mcqs-on-project-planning-and-scheduling",route:"/license/civil/10.-project-planning-design-and-implementation/mcqs/mcqs-on-project-planning-and-scheduling"},{kind:"Meta",data:{"mcqs-on-engineering-economics":"Mcqs on Engineering Economics","mcqs-on-engineering-professional-practice":"Mcqs on Engineering Professional Practice","mcqs-on-engineering-regulatory-body":"Mcqs on Engineering Regulatory Body","mcqs-on-project-mangement":"Mcqs on Project Mangement","mcqs-on-project-planning-and-scheduling":"Mcqs on Project Planning and Scheduling"}}]},{kind:"MdxPage",name:"README",route:"/license/civil/10.-project-planning-design-and-implementation/README"},{kind:"Meta",data:{README:"README","10.1-engineering-drawings-and-its-concepts":"10.1-engineering-drawings-and-its-concepts","10.2-engineering-economics":"10.2-engineering-economics","10.3-project-planning-and-scheduling":"10.3-project-planning-and-scheduling","10.4-project-management":"10.4-project-management","10.5-engineering-professional-practice":"10.5-engineering-professional-practice","10.6-engineering-regulatory-body":"10.6-engineering-regulatory-body",mcqs:"MCQs"}}]},{kind:"Folder",name:"2.-digital-logic-and-microprocessor",route:"/license/civil/2.-digital-logic-and-microprocessor",children:[{kind:"MdxPage",name:"2.1-digital-logic",route:"/license/civil/2.-digital-logic-and-microprocessor/2.1-digital-logic"},{kind:"MdxPage",name:"2.2-combinational-and-arithmetic-circuit",route:"/license/civil/2.-digital-logic-and-microprocessor/2.2-combinational-and-arithmetic-circuit"},{kind:"MdxPage",name:"2.3-sequential-logic-circuits",route:"/license/civil/2.-digital-logic-and-microprocessor/2.3-sequential-logic-circuits"},{kind:"MdxPage",name:"2.4-microprocessor",route:"/license/civil/2.-digital-logic-and-microprocessor/2.4-microprocessor"},{kind:"MdxPage",name:"2.5-microprocessor-system",route:"/license/civil/2.-digital-logic-and-microprocessor/2.5-microprocessor-system"},{kind:"MdxPage",name:"2.6-interrupt-operations",route:"/license/civil/2.-digital-logic-and-microprocessor/2.6-interrupt-operations"},{kind:"Folder",name:"mcqs",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs",children:[{kind:"Folder",name:"mcqs-on-digital-logic",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-1"},{kind:"MdxPage",name:"set-10",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-10"},{kind:"MdxPage",name:"set-11",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-11"},{kind:"MdxPage",name:"set-12",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-12"},{kind:"MdxPage",name:"set-2",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9","set-10":"Set 10","set-11":"Set 11","set-12":"Set 12"}}]},{kind:"Folder",name:"mcqs-on-microprocessor",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/civil/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9"}}]}]},{kind:"MdxPage",name:"README",route:"/license/civil/2.-digital-logic-and-microprocessor/README"},{kind:"Meta",data:{README:"README","2.1-digital-logic":"2.1-digital-logic","2.2-combinational-and-arithmetic-circuit":"2.2-combinational-and-arithmetic-circuit","2.3-sequential-logic-circuits":"2.3-sequential-logic-circuits","2.4-microprocessor":"2.4-microprocessor","2.5-microprocessor-system":"2.5-microprocessor-system","2.6-interrupt-operations":"2.6-interrupt-operations",mcqs:"MCQs"}}]},{kind:"Folder",name:"3.-programming-language-and-its-applications",route:"/license/civil/3.-programming-language-and-its-applications",children:[{kind:"MdxPage",name:"3.1-introduction-to-c-programming",route:"/license/civil/3.-programming-language-and-its-applications/3.1-introduction-to-c-programming"},{kind:"MdxPage",name:"3.2-pointers-structures-and-data-files",route:"/license/civil/3.-programming-language-and-its-applications/3.2-pointers-structures-and-data-files"},{kind:"MdxPage",name:"3.3-c++-language-constructs-with-objects-and-classes",route:"/license/civil/3.-programming-language-and-its-applications/3.3-c++-language-constructs-with-objects-and-classes"},{kind:"MdxPage",name:"3.4-features-of-object-oriented-programming",route:"/license/civil/3.-programming-language-and-its-applications/3.4-features-of-object-oriented-programming"},{kind:"MdxPage",name:"3.5-pure-virtual-functions-and-file-handling",route:"/license/civil/3.-programming-language-and-its-applications/3.5-pure-virtual-functions-and-file-handling"},{kind:"MdxPage",name:"3.6-generic-programming-and-exception-handling",route:"/license/civil/3.-programming-language-and-its-applications/3.6-generic-programming-and-exception-handling"},{kind:"Folder",name:"mcqs",route:"/license/civil/3.-programming-language-and-its-applications/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/3.-programming-language-and-its-applications/mcqs/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/3.-programming-language-and-its-applications/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/3.-programming-language-and-its-applications/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/3.-programming-language-and-its-applications/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/3.-programming-language-and-its-applications/mcqs/set-5"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5"}}]},{kind:"MdxPage",name:"README",route:"/license/civil/3.-programming-language-and-its-applications/README"},{kind:"Meta",data:{README:"README","3.1-introduction-to-c-programming":"3.1-introduction-to-c-programming","3.2-pointers-structures-and-data-files":"3.2-pointers-structures-and-data-files","3.3-c++-language-constructs-with-objects-and-classes":"3.3-c++-language-constructs-with-objects-and-classes","3.4-features-of-object-oriented-programming":"3.4-features-of-object-oriented-programming","3.5-pure-virtual-functions-and-file-handling":"3.5-pure-virtual-functions-and-file-handling","3.6-generic-programming-and-exception-handling":"3.6-generic-programming-and-exception-handling",mcqs:"MCQs"}}]},{kind:"Folder",name:"4.-computer-organization-and-embedded-system",route:"/license/civil/4.-computer-organization-and-embedded-system",children:[{kind:"MdxPage",name:"4.1-control-and-cpu",route:"/license/civil/4.-computer-organization-and-embedded-system/4.1-control-and-cpu"},{kind:"MdxPage",name:"4.2-computer-arithmetic-and-memory-system",route:"/license/civil/4.-computer-organization-and-embedded-system/4.2-computer-arithmetic-and-memory-system"},{kind:"MdxPage",name:"4.3-i-o-organization-and-multiprocessor",route:"/license/civil/4.-computer-organization-and-embedded-system/4.3-i-o-organization-and-multiprocessor"},{kind:"MdxPage",name:"4.4-embedded-system-design",route:"/license/civil/4.-computer-organization-and-embedded-system/4.4-embedded-system-design"},{kind:"MdxPage",name:"4.5-real-time-operating-and-control-systems",route:"/license/civil/4.-computer-organization-and-embedded-system/4.5-real-time-operating-and-control-systems"},{kind:"MdxPage",name:"4.6-hardware-description-language-vhdl-and-ic-technology",route:"/license/civil/4.-computer-organization-and-embedded-system/4.6-hardware-description-language-vhdl-and-ic-technology"},{kind:"Folder",name:"mcqs",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-1"},{kind:"MdxPage",name:"set-10",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-10"},{kind:"MdxPage",name:"set-11",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-11"},{kind:"MdxPage",name:"set-2",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9","set-10":"Set 10","set-11":"Set 11"}}]},{kind:"MdxPage",name:"README",route:"/license/civil/4.-computer-organization-and-embedded-system/README"},{kind:"Meta",data:{README:"README","4.1-control-and-cpu":"4.1-control-and-cpu","4.2-computer-arithmetic-and-memory-system":"4.2-computer-arithmetic-and-memory-system","4.3-i-o-organization-and-multiprocessor":"4.3-i-o-organization-and-multiprocessor","4.4-embedded-system-design":"4.4-embedded-system-design","4.5-real-time-operating-and-control-systems":"4.5-real-time-operating-and-control-systems","4.6-hardware-description-language-vhdl-and-ic-technology":"4.6-hardware-description-language-vhdl-and-ic-technology",mcqs:"MCQs"}}]},{kind:"Folder",name:"5.-concept-of-computer-network-and-network-security-system",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system",children:[{kind:"MdxPage",name:"5.1-introduction-to-computer-networks",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/5.1-introduction-to-computer-networks"},{kind:"MdxPage",name:"5.2-data-link-layer",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/5.2-data-link-layer"},{kind:"MdxPage",name:"5.3-network-layer",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/5.3-network-layer"},{kind:"MdxPage",name:"5.4-transport-layer",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/5.4-transport-layer"},{kind:"MdxPage",name:"5.5-application-layer",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/5.5-application-layer"},{kind:"MdxPage",name:"5.6-network-security",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/5.6-network-security"},{kind:"Folder",name:"mcqs",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs",children:[{kind:"Folder",name:"advanced-networking",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-6"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6"}}]},{kind:"Folder",name:"basic-networking",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/basic-networking",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/basic-networking/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/mcqs/basic-networking/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]}]},{kind:"MdxPage",name:"README",route:"/license/civil/5.-concept-of-computer-network-and-network-security-system/README"},{kind:"Meta",data:{README:"README","5.1-introduction-to-computer-networks":"5.1-introduction-to-computer-networks","5.2-data-link-layer":"5.2-data-link-layer","5.3-network-layer":"5.3-network-layer","5.4-transport-layer":"5.4-transport-layer","5.5-application-layer":"5.5-application-layer","5.6-network-security":"5.6-network-security",mcqs:"MCQs"}}]},{kind:"Folder",name:"6.-theory-of-computation-and-computer-graphics",route:"/license/civil/6.-theory-of-computation-and-computer-graphics",children:[{kind:"MdxPage",name:"6.1-introduction-to-finite-automata",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/6.1-introduction-to-finite-automata"},{kind:"MdxPage",name:"6.2-introduction-to-context-free-languages-cfl",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/6.2-introduction-to-context-free-languages-cfl"},{kind:"MdxPage",name:"6.3-turing-machines-tm",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/6.3-turing-machines-tm"},{kind:"MdxPage",name:"6.4-introduction-to-computer-graphics",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/6.4-introduction-to-computer-graphics"},{kind:"MdxPage",name:"6.5-two-dimensional-transformation",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/6.5-two-dimensional-transformation"},{kind:"MdxPage",name:"6.6-three-dimensional-transformation",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/6.6-three-dimensional-transformation"},{kind:"Folder",name:"mcqs",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs",children:[{kind:"Folder",name:"mcqs-on-computer-graphics",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-6"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6"}}]},{kind:"Folder",name:"mcqs-on-theory-of-computation",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation/set-3"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3"}}]}]},{kind:"MdxPage",name:"README",route:"/license/civil/6.-theory-of-computation-and-computer-graphics/README"},{kind:"Meta",data:{README:"README","6.1-introduction-to-finite-automata":"6.1-introduction-to-finite-automata","6.2-introduction-to-context-free-languages-cfl":"6.2-introduction-to-context-free-languages-cfl","6.3-turing-machines-tm":"6.3-turing-machines-tm","6.4-introduction-to-computer-graphics":"6.4-introduction-to-computer-graphics","6.5-two-dimensional-transformation":"6.5-two-dimensional-transformation","6.6-three-dimensional-transformation":"6.6-three-dimensional-transformation",mcqs:"MCQs"}}]},{kind:"Folder",name:"7.-data-structures-and-algorithm-database-system-and-operating-system",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system",children:[{kind:"MdxPage",name:"7.1-introduction-to-data-structures-lists-linked-lists-and-trees",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/7.1-introduction-to-data-structures-lists-linked-lists-and-trees"},{kind:"MdxPage",name:"7.2-sorting-searching-hashing-and-graphs",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/7.2-sorting-searching-hashing-and-graphs"},{kind:"MdxPage",name:"7.3-introduction-to-data-models-normalization-and-sql",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/7.3-introduction-to-data-models-normalization-and-sql"},{kind:"MdxPage",name:"7.4-transaction-processing-concurrency-control-and-crash-recovery",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/7.4-transaction-processing-concurrency-control-and-crash-recovery"},{kind:"MdxPage",name:"7.5-introduction-to-operating-system-and-process-management",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/7.5-introduction-to-operating-system-and-process-management"},{kind:"MdxPage",name:"7.6-memory-management-file-systems-and-system-administration",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/7.6-memory-management-file-systems-and-system-administration"},{kind:"Folder",name:"mcqs",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs",children:[{kind:"Folder",name:"mcqs-on-dbms",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dbms",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dbms/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dbms/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]},{kind:"Folder",name:"mcqs-on-dsa",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-6"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6"}}]},{kind:"Folder",name:"mcqs-on-operating-system",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-1"},{kind:"MdxPage",name:"set-10",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-10"},{kind:"MdxPage",name:"set-11",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-11"},{kind:"MdxPage",name:"set-12",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-12"},{kind:"MdxPage",name:"set-2",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9","set-10":"Set 10","set-11":"Set 11","set-12":"Set 12"}}]}]},{kind:"MdxPage",name:"README",route:"/license/civil/7.-data-structures-and-algorithm-database-system-and-operating-system/README"},{kind:"Meta",data:{README:"README","7.1-introduction-to-data-structures-lists-linked-lists-and-trees":"7.1-introduction-to-data-structures-lists-linked-lists-and-trees","7.2-sorting-searching-hashing-and-graphs":"7.2-sorting-searching-hashing-and-graphs","7.3-introduction-to-data-models-normalization-and-sql":"7.3-introduction-to-data-models-normalization-and-sql","7.4-transaction-processing-concurrency-control-and-crash-recovery":"7.4-transaction-processing-concurrency-control-and-crash-recovery","7.5-introduction-to-operating-system-and-process-management":"7.5-introduction-to-operating-system-and-process-management","7.6-memory-management-file-systems-and-system-administration":"7.6-memory-management-file-systems-and-system-administration",mcqs:"MCQs"}}]},{kind:"Folder",name:"8.-software-engineering-and-object-oriented-analysis-and-design",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design",children:[{kind:"MdxPage",name:"8.1-software-process-and-requirements",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/8.1-software-process-and-requirements"},{kind:"MdxPage",name:"8.2-software-design",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/8.2-software-design"},{kind:"MdxPage",name:"8.3-software-testing-cost-estimation-quality-management-and-configuration-management",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/8.3-software-testing-cost-estimation-quality-management-and-configuration-management"},{kind:"MdxPage",name:"8.4-object-oriented-fundamentals-and-analysis",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/8.4-object-oriented-fundamentals-and-analysis"},{kind:"MdxPage",name:"8.5-object-oriented-design",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/8.5-object-oriented-design"},{kind:"MdxPage",name:"8.6-object-oriented-design-implementation",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/8.6-object-oriented-design-implementation"},{kind:"Folder",name:"mcqs",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9"}}]},{kind:"MdxPage",name:"README",route:"/license/civil/8.-software-engineering-and-object-oriented-analysis-and-design/README"},{kind:"Meta",data:{README:"README","8.1-software-process-and-requirements":"8.1-software-process-and-requirements","8.2-software-design":"8.2-software-design","8.3-software-testing-cost-estimation-quality-management-and-configuration-management":"8.3-software-testing-cost-estimation-quality-management-and-configuration-management","8.4-object-oriented-fundamentals-and-analysis":"8.4-object-oriented-fundamentals-and-analysis","8.5-object-oriented-design":"8.5-object-oriented-design","8.6-object-oriented-design-implementation":"8.6-object-oriented-design-implementation",mcqs:"MCQs"}}]},{kind:"Folder",name:"9.-artificial-intelligence-and-neural-networks",route:"/license/civil/9.-artificial-intelligence-and-neural-networks",children:[{kind:"MdxPage",name:"9.1-introduction-to-ai-and-intelligent-agents",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/9.1-introduction-to-ai-and-intelligent-agents"},{kind:"MdxPage",name:"9.2-problem-solving-and-searching-techniques",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/9.2-problem-solving-and-searching-techniques"},{kind:"MdxPage",name:"9.3-knowledge-representation",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/9.3-knowledge-representation"},{kind:"MdxPage",name:"9.4-expert-system-and-natural-language-processing",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/9.4-expert-system-and-natural-language-processing"},{kind:"MdxPage",name:"9.5-machine-learning",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/9.5-machine-learning"},{kind:"MdxPage",name:"9.6-neural-networks",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/9.6-neural-networks"},{kind:"Folder",name:"mcqs",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/mcqs/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9"}}]},{kind:"MdxPage",name:"README",route:"/license/civil/9.-artificial-intelligence-and-neural-networks/README"},{kind:"Meta",data:{README:"README","9.1-introduction-to-ai-and-intelligent-agents":"9.1-introduction-to-ai-and-intelligent-agents","9.2-problem-solving-and-searching-techniques":"9.2-problem-solving-and-searching-techniques","9.3-knowledge-representation":"9.3-knowledge-representation","9.4-expert-system-and-natural-language-processing":"9.4-expert-system-and-natural-language-processing","9.5-machine-learning":"9.5-machine-learning","9.6-neural-networks":"9.6-neural-networks",mcqs:"MCQs"}}]},{kind:"MdxPage",name:"index",route:"/license/civil"},{kind:"Meta",data:{index:"Introduction","1.-concept-of-basic-electrical-and-electronics-engineering":"1. Concept-of-basic-electrical-and-electronics-engineering","2.-digital-logic-and-microprocessor":"2. Digital-logic-and-microprocessor","3.-programming-language-and-its-applications":"3. Programming-language-and-its-applications","4.-computer-organization-and-embedded-system":"4. Computer-organization-and-embedded-system","5.-concept-of-computer-network-and-network-security-system":"5. Concept-of-computer-network-and-network-security-system","6.-theory-of-computation-and-computer-graphics":"6. Theory-of-computation-and-computer-graphics","7.-data-structures-and-algorithm-database-system-and-operating-system":"7. Data-structures-and-algorithm-database-system-and-operating-system","8.-software-engineering-and-object-oriented-analysis-and-design":"8. Software-engineering-and-object-oriented-analysis-and-design","9.-artificial-intelligence-and-neural-networks":"9. Artificial-intelligence-and-neural-networks","10.-project-planning-design-and-implementation":"10. Project-planning-design-and-implementation"}}]},{kind:"Folder",name:"computer",route:"/license/computer",children:[{kind:"Folder",name:"1.-concept-of-basic-electrical-and-electronics-engineering",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering",children:[{kind:"MdxPage",name:"1.1-basic-concepts",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/1.1-basic-concepts"},{kind:"MdxPage",name:"1.2-network-theorems",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/1.2-network-theorems"},{kind:"MdxPage",name:"1.3-alternating-current-fundamentals",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/1.3-alternating-current-fundamentals"},{kind:"MdxPage",name:"1.4-semiconductor-device",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/1.4-semiconductor-device"},{kind:"MdxPage",name:"1.5-signal-generator",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/1.5-signal-generator"},{kind:"MdxPage",name:"1.6-amplifiers",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/1.6-amplifiers"},{kind:"Folder",name:"mcqs",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs",children:[{kind:"Folder",name:"mcqs-on-basic-electrical",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electrical",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electrical/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electrical/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]},{kind:"Folder",name:"mcqs-on-basic-electronics",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electronics",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electronics/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/mcqs/mcqs-on-basic-electronics/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]}]},{kind:"MdxPage",name:"README",route:"/license/computer/1.-concept-of-basic-electrical-and-electronics-engineering/README"},{kind:"Meta",data:{README:"README","1.1-basic-concepts":"1.1-basic-concepts","1.2-network-theorems":"1.2-network-theorems","1.3-alternating-current-fundamentals":"1.3-alternating-current-fundamentals","1.4-semiconductor-device":"1.4-semiconductor-device","1.5-signal-generator":"1.5-signal-generator","1.6-amplifiers":"1.6-amplifiers",mcqs:"MCQs"}}]},{kind:"Folder",name:"10.-project-planning-design-and-implementation",route:"/license/computer/10.-project-planning-design-and-implementation",children:[{kind:"MdxPage",name:"10.1-engineering-drawings-and-its-concepts",route:"/license/computer/10.-project-planning-design-and-implementation/10.1-engineering-drawings-and-its-concepts"},{kind:"MdxPage",name:"10.2-engineering-economics",route:"/license/computer/10.-project-planning-design-and-implementation/10.2-engineering-economics"},{kind:"MdxPage",name:"10.3-project-planning-and-scheduling",route:"/license/computer/10.-project-planning-design-and-implementation/10.3-project-planning-and-scheduling"},{kind:"MdxPage",name:"10.4-project-management",route:"/license/computer/10.-project-planning-design-and-implementation/10.4-project-management"},{kind:"MdxPage",name:"10.5-engineering-professional-practice",route:"/license/computer/10.-project-planning-design-and-implementation/10.5-engineering-professional-practice"},{kind:"MdxPage",name:"10.6-engineering-regulatory-body",route:"/license/computer/10.-project-planning-design-and-implementation/10.6-engineering-regulatory-body"},{kind:"Folder",name:"mcqs",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs",children:[{kind:"Folder",name:"mcqs-on-engineering-drawing",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-drawing",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-drawing/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-drawing/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]},{kind:"MdxPage",name:"mcqs-on-engineering-economics",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-economics"},{kind:"MdxPage",name:"mcqs-on-engineering-professional-practice",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-professional-practice"},{kind:"MdxPage",name:"mcqs-on-engineering-regulatory-body",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-engineering-regulatory-body"},{kind:"MdxPage",name:"mcqs-on-project-mangement",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-project-mangement"},{kind:"MdxPage",name:"mcqs-on-project-planning-and-scheduling",route:"/license/computer/10.-project-planning-design-and-implementation/mcqs/mcqs-on-project-planning-and-scheduling"},{kind:"Meta",data:{"mcqs-on-engineering-economics":"Mcqs on Engineering Economics","mcqs-on-engineering-professional-practice":"Mcqs on Engineering Professional Practice","mcqs-on-engineering-regulatory-body":"Mcqs on Engineering Regulatory Body","mcqs-on-project-mangement":"Mcqs on Project Mangement","mcqs-on-project-planning-and-scheduling":"Mcqs on Project Planning and Scheduling"}}]},{kind:"MdxPage",name:"README",route:"/license/computer/10.-project-planning-design-and-implementation/README"},{kind:"Meta",data:{README:"README","10.1-engineering-drawings-and-its-concepts":"10.1-engineering-drawings-and-its-concepts","10.2-engineering-economics":"10.2-engineering-economics","10.3-project-planning-and-scheduling":"10.3-project-planning-and-scheduling","10.4-project-management":"10.4-project-management","10.5-engineering-professional-practice":"10.5-engineering-professional-practice","10.6-engineering-regulatory-body":"10.6-engineering-regulatory-body",mcqs:"MCQs"}}]},{kind:"Folder",name:"2.-digital-logic-and-microprocessor",route:"/license/computer/2.-digital-logic-and-microprocessor",children:[{kind:"MdxPage",name:"2.1-digital-logic",route:"/license/computer/2.-digital-logic-and-microprocessor/2.1-digital-logic"},{kind:"MdxPage",name:"2.2-combinational-and-arithmetic-circuit",route:"/license/computer/2.-digital-logic-and-microprocessor/2.2-combinational-and-arithmetic-circuit"},{kind:"MdxPage",name:"2.3-sequential-logic-circuits",route:"/license/computer/2.-digital-logic-and-microprocessor/2.3-sequential-logic-circuits"},{kind:"MdxPage",name:"2.4-microprocessor",route:"/license/computer/2.-digital-logic-and-microprocessor/2.4-microprocessor"},{kind:"MdxPage",name:"2.5-microprocessor-system",route:"/license/computer/2.-digital-logic-and-microprocessor/2.5-microprocessor-system"},{kind:"MdxPage",name:"2.6-interrupt-operations",route:"/license/computer/2.-digital-logic-and-microprocessor/2.6-interrupt-operations"},{kind:"Folder",name:"mcqs",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs",children:[{kind:"Folder",name:"mcqs-on-digital-logic",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-1"},{kind:"MdxPage",name:"set-10",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-10"},{kind:"MdxPage",name:"set-11",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-11"},{kind:"MdxPage",name:"set-12",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-12"},{kind:"MdxPage",name:"set-2",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-digital-logic/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9","set-10":"Set 10","set-11":"Set 11","set-12":"Set 12"}}]},{kind:"Folder",name:"mcqs-on-microprocessor",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/computer/2.-digital-logic-and-microprocessor/mcqs/mcqs-on-microprocessor/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9"}}]}]},{kind:"MdxPage",name:"README",route:"/license/computer/2.-digital-logic-and-microprocessor/README"},{kind:"Meta",data:{README:"README","2.1-digital-logic":"2.1-digital-logic","2.2-combinational-and-arithmetic-circuit":"2.2-combinational-and-arithmetic-circuit","2.3-sequential-logic-circuits":"2.3-sequential-logic-circuits","2.4-microprocessor":"2.4-microprocessor","2.5-microprocessor-system":"2.5-microprocessor-system","2.6-interrupt-operations":"2.6-interrupt-operations",mcqs:"MCQs"}}]},{kind:"Folder",name:"3.-programming-language-and-its-applications",route:"/license/computer/3.-programming-language-and-its-applications",children:[{kind:"MdxPage",name:"3.1-introduction-to-c-programming",route:"/license/computer/3.-programming-language-and-its-applications/3.1-introduction-to-c-programming"},{kind:"MdxPage",name:"3.2-pointers-structures-and-data-files",route:"/license/computer/3.-programming-language-and-its-applications/3.2-pointers-structures-and-data-files"},{kind:"MdxPage",name:"3.3-c++-language-constructs-with-objects-and-classes",route:"/license/computer/3.-programming-language-and-its-applications/3.3-c++-language-constructs-with-objects-and-classes"},{kind:"MdxPage",name:"3.4-features-of-object-oriented-programming",route:"/license/computer/3.-programming-language-and-its-applications/3.4-features-of-object-oriented-programming"},{kind:"MdxPage",name:"3.5-pure-virtual-functions-and-file-handling",route:"/license/computer/3.-programming-language-and-its-applications/3.5-pure-virtual-functions-and-file-handling"},{kind:"MdxPage",name:"3.6-generic-programming-and-exception-handling",route:"/license/computer/3.-programming-language-and-its-applications/3.6-generic-programming-and-exception-handling"},{kind:"Folder",name:"mcqs",route:"/license/computer/3.-programming-language-and-its-applications/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/3.-programming-language-and-its-applications/mcqs/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/3.-programming-language-and-its-applications/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/3.-programming-language-and-its-applications/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/3.-programming-language-and-its-applications/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/3.-programming-language-and-its-applications/mcqs/set-5"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5"}}]},{kind:"MdxPage",name:"README",route:"/license/computer/3.-programming-language-and-its-applications/README"},{kind:"Meta",data:{README:"README","3.1-introduction-to-c-programming":"3.1-introduction-to-c-programming","3.2-pointers-structures-and-data-files":"3.2-pointers-structures-and-data-files","3.3-c++-language-constructs-with-objects-and-classes":"3.3-c++-language-constructs-with-objects-and-classes","3.4-features-of-object-oriented-programming":"3.4-features-of-object-oriented-programming","3.5-pure-virtual-functions-and-file-handling":"3.5-pure-virtual-functions-and-file-handling","3.6-generic-programming-and-exception-handling":"3.6-generic-programming-and-exception-handling",mcqs:"MCQs"}}]},{kind:"Folder",name:"4.-computer-organization-and-embedded-system",route:"/license/computer/4.-computer-organization-and-embedded-system",children:[{kind:"MdxPage",name:"4.1-control-and-cpu",route:"/license/computer/4.-computer-organization-and-embedded-system/4.1-control-and-cpu"},{kind:"MdxPage",name:"4.2-computer-arithmetic-and-memory-system",route:"/license/computer/4.-computer-organization-and-embedded-system/4.2-computer-arithmetic-and-memory-system"},{kind:"MdxPage",name:"4.3-i-o-organization-and-multiprocessor",route:"/license/computer/4.-computer-organization-and-embedded-system/4.3-i-o-organization-and-multiprocessor"},{kind:"MdxPage",name:"4.4-embedded-system-design",route:"/license/computer/4.-computer-organization-and-embedded-system/4.4-embedded-system-design"},{kind:"MdxPage",name:"4.5-real-time-operating-and-control-systems",route:"/license/computer/4.-computer-organization-and-embedded-system/4.5-real-time-operating-and-control-systems"},{kind:"MdxPage",name:"4.6-hardware-description-language-vhdl-and-ic-technology",route:"/license/computer/4.-computer-organization-and-embedded-system/4.6-hardware-description-language-vhdl-and-ic-technology"},{kind:"Folder",name:"mcqs",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-1"},{kind:"MdxPage",name:"set-10",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-10"},{kind:"MdxPage",name:"set-11",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-11"},{kind:"MdxPage",name:"set-2",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/computer/4.-computer-organization-and-embedded-system/mcqs/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9","set-10":"Set 10","set-11":"Set 11"}}]},{kind:"MdxPage",name:"README",route:"/license/computer/4.-computer-organization-and-embedded-system/README"},{kind:"Meta",data:{README:"README","4.1-control-and-cpu":"4.1-control-and-cpu","4.2-computer-arithmetic-and-memory-system":"4.2-computer-arithmetic-and-memory-system","4.3-i-o-organization-and-multiprocessor":"4.3-i-o-organization-and-multiprocessor","4.4-embedded-system-design":"4.4-embedded-system-design","4.5-real-time-operating-and-control-systems":"4.5-real-time-operating-and-control-systems","4.6-hardware-description-language-vhdl-and-ic-technology":"4.6-hardware-description-language-vhdl-and-ic-technology",mcqs:"MCQs"}}]},{kind:"Folder",name:"5.-concept-of-computer-network-and-network-security-system",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system",children:[{kind:"MdxPage",name:"5.1-introduction-to-computer-networks",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/5.1-introduction-to-computer-networks"},{kind:"MdxPage",name:"5.2-data-link-layer",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/5.2-data-link-layer"},{kind:"MdxPage",name:"5.3-network-layer",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/5.3-network-layer"},{kind:"MdxPage",name:"5.4-transport-layer",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/5.4-transport-layer"},{kind:"MdxPage",name:"5.5-application-layer",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/5.5-application-layer"},{kind:"MdxPage",name:"5.6-network-security",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/5.6-network-security"},{kind:"Folder",name:"mcqs",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs",children:[{kind:"Folder",name:"advanced-networking",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/advanced-networking/set-6"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6"}}]},{kind:"Folder",name:"basic-networking",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/basic-networking",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/basic-networking/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/mcqs/basic-networking/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]}]},{kind:"MdxPage",name:"README",route:"/license/computer/5.-concept-of-computer-network-and-network-security-system/README"},{kind:"Meta",data:{README:"README","5.1-introduction-to-computer-networks":"5.1-introduction-to-computer-networks","5.2-data-link-layer":"5.2-data-link-layer","5.3-network-layer":"5.3-network-layer","5.4-transport-layer":"5.4-transport-layer","5.5-application-layer":"5.5-application-layer","5.6-network-security":"5.6-network-security",mcqs:"MCQs"}}]},{kind:"Folder",name:"6.-theory-of-computation-and-computer-graphics",route:"/license/computer/6.-theory-of-computation-and-computer-graphics",children:[{kind:"MdxPage",name:"6.1-introduction-to-finite-automata",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/6.1-introduction-to-finite-automata"},{kind:"MdxPage",name:"6.2-introduction-to-context-free-languages-cfl",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/6.2-introduction-to-context-free-languages-cfl"},{kind:"MdxPage",name:"6.3-turing-machines-tm",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/6.3-turing-machines-tm"},{kind:"MdxPage",name:"6.4-introduction-to-computer-graphics",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/6.4-introduction-to-computer-graphics"},{kind:"MdxPage",name:"6.5-two-dimensional-transformation",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/6.5-two-dimensional-transformation"},{kind:"MdxPage",name:"6.6-three-dimensional-transformation",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/6.6-three-dimensional-transformation"},{kind:"Folder",name:"mcqs",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs",children:[{kind:"Folder",name:"mcqs-on-computer-graphics",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-computer-graphics/set-6"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6"}}]},{kind:"Folder",name:"mcqs-on-theory-of-computation",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/mcqs/mcqs-on-theory-of-computation/set-3"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3"}}]}]},{kind:"MdxPage",name:"README",route:"/license/computer/6.-theory-of-computation-and-computer-graphics/README"},{kind:"Meta",data:{README:"README","6.1-introduction-to-finite-automata":"6.1-introduction-to-finite-automata","6.2-introduction-to-context-free-languages-cfl":"6.2-introduction-to-context-free-languages-cfl","6.3-turing-machines-tm":"6.3-turing-machines-tm","6.4-introduction-to-computer-graphics":"6.4-introduction-to-computer-graphics","6.5-two-dimensional-transformation":"6.5-two-dimensional-transformation","6.6-three-dimensional-transformation":"6.6-three-dimensional-transformation",mcqs:"MCQs"}}]},{kind:"Folder",name:"7.-data-structures-and-algorithm-database-system-and-operating-system",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system",children:[{kind:"MdxPage",name:"7.1-introduction-to-data-structures-lists-linked-lists-and-trees",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/7.1-introduction-to-data-structures-lists-linked-lists-and-trees"},{kind:"MdxPage",name:"7.2-sorting-searching-hashing-and-graphs",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/7.2-sorting-searching-hashing-and-graphs"},{kind:"MdxPage",name:"7.3-introduction-to-data-models-normalization-and-sql",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/7.3-introduction-to-data-models-normalization-and-sql"},{kind:"MdxPage",name:"7.4-transaction-processing-concurrency-control-and-crash-recovery",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/7.4-transaction-processing-concurrency-control-and-crash-recovery"},{kind:"MdxPage",name:"7.5-introduction-to-operating-system-and-process-management",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/7.5-introduction-to-operating-system-and-process-management"},{kind:"MdxPage",name:"7.6-memory-management-file-systems-and-system-administration",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/7.6-memory-management-file-systems-and-system-administration"},{kind:"Folder",name:"mcqs",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs",children:[{kind:"Folder",name:"mcqs-on-dbms",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dbms",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dbms/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dbms/set-2"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2"}}]},{kind:"Folder",name:"mcqs-on-dsa",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-dsa/set-6"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6"}}]},{kind:"Folder",name:"mcqs-on-operating-system",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-1"},{kind:"MdxPage",name:"set-10",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-10"},{kind:"MdxPage",name:"set-11",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-11"},{kind:"MdxPage",name:"set-12",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-12"},{kind:"MdxPage",name:"set-2",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/mcqs/mcqs-on-operating-system/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9","set-10":"Set 10","set-11":"Set 11","set-12":"Set 12"}}]}]},{kind:"MdxPage",name:"README",route:"/license/computer/7.-data-structures-and-algorithm-database-system-and-operating-system/README"},{kind:"Meta",data:{README:"README","7.1-introduction-to-data-structures-lists-linked-lists-and-trees":"7.1-introduction-to-data-structures-lists-linked-lists-and-trees","7.2-sorting-searching-hashing-and-graphs":"7.2-sorting-searching-hashing-and-graphs","7.3-introduction-to-data-models-normalization-and-sql":"7.3-introduction-to-data-models-normalization-and-sql","7.4-transaction-processing-concurrency-control-and-crash-recovery":"7.4-transaction-processing-concurrency-control-and-crash-recovery","7.5-introduction-to-operating-system-and-process-management":"7.5-introduction-to-operating-system-and-process-management","7.6-memory-management-file-systems-and-system-administration":"7.6-memory-management-file-systems-and-system-administration",mcqs:"MCQs"}}]},{kind:"Folder",name:"8.-software-engineering-and-object-oriented-analysis-and-design",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design",children:[{kind:"MdxPage",name:"8.1-software-process-and-requirements",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/8.1-software-process-and-requirements"},{kind:"MdxPage",name:"8.2-software-design",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/8.2-software-design"},{kind:"MdxPage",name:"8.3-software-testing-cost-estimation-quality-management-and-configuration-management",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/8.3-software-testing-cost-estimation-quality-management-and-configuration-management"},{kind:"MdxPage",name:"8.4-object-oriented-fundamentals-and-analysis",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/8.4-object-oriented-fundamentals-and-analysis"},{kind:"MdxPage",name:"8.5-object-oriented-design",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/8.5-object-oriented-design"},{kind:"MdxPage",name:"8.6-object-oriented-design-implementation",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/8.6-object-oriented-design-implementation"},{kind:"Folder",name:"mcqs",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/mcqs/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9"}}]},{kind:"MdxPage",name:"README",route:"/license/computer/8.-software-engineering-and-object-oriented-analysis-and-design/README"},{kind:"Meta",data:{README:"README","8.1-software-process-and-requirements":"8.1-software-process-and-requirements","8.2-software-design":"8.2-software-design","8.3-software-testing-cost-estimation-quality-management-and-configuration-management":"8.3-software-testing-cost-estimation-quality-management-and-configuration-management","8.4-object-oriented-fundamentals-and-analysis":"8.4-object-oriented-fundamentals-and-analysis","8.5-object-oriented-design":"8.5-object-oriented-design","8.6-object-oriented-design-implementation":"8.6-object-oriented-design-implementation",mcqs:"MCQs"}}]},{kind:"Folder",name:"9.-artificial-intelligence-and-neural-networks",route:"/license/computer/9.-artificial-intelligence-and-neural-networks",children:[{kind:"MdxPage",name:"9.1-introduction-to-ai-and-intelligent-agents",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/9.1-introduction-to-ai-and-intelligent-agents"},{kind:"MdxPage",name:"9.2-problem-solving-and-searching-techniques",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/9.2-problem-solving-and-searching-techniques"},{kind:"MdxPage",name:"9.3-knowledge-representation",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/9.3-knowledge-representation"},{kind:"MdxPage",name:"9.4-expert-system-and-natural-language-processing",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/9.4-expert-system-and-natural-language-processing"},{kind:"MdxPage",name:"9.5-machine-learning",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/9.5-machine-learning"},{kind:"MdxPage",name:"9.6-neural-networks",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/9.6-neural-networks"},{kind:"Folder",name:"mcqs",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs",children:[{kind:"MdxPage",name:"set-1",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-1"},{kind:"MdxPage",name:"set-2",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-2"},{kind:"MdxPage",name:"set-3",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-3"},{kind:"MdxPage",name:"set-4",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-4"},{kind:"MdxPage",name:"set-5",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-5"},{kind:"MdxPage",name:"set-6",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-6"},{kind:"MdxPage",name:"set-7",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-7"},{kind:"MdxPage",name:"set-8",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-8"},{kind:"MdxPage",name:"set-9",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/mcqs/set-9"},{kind:"Meta",data:{"set-1":"Set 1","set-2":"Set 2","set-3":"Set 3","set-4":"Set 4","set-5":"Set 5","set-6":"Set 6","set-7":"Set 7","set-8":"Set 8","set-9":"Set 9"}}]},{kind:"MdxPage",name:"README",route:"/license/computer/9.-artificial-intelligence-and-neural-networks/README"},{kind:"Meta",data:{README:"README","9.1-introduction-to-ai-and-intelligent-agents":"9.1-introduction-to-ai-and-intelligent-agents","9.2-problem-solving-and-searching-techniques":"9.2-problem-solving-and-searching-techniques","9.3-knowledge-representation":"9.3-knowledge-representation","9.4-expert-system-and-natural-language-processing":"9.4-expert-system-and-natural-language-processing","9.5-machine-learning":"9.5-machine-learning","9.6-neural-networks":"9.6-neural-networks",mcqs:"MCQs"}}]},{kind:"MdxPage",name:"index",route:"/license/computer"},{kind:"Folder",name:"questions-sets",route:"/license/computer/questions-sets",children:[{kind:"Folder",name:"model-set-computer-engineering-by-nec",route:"/license/computer/questions-sets/model-set-computer-engineering-by-nec",children:[{kind:"MdxPage",name:"long-questions-20-2-40-marks",route:"/license/computer/questions-sets/model-set-computer-engineering-by-nec/long-questions-20-2-40-marks"},{kind:"MdxPage",name:"short-questions-60-1-60-marks",route:"/license/computer/questions-sets/model-set-computer-engineering-by-nec/short-questions-60-1-60-marks"},{kind:"Meta",data:{"long-questions-20-2-40-marks":"Long Questions 20 2 40 Marks","short-questions-60-1-60-marks":"Short Questions 60 1 60 Marks"}}]},{kind:"Folder",name:"model-set-software-engineering-by-nec",route:"/license/computer/questions-sets/model-set-software-engineering-by-nec",children:[{kind:"MdxPage",name:"long-questions-20-2-40-marks",route:"/license/computer/questions-sets/model-set-software-engineering-by-nec/long-questions-20-2-40-marks"},{kind:"MdxPage",name:"short-questions-60-1-60-marks",route:"/license/computer/questions-sets/model-set-software-engineering-by-nec/short-questions-60-1-60-marks"},{kind:"Meta",data:{"long-questions-20-2-40-marks":"Long Questions 20 2 40 Marks","short-questions-60-1-60-marks":"Short Questions 60 1 60 Marks"}}]},{kind:"Folder",name:"set-1-chaitra-2080",route:"/license/computer/questions-sets/set-1-chaitra-2080",children:[{kind:"MdxPage",name:"long-questions-20-2-40-marks",route:"/license/computer/questions-sets/set-1-chaitra-2080/long-questions-20-2-40-marks"},{kind:"MdxPage",name:"short-questions-60-1-60-marks",route:"/license/computer/questions-sets/set-1-chaitra-2080/short-questions-60-1-60-marks"},{kind:"Meta",data:{"long-questions-20-2-40-marks":"Long Questions 20 2 40 Marks","short-questions-60-1-60-marks":"Short Questions 60 1 60 Marks"}}]},{kind:"Folder",name:"set-2-aasadh-2081",route:"/license/computer/questions-sets/set-2-aasadh-2081",children:[{kind:"MdxPage",name:"long-questions-20-2-40-marks",route:"/license/computer/questions-sets/set-2-aasadh-2081/long-questions-20-2-40-marks"},{kind:"MdxPage",name:"short-questions-60-1-60-marks",route:"/license/computer/questions-sets/set-2-aasadh-2081/short-questions-60-1-60-marks"},{kind:"Meta",data:{"long-questions-20-2-40-marks":"Long Questions 20 2 40 Marks","short-questions-60-1-60-marks":"Short Questions 60 1 60 Marks"}}]},{kind:"Folder",name:"set-3-asojh-2080",route:"/license/computer/questions-sets/set-3-asojh-2080",children:[{kind:"MdxPage",name:"long-questions-20-2-40-marks",route:"/license/computer/questions-sets/set-3-asojh-2080/long-questions-20-2-40-marks"},{kind:"MdxPage",name:"short-questions-60-1-60-marks",route:"/license/computer/questions-sets/set-3-asojh-2080/short-questions-60-1-60-marks",frontMatter:{layout:{title:{visible:!0},description:{visible:!0},tableOfContents:{visible:!0},outline:{visible:!0},pagination:{visible:!0}}}},{kind:"Meta",data:{"long-questions-20-2-40-marks":"Long Questions 20 2 40 Marks","short-questions-60-1-60-marks":"Short Questions 60 1 60 Marks"}}]},{kind:"Meta",data:{"set-1-chaitra-2080":"set-1-chaitra-2080","set-2-aasadh-2081":"set-2-aasadh-2081","set-3-asojh-2080":"set-3-asojh-2080","model-set-computer-engineering-by-nec":"model-set-computer-engineering-by-nec","model-set-software-engineering-by-nec":"model-set-software-engineering-by-nec"}}]},{kind:"Meta",data:{index:"Introduction","1.-concept-of-basic-electrical-and-electronics-engineering":"1. Concept-of-basic-electrical-and-electronics-engineering","2.-digital-logic-and-microprocessor":"2. Digital-logic-and-microprocessor","3.-programming-language-and-its-applications":"3. Programming-language-and-its-applications","4.-computer-organization-and-embedded-system":"4. Computer-organization-and-embedded-system","5.-concept-of-computer-network-and-network-security-system":"5. Concept-of-computer-network-and-network-security-system","6.-theory-of-computation-and-computer-graphics":"6. Theory-of-computation-and-computer-graphics","7.-data-structures-and-algorithm-database-system-and-operating-system":"7. Data-structures-and-algorithm-database-system-and-operating-system","8.-software-engineering-and-object-oriented-analysis-and-design":"8. Software-engineering-and-object-oriented-analysis-and-design","9.-artificial-intelligence-and-neural-networks":"9. Artificial-intelligence-and-neural-networks","10.-project-planning-design-and-implementation":"10. Project-planning-design-and-implementation"}}]},{kind:"Meta",data:{computer:{title:"Computer",type:"page"},civil:{title:"Civil",type:"page"}}}]},{kind:"Folder",name:"loksewa",route:"/loksewa",children:[{kind:"Folder",name:"civil",route:"/loksewa/civil",children:[{kind:"MdxPage",name:"computer-operator",route:"/loksewa/civil/computer-operator"},{kind:"MdxPage",name:"computer-technician",route:"/loksewa/civil/computer-technician"},{kind:"MdxPage",name:"index",route:"/loksewa/civil"},{kind:"Meta",data:{index:"Introduction","computer-operator":"Computer Operator","computer-technician":"Computer Technician"}}]},{kind:"Folder",name:"computer",route:"/loksewa/computer",children:[{kind:"MdxPage",name:"computer-operator",route:"/loksewa/computer/computer-operator"},{kind:"MdxPage",name:"computer-technician",route:"/loksewa/computer/computer-technician"},{kind:"MdxPage",name:"index",route:"/loksewa/computer"},{kind:"Meta",data:{index:"Introduction","computer-operator":"Computer Operator","computer-technician":"Computer Technician"}}]},{kind:"Meta",data:{computer:{title:"Computer",type:"page"},civil:{title:"Civil",type:"page"}}}]},{kind:"Folder",name:"masters",route:"/masters",children:[{kind:"Folder",name:"civil",route:"/masters/civil",children:[{kind:"MdxPage",name:"index",route:"/masters/civil"},{kind:"Folder",name:"ioe-tu",route:"/masters/civil/ioe-tu",children:[{kind:"MdxPage",name:"courses",route:"/masters/civil/ioe-tu/courses"},{kind:"MdxPage",name:"syllabus",route:"/masters/civil/ioe-tu/syllabus"},{kind:"Meta",data:{courses:"Courses",syllabus:"Syllabus"}}]},{kind:"Folder",name:"iost-tu",route:"/masters/civil/iost-tu",children:[{kind:"MdxPage",name:"courses",route:"/masters/civil/iost-tu/courses"},{kind:"MdxPage",name:"syllabus",route:"/masters/civil/iost-tu/syllabus"},{kind:"Meta",data:{courses:"Courses",syllabus:"Syllabus"}}]},{kind:"Meta",data:{index:"Introduction","ioe-tu":"IOE, TU","iost-tu":"IOST, TU"}}]},{kind:"Folder",name:"computer",route:"/masters/computer",children:[{kind:"MdxPage",name:"index",route:"/masters/computer"},{kind:"Folder",name:"ioe-tu",route:"/masters/computer/ioe-tu",children:[{kind:"MdxPage",name:"courses",route:"/masters/computer/ioe-tu/courses"},{kind:"MdxPage",name:"syllabus",route:"/masters/computer/ioe-tu/syllabus"},{kind:"Meta",data:{courses:"Courses",syllabus:"Syllabus"}}]},{kind:"Folder",name:"iost-tu",route:"/masters/computer/iost-tu",children:[{kind:"MdxPage",name:"courses",route:"/masters/computer/iost-tu/courses"},{kind:"MdxPage",name:"syllabus",route:"/masters/computer/iost-tu/syllabus"},{kind:"Meta",data:{courses:"Courses",syllabus:"Syllabus"}}]},{kind:"Meta",data:{index:"Introduction","ioe-tu":"IOE, TU","iost-tu":"IOST, TU"}}]},{kind:"Meta",data:{computer:{title:"Computer",type:"page"},civil:{title:"Civil",type:"page"}}}]},{kind:"Meta",data:{index:{title:"Introduction",type:"blog",theme:{layout:"raw"},display:"hidden"},license:{title:"License",type:"menu",items:{computer:{title:"Computer",href:"/license/computer"},civil:{title:"Civil",href:"/license/civil"}}},masters:{title:"Masters",type:"menu",items:{computer:{title:"Computer",href:"/masters/computer"},civil:{title:"Civil",href:"/masters/civil"}}},loksewa:{title:"Loksewa",type:"menu",items:{computer:{title:"Computer",href:"/loksewa/computer"},civil:{title:"Civil",href:"/loksewa/civil"}}}}}],flexsearch:{codeblocks:!0},title:"set-10",headings:c},pageNextRoute:"/license/civil/4.-computer-organization-and-embedded-system/mcqs/set-10",nextraLayout:a.ZP,themeConfig:r.Z};n.default=(0,s.j)(l)}},function(e){e.O(0,[284,9774,2888,179],function(){return e(e.s=45222)}),_N_E=e.O()}]);