$date
	Wed Sep  4 14:27:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module srf_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # r $end
$var reg 1 $ reset $end
$var reg 1 % s $end
$scope module sf $end
$var wire 1 " clk $end
$var wire 1 # r $end
$var wire 1 $ reset $end
$var wire 1 % s $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5
1"
1$
#10
0"
#15
1"
0$
#20
0"
#25
1"
#30
0"
1%
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
1#
0%
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
1%
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
