{
    "srcs": [
        "third_party/vexriscv-verilog/VexRiscv.v",
        "src/vexriscv/vexriscv-verilog_wrap.v"
    ],
    "top": "top",
    "name": "vexriscv",
    "clocks": {
        "clk": 10.0
    },
    "vendors": {
        "xilinx": ["arty", "basys3", "zybo"]
    },
    "required_toolchains": ["vivado", "yosys-vivado", "vpr", "vpr-fasm2bels"]
}
