

================================================================
== Vivado HLS Report for 'intersect'
================================================================
* Date:           Mon Apr 15 00:18:01 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.636|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  104|  104|  104|  104|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- readAdj1     |   32|   32|         2|          1|          1|    32|    yes   |
        |- WriteResult  |   32|   32|         2|          1|          1|    32|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_i)
	3  / (!exitcond_i)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	8  / (exitcond_i1)
	7  / (!exitcond_i1)
7 --> 
	6  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%adj2_data_V_read = call i1024 @_ssdm_op_Read.s_axilite.i1024(i1024 %adj2_data_V)"   --->   Operation 9 'read' 'adj2_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%adj1_data_V_read = call i1024 @_ssdm_op_Read.s_axilite.i1024(i1024 %adj1_data_V)"   --->   Operation 10 'read' 'adj1_data_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1024 %adj1_data_V), !map !74"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1024 %adj2_data_V), !map !80"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @intersect_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%items1_stream_V = alloca i32, align 4" [intersect.cc:51]   --->   Operation 14 'alloca' 'items1_stream_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @items1_OC_stream_OC, i32 1, [1 x i8]* @p_str25, [1 x i8]* @p_str25, i32 1, i32 1, i32* %items1_stream_V, i32* %items1_stream_V)"   --->   Operation 15 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %items1_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str27, [1 x i8]* @p_str28, [1 x i8]* @p_str29, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str30, [1 x i8]* @p_str31)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%items2_stream_V = alloca i32, align 4" [intersect.cc:52]   --->   Operation 17 'alloca' 'items2_stream_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @items2_OC_stream_OC, i32 1, [1 x i8]* @p_str32, [1 x i8]* @p_str32, i32 1, i32 1, i32* %items2_stream_V, i32* %items2_stream_V)"   --->   Operation 18 'specchannel' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %items2_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str34, [1 x i8]* @p_str35, [1 x i8]* @p_str36, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str37, [1 x i8]* @p_str38)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024 %adj1_data_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [intersect.cc:49]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024 %adj2_data_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [intersect.cc:50]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.60ns)   --->   "br label %0" [intersect.cc:12->intersect.cc:57]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_assign = phi i6 [ 0, %Fill.exit ], [ %i, %1 ]"   --->   Operation 23 'phi' 'i_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.75ns)   --->   "%exitcond_i = icmp eq i6 %i_assign, -32" [intersect.cc:12->intersect.cc:57]   --->   Operation 24 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 25 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.71ns)   --->   "%i = add i6 %i_assign, 1" [intersect.cc:12->intersect.cc:57]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %readItem.exit, label %1" [intersect.cc:12->intersect.cc:57]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = trunc i6 %i_assign to i5" [intersect.cc:12->intersect.cc:57]   --->   Operation 28 'trunc' 'tmp' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%Lo_assign = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp, i5 0)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 29 'bitconcatenate' 'Lo_assign' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%Hi_assign = or i10 %Lo_assign, 31" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 30 'or' 'Hi_assign' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.87ns)   --->   "%tmp_2 = icmp ugt i10 %Lo_assign, %Hi_assign" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 31 'icmp' 'tmp_2' <Predicate = (!exitcond_i)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = zext i10 %Lo_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 32 'zext' 'tmp_3' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4 = zext i10 %Hi_assign to i11" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 33 'zext' 'tmp_4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_5 = call i1024 @llvm.part.select.i1024(i1024 %adj1_data_V_read, i32 1023, i32 0)" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 34 'partselect' 'tmp_5' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.73ns)   --->   "%tmp_6 = sub i11 %tmp_3, %tmp_4" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 35 'sub' 'tmp_6' <Predicate = (!exitcond_i)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_7 = xor i11 %tmp_3, 1023" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 36 'xor' 'tmp_7' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.73ns)   --->   "%tmp_8 = sub i11 %tmp_4, %tmp_3" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 37 'sub' 'tmp_8' <Predicate = (!exitcond_i)> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_9 = select i1 %tmp_2, i11 %tmp_6, i11 %tmp_8" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 38 'select' 'tmp_9' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_10 = select i1 %tmp_2, i1024 %tmp_5, i1024 %adj1_data_V_read" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 39 'select' 'tmp_10' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_11 = select i1 %tmp_2, i11 %tmp_7, i11 %tmp_3" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 40 'select' 'tmp_11' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.75ns) (out node of the LUT)   --->   "%tmp_12 = sub i11 1023, %tmp_9" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 41 'sub' 'tmp_12' <Predicate = (!exitcond_i)> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_15)   --->   "%tmp_13 = zext i11 %tmp_11 to i1024" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 42 'zext' 'tmp_13' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.76ns) (out node of the LUT)   --->   "%tmp_15 = lshr i1024 %tmp_10, %tmp_13" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 43 'lshr' 'tmp_15' <Predicate = (!exitcond_i)> <Delay = 1.76> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [intersect.cc:12->intersect.cc:57]   --->   Operation 44 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)" [intersect.cc:12->intersect.cc:57]   --->   Operation 45 'specregionbegin' 'tmp_3_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [intersect.cc:13->intersect.cc:57]   --->   Operation 46 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_14 = zext i11 %tmp_12 to i1024" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 47 'zext' 'tmp_14' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_16 = lshr i1024 -1, %tmp_14" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 48 'lshr' 'tmp_16' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.88ns) (out node of the LUT)   --->   "%p_Result_s = and i1024 %tmp_15, %tmp_16" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 49 'and' 'p_Result_s' <Predicate = (!exitcond_i)> <Delay = 0.88> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%temp_V = trunc i1024 %p_Result_s to i32" [../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57]   --->   Operation 50 'trunc' 'temp_V' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %items1_stream_V, i32 %temp_V)" [../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:15->intersect.cc:57]   --->   Operation 51 'write' <Predicate = (!exitcond_i)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_3_i)" [intersect.cc:16->intersect.cc:57]   --->   Operation 52 'specregionend' 'empty_9' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %0" [intersect.cc:12->intersect.cc:57]   --->   Operation 53 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (0.00ns)   --->   "call fastcc void @readCompare(i1024 %adj2_data_V_read, i32* %items1_stream_V, i32* %items2_stream_V)" [intersect.cc:58]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.60>
ST_5 : Operation 55 [1/2] (0.00ns)   --->   "call fastcc void @readCompare(i1024 %adj2_data_V_read, i32* %items1_stream_V, i32* %items2_stream_V)" [intersect.cc:58]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 56 [1/1] (0.60ns)   --->   "br label %2" [intersect.cc:37->intersect.cc:59]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.60>

State 6 <SV = 4> <Delay = 0.75>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%i_assign_1 = phi i6 [ 0, %readItem.exit ], [ %i_2, %._crit_edge.i ]"   --->   Operation 57 'phi' 'i_assign_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.75ns)   --->   "%exitcond_i1 = icmp eq i6 %i_assign_1, -32" [intersect.cc:37->intersect.cc:59]   --->   Operation 58 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 59 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.71ns)   --->   "%i_2 = add i6 %i_assign_1, 1" [intersect.cc:37->intersect.cc:59]   --->   Operation 60 'add' 'i_2' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %.preheader.preheader, label %._crit_edge.i" [intersect.cc:37->intersect.cc:59]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.45>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind" [intersect.cc:37->intersect.cc:59]   --->   Operation 62 'specloopname' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [intersect.cc:37->intersect.cc:59]   --->   Operation 63 'specregionbegin' 'tmp_2_i' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [intersect.cc:38->intersect.cc:59]   --->   Operation 64 'specpipeline' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.45ns)   --->   "%tmp_5_0 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %items2_stream_V)" [../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->intersect.cc:39->intersect.cc:59]   --->   Operation 65 'read' 'tmp_5_0' <Predicate = (!exitcond_i1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.60> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_2_i)" [intersect.cc:45->intersect.cc:59]   --->   Operation 66 'specregionend' 'empty_11' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br label %2" [intersect.cc:37->intersect.cc:59]   --->   Operation 67 'br' <Predicate = (!exitcond_i1)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [intersect.cc:82]   --->   Operation 68 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.417ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'adj2_data_V' [3]  (1 ns)

 <State 2>: 2.64ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', intersect.cc:12->intersect.cc:57) [18]  (0 ns)
	'icmp' operation ('tmp_2', ../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57) [30]  (0.871 ns)
	'select' operation ('tmp_10', ../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57) [38]  (0 ns)
	'lshr' operation ('tmp_15', ../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57) [43]  (1.76 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	'lshr' operation ('tmp_16', ../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57) [44]  (0 ns)
	'and' operation ('__Result__', ../hlslib/include/hlslib/DataPack.h:81->intersect.cc:14->intersect.cc:57) [45]  (0.883 ns)
	fifo write on port 'items1.stream_.V', intersect.cc:51 (../hlslib/include/hlslib/Stream.h:322->../hlslib/include/hlslib/Stream.h:359->../hlslib/include/hlslib/Stream.h:371->intersect.cc:15->intersect.cc:57) [47]  (1.46 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0.605ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', intersect.cc:37->intersect.cc:59) [54]  (0.605 ns)

 <State 6>: 0.755ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', intersect.cc:37->intersect.cc:59) [54]  (0 ns)
	'icmp' operation ('exitcond_i1', intersect.cc:37->intersect.cc:59) [55]  (0.755 ns)

 <State 7>: 1.46ns
The critical path consists of the following:
	fifo read on port 'items2.stream_.V', intersect.cc:52 (../hlslib/include/hlslib/Stream.h:223->../hlslib/include/hlslib/Stream.h:263->intersect.cc:39->intersect.cc:59) [63]  (1.46 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
