# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)

.model bsg_assembler_in
.inputs clk reset calibration_done_i valid_i[0] valid_i[1] valid_i[2] valid_i[3] valid_i[4] valid_i[5] valid_i[6] valid_i[7] valid_i[8] valid_i[9] data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_i[10] data_i[11] data_i[12] data_i[13] data_i[14] data_i[15] data_i[16] data_i[17] data_i[18] data_i[19] data_i[20] data_i[21] data_i[22] data_i[23] data_i[24] data_i[25] data_i[26] data_i[27] data_i[28] data_i[29] data_i[30] data_i[31] data_i[32] data_i[33] data_i[34] data_i[35] data_i[36] data_i[37] data_i[38] data_i[39] data_i[40] data_i[41] data_i[42] data_i[43] data_i[44] data_i[45] data_i[46] data_i[47] data_i[48] data_i[49] data_i[50] data_i[51] data_i[52] data_i[53] data_i[54] data_i[55] data_i[56] data_i[57] data_i[58] data_i[59] data_i[60] data_i[61] data_i[62] data_i[63] data_i[64] data_i[65] data_i[66] data_i[67] data_i[68] data_i[69] data_i[70] data_i[71] data_i[72] data_i[73] data_i[74] data_i[75] data_i[76] data_i[77] data_i[78] data_i[79] data_i[80] data_i[81] data_i[82] data_i[83] data_i[84] data_i[85] data_i[86] data_i[87] data_i[88] data_i[89] data_i[90] data_i[91] data_i[92] data_i[93] data_i[94] data_i[95] data_i[96] data_i[97] data_i[98] data_i[99] data_i[100] data_i[101] data_i[102] data_i[103] data_i[104] data_i[105] data_i[106] data_i[107] data_i[108] data_i[109] data_i[110] data_i[111] data_i[112] data_i[113] data_i[114] data_i[115] data_i[116] data_i[117] data_i[118] data_i[119] data_i[120] data_i[121] data_i[122] data_i[123] data_i[124] data_i[125] data_i[126] data_i[127] data_i[128] data_i[129] data_i[130] data_i[131] data_i[132] data_i[133] data_i[134] data_i[135] data_i[136] data_i[137] data_i[138] data_i[139] data_i[140] data_i[141] data_i[142] data_i[143] data_i[144] data_i[145] data_i[146] data_i[147] data_i[148] data_i[149] data_i[150] data_i[151] data_i[152] data_i[153] data_i[154] data_i[155] data_i[156] data_i[157] data_i[158] data_i[159] in_top_channel_i[0] in_top_channel_i[1] in_top_channel_i[2] in_top_channel_i[3] out_top_channel_i[0] out_top_channel_i[1] out_top_channel_i[2] yumi_i
.outputs yumi_o[0] yumi_o[1] yumi_o[2] yumi_o[3] yumi_o[4] yumi_o[5] yumi_o[6] yumi_o[7] yumi_o[8] yumi_o[9] valid_o data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] data_o[10] data_o[11] data_o[12] data_o[13] data_o[14] data_o[15] data_o[16] data_o[17] data_o[18] data_o[19] data_o[20] data_o[21] data_o[22] data_o[23] data_o[24] data_o[25] data_o[26] data_o[27] data_o[28] data_o[29] data_o[30] data_o[31] data_o[32] data_o[33] data_o[34] data_o[35] data_o[36] data_o[37] data_o[38] data_o[39] data_o[40] data_o[41] data_o[42] data_o[43] data_o[44] data_o[45] data_o[46] data_o[47] data_o[48] data_o[49] data_o[50] data_o[51] data_o[52] data_o[53] data_o[54] data_o[55] data_o[56] data_o[57] data_o[58] data_o[59] data_o[60] data_o[61] data_o[62] data_o[63] data_o[64] data_o[65] data_o[66] data_o[67] data_o[68] data_o[69] data_o[70] data_o[71] data_o[72] data_o[73] data_o[74] data_o[75] data_o[76] data_o[77] data_o[78] data_o[79]
.names $false
.names $true
1
.names $undef
.names valid_i[9] calibration_done_i rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[9]
11 1
.names valid_i[8] calibration_done_i rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[8]
11 1
.names valid_i[7] calibration_done_i rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[7]
11 1
.names valid_i[6] calibration_done_i rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[6]
11 1
.names valid_i[5] calibration_done_i rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[5]
11 1
.names valid_i[4] calibration_done_i rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[4]
11 1
.names valid_i[3] calibration_done_i rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[3]
11 1
.names valid_i[2] calibration_done_i rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[2]
11 1
.names valid_i[1] calibration_done_i rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[1]
11 1
.names valid_i[0] calibration_done_i rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[0]
11 1
.names N3 calibration_done_i valid_o
11 1
.names N2 fifos_0__ring_packet_fifo.N20 N3
11 1
.names N1 fifos_1__ring_packet_fifo.N20 N2
11 1
.names N0 fifos_2__ring_packet_fifo.N20 N1
11 1
.names fifos_4__ring_packet_fifo.N20 fifos_3__ring_packet_fifo.N20 N0
11 1
.subckt $_SDFF_PP0_ C=clk D=fifos_0__ring_packet_fifo.N8 Q=fifos_0__ring_packet_fifo.full_r R=reset
.subckt $_SDFF_PP1_ C=clk D=fifos_0__ring_packet_fifo.N7 Q=fifos_0__ring_packet_fifo.empty_r R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=fifos_0__ring_packet_fifo.N4 E=fifos_0__ring_packet_fifo.N9 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.w_addr_i R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=fifos_0__ring_packet_fifo.N6 E=fifos_0__ring_packet_fifo.N11 Q=fifos_0__ring_packet_fifo.head_r R=reset
.names fifos_0__ring_packet_fifo.N5 $true reset fifos_0__ring_packet_fifo.N9
1-0 1
-11 1
.names yumi_i $true reset fifos_0__ring_packet_fifo.N11
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.full_r fifos_0__ring_packet_fifo.N15
0 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.w_addr_i fifos_0__ring_packet_fifo.N4
0 1
.names fifos_0__ring_packet_fifo.head_r fifos_0__ring_packet_fifo.N6
0 1
.names fifos_0__ring_packet_fifo.N5 fifos_0__ring_packet_fifo.N16
0 1
.names fifos_0__ring_packet_fifo.empty_r fifos_0__ring_packet_fifo.N20
0 1
.names yumi_i fifos_0__ring_packet_fifo.N22
0 1
.names fifos_0__ring_packet_fifo.v_i fifos_0__ring_packet_fifo.N15 fifos_0__ring_packet_fifo.N5
11 1
.names fifos_0__ring_packet_fifo.N17 fifos_0__ring_packet_fifo.N19 fifos_0__ring_packet_fifo.N7
1- 1
-1 1
.names fifos_0__ring_packet_fifo.empty_r fifos_0__ring_packet_fifo.N16 fifos_0__ring_packet_fifo.N17
11 1
.names fifos_0__ring_packet_fifo.N18 fifos_0__ring_packet_fifo.N16 fifos_0__ring_packet_fifo.N19
11 1
.names fifos_0__ring_packet_fifo.N15 yumi_i fifos_0__ring_packet_fifo.N18
11 1
.names fifos_0__ring_packet_fifo.N23 fifos_0__ring_packet_fifo.N24 fifos_0__ring_packet_fifo.N8
1- 1
-1 1
.names fifos_0__ring_packet_fifo.N21 fifos_0__ring_packet_fifo.N22 fifos_0__ring_packet_fifo.N23
11 1
.names fifos_0__ring_packet_fifo.N20 fifos_0__ring_packet_fifo.N5 fifos_0__ring_packet_fifo.N21
11 1
.names fifos_0__ring_packet_fifo.full_r fifos_0__ring_packet_fifo.N22 fifos_0__ring_packet_fifo.N24
11 1
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[0] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[0]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[1] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[1]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[2] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[2]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[3] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[3]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[4] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[4]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[5] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[5]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[6] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[6]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[7] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[7]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[8] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[8]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[9] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[9]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[10] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[10]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[11] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[11]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[12] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[12]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[13] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[13]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[14] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[14]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[15] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[15]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[0] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[16]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[1] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[17]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[2] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[18]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[3] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[19]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[4] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[20]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[5] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[21]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[6] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[22]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[7] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[23]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[8] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[24]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[9] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[25]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[10] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[26]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[11] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[27]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[12] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[28]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[13] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[29]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[14] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[30]
.subckt $_DFFE_PP_ C=clk D=fifos_0__ring_packet_fifo.data_i[15] E=fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[31]
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[15] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[31] fifos_0__ring_packet_fifo.head_r data_o[15]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[14] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[30] fifos_0__ring_packet_fifo.head_r data_o[14]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[13] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[29] fifos_0__ring_packet_fifo.head_r data_o[13]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[12] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[28] fifos_0__ring_packet_fifo.head_r data_o[12]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[11] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[27] fifos_0__ring_packet_fifo.head_r data_o[11]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[10] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[26] fifos_0__ring_packet_fifo.head_r data_o[10]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[9] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[25] fifos_0__ring_packet_fifo.head_r data_o[9]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[8] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[24] fifos_0__ring_packet_fifo.head_r data_o[8]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[7] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[23] fifos_0__ring_packet_fifo.head_r data_o[7]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[6] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[22] fifos_0__ring_packet_fifo.head_r data_o[6]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[5] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[21] fifos_0__ring_packet_fifo.head_r data_o[5]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[4] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[20] fifos_0__ring_packet_fifo.head_r data_o[4]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[3] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[19] fifos_0__ring_packet_fifo.head_r data_o[3]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[2] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[18] fifos_0__ring_packet_fifo.head_r data_o[2]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[1] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[17] fifos_0__ring_packet_fifo.head_r data_o[1]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[0] fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[16] fifos_0__ring_packet_fifo.head_r data_o[0]
1-0 1
-11 1
.names $false fifos_0__ring_packet_fifo.N4 fifos_0__ring_packet_fifo.N5 fifos_0__ring_packet_fifo.mem_1r1w.synth.N7
1-0 1
-11 1
.names $false fifos_0__ring_packet_fifo.mem_1r1w.synth.w_addr_i fifos_0__ring_packet_fifo.N5 fifos_0__ring_packet_fifo.mem_1r1w.synth.N8
1-0 1
-11 1
.subckt $_SDFF_PP0_ C=clk D=fifos_1__ring_packet_fifo.N8 Q=fifos_1__ring_packet_fifo.full_r R=reset
.subckt $_SDFF_PP1_ C=clk D=fifos_1__ring_packet_fifo.N7 Q=fifos_1__ring_packet_fifo.empty_r R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=fifos_1__ring_packet_fifo.N4 E=fifos_1__ring_packet_fifo.N9 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.w_addr_i R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=fifos_1__ring_packet_fifo.N6 E=fifos_0__ring_packet_fifo.N11 Q=fifos_1__ring_packet_fifo.head_r R=reset
.names fifos_1__ring_packet_fifo.N5 $true reset fifos_1__ring_packet_fifo.N9
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.full_r fifos_1__ring_packet_fifo.N15
0 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.w_addr_i fifos_1__ring_packet_fifo.N4
0 1
.names fifos_1__ring_packet_fifo.head_r fifos_1__ring_packet_fifo.N6
0 1
.names fifos_1__ring_packet_fifo.N5 fifos_1__ring_packet_fifo.N16
0 1
.names fifos_1__ring_packet_fifo.empty_r fifos_1__ring_packet_fifo.N20
0 1
.names fifos_1__ring_packet_fifo.v_i fifos_1__ring_packet_fifo.N15 fifos_1__ring_packet_fifo.N5
11 1
.names fifos_1__ring_packet_fifo.N17 fifos_1__ring_packet_fifo.N19 fifos_1__ring_packet_fifo.N7
1- 1
-1 1
.names fifos_1__ring_packet_fifo.empty_r fifos_1__ring_packet_fifo.N16 fifos_1__ring_packet_fifo.N17
11 1
.names fifos_1__ring_packet_fifo.N18 fifos_1__ring_packet_fifo.N16 fifos_1__ring_packet_fifo.N19
11 1
.names fifos_1__ring_packet_fifo.N15 yumi_i fifos_1__ring_packet_fifo.N18
11 1
.names fifos_1__ring_packet_fifo.N23 fifos_1__ring_packet_fifo.N24 fifos_1__ring_packet_fifo.N8
1- 1
-1 1
.names fifos_1__ring_packet_fifo.N21 fifos_0__ring_packet_fifo.N22 fifos_1__ring_packet_fifo.N23
11 1
.names fifos_1__ring_packet_fifo.N20 fifos_1__ring_packet_fifo.N5 fifos_1__ring_packet_fifo.N21
11 1
.names fifos_1__ring_packet_fifo.full_r fifos_0__ring_packet_fifo.N22 fifos_1__ring_packet_fifo.N24
11 1
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[0] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[0]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[1] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[1]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[2] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[2]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[3] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[3]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[4] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[4]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[5] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[5]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[6] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[6]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[7] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[7]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[8] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[8]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[9] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[9]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[10] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[10]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[11] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[11]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[12] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[12]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[13] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[13]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[14] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[14]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[15] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[15]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[0] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[16]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[1] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[17]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[2] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[18]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[3] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[19]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[4] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[20]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[5] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[21]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[6] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[22]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[7] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[23]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[8] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[24]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[9] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[25]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[10] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[26]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[11] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[27]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[12] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[28]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[13] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[29]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[14] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[30]
.subckt $_DFFE_PP_ C=clk D=fifos_1__ring_packet_fifo.data_i[15] E=fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[31]
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[15] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[31] fifos_1__ring_packet_fifo.head_r data_o[31]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[14] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[30] fifos_1__ring_packet_fifo.head_r data_o[30]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[13] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[29] fifos_1__ring_packet_fifo.head_r data_o[29]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[12] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[28] fifos_1__ring_packet_fifo.head_r data_o[28]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[11] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[27] fifos_1__ring_packet_fifo.head_r data_o[27]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[10] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[26] fifos_1__ring_packet_fifo.head_r data_o[26]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[9] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[25] fifos_1__ring_packet_fifo.head_r data_o[25]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[8] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[24] fifos_1__ring_packet_fifo.head_r data_o[24]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[7] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[23] fifos_1__ring_packet_fifo.head_r data_o[23]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[6] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[22] fifos_1__ring_packet_fifo.head_r data_o[22]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[5] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[21] fifos_1__ring_packet_fifo.head_r data_o[21]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[4] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[20] fifos_1__ring_packet_fifo.head_r data_o[20]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[3] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[19] fifos_1__ring_packet_fifo.head_r data_o[19]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[2] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[18] fifos_1__ring_packet_fifo.head_r data_o[18]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[1] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[17] fifos_1__ring_packet_fifo.head_r data_o[17]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[0] fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[16] fifos_1__ring_packet_fifo.head_r data_o[16]
1-0 1
-11 1
.names $false fifos_1__ring_packet_fifo.N4 fifos_1__ring_packet_fifo.N5 fifos_1__ring_packet_fifo.mem_1r1w.synth.N7
1-0 1
-11 1
.names $false fifos_1__ring_packet_fifo.mem_1r1w.synth.w_addr_i fifos_1__ring_packet_fifo.N5 fifos_1__ring_packet_fifo.mem_1r1w.synth.N8
1-0 1
-11 1
.subckt $_SDFF_PP0_ C=clk D=fifos_2__ring_packet_fifo.N8 Q=fifos_2__ring_packet_fifo.full_r R=reset
.subckt $_SDFF_PP1_ C=clk D=fifos_2__ring_packet_fifo.N7 Q=fifos_2__ring_packet_fifo.empty_r R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=fifos_2__ring_packet_fifo.N4 E=fifos_2__ring_packet_fifo.N9 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.w_addr_i R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=fifos_2__ring_packet_fifo.N6 E=fifos_0__ring_packet_fifo.N11 Q=fifos_2__ring_packet_fifo.head_r R=reset
.names fifos_2__ring_packet_fifo.N5 $true reset fifos_2__ring_packet_fifo.N9
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.full_r fifos_2__ring_packet_fifo.N15
0 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.w_addr_i fifos_2__ring_packet_fifo.N4
0 1
.names fifos_2__ring_packet_fifo.head_r fifos_2__ring_packet_fifo.N6
0 1
.names fifos_2__ring_packet_fifo.N5 fifos_2__ring_packet_fifo.N16
0 1
.names fifos_2__ring_packet_fifo.empty_r fifos_2__ring_packet_fifo.N20
0 1
.names fifos_2__ring_packet_fifo.v_i fifos_2__ring_packet_fifo.N15 fifos_2__ring_packet_fifo.N5
11 1
.names fifos_2__ring_packet_fifo.N17 fifos_2__ring_packet_fifo.N19 fifos_2__ring_packet_fifo.N7
1- 1
-1 1
.names fifos_2__ring_packet_fifo.empty_r fifos_2__ring_packet_fifo.N16 fifos_2__ring_packet_fifo.N17
11 1
.names fifos_2__ring_packet_fifo.N18 fifos_2__ring_packet_fifo.N16 fifos_2__ring_packet_fifo.N19
11 1
.names fifos_2__ring_packet_fifo.N15 yumi_i fifos_2__ring_packet_fifo.N18
11 1
.names fifos_2__ring_packet_fifo.N23 fifos_2__ring_packet_fifo.N24 fifos_2__ring_packet_fifo.N8
1- 1
-1 1
.names fifos_2__ring_packet_fifo.N21 fifos_0__ring_packet_fifo.N22 fifos_2__ring_packet_fifo.N23
11 1
.names fifos_2__ring_packet_fifo.N20 fifos_2__ring_packet_fifo.N5 fifos_2__ring_packet_fifo.N21
11 1
.names fifos_2__ring_packet_fifo.full_r fifos_0__ring_packet_fifo.N22 fifos_2__ring_packet_fifo.N24
11 1
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[0] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[0]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[1] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[1]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[2] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[2]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[3] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[3]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[4] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[4]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[5] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[5]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[6] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[6]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[7] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[7]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[8] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[8]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[9] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[9]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[10] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[10]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[11] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[11]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[12] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[12]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[13] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[13]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[14] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[14]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[15] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[15]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[0] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[16]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[1] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[17]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[2] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[18]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[3] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[19]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[4] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[20]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[5] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[21]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[6] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[22]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[7] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[23]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[8] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[24]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[9] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[25]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[10] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[26]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[11] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[27]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[12] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[28]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[13] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[29]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[14] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[30]
.subckt $_DFFE_PP_ C=clk D=fifos_2__ring_packet_fifo.data_i[15] E=fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[31]
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[15] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[31] fifos_2__ring_packet_fifo.head_r data_o[47]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[14] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[30] fifos_2__ring_packet_fifo.head_r data_o[46]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[13] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[29] fifos_2__ring_packet_fifo.head_r data_o[45]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[12] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[28] fifos_2__ring_packet_fifo.head_r data_o[44]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[11] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[27] fifos_2__ring_packet_fifo.head_r data_o[43]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[10] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[26] fifos_2__ring_packet_fifo.head_r data_o[42]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[9] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[25] fifos_2__ring_packet_fifo.head_r data_o[41]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[8] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[24] fifos_2__ring_packet_fifo.head_r data_o[40]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[7] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[23] fifos_2__ring_packet_fifo.head_r data_o[39]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[6] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[22] fifos_2__ring_packet_fifo.head_r data_o[38]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[5] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[21] fifos_2__ring_packet_fifo.head_r data_o[37]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[4] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[20] fifos_2__ring_packet_fifo.head_r data_o[36]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[3] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[19] fifos_2__ring_packet_fifo.head_r data_o[35]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[2] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[18] fifos_2__ring_packet_fifo.head_r data_o[34]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[1] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[17] fifos_2__ring_packet_fifo.head_r data_o[33]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[0] fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[16] fifos_2__ring_packet_fifo.head_r data_o[32]
1-0 1
-11 1
.names $false fifos_2__ring_packet_fifo.N4 fifos_2__ring_packet_fifo.N5 fifos_2__ring_packet_fifo.mem_1r1w.synth.N7
1-0 1
-11 1
.names $false fifos_2__ring_packet_fifo.mem_1r1w.synth.w_addr_i fifos_2__ring_packet_fifo.N5 fifos_2__ring_packet_fifo.mem_1r1w.synth.N8
1-0 1
-11 1
.subckt $_SDFF_PP0_ C=clk D=fifos_3__ring_packet_fifo.N8 Q=fifos_3__ring_packet_fifo.full_r R=reset
.subckt $_SDFF_PP1_ C=clk D=fifos_3__ring_packet_fifo.N7 Q=fifos_3__ring_packet_fifo.empty_r R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=fifos_3__ring_packet_fifo.N4 E=fifos_3__ring_packet_fifo.N9 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.w_addr_i R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=fifos_3__ring_packet_fifo.N6 E=fifos_0__ring_packet_fifo.N11 Q=fifos_3__ring_packet_fifo.head_r R=reset
.names fifos_3__ring_packet_fifo.N5 $true reset fifos_3__ring_packet_fifo.N9
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.full_r fifos_3__ring_packet_fifo.N15
0 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.w_addr_i fifos_3__ring_packet_fifo.N4
0 1
.names fifos_3__ring_packet_fifo.head_r fifos_3__ring_packet_fifo.N6
0 1
.names fifos_3__ring_packet_fifo.N5 fifos_3__ring_packet_fifo.N16
0 1
.names fifos_3__ring_packet_fifo.empty_r fifos_3__ring_packet_fifo.N20
0 1
.names fifos_3__ring_packet_fifo.v_i fifos_3__ring_packet_fifo.N15 fifos_3__ring_packet_fifo.N5
11 1
.names fifos_3__ring_packet_fifo.N17 fifos_3__ring_packet_fifo.N19 fifos_3__ring_packet_fifo.N7
1- 1
-1 1
.names fifos_3__ring_packet_fifo.empty_r fifos_3__ring_packet_fifo.N16 fifos_3__ring_packet_fifo.N17
11 1
.names fifos_3__ring_packet_fifo.N18 fifos_3__ring_packet_fifo.N16 fifos_3__ring_packet_fifo.N19
11 1
.names fifos_3__ring_packet_fifo.N15 yumi_i fifos_3__ring_packet_fifo.N18
11 1
.names fifos_3__ring_packet_fifo.N23 fifos_3__ring_packet_fifo.N24 fifos_3__ring_packet_fifo.N8
1- 1
-1 1
.names fifos_3__ring_packet_fifo.N21 fifos_0__ring_packet_fifo.N22 fifos_3__ring_packet_fifo.N23
11 1
.names fifos_3__ring_packet_fifo.N20 fifos_3__ring_packet_fifo.N5 fifos_3__ring_packet_fifo.N21
11 1
.names fifos_3__ring_packet_fifo.full_r fifos_0__ring_packet_fifo.N22 fifos_3__ring_packet_fifo.N24
11 1
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[0] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[0]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[1] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[1]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[2] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[2]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[3] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[3]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[4] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[4]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[5] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[5]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[6] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[6]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[7] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[7]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[8] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[8]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[9] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[9]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[10] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[10]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[11] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[11]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[12] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[12]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[13] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[13]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[14] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[14]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[15] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[15]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[0] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[16]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[1] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[17]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[2] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[18]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[3] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[19]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[4] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[20]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[5] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[21]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[6] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[22]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[7] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[23]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[8] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[24]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[9] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[25]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[10] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[26]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[11] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[27]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[12] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[28]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[13] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[29]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[14] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[30]
.subckt $_DFFE_PP_ C=clk D=fifos_3__ring_packet_fifo.data_i[15] E=fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[31]
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[15] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[31] fifos_3__ring_packet_fifo.head_r data_o[63]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[14] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[30] fifos_3__ring_packet_fifo.head_r data_o[62]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[13] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[29] fifos_3__ring_packet_fifo.head_r data_o[61]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[12] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[28] fifos_3__ring_packet_fifo.head_r data_o[60]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[11] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[27] fifos_3__ring_packet_fifo.head_r data_o[59]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[10] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[26] fifos_3__ring_packet_fifo.head_r data_o[58]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[9] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[25] fifos_3__ring_packet_fifo.head_r data_o[57]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[8] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[24] fifos_3__ring_packet_fifo.head_r data_o[56]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[7] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[23] fifos_3__ring_packet_fifo.head_r data_o[55]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[6] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[22] fifos_3__ring_packet_fifo.head_r data_o[54]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[5] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[21] fifos_3__ring_packet_fifo.head_r data_o[53]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[4] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[20] fifos_3__ring_packet_fifo.head_r data_o[52]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[3] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[19] fifos_3__ring_packet_fifo.head_r data_o[51]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[2] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[18] fifos_3__ring_packet_fifo.head_r data_o[50]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[1] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[17] fifos_3__ring_packet_fifo.head_r data_o[49]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[0] fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[16] fifos_3__ring_packet_fifo.head_r data_o[48]
1-0 1
-11 1
.names $false fifos_3__ring_packet_fifo.N4 fifos_3__ring_packet_fifo.N5 fifos_3__ring_packet_fifo.mem_1r1w.synth.N7
1-0 1
-11 1
.names $false fifos_3__ring_packet_fifo.mem_1r1w.synth.w_addr_i fifos_3__ring_packet_fifo.N5 fifos_3__ring_packet_fifo.mem_1r1w.synth.N8
1-0 1
-11 1
.subckt $_SDFF_PP0_ C=clk D=fifos_4__ring_packet_fifo.N8 Q=fifos_4__ring_packet_fifo.full_r R=reset
.subckt $_SDFF_PP1_ C=clk D=fifos_4__ring_packet_fifo.N7 Q=fifos_4__ring_packet_fifo.empty_r R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=fifos_4__ring_packet_fifo.N4 E=fifos_4__ring_packet_fifo.N9 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.w_addr_i R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=fifos_4__ring_packet_fifo.N6 E=fifos_0__ring_packet_fifo.N11 Q=fifos_4__ring_packet_fifo.head_r R=reset
.names fifos_4__ring_packet_fifo.N5 $true reset fifos_4__ring_packet_fifo.N9
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.full_r fifos_4__ring_packet_fifo.N15
0 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.w_addr_i fifos_4__ring_packet_fifo.N4
0 1
.names fifos_4__ring_packet_fifo.head_r fifos_4__ring_packet_fifo.N6
0 1
.names fifos_4__ring_packet_fifo.N5 fifos_4__ring_packet_fifo.N16
0 1
.names fifos_4__ring_packet_fifo.empty_r fifos_4__ring_packet_fifo.N20
0 1
.names fifos_4__ring_packet_fifo.v_i fifos_4__ring_packet_fifo.N15 fifos_4__ring_packet_fifo.N5
11 1
.names fifos_4__ring_packet_fifo.N17 fifos_4__ring_packet_fifo.N19 fifos_4__ring_packet_fifo.N7
1- 1
-1 1
.names fifos_4__ring_packet_fifo.empty_r fifos_4__ring_packet_fifo.N16 fifos_4__ring_packet_fifo.N17
11 1
.names fifos_4__ring_packet_fifo.N18 fifos_4__ring_packet_fifo.N16 fifos_4__ring_packet_fifo.N19
11 1
.names fifos_4__ring_packet_fifo.N15 yumi_i fifos_4__ring_packet_fifo.N18
11 1
.names fifos_4__ring_packet_fifo.N23 fifos_4__ring_packet_fifo.N24 fifos_4__ring_packet_fifo.N8
1- 1
-1 1
.names fifos_4__ring_packet_fifo.N21 fifos_0__ring_packet_fifo.N22 fifos_4__ring_packet_fifo.N23
11 1
.names fifos_4__ring_packet_fifo.N20 fifos_4__ring_packet_fifo.N5 fifos_4__ring_packet_fifo.N21
11 1
.names fifos_4__ring_packet_fifo.full_r fifos_0__ring_packet_fifo.N22 fifos_4__ring_packet_fifo.N24
11 1
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[0] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[0]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[1] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[1]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[2] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[2]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[3] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[3]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[4] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[4]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[5] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[5]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[6] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[6]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[7] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[7]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[8] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[8]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[9] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[9]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[10] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[10]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[11] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[11]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[12] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[12]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[13] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[13]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[14] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[14]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[15] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[15]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[0] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[16]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[1] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[17]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[2] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[18]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[3] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[19]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[4] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[20]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[5] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[21]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[6] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[22]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[7] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[23]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[8] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[24]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[9] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[25]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[10] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[26]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[11] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[27]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[12] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[28]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[13] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[29]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[14] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[30]
.subckt $_DFFE_PP_ C=clk D=fifos_4__ring_packet_fifo.data_i[15] E=fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[31]
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[15] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[31] fifos_4__ring_packet_fifo.head_r data_o[79]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[14] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[30] fifos_4__ring_packet_fifo.head_r data_o[78]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[13] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[29] fifos_4__ring_packet_fifo.head_r data_o[77]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[12] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[28] fifos_4__ring_packet_fifo.head_r data_o[76]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[11] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[27] fifos_4__ring_packet_fifo.head_r data_o[75]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[10] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[26] fifos_4__ring_packet_fifo.head_r data_o[74]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[9] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[25] fifos_4__ring_packet_fifo.head_r data_o[73]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[8] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[24] fifos_4__ring_packet_fifo.head_r data_o[72]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[7] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[23] fifos_4__ring_packet_fifo.head_r data_o[71]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[6] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[22] fifos_4__ring_packet_fifo.head_r data_o[70]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[5] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[21] fifos_4__ring_packet_fifo.head_r data_o[69]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[4] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[20] fifos_4__ring_packet_fifo.head_r data_o[68]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[3] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[19] fifos_4__ring_packet_fifo.head_r data_o[67]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[2] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[18] fifos_4__ring_packet_fifo.head_r data_o[66]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[1] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[17] fifos_4__ring_packet_fifo.head_r data_o[65]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[0] fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[16] fifos_4__ring_packet_fifo.head_r data_o[64]
1-0 1
-11 1
.names $false fifos_4__ring_packet_fifo.N4 fifos_4__ring_packet_fifo.N5 fifos_4__ring_packet_fifo.mem_1r1w.synth.N7
1-0 1
-11 1
.names $false fifos_4__ring_packet_fifo.mem_1r1w.synth.w_addr_i fifos_4__ring_packet_fifo.N5 fifos_4__ring_packet_fifo.mem_1r1w.synth.N8
1-0 1
-11 1
.names $false rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[4] out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1156$293_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1156$293_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1155$294_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1155$294_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1154$295_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1154$295_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1153$296_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1153$296_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.v_i
1-0 1
-11 1
.names $false rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[3] out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1166$298_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1166$298_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1165$299_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1165$299_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1164$300_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1164$300_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1163$301_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1163$301_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.v_i
1-0 1
-11 1
.names $false rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[2] out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1171$303_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1171$303_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1170$304_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1170$304_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1169$305_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1169$305_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1168$306_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1168$306_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.v_i
1-0 1
-11 1
.names $false rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[1] out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1176$308_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1176$308_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1175$309_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1175$309_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1174$310_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1174$310_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1173$311_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1173$311_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.v_i
1-0 1
-11 1
.names $false rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[0] out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1181$313_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1181$313_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1180$314_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1180$314_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1179$315_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1179$315_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1178$316_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1178$316_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.v_i
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__79_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1186$318_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1186$318_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1185$319_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1185$319_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1184$320_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1184$320_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1183$321_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1183$321_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[15]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__78_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1191$323_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1191$323_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1190$324_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1190$324_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1189$325_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1189$325_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1188$326_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1188$326_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[14]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__77_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1196$328_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1196$328_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1195$329_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1195$329_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1194$330_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1194$330_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1193$331_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1193$331_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[13]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__76_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1201$333_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1201$333_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1200$334_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1200$334_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1199$335_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1199$335_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1198$336_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1198$336_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[12]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__75_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1206$338_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1206$338_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1205$339_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1205$339_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1204$340_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1204$340_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1203$341_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1203$341_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[11]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__74_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1211$343_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1211$343_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1210$344_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1210$344_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1209$345_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1209$345_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1208$346_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1208$346_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[10]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__73_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1216$348_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1216$348_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1215$349_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1215$349_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1214$350_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1214$350_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1213$351_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1213$351_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[9]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__72_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1221$353_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1221$353_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1220$354_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1220$354_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1219$355_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1219$355_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1218$356_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1218$356_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[8]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__71_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1226$358_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1226$358_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1225$359_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1225$359_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1224$360_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1224$360_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1223$361_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1223$361_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[7]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__70_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1231$363_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1231$363_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1230$364_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1230$364_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1229$365_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1229$365_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1228$366_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1228$366_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[6]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__69_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1236$368_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1236$368_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1235$369_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1235$369_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1234$370_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1234$370_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1233$371_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1233$371_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[5]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__68_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1241$373_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1241$373_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1240$374_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1240$374_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1239$375_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1239$375_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1238$376_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1238$376_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[4]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__67_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1246$378_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1246$378_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1245$379_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1245$379_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1244$380_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1244$380_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1243$381_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1243$381_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[3]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__66_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1251$383_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1251$383_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1250$384_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1250$384_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1249$385_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1249$385_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1248$386_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1248$386_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[2]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__65_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1256$388_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1256$388_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1255$389_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1255$389_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1254$390_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1254$390_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1253$391_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1253$391_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[1]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__64_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1261$393_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1261$393_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1260$394_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1260$394_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1259$395_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1259$395_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1258$396_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1258$396_Y $false rr_fifo_to_fifo.N20 fifos_4__ring_packet_fifo.data_i[0]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__63_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1266$398_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1266$398_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1265$399_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1265$399_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1264$400_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1264$400_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1263$401_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1263$401_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[15]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__62_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1271$403_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1271$403_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1270$404_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1270$404_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1269$405_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1269$405_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1268$406_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1268$406_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[14]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__61_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1276$408_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1276$408_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1275$409_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1275$409_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1274$410_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1274$410_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1273$411_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1273$411_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[13]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__60_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1281$413_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1281$413_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1280$414_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1280$414_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1279$415_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1279$415_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1278$416_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1278$416_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[12]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__59_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1286$418_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1286$418_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1285$419_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1285$419_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1284$420_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1284$420_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1283$421_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1283$421_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[11]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__58_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1291$423_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1291$423_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1290$424_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1290$424_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1289$425_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1289$425_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1288$426_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1288$426_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[10]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__57_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1296$428_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1296$428_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1295$429_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1295$429_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1294$430_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1294$430_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1293$431_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1293$431_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[9]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__56_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1301$433_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1301$433_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1300$434_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1300$434_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1299$435_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1299$435_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1298$436_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1298$436_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[8]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__55_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1306$438_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1306$438_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1305$439_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1305$439_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1304$440_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1304$440_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1303$441_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1303$441_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[7]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__54_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1311$443_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1311$443_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1310$444_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1310$444_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1309$445_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1309$445_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1308$446_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1308$446_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[6]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__53_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1316$448_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1316$448_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1315$449_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1315$449_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1314$450_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1314$450_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1313$451_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1313$451_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[5]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__52_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1321$453_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1321$453_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1320$454_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1320$454_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1319$455_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1319$455_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1318$456_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1318$456_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[4]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__51_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1326$458_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1326$458_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1325$459_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1325$459_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1324$460_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1324$460_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1323$461_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1323$461_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[3]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__50_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1331$463_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1331$463_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1330$464_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1330$464_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1329$465_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1329$465_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1328$466_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1328$466_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[2]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__49_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1336$468_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1336$468_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1335$469_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1335$469_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1334$470_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1334$470_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1333$471_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1333$471_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[1]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__48_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1341$473_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1341$473_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1340$474_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1340$474_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1339$475_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1339$475_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1338$476_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1338$476_Y $false rr_fifo_to_fifo.N20 fifos_3__ring_packet_fifo.data_i[0]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__47_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1346$478_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1346$478_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1345$479_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1345$479_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1344$480_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1344$480_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1343$481_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1343$481_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[15]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__46_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1351$483_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1351$483_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1350$484_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1350$484_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1349$485_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1349$485_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1348$486_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1348$486_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[14]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__45_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1356$488_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1356$488_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1355$489_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1355$489_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1354$490_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1354$490_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1353$491_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1353$491_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[13]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__44_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1361$493_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1361$493_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1360$494_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1360$494_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1359$495_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1359$495_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1358$496_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1358$496_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[12]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__43_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1366$498_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1366$498_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1365$499_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1365$499_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1364$500_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1364$500_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1363$501_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1363$501_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[11]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__42_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1371$503_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1371$503_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1370$504_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1370$504_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1369$505_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1369$505_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1368$506_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1368$506_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[10]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__41_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1376$508_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1376$508_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1375$509_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1375$509_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1374$510_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1374$510_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1373$511_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1373$511_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[9]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__40_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1381$513_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1381$513_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1380$514_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1380$514_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1379$515_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1379$515_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1378$516_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1378$516_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[8]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__39_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1386$518_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1386$518_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1385$519_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1385$519_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1384$520_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1384$520_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1383$521_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1383$521_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[7]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__38_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1391$523_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1391$523_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1390$524_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1390$524_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1389$525_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1389$525_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1388$526_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1388$526_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[6]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__37_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1396$528_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1396$528_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1395$529_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1395$529_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1394$530_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1394$530_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1393$531_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1393$531_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[5]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__36_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1401$533_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1401$533_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1400$534_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1400$534_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1399$535_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1399$535_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1398$536_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1398$536_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[4]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__35_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1406$538_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1406$538_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1405$539_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1405$539_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1404$540_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1404$540_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1403$541_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1403$541_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[3]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__34_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1411$543_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1411$543_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1410$544_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1410$544_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1409$545_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1409$545_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1408$546_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1408$546_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[2]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__33_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1416$548_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1416$548_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1415$549_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1415$549_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1414$550_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1414$550_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1413$551_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1413$551_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[1]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__32_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1421$553_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1421$553_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1420$554_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1420$554_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1419$555_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1419$555_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1418$556_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1418$556_Y $false rr_fifo_to_fifo.N20 fifos_2__ring_packet_fifo.data_i[0]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__31_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1426$558_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1426$558_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1425$559_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1425$559_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1424$560_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1424$560_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1423$561_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1423$561_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[15]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__30_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1431$563_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1431$563_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1430$564_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1430$564_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1429$565_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1429$565_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1428$566_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1428$566_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[14]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__29_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1436$568_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1436$568_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1435$569_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1435$569_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1434$570_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1434$570_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1433$571_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1433$571_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[13]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__28_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1441$573_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1441$573_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1440$574_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1440$574_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1439$575_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1439$575_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1438$576_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1438$576_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[12]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__27_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1446$578_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1446$578_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1445$579_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1445$579_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1444$580_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1444$580_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1443$581_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1443$581_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[11]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__26_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1451$583_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1451$583_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1450$584_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1450$584_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1449$585_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1449$585_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1448$586_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1448$586_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[10]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__25_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1456$588_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1456$588_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1455$589_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1455$589_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1454$590_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1454$590_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1453$591_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1453$591_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[9]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__24_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1461$593_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1461$593_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1460$594_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1460$594_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1459$595_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1459$595_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1458$596_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1458$596_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[8]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__23_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1466$598_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1466$598_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1465$599_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1465$599_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1464$600_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1464$600_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1463$601_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1463$601_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[7]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__22_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1471$603_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1471$603_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1470$604_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1470$604_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1469$605_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1469$605_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1468$606_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1468$606_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[6]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__21_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1476$608_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1476$608_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1475$609_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1475$609_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1474$610_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1474$610_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1473$611_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1473$611_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[5]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__20_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1481$613_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1481$613_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1480$614_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1480$614_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1479$615_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1479$615_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1478$616_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1478$616_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[4]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__19_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1486$618_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1486$618_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1485$619_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1485$619_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1484$620_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1484$620_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1483$621_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1483$621_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[3]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__18_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1491$623_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1491$623_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1490$624_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1490$624_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1489$625_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1489$625_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1488$626_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1488$626_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[2]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__17_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1496$628_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1496$628_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1495$629_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1495$629_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1494$630_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1494$630_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1493$631_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1493$631_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[1]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__16_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1501$633_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1501$633_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1500$634_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1500$634_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1499$635_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1499$635_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1498$636_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1498$636_Y $false rr_fifo_to_fifo.N20 fifos_1__ring_packet_fifo.data_i[0]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__15_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1506$638_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1506$638_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1505$639_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1505$639_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1504$640_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1504$640_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1503$641_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1503$641_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[15]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__14_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1511$643_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1511$643_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1510$644_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1510$644_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1509$645_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1509$645_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1508$646_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1508$646_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[14]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__13_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1516$648_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1516$648_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1515$649_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1515$649_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1514$650_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1514$650_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1513$651_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1513$651_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[13]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__12_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1521$653_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1521$653_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1520$654_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1520$654_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1519$655_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1519$655_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1518$656_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1518$656_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[12]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__11_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1526$658_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1526$658_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1525$659_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1525$659_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1524$660_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1524$660_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1523$661_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1523$661_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[11]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__10_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1531$663_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1531$663_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1530$664_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1530$664_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1529$665_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1529$665_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1528$666_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1528$666_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[10]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__9_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1536$668_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1536$668_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1535$669_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1535$669_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1534$670_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1534$670_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1533$671_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1533$671_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[9]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__8_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1541$673_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1541$673_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1540$674_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1540$674_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1539$675_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1539$675_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1538$676_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1538$676_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[8]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__7_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1546$678_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1546$678_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1545$679_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1545$679_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1544$680_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1544$680_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1543$681_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1543$681_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[7]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__6_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1551$683_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1551$683_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1550$684_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1550$684_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1549$685_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1549$685_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1548$686_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1548$686_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[6]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__5_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1556$688_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1556$688_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1555$689_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1555$689_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1554$690_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1554$690_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1553$691_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1553$691_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[5]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__4_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1561$693_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1561$693_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1560$694_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1560$694_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1559$695_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1559$695_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1558$696_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1558$696_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[4]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__3_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1566$698_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1566$698_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1565$699_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1565$699_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1564$700_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1564$700_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1563$701_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1563$701_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[3]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__2_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1571$703_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1571$703_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1570$704_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1570$704_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1569$705_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1569$705_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1568$706_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1568$706_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[2]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__1_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1576$708_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1576$708_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1575$709_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1575$709_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1574$710_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1574$710_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1573$711_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1573$711_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[1]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_int_o_4__0_ out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1581$713_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1581$713_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1580$714_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1580$714_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1579$715_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1579$715_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1578$716_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1578$716_Y $false rr_fifo_to_fifo.N20 fifos_0__ring_packet_fifo.data_i[0]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[4] out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1586$718_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1586$718_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1585$719_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1585$719_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1584$720_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1584$720_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1583$721_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1583$721_Y $false rr_fifo_to_fifo.N20 rr_fifo_to_fifo.brrf2fm.ready_head_i[4]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[3] out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1591$723_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1591$723_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1590$724_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1590$724_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1589$725_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1589$725_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1588$726_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1588$726_Y $false rr_fifo_to_fifo.N20 rr_fifo_to_fifo.brrf2fm.ready_head_i[3]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[2] out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1596$728_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1596$728_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1595$729_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1595$729_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1594$730_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1594$730_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1593$731_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1593$731_Y $false rr_fifo_to_fifo.N20 rr_fifo_to_fifo.brrf2fm.ready_head_i[2]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[1] out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1601$733_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1601$733_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1600$734_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1600$734_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1599$735_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1599$735_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1598$736_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1598$736_Y $false rr_fifo_to_fifo.N20 rr_fifo_to_fifo.brrf2fm.ready_head_i[1]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[0] out_top_channel_i[2] $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1606$738_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1606$738_Y $false rr_fifo_to_fifo.N23 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1605$739_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1605$739_Y $false rr_fifo_to_fifo.N22 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1604$740_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1604$740_Y $false rr_fifo_to_fifo.N21 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1603$741_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1603$741_Y $false rr_fifo_to_fifo.N20 rr_fifo_to_fifo.brrf2fm.ready_head_i[0]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[9] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1616$743_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1616$743_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1615$744_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1615$744_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1614$745_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1614$745_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1613$746_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1613$746_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1612$747_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1612$747_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1611$748_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1611$748_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1610$749_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1610$749_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1609$750_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1609$750_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1608$751_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1608$751_Y $false rr_fifo_to_fifo.N25 yumi_o[9]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[8] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1636$753_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1636$753_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1635$754_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1635$754_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1634$755_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1634$755_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1633$756_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1633$756_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1632$757_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1632$757_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1631$758_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1631$758_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1630$759_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1630$759_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1629$760_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1629$760_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1628$761_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1628$761_Y $false rr_fifo_to_fifo.N25 yumi_o[8]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[7] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1646$763_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1646$763_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1645$764_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1645$764_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1644$765_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1644$765_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1643$766_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1643$766_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1642$767_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1642$767_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1641$768_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1641$768_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1640$769_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1640$769_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1639$770_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1639$770_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1638$771_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1638$771_Y $false rr_fifo_to_fifo.N25 yumi_o[7]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[6] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1656$773_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1656$773_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1655$774_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1655$774_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1654$775_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1654$775_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1653$776_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1653$776_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1652$777_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1652$777_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1651$778_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1651$778_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1650$779_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1650$779_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1649$780_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1649$780_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1648$781_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1648$781_Y $false rr_fifo_to_fifo.N25 yumi_o[6]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[5] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1666$783_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1666$783_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1665$784_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1665$784_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1664$785_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1664$785_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1663$786_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1663$786_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1662$787_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1662$787_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1661$788_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1661$788_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1660$789_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1660$789_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1659$790_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1659$790_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1658$791_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1658$791_Y $false rr_fifo_to_fifo.N25 yumi_o[5]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[4] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1676$793_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1676$793_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1675$794_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1675$794_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1674$795_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1674$795_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1673$796_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1673$796_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1672$797_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1672$797_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1671$798_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1671$798_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1670$799_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1670$799_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1669$800_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1669$800_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1668$801_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1668$801_Y $false rr_fifo_to_fifo.N25 yumi_o[4]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[3] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1686$803_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1686$803_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1685$804_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1685$804_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1684$805_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1684$805_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1683$806_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1683$806_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1682$807_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1682$807_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1681$808_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1681$808_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1680$809_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1680$809_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1679$810_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1679$810_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1678$811_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1678$811_Y $false rr_fifo_to_fifo.N25 yumi_o[3]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[2] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1696$813_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1696$813_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1695$814_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1695$814_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1694$815_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1694$815_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1693$816_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1693$816_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1692$817_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1692$817_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1691$818_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1691$818_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1690$819_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1690$819_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1689$820_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1689$820_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1688$821_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1688$821_Y $false rr_fifo_to_fifo.N25 yumi_o[2]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[1] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1706$823_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1706$823_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1705$824_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1705$824_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1704$825_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1704$825_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1703$826_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1703$826_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1702$827_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1702$827_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1701$828_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1701$828_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1700$829_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1700$829_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1699$830_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1699$830_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1698$831_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1698$831_Y $false rr_fifo_to_fifo.N25 yumi_o[1]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[0] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1716$833_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1716$833_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1715$834_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1715$834_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1714$835_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1714$835_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1713$836_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1713$836_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1712$837_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1712$837_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1711$838_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1711$838_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1710$839_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1710$839_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1709$840_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1709$840_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1708$841_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1708$841_Y $false rr_fifo_to_fifo.N25 yumi_o[0]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[4] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1726$843_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1726$843_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1725$844_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1725$844_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1724$845_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1724$845_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1723$846_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1723$846_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1722$847_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1722$847_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1721$848_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1721$848_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1720$849_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1720$849_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1719$850_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1719$850_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1718$851_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1718$851_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.brrf2fm.valid_head_i[4]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[3] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1736$853_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1736$853_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1735$854_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1735$854_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1734$855_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1734$855_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1733$856_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1733$856_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1732$857_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1732$857_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1731$858_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1731$858_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1730$859_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1730$859_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1729$860_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1729$860_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1728$861_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1728$861_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.brrf2fm.valid_head_i[3]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[2] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1746$863_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1746$863_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1745$864_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1745$864_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1744$865_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1744$865_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1743$866_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1743$866_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1742$867_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1742$867_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1741$868_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1741$868_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1740$869_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1740$869_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1739$870_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1739$870_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1738$871_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1738$871_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.brrf2fm.valid_head_i[2]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[1] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1756$873_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1756$873_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1755$874_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1755$874_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1754$875_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1754$875_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1753$876_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1753$876_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1752$877_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1752$877_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1751$878_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1751$878_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1750$879_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1750$879_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1749$880_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1749$880_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1748$881_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1748$881_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.brrf2fm.valid_head_i[1]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[0] rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1766$883_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1766$883_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1765$884_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1765$884_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1764$885_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1764$885_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1763$886_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1763$886_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1762$887_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1762$887_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1761$888_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1761$888_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1760$889_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1760$889_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1759$890_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1759$890_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1758$891_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1758$891_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.brrf2fm.valid_head_i[0]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__79_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1776$893_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1776$893_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1775$894_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1775$894_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1774$895_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1774$895_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1773$896_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1773$896_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1772$897_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1772$897_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1771$898_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1771$898_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1770$899_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1770$899_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1769$900_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1769$900_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1768$901_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1768$901_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__79_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__78_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1786$903_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1786$903_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1785$904_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1785$904_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1784$905_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1784$905_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1783$906_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1783$906_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1782$907_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1782$907_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1781$908_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1781$908_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1780$909_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1780$909_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1779$910_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1779$910_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1778$911_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1778$911_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__78_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__77_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1796$913_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1796$913_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1795$914_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1795$914_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1794$915_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1794$915_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1793$916_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1793$916_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1792$917_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1792$917_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1791$918_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1791$918_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1790$919_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1790$919_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1789$920_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1789$920_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1788$921_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1788$921_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__77_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__76_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1806$923_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1806$923_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1805$924_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1805$924_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1804$925_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1804$925_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1803$926_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1803$926_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1802$927_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1802$927_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1801$928_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1801$928_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1800$929_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1800$929_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1799$930_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1799$930_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1798$931_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1798$931_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__76_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__75_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1816$933_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1816$933_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1815$934_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1815$934_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1814$935_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1814$935_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1813$936_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1813$936_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1812$937_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1812$937_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1811$938_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1811$938_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1810$939_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1810$939_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1809$940_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1809$940_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1808$941_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1808$941_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__75_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__74_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1826$943_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1826$943_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1825$944_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1825$944_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1824$945_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1824$945_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1823$946_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1823$946_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1822$947_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1822$947_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1821$948_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1821$948_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1820$949_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1820$949_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1819$950_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1819$950_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1818$951_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1818$951_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__74_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__73_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1836$953_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1836$953_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1835$954_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1835$954_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1834$955_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1834$955_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1833$956_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1833$956_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1832$957_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1832$957_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1831$958_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1831$958_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1830$959_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1830$959_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1829$960_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1829$960_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1828$961_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1828$961_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__73_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__72_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1846$963_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1846$963_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1845$964_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1845$964_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1844$965_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1844$965_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1843$966_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1843$966_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1842$967_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1842$967_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1841$968_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1841$968_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1840$969_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1840$969_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1839$970_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1839$970_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1838$971_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1838$971_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__72_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__71_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1856$973_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1856$973_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1855$974_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1855$974_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1854$975_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1854$975_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1853$976_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1853$976_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1852$977_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1852$977_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1851$978_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1851$978_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1850$979_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1850$979_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1849$980_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1849$980_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1848$981_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1848$981_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__71_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__70_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1866$983_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1866$983_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1865$984_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1865$984_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1864$985_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1864$985_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1863$986_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1863$986_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1862$987_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1862$987_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1861$988_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1861$988_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1860$989_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1860$989_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1859$990_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1859$990_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1858$991_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1858$991_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__70_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__69_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1876$993_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1876$993_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1875$994_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1875$994_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1874$995_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1874$995_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1873$996_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1873$996_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1872$997_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1872$997_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1871$998_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1871$998_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1870$999_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1870$999_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1869$1000_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1869$1000_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1868$1001_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1868$1001_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__69_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__68_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1886$1003_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1886$1003_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1885$1004_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1885$1004_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1884$1005_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1884$1005_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1883$1006_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1883$1006_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1882$1007_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1882$1007_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1881$1008_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1881$1008_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1880$1009_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1880$1009_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1879$1010_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1879$1010_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1878$1011_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1878$1011_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__68_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__67_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1896$1013_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1896$1013_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1895$1014_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1895$1014_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1894$1015_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1894$1015_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1893$1016_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1893$1016_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1892$1017_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1892$1017_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1891$1018_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1891$1018_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1890$1019_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1890$1019_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1889$1020_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1889$1020_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1888$1021_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1888$1021_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__67_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__66_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1906$1023_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1906$1023_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1905$1024_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1905$1024_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1904$1025_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1904$1025_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1903$1026_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1903$1026_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1902$1027_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1902$1027_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1901$1028_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1901$1028_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1900$1029_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1900$1029_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1899$1030_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1899$1030_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1898$1031_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1898$1031_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__66_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__65_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1916$1033_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1916$1033_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1915$1034_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1915$1034_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1914$1035_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1914$1035_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1913$1036_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1913$1036_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1912$1037_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1912$1037_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1911$1038_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1911$1038_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1910$1039_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1910$1039_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1909$1040_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1909$1040_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1908$1041_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1908$1041_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__65_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__64_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1926$1043_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1926$1043_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1925$1044_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1925$1044_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1924$1045_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1924$1045_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1923$1046_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1923$1046_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1922$1047_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1922$1047_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1921$1048_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1921$1048_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1920$1049_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1920$1049_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1919$1050_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1919$1050_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1918$1051_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1918$1051_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__64_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__63_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1936$1053_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1936$1053_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1935$1054_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1935$1054_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1934$1055_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1934$1055_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1933$1056_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1933$1056_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1932$1057_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1932$1057_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1931$1058_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1931$1058_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1930$1059_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1930$1059_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1929$1060_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1929$1060_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1928$1061_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1928$1061_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__63_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__62_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1946$1063_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1946$1063_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1945$1064_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1945$1064_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1944$1065_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1944$1065_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1943$1066_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1943$1066_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1942$1067_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1942$1067_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1941$1068_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1941$1068_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1940$1069_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1940$1069_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1939$1070_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1939$1070_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1938$1071_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1938$1071_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__62_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__61_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1956$1073_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1956$1073_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1955$1074_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1955$1074_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1954$1075_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1954$1075_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1953$1076_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1953$1076_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1952$1077_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1952$1077_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1951$1078_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1951$1078_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1950$1079_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1950$1079_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1949$1080_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1949$1080_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1948$1081_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1948$1081_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__61_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__60_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1966$1083_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1966$1083_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1965$1084_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1965$1084_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1964$1085_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1964$1085_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1963$1086_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1963$1086_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1962$1087_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1962$1087_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1961$1088_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1961$1088_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1960$1089_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1960$1089_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1959$1090_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1959$1090_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1958$1091_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1958$1091_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__60_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__59_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1976$1093_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1976$1093_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1975$1094_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1975$1094_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1974$1095_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1974$1095_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1973$1096_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1973$1096_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1972$1097_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1972$1097_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1971$1098_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1971$1098_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1970$1099_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1970$1099_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1969$1100_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1969$1100_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1968$1101_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1968$1101_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__59_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__58_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1986$1103_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1986$1103_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1985$1104_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1985$1104_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1984$1105_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1984$1105_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1983$1106_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1983$1106_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1982$1107_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1982$1107_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1981$1108_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1981$1108_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1980$1109_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1980$1109_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1979$1110_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1979$1110_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1978$1111_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1978$1111_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__58_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__57_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1996$1113_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1996$1113_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1995$1114_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1995$1114_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1994$1115_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1994$1115_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1993$1116_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1993$1116_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1992$1117_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1992$1117_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1991$1118_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1991$1118_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1990$1119_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1990$1119_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1989$1120_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1989$1120_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1988$1121_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1988$1121_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__57_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__56_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2006$1123_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2006$1123_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2005$1124_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2005$1124_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2004$1125_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2004$1125_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2003$1126_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2003$1126_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2002$1127_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2002$1127_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2001$1128_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2001$1128_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2000$1129_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2000$1129_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1999$1130_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1999$1130_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1998$1131_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1998$1131_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__56_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__55_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2016$1133_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2016$1133_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2015$1134_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2015$1134_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2014$1135_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2014$1135_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2013$1136_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2013$1136_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2012$1137_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2012$1137_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2011$1138_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2011$1138_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2010$1139_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2010$1139_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2009$1140_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2009$1140_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2008$1141_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2008$1141_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__55_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__54_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2026$1143_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2026$1143_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2025$1144_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2025$1144_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2024$1145_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2024$1145_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2023$1146_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2023$1146_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2022$1147_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2022$1147_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2021$1148_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2021$1148_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2020$1149_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2020$1149_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2019$1150_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2019$1150_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2018$1151_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2018$1151_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__54_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__53_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2036$1153_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2036$1153_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2035$1154_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2035$1154_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2034$1155_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2034$1155_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2033$1156_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2033$1156_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2032$1157_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2032$1157_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2031$1158_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2031$1158_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2030$1159_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2030$1159_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2029$1160_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2029$1160_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2028$1161_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2028$1161_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__53_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__52_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2046$1163_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2046$1163_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2045$1164_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2045$1164_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2044$1165_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2044$1165_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2043$1166_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2043$1166_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2042$1167_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2042$1167_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2041$1168_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2041$1168_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2040$1169_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2040$1169_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2039$1170_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2039$1170_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2038$1171_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2038$1171_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__52_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__51_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2056$1173_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2056$1173_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2055$1174_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2055$1174_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2054$1175_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2054$1175_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2053$1176_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2053$1176_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2052$1177_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2052$1177_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2051$1178_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2051$1178_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2050$1179_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2050$1179_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2049$1180_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2049$1180_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2048$1181_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2048$1181_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__51_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__50_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2066$1183_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2066$1183_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2065$1184_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2065$1184_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2064$1185_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2064$1185_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2063$1186_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2063$1186_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2062$1187_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2062$1187_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2061$1188_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2061$1188_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2060$1189_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2060$1189_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2059$1190_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2059$1190_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2058$1191_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2058$1191_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__50_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__49_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2076$1193_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2076$1193_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2075$1194_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2075$1194_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2074$1195_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2074$1195_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2073$1196_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2073$1196_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2072$1197_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2072$1197_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2071$1198_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2071$1198_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2070$1199_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2070$1199_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2069$1200_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2069$1200_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2068$1201_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2068$1201_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__49_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__48_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2086$1203_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2086$1203_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2085$1204_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2085$1204_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2084$1205_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2084$1205_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2083$1206_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2083$1206_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2082$1207_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2082$1207_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2081$1208_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2081$1208_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2080$1209_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2080$1209_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2079$1210_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2079$1210_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2078$1211_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2078$1211_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__48_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__47_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2096$1213_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2096$1213_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2095$1214_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2095$1214_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2094$1215_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2094$1215_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2093$1216_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2093$1216_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2092$1217_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2092$1217_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2091$1218_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2091$1218_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2090$1219_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2090$1219_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2089$1220_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2089$1220_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2088$1221_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2088$1221_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__47_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__46_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2106$1223_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2106$1223_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2105$1224_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2105$1224_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2104$1225_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2104$1225_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2103$1226_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2103$1226_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2102$1227_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2102$1227_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2101$1228_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2101$1228_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2100$1229_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2100$1229_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2099$1230_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2099$1230_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2098$1231_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2098$1231_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__46_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__45_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2116$1233_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2116$1233_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2115$1234_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2115$1234_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2114$1235_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2114$1235_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2113$1236_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2113$1236_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2112$1237_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2112$1237_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2111$1238_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2111$1238_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2110$1239_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2110$1239_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2109$1240_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2109$1240_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2108$1241_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2108$1241_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__45_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__44_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2126$1243_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2126$1243_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2125$1244_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2125$1244_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2124$1245_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2124$1245_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2123$1246_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2123$1246_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2122$1247_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2122$1247_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2121$1248_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2121$1248_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2120$1249_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2120$1249_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2119$1250_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2119$1250_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2118$1251_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2118$1251_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__44_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__43_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2136$1253_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2136$1253_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2135$1254_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2135$1254_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2134$1255_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2134$1255_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2133$1256_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2133$1256_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2132$1257_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2132$1257_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2131$1258_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2131$1258_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2130$1259_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2130$1259_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2129$1260_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2129$1260_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2128$1261_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2128$1261_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__43_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__42_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2146$1263_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2146$1263_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2145$1264_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2145$1264_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2144$1265_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2144$1265_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2143$1266_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2143$1266_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2142$1267_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2142$1267_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2141$1268_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2141$1268_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2140$1269_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2140$1269_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2139$1270_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2139$1270_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2138$1271_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2138$1271_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__42_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__41_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2156$1273_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2156$1273_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2155$1274_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2155$1274_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2154$1275_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2154$1275_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2153$1276_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2153$1276_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2152$1277_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2152$1277_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2151$1278_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2151$1278_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2150$1279_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2150$1279_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2149$1280_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2149$1280_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2148$1281_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2148$1281_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__41_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__40_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2166$1283_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2166$1283_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2165$1284_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2165$1284_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2164$1285_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2164$1285_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2163$1286_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2163$1286_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2162$1287_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2162$1287_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2161$1288_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2161$1288_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2160$1289_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2160$1289_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2159$1290_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2159$1290_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2158$1291_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2158$1291_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__40_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__39_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2176$1293_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2176$1293_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2175$1294_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2175$1294_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2174$1295_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2174$1295_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2173$1296_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2173$1296_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2172$1297_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2172$1297_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2171$1298_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2171$1298_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2170$1299_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2170$1299_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2169$1300_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2169$1300_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2168$1301_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2168$1301_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__39_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__38_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2186$1303_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2186$1303_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2185$1304_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2185$1304_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2184$1305_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2184$1305_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2183$1306_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2183$1306_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2182$1307_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2182$1307_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2181$1308_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2181$1308_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2180$1309_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2180$1309_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2179$1310_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2179$1310_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2178$1311_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2178$1311_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__38_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__37_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2196$1313_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2196$1313_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2195$1314_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2195$1314_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2194$1315_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2194$1315_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2193$1316_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2193$1316_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2192$1317_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2192$1317_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2191$1318_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2191$1318_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2190$1319_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2190$1319_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2189$1320_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2189$1320_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2188$1321_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2188$1321_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__37_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__36_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2206$1323_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2206$1323_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2205$1324_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2205$1324_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2204$1325_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2204$1325_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2203$1326_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2203$1326_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2202$1327_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2202$1327_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2201$1328_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2201$1328_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2200$1329_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2200$1329_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2199$1330_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2199$1330_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2198$1331_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2198$1331_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__36_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__35_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2216$1333_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2216$1333_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2215$1334_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2215$1334_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2214$1335_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2214$1335_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2213$1336_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2213$1336_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2212$1337_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2212$1337_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2211$1338_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2211$1338_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2210$1339_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2210$1339_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2209$1340_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2209$1340_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2208$1341_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2208$1341_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__35_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__34_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2226$1343_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2226$1343_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2225$1344_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2225$1344_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2224$1345_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2224$1345_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2223$1346_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2223$1346_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2222$1347_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2222$1347_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2221$1348_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2221$1348_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2220$1349_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2220$1349_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2219$1350_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2219$1350_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2218$1351_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2218$1351_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__34_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__33_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2236$1353_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2236$1353_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2235$1354_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2235$1354_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2234$1355_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2234$1355_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2233$1356_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2233$1356_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2232$1357_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2232$1357_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2231$1358_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2231$1358_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2230$1359_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2230$1359_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2229$1360_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2229$1360_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2228$1361_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2228$1361_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__33_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__32_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2246$1363_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2246$1363_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2245$1364_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2245$1364_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2244$1365_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2244$1365_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2243$1366_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2243$1366_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2242$1367_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2242$1367_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2241$1368_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2241$1368_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2240$1369_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2240$1369_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2239$1370_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2239$1370_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2238$1371_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2238$1371_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__32_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__31_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2256$1373_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2256$1373_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2255$1374_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2255$1374_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2254$1375_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2254$1375_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2253$1376_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2253$1376_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2252$1377_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2252$1377_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2251$1378_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2251$1378_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2250$1379_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2250$1379_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2249$1380_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2249$1380_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2248$1381_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2248$1381_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__31_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__30_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2266$1383_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2266$1383_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2265$1384_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2265$1384_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2264$1385_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2264$1385_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2263$1386_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2263$1386_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2262$1387_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2262$1387_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2261$1388_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2261$1388_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2260$1389_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2260$1389_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2259$1390_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2259$1390_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2258$1391_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2258$1391_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__30_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__29_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2276$1393_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2276$1393_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2275$1394_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2275$1394_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2274$1395_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2274$1395_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2273$1396_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2273$1396_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2272$1397_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2272$1397_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2271$1398_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2271$1398_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2270$1399_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2270$1399_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2269$1400_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2269$1400_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2268$1401_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2268$1401_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__29_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__28_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2286$1403_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2286$1403_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2285$1404_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2285$1404_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2284$1405_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2284$1405_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2283$1406_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2283$1406_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2282$1407_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2282$1407_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2281$1408_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2281$1408_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2280$1409_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2280$1409_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2279$1410_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2279$1410_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2278$1411_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2278$1411_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__28_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__27_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2296$1413_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2296$1413_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2295$1414_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2295$1414_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2294$1415_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2294$1415_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2293$1416_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2293$1416_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2292$1417_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2292$1417_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2291$1418_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2291$1418_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2290$1419_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2290$1419_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2289$1420_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2289$1420_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2288$1421_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2288$1421_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__27_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__26_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2306$1423_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2306$1423_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2305$1424_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2305$1424_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2304$1425_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2304$1425_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2303$1426_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2303$1426_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2302$1427_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2302$1427_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2301$1428_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2301$1428_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2300$1429_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2300$1429_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2299$1430_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2299$1430_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2298$1431_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2298$1431_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__26_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__25_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2316$1433_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2316$1433_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2315$1434_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2315$1434_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2314$1435_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2314$1435_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2313$1436_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2313$1436_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2312$1437_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2312$1437_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2311$1438_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2311$1438_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2310$1439_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2310$1439_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2309$1440_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2309$1440_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2308$1441_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2308$1441_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__25_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__24_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2326$1443_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2326$1443_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2325$1444_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2325$1444_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2324$1445_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2324$1445_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2323$1446_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2323$1446_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2322$1447_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2322$1447_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2321$1448_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2321$1448_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2320$1449_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2320$1449_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2319$1450_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2319$1450_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2318$1451_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2318$1451_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__24_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__23_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2336$1453_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2336$1453_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2335$1454_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2335$1454_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2334$1455_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2334$1455_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2333$1456_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2333$1456_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2332$1457_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2332$1457_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2331$1458_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2331$1458_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2330$1459_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2330$1459_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2329$1460_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2329$1460_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2328$1461_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2328$1461_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__23_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__22_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2346$1463_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2346$1463_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2345$1464_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2345$1464_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2344$1465_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2344$1465_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2343$1466_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2343$1466_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2342$1467_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2342$1467_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2341$1468_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2341$1468_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2340$1469_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2340$1469_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2339$1470_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2339$1470_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2338$1471_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2338$1471_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__22_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__21_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2356$1473_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2356$1473_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2355$1474_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2355$1474_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2354$1475_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2354$1475_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2353$1476_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2353$1476_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2352$1477_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2352$1477_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2351$1478_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2351$1478_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2350$1479_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2350$1479_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2349$1480_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2349$1480_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2348$1481_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2348$1481_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__21_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__20_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2366$1483_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2366$1483_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2365$1484_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2365$1484_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2364$1485_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2364$1485_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2363$1486_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2363$1486_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2362$1487_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2362$1487_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2361$1488_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2361$1488_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2360$1489_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2360$1489_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2359$1490_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2359$1490_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2358$1491_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2358$1491_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__20_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__19_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2376$1493_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2376$1493_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2375$1494_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2375$1494_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2374$1495_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2374$1495_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2373$1496_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2373$1496_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2372$1497_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2372$1497_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2371$1498_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2371$1498_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2370$1499_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2370$1499_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2369$1500_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2369$1500_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2368$1501_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2368$1501_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__19_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__18_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2386$1503_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2386$1503_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2385$1504_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2385$1504_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2384$1505_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2384$1505_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2383$1506_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2383$1506_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2382$1507_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2382$1507_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2381$1508_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2381$1508_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2380$1509_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2380$1509_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2379$1510_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2379$1510_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2378$1511_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2378$1511_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__18_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__17_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2396$1513_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2396$1513_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2395$1514_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2395$1514_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2394$1515_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2394$1515_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2393$1516_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2393$1516_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2392$1517_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2392$1517_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2391$1518_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2391$1518_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2390$1519_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2390$1519_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2389$1520_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2389$1520_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2388$1521_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2388$1521_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__17_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__16_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2406$1523_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2406$1523_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2405$1524_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2405$1524_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2404$1525_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2404$1525_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2403$1526_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2403$1526_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2402$1527_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2402$1527_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2401$1528_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2401$1528_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2400$1529_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2400$1529_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2399$1530_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2399$1530_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2398$1531_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2398$1531_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__16_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__15_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2416$1533_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2416$1533_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2415$1534_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2415$1534_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2414$1535_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2414$1535_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2413$1536_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2413$1536_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2412$1537_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2412$1537_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2411$1538_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2411$1538_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2410$1539_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2410$1539_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2409$1540_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2409$1540_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2408$1541_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2408$1541_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__15_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__14_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2426$1543_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2426$1543_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2425$1544_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2425$1544_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2424$1545_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2424$1545_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2423$1546_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2423$1546_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2422$1547_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2422$1547_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2421$1548_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2421$1548_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2420$1549_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2420$1549_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2419$1550_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2419$1550_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2418$1551_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2418$1551_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__14_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__13_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2436$1553_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2436$1553_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2435$1554_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2435$1554_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2434$1555_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2434$1555_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2433$1556_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2433$1556_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2432$1557_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2432$1557_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2431$1558_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2431$1558_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2430$1559_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2430$1559_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2429$1560_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2429$1560_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2428$1561_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2428$1561_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__13_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__12_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2446$1563_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2446$1563_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2445$1564_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2445$1564_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2444$1565_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2444$1565_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2443$1566_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2443$1566_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2442$1567_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2442$1567_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2441$1568_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2441$1568_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2440$1569_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2440$1569_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2439$1570_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2439$1570_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2438$1571_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2438$1571_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__12_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__11_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2456$1573_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2456$1573_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2455$1574_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2455$1574_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2454$1575_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2454$1575_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2453$1576_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2453$1576_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2452$1577_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2452$1577_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2451$1578_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2451$1578_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2450$1579_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2450$1579_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2449$1580_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2449$1580_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2448$1581_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2448$1581_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__11_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__10_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2466$1583_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2466$1583_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2465$1584_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2465$1584_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2464$1585_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2464$1585_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2463$1586_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2463$1586_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2462$1587_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2462$1587_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2461$1588_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2461$1588_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2460$1589_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2460$1589_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2459$1590_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2459$1590_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2458$1591_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2458$1591_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__10_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__9_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2476$1593_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2476$1593_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2475$1594_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2475$1594_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2474$1595_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2474$1595_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2473$1596_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2473$1596_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2472$1597_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2472$1597_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2471$1598_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2471$1598_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2470$1599_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2470$1599_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2469$1600_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2469$1600_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2468$1601_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2468$1601_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__9_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__8_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2486$1603_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2486$1603_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2485$1604_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2485$1604_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2484$1605_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2484$1605_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2483$1606_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2483$1606_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2482$1607_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2482$1607_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2481$1608_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2481$1608_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2480$1609_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2480$1609_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2479$1610_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2479$1610_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2478$1611_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2478$1611_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__8_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__7_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2496$1613_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2496$1613_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2495$1614_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2495$1614_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2494$1615_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2494$1615_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2493$1616_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2493$1616_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2492$1617_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2492$1617_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2491$1618_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2491$1618_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2490$1619_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2490$1619_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2489$1620_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2489$1620_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2488$1621_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2488$1621_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__7_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__6_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2506$1623_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2506$1623_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2505$1624_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2505$1624_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2504$1625_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2504$1625_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2503$1626_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2503$1626_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2502$1627_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2502$1627_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2501$1628_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2501$1628_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2500$1629_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2500$1629_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2499$1630_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2499$1630_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2498$1631_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2498$1631_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__6_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__5_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2516$1633_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2516$1633_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2515$1634_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2515$1634_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2514$1635_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2514$1635_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2513$1636_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2513$1636_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2512$1637_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2512$1637_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2511$1638_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2511$1638_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2510$1639_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2510$1639_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2509$1640_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2509$1640_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2508$1641_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2508$1641_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__5_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__4_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2526$1643_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2526$1643_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2525$1644_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2525$1644_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2524$1645_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2524$1645_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2523$1646_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2523$1646_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2522$1647_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2522$1647_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2521$1648_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2521$1648_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2520$1649_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2520$1649_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2519$1650_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2519$1650_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2518$1651_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2518$1651_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__4_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__3_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2536$1653_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2536$1653_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2535$1654_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2535$1654_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2534$1655_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2534$1655_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2533$1656_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2533$1656_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2532$1657_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2532$1657_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2531$1658_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2531$1658_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2530$1659_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2530$1659_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2529$1660_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2529$1660_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2528$1661_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2528$1661_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__3_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__2_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2546$1663_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2546$1663_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2545$1664_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2545$1664_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2544$1665_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2544$1665_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2543$1666_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2543$1666_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2542$1667_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2542$1667_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2541$1668_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2541$1668_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2540$1669_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2540$1669_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2539$1670_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2539$1670_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2538$1671_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2538$1671_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__2_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__1_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2556$1673_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2556$1673_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2555$1674_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2555$1674_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2554$1675_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2554$1675_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2553$1676_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2553$1676_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2552$1677_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2552$1677_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2551$1678_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2551$1678_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2550$1679_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2550$1679_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2549$1680_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2549$1680_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2548$1681_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2548$1681_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__1_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.data_head_9__0_ rr_fifo_to_fifo.N34 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2566$1683_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2566$1683_Y $false rr_fifo_to_fifo.N33 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2565$1684_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2565$1684_Y $false rr_fifo_to_fifo.N32 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2564$1685_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2564$1685_Y $false rr_fifo_to_fifo.N31 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2563$1686_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2563$1686_Y $false rr_fifo_to_fifo.N30 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2562$1687_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2562$1687_Y $false rr_fifo_to_fifo.N29 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2561$1688_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2561$1688_Y $false rr_fifo_to_fifo.N28 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2560$1689_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2560$1689_Y $false rr_fifo_to_fifo.N27 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2559$1690_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2559$1690_Y $false rr_fifo_to_fifo.N26 $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2558$1691_Y
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2558$1691_Y $false rr_fifo_to_fifo.N25 rr_fifo_to_fifo.n_4_net__0_
1-0 1
-11 1
.names out_top_channel_i[2] rr_fifo_to_fifo.N0
0 1
.names out_top_channel_i[1] rr_fifo_to_fifo.N2
0 1
.names out_top_channel_i[0] rr_fifo_to_fifo.N1
0 1
.names in_top_channel_i[3] rr_fifo_to_fifo.N10
0 1
.names in_top_channel_i[2] rr_fifo_to_fifo.N11
0 1
.names in_top_channel_i[1] rr_fifo_to_fifo.N12
0 1
.names in_top_channel_i[0] rr_fifo_to_fifo.N14
0 1
.names in_top_channel_i[2] rr_fifo_to_fifo.N10 rr_fifo_to_fifo.N51
1- 1
-1 1
.names in_top_channel_i[1] rr_fifo_to_fifo.N51 rr_fifo_to_fifo.N52
1- 1
-1 1
.names rr_fifo_to_fifo.N14 rr_fifo_to_fifo.N52 rr_fifo_to_fifo.N53
1- 1
-1 1
.names out_top_channel_i[1] rr_fifo_to_fifo.N0 rr_fifo_to_fifo.N55
1- 1
-1 1
.names out_top_channel_i[0] rr_fifo_to_fifo.N55 rr_fifo_to_fifo.N56
1- 1
-1 1
.names rr_fifo_to_fifo.N0 rr_fifo_to_fifo.N1 $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1118$248_Y
11 1
.names $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1118$248_Y rr_fifo_to_fifo.N2 rr_fifo_to_fifo.N20
11 1
.names out_top_channel_i[0] rr_fifo_to_fifo.N2 rr_fifo_to_fifo.N21
11 1
.names rr_fifo_to_fifo.N1 out_top_channel_i[1] rr_fifo_to_fifo.N22
11 1
.names out_top_channel_i[0] out_top_channel_i[1] rr_fifo_to_fifo.N23
11 1
.names rr_fifo_to_fifo.N14 rr_fifo_to_fifo.N12 $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1127$259_Y
11 1
.names $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1127$258_Y $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1127$259_Y rr_fifo_to_fifo.N25
11 1
.names in_top_channel_i[3] rr_fifo_to_fifo.N14 rr_fifo_to_fifo.N33
11 1
.names rr_fifo_to_fifo.N10 rr_fifo_to_fifo.N11 $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1127$258_Y
11 1
.names in_top_channel_i[0] rr_fifo_to_fifo.N12 $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1134$268_Y
11 1
.names $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1127$258_Y $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1134$268_Y rr_fifo_to_fifo.N26
11 1
.names rr_fifo_to_fifo.N11 rr_fifo_to_fifo.N14 $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1138$273_Y
11 1
.names $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1138$273_Y in_top_channel_i[1] rr_fifo_to_fifo.N27
11 1
.names rr_fifo_to_fifo.N11 in_top_channel_i[0] $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1141$277_Y
11 1
.names $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1141$277_Y in_top_channel_i[1] rr_fifo_to_fifo.N28
11 1
.names $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1143$280_Y rr_fifo_to_fifo.N12 rr_fifo_to_fifo.N29
11 1
.names $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1146$284_Y rr_fifo_to_fifo.N12 rr_fifo_to_fifo.N30
11 1
.names in_top_channel_i[2] rr_fifo_to_fifo.N14 $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1143$280_Y
11 1
.names $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1143$280_Y in_top_channel_i[1] rr_fifo_to_fifo.N31
11 1
.names in_top_channel_i[2] in_top_channel_i[0] $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1146$284_Y
11 1
.names $flatten\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1146$284_Y in_top_channel_i[1] rr_fifo_to_fifo.N32
11 1
.names in_top_channel_i[3] in_top_channel_i[0] rr_fifo_to_fifo.N34
11 1
.names reset rr_fifo_to_fifo.N53 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
1- 1
-1 1
.names reset rr_fifo_to_fifo.N56 rr_fifo_to_fifo.n_5_net_
1- 1
-1 1
.names rr_fifo_to_fifo.brrf2fm.valid_head_i[4] rr_fifo_to_fifo.brrf2fm.ready_head_i[4] rr_fifo_to_fifo.brrf2fm.and_scan.i[4]
11 1
.names rr_fifo_to_fifo.brrf2fm.valid_head_i[3] rr_fifo_to_fifo.brrf2fm.ready_head_i[3] rr_fifo_to_fifo.brrf2fm.and_scan.i[3]
11 1
.names rr_fifo_to_fifo.brrf2fm.valid_head_i[2] rr_fifo_to_fifo.brrf2fm.ready_head_i[2] rr_fifo_to_fifo.brrf2fm.and_scan.i[2]
11 1
.names rr_fifo_to_fifo.brrf2fm.valid_head_i[1] rr_fifo_to_fifo.brrf2fm.ready_head_i[1] rr_fifo_to_fifo.brrf2fm.and_scan.i[1]
11 1
.names rr_fifo_to_fifo.brrf2fm.valid_head_i[0] rr_fifo_to_fifo.brrf2fm.ready_head_i[0] rr_fifo_to_fifo.brrf2fm.and_scan.i[0]
11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.i[1] rr_fifo_to_fifo.brrf2fm.and_scan.i[0] rr_fifo_to_fifo.brrf2fm.and_scan.o[1]
11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.i[2] rr_fifo_to_fifo.brrf2fm.and_scan.i[1] rr_fifo_to_fifo.brrf2fm.and_scan.t_1__2_
11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.i[3] rr_fifo_to_fifo.brrf2fm.and_scan.i[2] rr_fifo_to_fifo.brrf2fm.and_scan.t_1__1_
11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.i[4] rr_fifo_to_fifo.brrf2fm.and_scan.i[3] rr_fifo_to_fifo.brrf2fm.and_scan.t_1__0_
11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.t_1__2_ rr_fifo_to_fifo.brrf2fm.and_scan.i[0] rr_fifo_to_fifo.brrf2fm.and_scan.o[2]
11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.t_1__1_ rr_fifo_to_fifo.brrf2fm.and_scan.o[1] rr_fifo_to_fifo.brrf2fm.and_scan.o[3]
11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.t_1__0_ rr_fifo_to_fifo.brrf2fm.and_scan.t_1__2_ rr_fifo_to_fifo.brrf2fm.and_scan.t_2__0_
11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.t_2__0_ rr_fifo_to_fifo.brrf2fm.and_scan.i[0] rr_fifo_to_fifo.brrf2fm.and_scan.o[4]
11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.o[4] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N0
0 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.o[3] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N1
0 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.o[2] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N2
0 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.o[1] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N3
0 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N0 rr_fifo_to_fifo.brrf2fm.and_scan.o[3] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[4]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N1 rr_fifo_to_fifo.brrf2fm.and_scan.o[2] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[3]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N2 rr_fifo_to_fifo.brrf2fm.and_scan.o[1] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[2]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N3 rr_fifo_to_fifo.brrf2fm.and_scan.i[0] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[1]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.unaligned_align.aligned_addrs[0] rr_fifo_to_fifo.brrf2fm.and_scan.o[4] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0]
1- 1
-1 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[1] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[3] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.unaligned_align.aligned_addrs[0]
1- 1
-1 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[3] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[2] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1]
1- 1
-1 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.o[4] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[4] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][10] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][12] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][11] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][13] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][12] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][14] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][13] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][15] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][14] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][16] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][15] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][17] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][16] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][18] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][17] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][19] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][18] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][10] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][19] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][11] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][0] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][16] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][11] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][17] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][12] $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][13] $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][14] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][15] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][11] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][16] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][12] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][16]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][17] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][13] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][17]
1-0 1
-11 1
.names $false $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][14] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][18]
1-0 1
-11 1
.names $false $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][15] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][19]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][15] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][13] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][15]
1-0 1
-11 1
.names $false $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][15] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][17]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][0] $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][11] $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][12] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][13] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][11] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][14] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][12] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][14]
1-0 1
-11 1
.names $false $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][14] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][16]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.brrf2fm.and_scan.o[4] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][15]
1-0 1
-11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.i[0] $false rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][0]
1-0 1
-11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.o[1] rr_fifo_to_fifo.brrf2fm.and_scan.i[0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][11]
1-0 1
-11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.o[2] rr_fifo_to_fifo.brrf2fm.and_scan.o[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][12]
1-0 1
-11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.o[3] rr_fifo_to_fifo.brrf2fm.and_scan.o[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][13]
1-0 1
-11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.o[4] rr_fifo_to_fifo.brrf2fm.and_scan.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][0] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][128] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__0_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][161] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][129] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__1_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][162] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][130] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__2_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][163] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][131] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__3_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][164] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][132] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__4_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][165] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][133] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__5_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][166] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][134] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__6_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][167] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][135] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__7_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][168] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][136] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__8_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][169] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][137] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__9_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][10] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][138] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__10_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][11] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][139] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__11_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][12] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][140] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__12_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][13] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][141] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__13_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][14] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][142] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__14_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][15] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][143] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__15_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][16] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][144] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__16_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][177] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][145] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__17_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][178] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][146] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__18_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][179] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][147] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__19_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][180] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][148] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__20_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][181] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][149] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__21_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][182] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][150] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__22_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][183] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][151] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__23_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][184] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][152] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__24_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][185] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][153] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__25_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][186] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][154] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__26_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][187] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][155] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__27_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][188] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][156] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__28_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][189] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][157] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__29_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][190] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][158] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__30_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][191] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][159] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__31_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][192] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__32_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][193] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][161] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__33_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][194] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][162] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__34_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][195] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][163] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__35_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][196] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][164] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__36_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][197] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][165] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__37_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][198] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][166] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__38_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][199] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][167] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__39_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][200] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][168] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__40_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][201] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][169] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__41_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][202] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][10] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__42_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][203] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][11] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__43_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][204] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][12] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__44_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][205] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][13] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__45_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][206] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][14] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__46_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][207] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][15] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__47_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][48] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][16] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__48_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][49] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][177] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__49_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][50] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][178] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__50_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][51] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][179] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__51_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][52] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][180] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__52_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][53] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][181] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__53_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][54] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][182] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__54_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][55] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][183] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__55_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][56] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][184] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__56_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][57] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][185] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__57_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][58] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][186] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__58_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][59] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][187] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__59_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][60] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][188] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__60_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][61] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][189] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__61_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][62] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][190] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__62_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][63] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][191] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__63_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][64] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][192] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__64_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][65] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][193] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__65_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][66] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][194] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__66_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][67] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][195] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__67_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][68] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][196] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__68_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][69] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][197] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__69_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][70] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][198] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__70_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][71] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][199] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__71_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][72] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][200] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__72_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][73] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][201] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__73_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][74] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][202] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__74_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][75] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][203] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__75_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][76] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][204] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__76_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][77] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][205] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__77_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][78] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][206] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__78_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][79] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][207] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.data_head_9__79_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][208] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][112] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][48]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][209] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][113] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][49]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][210] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][114] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][50]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][211] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][115] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][51]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][212] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][116] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][52]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][213] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][117] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][53]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][214] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][118] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][54]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][215] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][119] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][55]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][216] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][120] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][56]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][217] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][121] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][57]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][218] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][122] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][58]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][219] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][123] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][59]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][220] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][124] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][60]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][221] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][125] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][61]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][222] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][126] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][62]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][223] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][127] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][63]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][224] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][128] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][64]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][225] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][129] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][65]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][226] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][130] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][66]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][227] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][131] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][67]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][228] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][132] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][68]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][229] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][133] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][69]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][230] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][134] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][70]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][231] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][135] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][71]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][232] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][136] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][72]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][233] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][137] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][73]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][234] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][138] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][74]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][235] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][139] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][75]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][236] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][140] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][76]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][237] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][141] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][77]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][238] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][142] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][78]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][239] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][143] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][79]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][128] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][192] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][128]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][129] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][193] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][129]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][130] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][194] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][130]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][131] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][195] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][131]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][132] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][196] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][132]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][133] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][197] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][133]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][134] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][198] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][134]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][135] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][199] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][135]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][136] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][200] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][136]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][137] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][201] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][137]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][138] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][202] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][138]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][139] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][203] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][139]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][140] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][204] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][140]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][141] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][205] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][141]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][142] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][206] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][142]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][143] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][207] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][143]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][144] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][208] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][144]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][145] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][209] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][145]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][146] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][210] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][146]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][147] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][211] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][147]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][148] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][212] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][148]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][149] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][213] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][149]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][150] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][214] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][150]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][151] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][215] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][151]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][152] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][216] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][152]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][153] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][217] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][153]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][154] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][218] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][154]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][155] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][219] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][155]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][156] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][220] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][156]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][157] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][221] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][157]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][158] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][222] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][158]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][159] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][223] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][159]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][0] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][224] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][161] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][225] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][161]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][162] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][226] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][162]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][163] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][227] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][163]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][164] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][228] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][164]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][165] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][229] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][165]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][166] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][230] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][166]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][167] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][231] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][167]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][168] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][232] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][168]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][169] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][233] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][169]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][10] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][234] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][11] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][235] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][12] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][236] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][13] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][237] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][14] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][238] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][15] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][239] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][16] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][240] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][16]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][177] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][241] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][177]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][178] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][242] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][178]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][179] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][243] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][179]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][180] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][244] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][180]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][181] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][245] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][181]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][182] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][246] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][182]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][183] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][247] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][183]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][184] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][248] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][184]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][185] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][249] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][185]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][186] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][250] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][186]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][187] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][251] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][187]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][188] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][252] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][188]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][189] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][253] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][189]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][190] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][254] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][190]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][191] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][255] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][191]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][192] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][256] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][192]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][193] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][257] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][193]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][194] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][258] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][194]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][195] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][259] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][195]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][196] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][100] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][196]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][197] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][101] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][197]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][198] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][102] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][198]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][199] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][103] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][199]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][200] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][104] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][200]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][201] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][105] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][201]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][202] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][106] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][202]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][203] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][107] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][203]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][204] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][108] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][204]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][205] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][109] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][205]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][206] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][110] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][206]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][207] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][111] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][207]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][112] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][144] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][112]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][113] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][145] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][113]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][114] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][146] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][114]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][115] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][147] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][115]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][116] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][148] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][116]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][117] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][149] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][117]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][118] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][150] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][118]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][119] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][151] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][119]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][120] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][152] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][120]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][121] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][153] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][121]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][122] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][154] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][122]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][123] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][155] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][123]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][124] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][156] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][124]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][125] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][157] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][125]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][126] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][158] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][126]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][127] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][159] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][127]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][128] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][128]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][129] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][161] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][129]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][130] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][162] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][130]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][131] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][163] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][131]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][132] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][164] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][132]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][133] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][165] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][133]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][134] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][166] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][134]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][135] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][167] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][135]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][136] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][168] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][136]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][137] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][169] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][137]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][138] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][10] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][138]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][139] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][11] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][139]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][140] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][12] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][140]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][141] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][13] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][141]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][142] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][14] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][142]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][143] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][15] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][143]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][144] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][16] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][144]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][145] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][177] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][145]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][146] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][178] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][146]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][147] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][179] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][147]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][148] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][180] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][148]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][149] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][181] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][149]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][150] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][182] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][150]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][151] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][183] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][151]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][152] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][184] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][152]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][153] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][185] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][153]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][154] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][186] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][154]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][155] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][187] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][155]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][156] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][188] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][156]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][157] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][189] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][157]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][158] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][190] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][158]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][159] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][191] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][159]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][0] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][192] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][161] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][193] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][161]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][162] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][194] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][162]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][163] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][195] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][163]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][164] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][196] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][164]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][165] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][197] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][165]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][166] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][198] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][166]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][167] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][199] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][167]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][168] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][200] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][168]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][169] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][201] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][169]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][10] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][202] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][11] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][203] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][12] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][204] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][13] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][205] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][14] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][206] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][15] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][207] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][16] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][208] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][16]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][177] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][209] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][177]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][178] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][210] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][178]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][179] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][211] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][179]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][180] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][212] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][180]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][181] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][213] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][181]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][182] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][214] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][182]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][183] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][215] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][183]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][184] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][216] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][184]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][185] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][217] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][185]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][186] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][218] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][186]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][187] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][219] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][187]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][188] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][220] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][188]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][189] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][221] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][189]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][190] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][222] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][190]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][191] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][223] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][191]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][192] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][224] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][192]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][193] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][225] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][193]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][194] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][226] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][194]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][195] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][227] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][195]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][196] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][228] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][196]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][197] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][229] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][197]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][198] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][230] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][198]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][199] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][231] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][199]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][200] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][232] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][200]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][201] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][233] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][201]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][202] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][234] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][202]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][203] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][235] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][203]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][204] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][236] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][204]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][205] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][237] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][205]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][206] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][238] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][206]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][207] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][239] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][207]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][208] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][240] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][208]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][209] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][241] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][209]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][210] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][242] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][210]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][211] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][243] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][211]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][212] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][244] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][212]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][213] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][245] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][213]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][214] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][246] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][214]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][215] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][247] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][215]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][216] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][248] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][216]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][217] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][249] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][217]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][218] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][250] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][218]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][219] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][251] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][219]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][220] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][252] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][220]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][221] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][253] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][221]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][222] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][254] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][222]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][223] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][255] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][223]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][224] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][256] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][224]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][225] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][257] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][225]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][226] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][258] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][226]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][227] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][259] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][227]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][228] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][100] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][228]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][229] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][101] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][229]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][230] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][102] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][230]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][231] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][103] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][231]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][232] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][104] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][232]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][233] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][105] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][233]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][234] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][106] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][234]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][235] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][107] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][235]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][236] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][108] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][236]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][237] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][109] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][237]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][238] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][110] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][238]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][239] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][111] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][239]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][240] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][112] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][240]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][241] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][113] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][241]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][242] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][114] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][242]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][243] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][115] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][243]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][244] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][116] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][244]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][245] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][117] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][245]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][246] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][118] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][246]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][247] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][119] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][247]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][248] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][120] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][248]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][249] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][121] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][249]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][250] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][122] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][250]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][251] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][123] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][251]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][252] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][124] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][252]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][253] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][125] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][253]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][254] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][126] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][254]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][255] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][127] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][255]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][256] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][128] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][256]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][257] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][129] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][257]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][258] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][130] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][258]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][259] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][131] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][259]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][100] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][132] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][100]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][101] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][133] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][101]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][102] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][134] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][102]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][103] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][135] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][103]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][104] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][136] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][104]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][105] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][137] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][105]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][106] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][138] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][106]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][107] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][139] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][107]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][108] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][140] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][108]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][109] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][141] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][109]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][110] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][142] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][110]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][111] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][143] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][111]
1-0 1
-11 1
.names data_i[144] data_i[0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][144]
1-0 1
-11 1
.names data_i[145] data_i[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][145]
1-0 1
-11 1
.names data_i[146] data_i[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][146]
1-0 1
-11 1
.names data_i[147] data_i[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][147]
1-0 1
-11 1
.names data_i[148] data_i[4] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][148]
1-0 1
-11 1
.names data_i[149] data_i[5] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][149]
1-0 1
-11 1
.names data_i[150] data_i[6] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][150]
1-0 1
-11 1
.names data_i[151] data_i[7] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][151]
1-0 1
-11 1
.names data_i[152] data_i[8] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][152]
1-0 1
-11 1
.names data_i[153] data_i[9] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][153]
1-0 1
-11 1
.names data_i[154] data_i[10] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][154]
1-0 1
-11 1
.names data_i[155] data_i[11] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][155]
1-0 1
-11 1
.names data_i[156] data_i[12] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][156]
1-0 1
-11 1
.names data_i[157] data_i[13] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][157]
1-0 1
-11 1
.names data_i[158] data_i[14] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][158]
1-0 1
-11 1
.names data_i[159] data_i[15] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][159]
1-0 1
-11 1
.names data_i[0] data_i[16] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][0]
1-0 1
-11 1
.names data_i[1] data_i[17] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][161]
1-0 1
-11 1
.names data_i[2] data_i[18] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][162]
1-0 1
-11 1
.names data_i[3] data_i[19] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][163]
1-0 1
-11 1
.names data_i[4] data_i[20] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][164]
1-0 1
-11 1
.names data_i[5] data_i[21] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][165]
1-0 1
-11 1
.names data_i[6] data_i[22] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][166]
1-0 1
-11 1
.names data_i[7] data_i[23] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][167]
1-0 1
-11 1
.names data_i[8] data_i[24] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][168]
1-0 1
-11 1
.names data_i[9] data_i[25] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][169]
1-0 1
-11 1
.names data_i[10] data_i[26] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][10]
1-0 1
-11 1
.names data_i[11] data_i[27] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][11]
1-0 1
-11 1
.names data_i[12] data_i[28] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][12]
1-0 1
-11 1
.names data_i[13] data_i[29] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][13]
1-0 1
-11 1
.names data_i[14] data_i[30] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][14]
1-0 1
-11 1
.names data_i[15] data_i[31] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][15]
1-0 1
-11 1
.names data_i[16] data_i[32] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][16]
1-0 1
-11 1
.names data_i[17] data_i[33] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][177]
1-0 1
-11 1
.names data_i[18] data_i[34] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][178]
1-0 1
-11 1
.names data_i[19] data_i[35] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][179]
1-0 1
-11 1
.names data_i[20] data_i[36] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][180]
1-0 1
-11 1
.names data_i[21] data_i[37] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][181]
1-0 1
-11 1
.names data_i[22] data_i[38] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][182]
1-0 1
-11 1
.names data_i[23] data_i[39] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][183]
1-0 1
-11 1
.names data_i[24] data_i[40] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][184]
1-0 1
-11 1
.names data_i[25] data_i[41] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][185]
1-0 1
-11 1
.names data_i[26] data_i[42] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][186]
1-0 1
-11 1
.names data_i[27] data_i[43] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][187]
1-0 1
-11 1
.names data_i[28] data_i[44] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][188]
1-0 1
-11 1
.names data_i[29] data_i[45] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][189]
1-0 1
-11 1
.names data_i[30] data_i[46] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][190]
1-0 1
-11 1
.names data_i[31] data_i[47] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][191]
1-0 1
-11 1
.names data_i[32] data_i[48] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][192]
1-0 1
-11 1
.names data_i[33] data_i[49] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][193]
1-0 1
-11 1
.names data_i[34] data_i[50] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][194]
1-0 1
-11 1
.names data_i[35] data_i[51] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][195]
1-0 1
-11 1
.names data_i[36] data_i[52] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][196]
1-0 1
-11 1
.names data_i[37] data_i[53] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][197]
1-0 1
-11 1
.names data_i[38] data_i[54] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][198]
1-0 1
-11 1
.names data_i[39] data_i[55] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][199]
1-0 1
-11 1
.names data_i[40] data_i[56] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][200]
1-0 1
-11 1
.names data_i[41] data_i[57] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][201]
1-0 1
-11 1
.names data_i[42] data_i[58] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][202]
1-0 1
-11 1
.names data_i[43] data_i[59] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][203]
1-0 1
-11 1
.names data_i[44] data_i[60] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][204]
1-0 1
-11 1
.names data_i[45] data_i[61] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][205]
1-0 1
-11 1
.names data_i[46] data_i[62] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][206]
1-0 1
-11 1
.names data_i[47] data_i[63] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][207]
1-0 1
-11 1
.names data_i[48] data_i[64] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][208]
1-0 1
-11 1
.names data_i[49] data_i[65] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][209]
1-0 1
-11 1
.names data_i[50] data_i[66] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][210]
1-0 1
-11 1
.names data_i[51] data_i[67] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][211]
1-0 1
-11 1
.names data_i[52] data_i[68] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][212]
1-0 1
-11 1
.names data_i[53] data_i[69] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][213]
1-0 1
-11 1
.names data_i[54] data_i[70] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][214]
1-0 1
-11 1
.names data_i[55] data_i[71] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][215]
1-0 1
-11 1
.names data_i[56] data_i[72] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][216]
1-0 1
-11 1
.names data_i[57] data_i[73] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][217]
1-0 1
-11 1
.names data_i[58] data_i[74] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][218]
1-0 1
-11 1
.names data_i[59] data_i[75] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][219]
1-0 1
-11 1
.names data_i[60] data_i[76] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][220]
1-0 1
-11 1
.names data_i[61] data_i[77] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][221]
1-0 1
-11 1
.names data_i[62] data_i[78] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][222]
1-0 1
-11 1
.names data_i[63] data_i[79] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][223]
1-0 1
-11 1
.names data_i[64] data_i[80] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][224]
1-0 1
-11 1
.names data_i[65] data_i[81] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][225]
1-0 1
-11 1
.names data_i[66] data_i[82] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][226]
1-0 1
-11 1
.names data_i[67] data_i[83] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][227]
1-0 1
-11 1
.names data_i[68] data_i[84] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][228]
1-0 1
-11 1
.names data_i[69] data_i[85] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][229]
1-0 1
-11 1
.names data_i[70] data_i[86] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][230]
1-0 1
-11 1
.names data_i[71] data_i[87] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][231]
1-0 1
-11 1
.names data_i[72] data_i[88] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][232]
1-0 1
-11 1
.names data_i[73] data_i[89] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][233]
1-0 1
-11 1
.names data_i[74] data_i[90] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][234]
1-0 1
-11 1
.names data_i[75] data_i[91] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][235]
1-0 1
-11 1
.names data_i[76] data_i[92] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][236]
1-0 1
-11 1
.names data_i[77] data_i[93] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][237]
1-0 1
-11 1
.names data_i[78] data_i[94] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][238]
1-0 1
-11 1
.names data_i[79] data_i[95] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][239]
1-0 1
-11 1
.names data_i[80] data_i[96] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][240]
1-0 1
-11 1
.names data_i[81] data_i[97] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][241]
1-0 1
-11 1
.names data_i[82] data_i[98] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][242]
1-0 1
-11 1
.names data_i[83] data_i[99] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][243]
1-0 1
-11 1
.names data_i[84] data_i[100] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][244]
1-0 1
-11 1
.names data_i[85] data_i[101] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][245]
1-0 1
-11 1
.names data_i[86] data_i[102] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][246]
1-0 1
-11 1
.names data_i[87] data_i[103] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][247]
1-0 1
-11 1
.names data_i[88] data_i[104] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][248]
1-0 1
-11 1
.names data_i[89] data_i[105] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][249]
1-0 1
-11 1
.names data_i[90] data_i[106] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][250]
1-0 1
-11 1
.names data_i[91] data_i[107] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][251]
1-0 1
-11 1
.names data_i[92] data_i[108] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][252]
1-0 1
-11 1
.names data_i[93] data_i[109] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][253]
1-0 1
-11 1
.names data_i[94] data_i[110] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][254]
1-0 1
-11 1
.names data_i[95] data_i[111] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][255]
1-0 1
-11 1
.names data_i[96] data_i[112] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][256]
1-0 1
-11 1
.names data_i[97] data_i[113] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][257]
1-0 1
-11 1
.names data_i[98] data_i[114] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][258]
1-0 1
-11 1
.names data_i[99] data_i[115] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][259]
1-0 1
-11 1
.names data_i[100] data_i[116] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][100]
1-0 1
-11 1
.names data_i[101] data_i[117] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][101]
1-0 1
-11 1
.names data_i[102] data_i[118] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][102]
1-0 1
-11 1
.names data_i[103] data_i[119] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][103]
1-0 1
-11 1
.names data_i[104] data_i[120] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][104]
1-0 1
-11 1
.names data_i[105] data_i[121] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][105]
1-0 1
-11 1
.names data_i[106] data_i[122] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][106]
1-0 1
-11 1
.names data_i[107] data_i[123] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][107]
1-0 1
-11 1
.names data_i[108] data_i[124] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][108]
1-0 1
-11 1
.names data_i[109] data_i[125] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][109]
1-0 1
-11 1
.names data_i[110] data_i[126] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][110]
1-0 1
-11 1
.names data_i[111] data_i[127] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][111]
1-0 1
-11 1
.names data_i[112] data_i[128] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][112]
1-0 1
-11 1
.names data_i[113] data_i[129] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][113]
1-0 1
-11 1
.names data_i[114] data_i[130] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][114]
1-0 1
-11 1
.names data_i[115] data_i[131] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][115]
1-0 1
-11 1
.names data_i[116] data_i[132] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][116]
1-0 1
-11 1
.names data_i[117] data_i[133] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][117]
1-0 1
-11 1
.names data_i[118] data_i[134] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][118]
1-0 1
-11 1
.names data_i[119] data_i[135] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][119]
1-0 1
-11 1
.names data_i[120] data_i[136] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][120]
1-0 1
-11 1
.names data_i[121] data_i[137] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][121]
1-0 1
-11 1
.names data_i[122] data_i[138] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][122]
1-0 1
-11 1
.names data_i[123] data_i[139] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][123]
1-0 1
-11 1
.names data_i[124] data_i[140] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][124]
1-0 1
-11 1
.names data_i[125] data_i[141] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][125]
1-0 1
-11 1
.names data_i[126] data_i[142] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][126]
1-0 1
-11 1
.names data_i[127] data_i[143] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][127]
1-0 1
-11 1
.names data_i[128] data_i[144] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][128]
1-0 1
-11 1
.names data_i[129] data_i[145] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][129]
1-0 1
-11 1
.names data_i[130] data_i[146] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][130]
1-0 1
-11 1
.names data_i[131] data_i[147] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][131]
1-0 1
-11 1
.names data_i[132] data_i[148] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][132]
1-0 1
-11 1
.names data_i[133] data_i[149] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][133]
1-0 1
-11 1
.names data_i[134] data_i[150] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][134]
1-0 1
-11 1
.names data_i[135] data_i[151] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][135]
1-0 1
-11 1
.names data_i[136] data_i[152] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][136]
1-0 1
-11 1
.names data_i[137] data_i[153] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][137]
1-0 1
-11 1
.names data_i[138] data_i[154] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][138]
1-0 1
-11 1
.names data_i[139] data_i[155] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][139]
1-0 1
-11 1
.names data_i[140] data_i[156] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][140]
1-0 1
-11 1
.names data_i[141] data_i[157] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][141]
1-0 1
-11 1
.names data_i[142] data_i[158] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][142]
1-0 1
-11 1
.names data_i[143] data_i[159] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][143]
1-0 1
-11 1
.subckt $_SDFF_PP0_ C=clk D=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_254 Q=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 R=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_253 Q=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] R=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_252 Q=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] R=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_251 Q=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] R=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2]
0 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N13
0 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N10
0 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N15 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N3 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_253
1-0 1
-11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N16 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N3 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_252
1-0 1
-11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N17 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N3 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_251
1-0 1
-11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N15
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N16
10 1
01 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N17
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N11
10 1
01 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N12
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[1]
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[2]
10 1
01 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N12 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[3]
10 1
01 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N13 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N3
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_254
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N10 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1]
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N11 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2]
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N10 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N11 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2]
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3]
1- 1
-1 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y
11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N12 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N12 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2]
1- 1
-1 1
.subckt $_SDFF_PP0_ C=clk D=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_258 Q=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 R=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_257 Q=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] R=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_256 Q=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] R=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_255 Q=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] R=rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2]
0 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N13
0 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N10
0 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N15 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N3 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_257
1-0 1
-11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N16 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N3 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_256
1-0 1
-11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N17 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N3 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_255
1-0 1
-11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N15
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N16
10 1
01 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N17
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N11
10 1
01 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N12
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[1]
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[2]
10 1
01 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N12 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[3]
10 1
01 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N13 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N3
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_258
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N10 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1]
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N11 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2]
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N10 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N11 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2]
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3]
1- 1
-1 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y
11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N12 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N12 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][3] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][4] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][7] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][9] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][0] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][11] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][15] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][16] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][16]
1-0 1
-11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[9] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9]
1-0 1
-11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[0] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0]
1-0 1
-11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[1] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11]
1-0 1
-11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[2] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12]
1-0 1
-11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[3] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[4] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13]
1-0 1
-11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[4] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[5] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14]
1-0 1
-11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[5] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[6] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15]
1-0 1
-11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[6] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[7] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16]
1-0 1
-11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[7] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[8] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17]
1-0 1
-11 1
.names rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[8] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_i[9] rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__0_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[0]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__1_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[1]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__2_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[2]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__3_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[3]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__4_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[4]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__5_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[5]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__6_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[6]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__7_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[7]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__8_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[8]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__9_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[9]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__10_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[10]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__11_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[11]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__12_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[12]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__13_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[13]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__14_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[14]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__15_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[0] rr_fifo_to_fifo.n_4_net__64_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[1] rr_fifo_to_fifo.n_4_net__65_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[2] rr_fifo_to_fifo.n_4_net__66_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[3] rr_fifo_to_fifo.n_4_net__67_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[4] rr_fifo_to_fifo.n_4_net__68_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[5] rr_fifo_to_fifo.n_4_net__69_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[6] rr_fifo_to_fifo.n_4_net__70_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[7] rr_fifo_to_fifo.n_4_net__71_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[8] rr_fifo_to_fifo.n_4_net__72_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[9] rr_fifo_to_fifo.n_4_net__73_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[10] rr_fifo_to_fifo.n_4_net__74_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[11] rr_fifo_to_fifo.n_4_net__75_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[12] rr_fifo_to_fifo.n_4_net__76_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[13] rr_fifo_to_fifo.n_4_net__77_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[14] rr_fifo_to_fifo.n_4_net__78_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[15] rr_fifo_to_fifo.n_4_net__79_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[0] rr_fifo_to_fifo.n_4_net__48_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[1] rr_fifo_to_fifo.n_4_net__49_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[2] rr_fifo_to_fifo.n_4_net__50_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[3] rr_fifo_to_fifo.n_4_net__51_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[4] rr_fifo_to_fifo.n_4_net__52_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[5] rr_fifo_to_fifo.n_4_net__53_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[6] rr_fifo_to_fifo.n_4_net__54_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[7] rr_fifo_to_fifo.n_4_net__55_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[8] rr_fifo_to_fifo.n_4_net__56_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[9] rr_fifo_to_fifo.n_4_net__57_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[10] rr_fifo_to_fifo.n_4_net__58_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[11] rr_fifo_to_fifo.n_4_net__59_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[12] rr_fifo_to_fifo.n_4_net__60_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[13] rr_fifo_to_fifo.n_4_net__61_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[14] rr_fifo_to_fifo.n_4_net__62_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[15] rr_fifo_to_fifo.n_4_net__63_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[0] rr_fifo_to_fifo.n_4_net__32_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[1] rr_fifo_to_fifo.n_4_net__33_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[2] rr_fifo_to_fifo.n_4_net__34_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[3] rr_fifo_to_fifo.n_4_net__35_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[4] rr_fifo_to_fifo.n_4_net__36_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[5] rr_fifo_to_fifo.n_4_net__37_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[6] rr_fifo_to_fifo.n_4_net__38_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[7] rr_fifo_to_fifo.n_4_net__39_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[8] rr_fifo_to_fifo.n_4_net__40_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[9] rr_fifo_to_fifo.n_4_net__41_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[10] rr_fifo_to_fifo.n_4_net__42_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[11] rr_fifo_to_fifo.n_4_net__43_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[12] rr_fifo_to_fifo.n_4_net__44_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[13] rr_fifo_to_fifo.n_4_net__45_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[14] rr_fifo_to_fifo.n_4_net__46_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[15] rr_fifo_to_fifo.n_4_net__47_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[0] rr_fifo_to_fifo.n_4_net__16_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[1] rr_fifo_to_fifo.n_4_net__17_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[2] rr_fifo_to_fifo.n_4_net__18_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[3] rr_fifo_to_fifo.n_4_net__19_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[4] rr_fifo_to_fifo.n_4_net__20_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[5] rr_fifo_to_fifo.n_4_net__21_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[6] rr_fifo_to_fifo.n_4_net__22_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[7] rr_fifo_to_fifo.n_4_net__23_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[8] rr_fifo_to_fifo.n_4_net__24_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[9] rr_fifo_to_fifo.n_4_net__25_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[10] rr_fifo_to_fifo.n_4_net__26_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[11] rr_fifo_to_fifo.n_4_net__27_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[12] rr_fifo_to_fifo.n_4_net__28_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[13] rr_fifo_to_fifo.n_4_net__29_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[14] rr_fifo_to_fifo.n_4_net__30_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[15] rr_fifo_to_fifo.n_4_net__31_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[0] rr_fifo_to_fifo.n_4_net__0_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__0_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[1] rr_fifo_to_fifo.n_4_net__1_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__1_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[2] rr_fifo_to_fifo.n_4_net__2_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__2_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[3] rr_fifo_to_fifo.n_4_net__3_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__3_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[4] rr_fifo_to_fifo.n_4_net__4_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__4_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[5] rr_fifo_to_fifo.n_4_net__5_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__5_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[6] rr_fifo_to_fifo.n_4_net__6_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__6_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[7] rr_fifo_to_fifo.n_4_net__7_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__7_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[8] rr_fifo_to_fifo.n_4_net__8_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__8_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[9] rr_fifo_to_fifo.n_4_net__9_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__9_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[10] rr_fifo_to_fifo.n_4_net__10_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__10_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[11] rr_fifo_to_fifo.n_4_net__11_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__11_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[12] rr_fifo_to_fifo.n_4_net__12_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__12_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[13] rr_fifo_to_fifo.n_4_net__13_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__13_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[14] rr_fifo_to_fifo.n_4_net__14_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__14_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[15] rr_fifo_to_fifo.n_4_net__15_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 rr_fifo_to_fifo.data_int_o_4__15_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__16_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[0]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__17_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[1]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__18_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[2]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__19_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[3]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__20_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[4]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__21_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[5]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__22_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[6]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__23_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[7]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__24_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[8]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__25_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[9]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__26_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[10]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__27_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[11]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__28_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[12]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__29_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[13]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__30_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[14]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__31_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[0] rr_fifo_to_fifo.n_4_net__0_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[1] rr_fifo_to_fifo.n_4_net__1_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[2] rr_fifo_to_fifo.n_4_net__2_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[3] rr_fifo_to_fifo.n_4_net__3_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[4] rr_fifo_to_fifo.n_4_net__4_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[5] rr_fifo_to_fifo.n_4_net__5_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[6] rr_fifo_to_fifo.n_4_net__6_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[7] rr_fifo_to_fifo.n_4_net__7_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[8] rr_fifo_to_fifo.n_4_net__8_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[9] rr_fifo_to_fifo.n_4_net__9_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[10] rr_fifo_to_fifo.n_4_net__10_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[11] rr_fifo_to_fifo.n_4_net__11_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[12] rr_fifo_to_fifo.n_4_net__12_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[13] rr_fifo_to_fifo.n_4_net__13_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[14] rr_fifo_to_fifo.n_4_net__14_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[15] rr_fifo_to_fifo.n_4_net__15_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[0] rr_fifo_to_fifo.n_4_net__64_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[1] rr_fifo_to_fifo.n_4_net__65_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[2] rr_fifo_to_fifo.n_4_net__66_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[3] rr_fifo_to_fifo.n_4_net__67_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[4] rr_fifo_to_fifo.n_4_net__68_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[5] rr_fifo_to_fifo.n_4_net__69_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[6] rr_fifo_to_fifo.n_4_net__70_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[7] rr_fifo_to_fifo.n_4_net__71_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[8] rr_fifo_to_fifo.n_4_net__72_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[9] rr_fifo_to_fifo.n_4_net__73_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[10] rr_fifo_to_fifo.n_4_net__74_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[11] rr_fifo_to_fifo.n_4_net__75_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[12] rr_fifo_to_fifo.n_4_net__76_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[13] rr_fifo_to_fifo.n_4_net__77_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[14] rr_fifo_to_fifo.n_4_net__78_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[15] rr_fifo_to_fifo.n_4_net__79_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[0] rr_fifo_to_fifo.n_4_net__48_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[1] rr_fifo_to_fifo.n_4_net__49_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[2] rr_fifo_to_fifo.n_4_net__50_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[3] rr_fifo_to_fifo.n_4_net__51_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[4] rr_fifo_to_fifo.n_4_net__52_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[5] rr_fifo_to_fifo.n_4_net__53_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[6] rr_fifo_to_fifo.n_4_net__54_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[7] rr_fifo_to_fifo.n_4_net__55_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[8] rr_fifo_to_fifo.n_4_net__56_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[9] rr_fifo_to_fifo.n_4_net__57_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[10] rr_fifo_to_fifo.n_4_net__58_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[11] rr_fifo_to_fifo.n_4_net__59_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[12] rr_fifo_to_fifo.n_4_net__60_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[13] rr_fifo_to_fifo.n_4_net__61_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[14] rr_fifo_to_fifo.n_4_net__62_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[15] rr_fifo_to_fifo.n_4_net__63_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[0] rr_fifo_to_fifo.n_4_net__32_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[1] rr_fifo_to_fifo.n_4_net__33_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[2] rr_fifo_to_fifo.n_4_net__34_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[3] rr_fifo_to_fifo.n_4_net__35_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[4] rr_fifo_to_fifo.n_4_net__36_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[5] rr_fifo_to_fifo.n_4_net__37_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[6] rr_fifo_to_fifo.n_4_net__38_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[7] rr_fifo_to_fifo.n_4_net__39_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[8] rr_fifo_to_fifo.n_4_net__40_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[9] rr_fifo_to_fifo.n_4_net__41_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[10] rr_fifo_to_fifo.n_4_net__42_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[11] rr_fifo_to_fifo.n_4_net__43_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[12] rr_fifo_to_fifo.n_4_net__44_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[13] rr_fifo_to_fifo.n_4_net__45_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[14] rr_fifo_to_fifo.n_4_net__46_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[15] rr_fifo_to_fifo.n_4_net__47_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[0] rr_fifo_to_fifo.n_4_net__16_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[1] rr_fifo_to_fifo.n_4_net__17_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[2] rr_fifo_to_fifo.n_4_net__18_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[3] rr_fifo_to_fifo.n_4_net__19_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[4] rr_fifo_to_fifo.n_4_net__20_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[5] rr_fifo_to_fifo.n_4_net__21_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[6] rr_fifo_to_fifo.n_4_net__22_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[7] rr_fifo_to_fifo.n_4_net__23_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[8] rr_fifo_to_fifo.n_4_net__24_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[9] rr_fifo_to_fifo.n_4_net__25_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[10] rr_fifo_to_fifo.n_4_net__26_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[11] rr_fifo_to_fifo.n_4_net__27_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[12] rr_fifo_to_fifo.n_4_net__28_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[13] rr_fifo_to_fifo.n_4_net__29_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[14] rr_fifo_to_fifo.n_4_net__30_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[15] rr_fifo_to_fifo.n_4_net__31_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[0] rr_fifo_to_fifo.n_4_net__0_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__16_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[1] rr_fifo_to_fifo.n_4_net__1_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__17_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[2] rr_fifo_to_fifo.n_4_net__2_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__18_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[3] rr_fifo_to_fifo.n_4_net__3_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__19_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[4] rr_fifo_to_fifo.n_4_net__4_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__20_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[5] rr_fifo_to_fifo.n_4_net__5_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__21_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[6] rr_fifo_to_fifo.n_4_net__6_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__22_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[7] rr_fifo_to_fifo.n_4_net__7_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__23_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[8] rr_fifo_to_fifo.n_4_net__8_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__24_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[9] rr_fifo_to_fifo.n_4_net__9_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__25_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[10] rr_fifo_to_fifo.n_4_net__10_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__26_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[11] rr_fifo_to_fifo.n_4_net__11_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__27_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[12] rr_fifo_to_fifo.n_4_net__12_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__28_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[13] rr_fifo_to_fifo.n_4_net__13_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__29_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[14] rr_fifo_to_fifo.n_4_net__14_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__30_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[15] rr_fifo_to_fifo.n_4_net__15_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 rr_fifo_to_fifo.data_int_o_4__31_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__32_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[0]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__33_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[1]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__34_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[2]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__35_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[3]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__36_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[4]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__37_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[5]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__38_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[6]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__39_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[7]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__40_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[8]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__41_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[9]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__42_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[10]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__43_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[11]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__44_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[12]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__45_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[13]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__46_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[14]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__47_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[0] rr_fifo_to_fifo.n_4_net__16_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[1] rr_fifo_to_fifo.n_4_net__17_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[2] rr_fifo_to_fifo.n_4_net__18_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[3] rr_fifo_to_fifo.n_4_net__19_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[4] rr_fifo_to_fifo.n_4_net__20_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[5] rr_fifo_to_fifo.n_4_net__21_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[6] rr_fifo_to_fifo.n_4_net__22_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[7] rr_fifo_to_fifo.n_4_net__23_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[8] rr_fifo_to_fifo.n_4_net__24_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[9] rr_fifo_to_fifo.n_4_net__25_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[10] rr_fifo_to_fifo.n_4_net__26_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[11] rr_fifo_to_fifo.n_4_net__27_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[12] rr_fifo_to_fifo.n_4_net__28_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[13] rr_fifo_to_fifo.n_4_net__29_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[14] rr_fifo_to_fifo.n_4_net__30_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[15] rr_fifo_to_fifo.n_4_net__31_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[0] rr_fifo_to_fifo.n_4_net__0_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[1] rr_fifo_to_fifo.n_4_net__1_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[2] rr_fifo_to_fifo.n_4_net__2_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[3] rr_fifo_to_fifo.n_4_net__3_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[4] rr_fifo_to_fifo.n_4_net__4_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[5] rr_fifo_to_fifo.n_4_net__5_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[6] rr_fifo_to_fifo.n_4_net__6_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[7] rr_fifo_to_fifo.n_4_net__7_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[8] rr_fifo_to_fifo.n_4_net__8_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[9] rr_fifo_to_fifo.n_4_net__9_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[10] rr_fifo_to_fifo.n_4_net__10_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[11] rr_fifo_to_fifo.n_4_net__11_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[12] rr_fifo_to_fifo.n_4_net__12_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[13] rr_fifo_to_fifo.n_4_net__13_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[14] rr_fifo_to_fifo.n_4_net__14_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[15] rr_fifo_to_fifo.n_4_net__15_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[0] rr_fifo_to_fifo.n_4_net__64_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[1] rr_fifo_to_fifo.n_4_net__65_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[2] rr_fifo_to_fifo.n_4_net__66_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[3] rr_fifo_to_fifo.n_4_net__67_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[4] rr_fifo_to_fifo.n_4_net__68_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[5] rr_fifo_to_fifo.n_4_net__69_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[6] rr_fifo_to_fifo.n_4_net__70_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[7] rr_fifo_to_fifo.n_4_net__71_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[8] rr_fifo_to_fifo.n_4_net__72_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[9] rr_fifo_to_fifo.n_4_net__73_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[10] rr_fifo_to_fifo.n_4_net__74_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[11] rr_fifo_to_fifo.n_4_net__75_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[12] rr_fifo_to_fifo.n_4_net__76_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[13] rr_fifo_to_fifo.n_4_net__77_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[14] rr_fifo_to_fifo.n_4_net__78_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[15] rr_fifo_to_fifo.n_4_net__79_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[0] rr_fifo_to_fifo.n_4_net__48_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[1] rr_fifo_to_fifo.n_4_net__49_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[2] rr_fifo_to_fifo.n_4_net__50_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[3] rr_fifo_to_fifo.n_4_net__51_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[4] rr_fifo_to_fifo.n_4_net__52_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[5] rr_fifo_to_fifo.n_4_net__53_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[6] rr_fifo_to_fifo.n_4_net__54_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[7] rr_fifo_to_fifo.n_4_net__55_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[8] rr_fifo_to_fifo.n_4_net__56_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[9] rr_fifo_to_fifo.n_4_net__57_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[10] rr_fifo_to_fifo.n_4_net__58_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[11] rr_fifo_to_fifo.n_4_net__59_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[12] rr_fifo_to_fifo.n_4_net__60_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[13] rr_fifo_to_fifo.n_4_net__61_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[14] rr_fifo_to_fifo.n_4_net__62_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[15] rr_fifo_to_fifo.n_4_net__63_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[0] rr_fifo_to_fifo.n_4_net__32_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[1] rr_fifo_to_fifo.n_4_net__33_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[2] rr_fifo_to_fifo.n_4_net__34_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[3] rr_fifo_to_fifo.n_4_net__35_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[4] rr_fifo_to_fifo.n_4_net__36_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[5] rr_fifo_to_fifo.n_4_net__37_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[6] rr_fifo_to_fifo.n_4_net__38_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[7] rr_fifo_to_fifo.n_4_net__39_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[8] rr_fifo_to_fifo.n_4_net__40_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[9] rr_fifo_to_fifo.n_4_net__41_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[10] rr_fifo_to_fifo.n_4_net__42_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[11] rr_fifo_to_fifo.n_4_net__43_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[12] rr_fifo_to_fifo.n_4_net__44_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[13] rr_fifo_to_fifo.n_4_net__45_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[14] rr_fifo_to_fifo.n_4_net__46_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[15] rr_fifo_to_fifo.n_4_net__47_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[0] rr_fifo_to_fifo.n_4_net__16_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[1] rr_fifo_to_fifo.n_4_net__17_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[2] rr_fifo_to_fifo.n_4_net__18_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[3] rr_fifo_to_fifo.n_4_net__19_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[4] rr_fifo_to_fifo.n_4_net__20_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[5] rr_fifo_to_fifo.n_4_net__21_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[6] rr_fifo_to_fifo.n_4_net__22_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[7] rr_fifo_to_fifo.n_4_net__23_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[8] rr_fifo_to_fifo.n_4_net__24_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[9] rr_fifo_to_fifo.n_4_net__25_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[10] rr_fifo_to_fifo.n_4_net__26_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[11] rr_fifo_to_fifo.n_4_net__27_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[12] rr_fifo_to_fifo.n_4_net__28_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[13] rr_fifo_to_fifo.n_4_net__29_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[14] rr_fifo_to_fifo.n_4_net__30_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[15] rr_fifo_to_fifo.n_4_net__31_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[0] rr_fifo_to_fifo.n_4_net__0_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__32_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[1] rr_fifo_to_fifo.n_4_net__1_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__33_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[2] rr_fifo_to_fifo.n_4_net__2_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__34_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[3] rr_fifo_to_fifo.n_4_net__3_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__35_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[4] rr_fifo_to_fifo.n_4_net__4_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__36_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[5] rr_fifo_to_fifo.n_4_net__5_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__37_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[6] rr_fifo_to_fifo.n_4_net__6_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__38_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[7] rr_fifo_to_fifo.n_4_net__7_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__39_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[8] rr_fifo_to_fifo.n_4_net__8_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__40_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[9] rr_fifo_to_fifo.n_4_net__9_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__41_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[10] rr_fifo_to_fifo.n_4_net__10_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__42_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[11] rr_fifo_to_fifo.n_4_net__11_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__43_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[12] rr_fifo_to_fifo.n_4_net__12_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__44_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[13] rr_fifo_to_fifo.n_4_net__13_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__45_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[14] rr_fifo_to_fifo.n_4_net__14_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__46_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[15] rr_fifo_to_fifo.n_4_net__15_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__47_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__48_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[0]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__49_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[1]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__50_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[2]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__51_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[3]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__52_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[4]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__53_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[5]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__54_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[6]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__55_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[7]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__56_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[8]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__57_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[9]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__58_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[10]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__59_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[11]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__60_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[12]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__61_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[13]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__62_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[14]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__63_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[0] rr_fifo_to_fifo.n_4_net__32_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[1] rr_fifo_to_fifo.n_4_net__33_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[2] rr_fifo_to_fifo.n_4_net__34_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[3] rr_fifo_to_fifo.n_4_net__35_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[4] rr_fifo_to_fifo.n_4_net__36_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[5] rr_fifo_to_fifo.n_4_net__37_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[6] rr_fifo_to_fifo.n_4_net__38_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[7] rr_fifo_to_fifo.n_4_net__39_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[8] rr_fifo_to_fifo.n_4_net__40_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[9] rr_fifo_to_fifo.n_4_net__41_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[10] rr_fifo_to_fifo.n_4_net__42_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[11] rr_fifo_to_fifo.n_4_net__43_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[12] rr_fifo_to_fifo.n_4_net__44_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[13] rr_fifo_to_fifo.n_4_net__45_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[14] rr_fifo_to_fifo.n_4_net__46_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[15] rr_fifo_to_fifo.n_4_net__47_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[0] rr_fifo_to_fifo.n_4_net__16_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[1] rr_fifo_to_fifo.n_4_net__17_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[2] rr_fifo_to_fifo.n_4_net__18_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[3] rr_fifo_to_fifo.n_4_net__19_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[4] rr_fifo_to_fifo.n_4_net__20_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[5] rr_fifo_to_fifo.n_4_net__21_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[6] rr_fifo_to_fifo.n_4_net__22_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[7] rr_fifo_to_fifo.n_4_net__23_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[8] rr_fifo_to_fifo.n_4_net__24_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[9] rr_fifo_to_fifo.n_4_net__25_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[10] rr_fifo_to_fifo.n_4_net__26_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[11] rr_fifo_to_fifo.n_4_net__27_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[12] rr_fifo_to_fifo.n_4_net__28_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[13] rr_fifo_to_fifo.n_4_net__29_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[14] rr_fifo_to_fifo.n_4_net__30_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[15] rr_fifo_to_fifo.n_4_net__31_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[0] rr_fifo_to_fifo.n_4_net__0_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[1] rr_fifo_to_fifo.n_4_net__1_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[2] rr_fifo_to_fifo.n_4_net__2_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[3] rr_fifo_to_fifo.n_4_net__3_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[4] rr_fifo_to_fifo.n_4_net__4_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[5] rr_fifo_to_fifo.n_4_net__5_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[6] rr_fifo_to_fifo.n_4_net__6_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[7] rr_fifo_to_fifo.n_4_net__7_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[8] rr_fifo_to_fifo.n_4_net__8_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[9] rr_fifo_to_fifo.n_4_net__9_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[10] rr_fifo_to_fifo.n_4_net__10_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[11] rr_fifo_to_fifo.n_4_net__11_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[12] rr_fifo_to_fifo.n_4_net__12_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[13] rr_fifo_to_fifo.n_4_net__13_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[14] rr_fifo_to_fifo.n_4_net__14_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[15] rr_fifo_to_fifo.n_4_net__15_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[0] rr_fifo_to_fifo.n_4_net__64_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[1] rr_fifo_to_fifo.n_4_net__65_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[2] rr_fifo_to_fifo.n_4_net__66_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[3] rr_fifo_to_fifo.n_4_net__67_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[4] rr_fifo_to_fifo.n_4_net__68_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[5] rr_fifo_to_fifo.n_4_net__69_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[6] rr_fifo_to_fifo.n_4_net__70_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[7] rr_fifo_to_fifo.n_4_net__71_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[8] rr_fifo_to_fifo.n_4_net__72_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[9] rr_fifo_to_fifo.n_4_net__73_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[10] rr_fifo_to_fifo.n_4_net__74_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[11] rr_fifo_to_fifo.n_4_net__75_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[12] rr_fifo_to_fifo.n_4_net__76_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[13] rr_fifo_to_fifo.n_4_net__77_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[14] rr_fifo_to_fifo.n_4_net__78_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[15] rr_fifo_to_fifo.n_4_net__79_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[0] rr_fifo_to_fifo.n_4_net__48_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[1] rr_fifo_to_fifo.n_4_net__49_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[2] rr_fifo_to_fifo.n_4_net__50_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[3] rr_fifo_to_fifo.n_4_net__51_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[4] rr_fifo_to_fifo.n_4_net__52_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[5] rr_fifo_to_fifo.n_4_net__53_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[6] rr_fifo_to_fifo.n_4_net__54_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[7] rr_fifo_to_fifo.n_4_net__55_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[8] rr_fifo_to_fifo.n_4_net__56_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[9] rr_fifo_to_fifo.n_4_net__57_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[10] rr_fifo_to_fifo.n_4_net__58_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[11] rr_fifo_to_fifo.n_4_net__59_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[12] rr_fifo_to_fifo.n_4_net__60_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[13] rr_fifo_to_fifo.n_4_net__61_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[14] rr_fifo_to_fifo.n_4_net__62_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[15] rr_fifo_to_fifo.n_4_net__63_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[0] rr_fifo_to_fifo.n_4_net__32_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[1] rr_fifo_to_fifo.n_4_net__33_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[2] rr_fifo_to_fifo.n_4_net__34_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[3] rr_fifo_to_fifo.n_4_net__35_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[4] rr_fifo_to_fifo.n_4_net__36_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[5] rr_fifo_to_fifo.n_4_net__37_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[6] rr_fifo_to_fifo.n_4_net__38_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[7] rr_fifo_to_fifo.n_4_net__39_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[8] rr_fifo_to_fifo.n_4_net__40_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[9] rr_fifo_to_fifo.n_4_net__41_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[10] rr_fifo_to_fifo.n_4_net__42_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[11] rr_fifo_to_fifo.n_4_net__43_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[12] rr_fifo_to_fifo.n_4_net__44_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[13] rr_fifo_to_fifo.n_4_net__45_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[14] rr_fifo_to_fifo.n_4_net__46_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[15] rr_fifo_to_fifo.n_4_net__47_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[0] rr_fifo_to_fifo.n_4_net__16_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__48_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[1] rr_fifo_to_fifo.n_4_net__17_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__49_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[2] rr_fifo_to_fifo.n_4_net__18_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__50_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[3] rr_fifo_to_fifo.n_4_net__19_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__51_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[4] rr_fifo_to_fifo.n_4_net__20_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__52_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[5] rr_fifo_to_fifo.n_4_net__21_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__53_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[6] rr_fifo_to_fifo.n_4_net__22_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__54_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[7] rr_fifo_to_fifo.n_4_net__23_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__55_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[8] rr_fifo_to_fifo.n_4_net__24_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__56_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[9] rr_fifo_to_fifo.n_4_net__25_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__57_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[10] rr_fifo_to_fifo.n_4_net__26_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__58_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[11] rr_fifo_to_fifo.n_4_net__27_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__59_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[12] rr_fifo_to_fifo.n_4_net__28_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__60_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[13] rr_fifo_to_fifo.n_4_net__29_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__61_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[14] rr_fifo_to_fifo.n_4_net__30_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__62_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[15] rr_fifo_to_fifo.n_4_net__31_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__63_
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__64_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[0]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__65_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[1]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__66_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[2]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__67_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[3]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__68_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[4]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__69_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[5]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__70_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[6]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__71_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[7]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__72_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[8]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__73_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[9]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__74_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[10]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__75_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[11]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__76_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[12]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__77_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[13]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__78_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[14]
1-0 1
-11 1
.names $false rr_fifo_to_fifo.n_4_net__79_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[0] rr_fifo_to_fifo.n_4_net__48_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[1] rr_fifo_to_fifo.n_4_net__49_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[2] rr_fifo_to_fifo.n_4_net__50_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[3] rr_fifo_to_fifo.n_4_net__51_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[4] rr_fifo_to_fifo.n_4_net__52_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[5] rr_fifo_to_fifo.n_4_net__53_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[6] rr_fifo_to_fifo.n_4_net__54_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[7] rr_fifo_to_fifo.n_4_net__55_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[8] rr_fifo_to_fifo.n_4_net__56_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[9] rr_fifo_to_fifo.n_4_net__57_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[10] rr_fifo_to_fifo.n_4_net__58_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[11] rr_fifo_to_fifo.n_4_net__59_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[12] rr_fifo_to_fifo.n_4_net__60_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[13] rr_fifo_to_fifo.n_4_net__61_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[14] rr_fifo_to_fifo.n_4_net__62_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[15] rr_fifo_to_fifo.n_4_net__63_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[0] rr_fifo_to_fifo.n_4_net__32_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[1] rr_fifo_to_fifo.n_4_net__33_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[2] rr_fifo_to_fifo.n_4_net__34_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[3] rr_fifo_to_fifo.n_4_net__35_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[4] rr_fifo_to_fifo.n_4_net__36_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[5] rr_fifo_to_fifo.n_4_net__37_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[6] rr_fifo_to_fifo.n_4_net__38_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[7] rr_fifo_to_fifo.n_4_net__39_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[8] rr_fifo_to_fifo.n_4_net__40_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[9] rr_fifo_to_fifo.n_4_net__41_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[10] rr_fifo_to_fifo.n_4_net__42_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[11] rr_fifo_to_fifo.n_4_net__43_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[12] rr_fifo_to_fifo.n_4_net__44_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[13] rr_fifo_to_fifo.n_4_net__45_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[14] rr_fifo_to_fifo.n_4_net__46_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[15] rr_fifo_to_fifo.n_4_net__47_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[0] rr_fifo_to_fifo.n_4_net__16_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[1] rr_fifo_to_fifo.n_4_net__17_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[2] rr_fifo_to_fifo.n_4_net__18_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[3] rr_fifo_to_fifo.n_4_net__19_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[4] rr_fifo_to_fifo.n_4_net__20_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[5] rr_fifo_to_fifo.n_4_net__21_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[6] rr_fifo_to_fifo.n_4_net__22_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[7] rr_fifo_to_fifo.n_4_net__23_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[8] rr_fifo_to_fifo.n_4_net__24_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[9] rr_fifo_to_fifo.n_4_net__25_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[10] rr_fifo_to_fifo.n_4_net__26_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[11] rr_fifo_to_fifo.n_4_net__27_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[12] rr_fifo_to_fifo.n_4_net__28_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[13] rr_fifo_to_fifo.n_4_net__29_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[14] rr_fifo_to_fifo.n_4_net__30_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[15] rr_fifo_to_fifo.n_4_net__31_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[0] rr_fifo_to_fifo.n_4_net__0_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[1] rr_fifo_to_fifo.n_4_net__1_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[2] rr_fifo_to_fifo.n_4_net__2_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[3] rr_fifo_to_fifo.n_4_net__3_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[4] rr_fifo_to_fifo.n_4_net__4_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[5] rr_fifo_to_fifo.n_4_net__5_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[6] rr_fifo_to_fifo.n_4_net__6_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[7] rr_fifo_to_fifo.n_4_net__7_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[8] rr_fifo_to_fifo.n_4_net__8_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[9] rr_fifo_to_fifo.n_4_net__9_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[10] rr_fifo_to_fifo.n_4_net__10_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[11] rr_fifo_to_fifo.n_4_net__11_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[12] rr_fifo_to_fifo.n_4_net__12_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[13] rr_fifo_to_fifo.n_4_net__13_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[14] rr_fifo_to_fifo.n_4_net__14_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[15] rr_fifo_to_fifo.n_4_net__15_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[0] rr_fifo_to_fifo.n_4_net__64_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[1] rr_fifo_to_fifo.n_4_net__65_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[2] rr_fifo_to_fifo.n_4_net__66_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[3] rr_fifo_to_fifo.n_4_net__67_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[4] rr_fifo_to_fifo.n_4_net__68_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[5] rr_fifo_to_fifo.n_4_net__69_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[6] rr_fifo_to_fifo.n_4_net__70_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[7] rr_fifo_to_fifo.n_4_net__71_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[8] rr_fifo_to_fifo.n_4_net__72_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[9] rr_fifo_to_fifo.n_4_net__73_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[10] rr_fifo_to_fifo.n_4_net__74_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[11] rr_fifo_to_fifo.n_4_net__75_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[12] rr_fifo_to_fifo.n_4_net__76_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[13] rr_fifo_to_fifo.n_4_net__77_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[14] rr_fifo_to_fifo.n_4_net__78_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[15] rr_fifo_to_fifo.n_4_net__79_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[0] rr_fifo_to_fifo.n_4_net__48_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[1] rr_fifo_to_fifo.n_4_net__49_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[2] rr_fifo_to_fifo.n_4_net__50_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[3] rr_fifo_to_fifo.n_4_net__51_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[4] rr_fifo_to_fifo.n_4_net__52_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[5] rr_fifo_to_fifo.n_4_net__53_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[6] rr_fifo_to_fifo.n_4_net__54_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[7] rr_fifo_to_fifo.n_4_net__55_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[8] rr_fifo_to_fifo.n_4_net__56_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[8]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[9] rr_fifo_to_fifo.n_4_net__57_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[9]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[10] rr_fifo_to_fifo.n_4_net__58_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[10]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[11] rr_fifo_to_fifo.n_4_net__59_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[11]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[12] rr_fifo_to_fifo.n_4_net__60_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[12]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[13] rr_fifo_to_fifo.n_4_net__61_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[13]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[14] rr_fifo_to_fifo.n_4_net__62_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[14]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[15] rr_fifo_to_fifo.n_4_net__63_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[15]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[0] rr_fifo_to_fifo.n_4_net__32_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__64_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[1] rr_fifo_to_fifo.n_4_net__33_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__65_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[2] rr_fifo_to_fifo.n_4_net__34_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__66_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[3] rr_fifo_to_fifo.n_4_net__35_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__67_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[4] rr_fifo_to_fifo.n_4_net__36_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__68_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[5] rr_fifo_to_fifo.n_4_net__37_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__69_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[6] rr_fifo_to_fifo.n_4_net__38_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__70_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[7] rr_fifo_to_fifo.n_4_net__39_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__71_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[8] rr_fifo_to_fifo.n_4_net__40_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__72_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[9] rr_fifo_to_fifo.n_4_net__41_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__73_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[10] rr_fifo_to_fifo.n_4_net__42_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__74_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[11] rr_fifo_to_fifo.n_4_net__43_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__75_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[12] rr_fifo_to_fifo.n_4_net__44_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__76_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[13] rr_fifo_to_fifo.n_4_net__45_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__77_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[14] rr_fifo_to_fifo.n_4_net__46_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__78_
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[15] rr_fifo_to_fifo.n_4_net__47_ rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 rr_fifo_to_fifo.data_int_o_4__79_
1-0 1
-11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N10
0 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N136 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N133 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N134 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N135 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N10 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N136 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N10 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N133 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N10 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N134 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N10 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N135 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N135
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N1 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N136
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N1 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N0 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N134
11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.i[0] $false rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][0]
1-0 1
-11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.i[0] rr_fifo_to_fifo.brrf2fm.and_scan.o[4] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][5]
1-0 1
-11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.o[1] rr_fifo_to_fifo.brrf2fm.and_scan.i[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1]
1-0 1
-11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.o[2] rr_fifo_to_fifo.brrf2fm.and_scan.o[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2]
1-0 1
-11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.o[3] rr_fifo_to_fifo.brrf2fm.and_scan.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][3]
1-0 1
-11 1
.names rr_fifo_to_fifo.brrf2fm.and_scan.o[4] rr_fifo_to_fifo.brrf2fm.and_scan.o[3] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1] $false rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][5] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][3] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][5]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][4] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][6]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][5] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][3] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][4] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][5] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][6] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][7] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][3] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][3] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][4] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][4] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][5] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[4]
1-0 1
-11 1
.subckt $_SDFF_PP0_ C=clk D=rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_8 Q=rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] R=rr_fifo_to_fifo.n_5_net_
.subckt $_SDFF_PP0_ C=clk D=rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_7 Q=rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] R=rr_fifo_to_fifo.n_5_net_
.subckt $_SDFF_PP0_ C=clk D=rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_6 Q=rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] R=rr_fifo_to_fifo.n_5_net_
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N8
0 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1]
0 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N11
0 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N12 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N3 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_8
1-0 1
-11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N13 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N3 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_7
1-0 1
-11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N14 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N3 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_6
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N13
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N14
10 1
01 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N12
10 1
01 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1]
10 1
01 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2]
10 1
01 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0]
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1]
11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N9
10 1
01 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N10
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[1]
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[2]
10 1
01 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N11 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N3
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N8 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[0]
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N9 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N10 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N8 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N9 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N10 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y
11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2]
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.subckt $_SDFF_PP0_ C=clk D=rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_11 Q=rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] R=rr_fifo_to_fifo.n_5_net_
.subckt $_SDFF_PP0_ C=clk D=rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_10 Q=rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] R=rr_fifo_to_fifo.n_5_net_
.subckt $_SDFF_PP0_ C=clk D=rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_9 Q=rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] R=rr_fifo_to_fifo.n_5_net_
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N1
0 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N0
0 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N11
0 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N12 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N3 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_11
1-0 1
-11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N13 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N3 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_10
1-0 1
-11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N14 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N3 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_9
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N13
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N14
10 1
01 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N12
10 1
01 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1]
10 1
01 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2]
10 1
01 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0]
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1]
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N0 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N9
10 1
01 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N10
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[1]
10 1
01 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[2]
10 1
01 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N11 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N3
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N1 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[0]
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N10 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N1 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N9 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N10 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y
11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1]
1- 1
-1 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N0 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N133
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2]
11 1
.names rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N133 $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][3] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][7] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][8] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][2]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][3]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][9] rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][7]
1-0 1
-11 1
.names $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] $false rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][8]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.N15 fifos_0__ring_packet_fifo.N15 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4]
1-0 1
-11 1
.names fifos_0__ring_packet_fifo.N15 fifos_1__ring_packet_fifo.N15 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0]
1-0 1
-11 1
.names fifos_1__ring_packet_fifo.N15 fifos_2__ring_packet_fifo.N15 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1]
1-0 1
-11 1
.names fifos_2__ring_packet_fifo.N15 fifos_3__ring_packet_fifo.N15 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2]
1-0 1
-11 1
.names fifos_3__ring_packet_fifo.N15 fifos_4__ring_packet_fifo.N15 rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3]
1-0 1
-11 1
.names fifos_4__ring_packet_fifo.N15 $false rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][9]
1-0 1
-11 1
.end

.model bsg_circular_ptr_slots_p10_max_add_p5
.inputs clk reset_i add_i[0] add_i[1] add_i[2]
.outputs o[0] o[1] o[2] o[3] n_o[0] n_o[1] n_o[2] n_o[3]
.names $false
.names $true
1
.names $undef
.subckt $_SDFF_PP0_ C=clk D=n_o[0] Q=o[0] R=reset_i
.subckt $_SDFF_PP0_ C=clk D=n_o[1] Q=o[1] R=reset_i
.subckt $_SDFF_PP0_ C=clk D=n_o[2] Q=o[2] R=reset_i
.subckt $_SDFF_PP0_ C=clk D=n_o[3] Q=o[3] R=reset_i
.names o[2] $techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2]
0 1
.names $techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3] N13
0 1
.names o[1] N10
0 1
.names ptr_wrap[1] N15 N3 n_o[1]
1-0 1
-11 1
.names ptr_wrap[2] N16 N3 n_o[2]
1-0 1
-11 1
.names ptr_wrap[3] N17 N3 n_o[3]
1-0 1
-11 1
.names add_i[0] o[0] $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names add_i[1] o[1] $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names add_i[2] o[2] $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names add_i[1] o[1] $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names add_i[2] o[2] $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] N15
10 1
01 1
.names $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] N16
10 1
01 1
.names o[3] $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2] N17
10 1
01 1
.names $techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] o[1] N11
10 1
01 1
.names o[3] $techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2] N12
10 1
01 1
.names $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] ptr_wrap[1]
10 1
01 1
.names $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] ptr_wrap[2]
10 1
01 1
.names N12 $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2] ptr_wrap[3]
10 1
01 1
.names N13 $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3] N3
10 1
01 1
.names add_i[0] o[0] n_o[0]
10 1
01 1
.names add_i[1] N10 $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1]
10 1
01 1
.names add_i[2] N11 $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2]
10 1
01 1
.names add_i[1] N10 $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1]
11 1
.names add_i[2] N11 $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2]
11 1
.names $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.names o[3] o[2] $techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y o[1] $techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names o[3] $techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] $techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] o[1] $techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3]
1- 1
-1 1
.names o[2] $techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2]
1- 1
-1 1
.names $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y
11 1
.names N12 $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names N12 $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1] $techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1]
1- 1
-1 1
.names $techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3]
1- 1
-1 1
.names $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2]
1- 1
-1 1
.end

.model bsg_circular_ptr_slots_p5_max_add_p5
.inputs clk reset_i add_i[0] add_i[1] add_i[2]
.outputs o[0] o[1] o[2] n_o[0] n_o[1] n_o[2]
.names $false
.names $true
1
.names $undef
.subckt $_SDFF_PP0_ C=clk D=n_o[0] Q=o[0] R=reset_i
.subckt $_SDFF_PP0_ C=clk D=n_o[1] Q=o[1] R=reset_i
.subckt $_SDFF_PP0_ C=clk D=n_o[2] Q=o[2] R=reset_i
.names o[0] N8
0 1
.names o[1] $techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1]
0 1
.names $techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2] N11
0 1
.names ptr_wrap[0] N12 N3 n_o[0]
1-0 1
-11 1
.names ptr_wrap[1] N13 N3 n_o[1]
1-0 1
-11 1
.names ptr_wrap[2] N14 N3 n_o[2]
1-0 1
-11 1
.names $techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] N13
10 1
01 1
.names $techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2] $techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1] N14
10 1
01 1
.names o[0] add_i[0] N12
10 1
01 1
.names o[1] add_i[1] $techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1]
10 1
01 1
.names o[2] add_i[2] $techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2]
10 1
01 1
.names o[0] add_i[0] $techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0]
11 1
.names o[1] add_i[1] $techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1]
11 1
.names $techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1] o[0] N9
10 1
01 1
.names o[2] $techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] N10
10 1
01 1
.names $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] ptr_wrap[1]
10 1
01 1
.names $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] ptr_wrap[2]
10 1
01 1
.names N11 $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2] N3
10 1
01 1
.names add_i[0] N8 ptr_wrap[0]
10 1
01 1
.names add_i[1] N9 $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names add_i[2] N10 $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names add_i[0] N8 $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names add_i[1] N9 $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names add_i[2] N10 $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names $techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] $techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y
11 1
.names $techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1] $techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y $techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1]
1- 1
-1 1
.names $techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1] o[0] $techmap$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names o[2] $techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] $techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2]
11 1
.names o[1] $techmap$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1]
1- 1
-1 1
.names $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.end

.model bsg_encode_one_hot_width_p1
.inputs i
.outputs addr_o v_o
.names $false
.names $true
1
.names $undef
.names $false addr_o
1 1
.names i v_o
1 1
.end

.model bsg_encode_one_hot_width_p2
.inputs i[0] i[1]
.outputs addr_o v_o
.names $false
.names $true
1
.names $undef
.names i[1] i[0] v_o
1- 1
-1 1
.names i[1] addr_o
1 1
.end

.model bsg_encode_one_hot_width_p4
.inputs i[0] i[1] i[2] i[3]
.outputs addr_o[0] addr_o[1] v_o
.names $false
.names $true
1
.names $undef
.names addr_o[1] aligned_left.v_o v_o
1- 1
-1 1
.names i[1] i[3] addr_o[0]
1- 1
-1 1
.names i[1] i[0] aligned_left.v_o
1- 1
-1 1
.names i[3] i[2] addr_o[1]
1- 1
-1 1
.end

.model bsg_encode_one_hot_width_p6
.inputs i[0] i[1] i[2] i[3] i[4] i[5]
.outputs addr_o[0] addr_o[1] addr_o[2] v_o
.names $false
.names $true
1
.names $undef
.names addr_o[2] unaligned_align.aligned_left.v_o v_o
1- 1
-1 1
.names unaligned_align.aligned_addrs[0] i[5] addr_o[0]
1- 1
-1 1
.names addr_o[1] unaligned_align.aligned_left.aligned_left.v_o unaligned_align.aligned_left.v_o
1- 1
-1 1
.names i[1] i[3] unaligned_align.aligned_addrs[0]
1- 1
-1 1
.names i[1] i[0] unaligned_align.aligned_left.aligned_left.v_o
1- 1
-1 1
.names i[3] i[2] addr_o[1]
1- 1
-1 1
.names i[5] i[4] addr_o[2]
1- 1
-1 1
.end

.model bsg_encode_one_hot_width_p8
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7]
.outputs addr_o[0] addr_o[1] addr_o[2] v_o
.names $false
.names $true
1
.names $undef
.names addr_o[2] aligned_left.v_o v_o
1- 1
-1 1
.names aligned_left.addr_o[1] aligned_right.addr_o[1] addr_o[1]
1- 1
-1 1
.names aligned_left.addr_o[0] aligned_right.addr_o[0] addr_o[0]
1- 1
-1 1
.names aligned_left.addr_o[1] aligned_left.aligned_left.v_o aligned_left.v_o
1- 1
-1 1
.names i[1] i[3] aligned_left.addr_o[0]
1- 1
-1 1
.names i[1] i[0] aligned_left.aligned_left.v_o
1- 1
-1 1
.names i[3] i[2] aligned_left.addr_o[1]
1- 1
-1 1
.names aligned_right.addr_o[1] aligned_right.aligned_left.v_o addr_o[2]
1- 1
-1 1
.names i[5] i[7] aligned_right.addr_o[0]
1- 1
-1 1
.names i[5] i[4] aligned_right.aligned_left.v_o
1- 1
-1 1
.names i[7] i[6] aligned_right.addr_o[1]
1- 1
-1 1
.end

.model bsg_make_2D_array_width_p16_items_p5
.inputs i[0] i[1] i[2] i[3] i[4] i[5] i[6] i[7] i[8] i[9] i[10] i[11] i[12] i[13] i[14] i[15] i[16] i[17] i[18] i[19] i[20] i[21] i[22] i[23] i[24] i[25] i[26] i[27] i[28] i[29] i[30] i[31] i[32] i[33] i[34] i[35] i[36] i[37] i[38] i[39] i[40] i[41] i[42] i[43] i[44] i[45] i[46] i[47] i[48] i[49] i[50] i[51] i[52] i[53] i[54] i[55] i[56] i[57] i[58] i[59] i[60] i[61] i[62] i[63] i[64] i[65] i[66] i[67] i[68] i[69] i[70] i[71] i[72] i[73] i[74] i[75] i[76] i[77] i[78] i[79]
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7] o[8] o[9] o[10] o[11] o[12] o[13] o[14] o[15] o[16] o[17] o[18] o[19] o[20] o[21] o[22] o[23] o[24] o[25] o[26] o[27] o[28] o[29] o[30] o[31] o[32] o[33] o[34] o[35] o[36] o[37] o[38] o[39] o[40] o[41] o[42] o[43] o[44] o[45] o[46] o[47] o[48] o[49] o[50] o[51] o[52] o[53] o[54] o[55] o[56] o[57] o[58] o[59] o[60] o[61] o[62] o[63] o[64] o[65] o[66] o[67] o[68] o[69] o[70] o[71] o[72] o[73] o[74] o[75] o[76] o[77] o[78] o[79]
.names $false
.names $true
1
.names $undef
.names i[0] o[0]
1 1
.names i[10] o[10]
1 1
.names i[11] o[11]
1 1
.names i[12] o[12]
1 1
.names i[13] o[13]
1 1
.names i[14] o[14]
1 1
.names i[15] o[15]
1 1
.names i[16] o[16]
1 1
.names i[17] o[17]
1 1
.names i[18] o[18]
1 1
.names i[19] o[19]
1 1
.names i[1] o[1]
1 1
.names i[20] o[20]
1 1
.names i[21] o[21]
1 1
.names i[22] o[22]
1 1
.names i[23] o[23]
1 1
.names i[24] o[24]
1 1
.names i[25] o[25]
1 1
.names i[26] o[26]
1 1
.names i[27] o[27]
1 1
.names i[28] o[28]
1 1
.names i[29] o[29]
1 1
.names i[2] o[2]
1 1
.names i[30] o[30]
1 1
.names i[31] o[31]
1 1
.names i[32] o[32]
1 1
.names i[33] o[33]
1 1
.names i[34] o[34]
1 1
.names i[35] o[35]
1 1
.names i[36] o[36]
1 1
.names i[37] o[37]
1 1
.names i[38] o[38]
1 1
.names i[39] o[39]
1 1
.names i[3] o[3]
1 1
.names i[40] o[40]
1 1
.names i[41] o[41]
1 1
.names i[42] o[42]
1 1
.names i[43] o[43]
1 1
.names i[44] o[44]
1 1
.names i[45] o[45]
1 1
.names i[46] o[46]
1 1
.names i[47] o[47]
1 1
.names i[48] o[48]
1 1
.names i[49] o[49]
1 1
.names i[4] o[4]
1 1
.names i[50] o[50]
1 1
.names i[51] o[51]
1 1
.names i[52] o[52]
1 1
.names i[53] o[53]
1 1
.names i[54] o[54]
1 1
.names i[55] o[55]
1 1
.names i[56] o[56]
1 1
.names i[57] o[57]
1 1
.names i[58] o[58]
1 1
.names i[59] o[59]
1 1
.names i[5] o[5]
1 1
.names i[60] o[60]
1 1
.names i[61] o[61]
1 1
.names i[62] o[62]
1 1
.names i[63] o[63]
1 1
.names i[64] o[64]
1 1
.names i[65] o[65]
1 1
.names i[66] o[66]
1 1
.names i[67] o[67]
1 1
.names i[68] o[68]
1 1
.names i[69] o[69]
1 1
.names i[6] o[6]
1 1
.names i[70] o[70]
1 1
.names i[71] o[71]
1 1
.names i[72] o[72]
1 1
.names i[73] o[73]
1 1
.names i[74] o[74]
1 1
.names i[75] o[75]
1 1
.names i[76] o[76]
1 1
.names i[77] o[77]
1 1
.names i[78] o[78]
1 1
.names i[79] o[79]
1 1
.names i[7] o[7]
1 1
.names i[8] o[8]
1 1
.names i[9] o[9]
1 1
.end

.model bsg_mem_1r1w_synth_width_p16_els_p2_read_write_same_addr_p0_harden_p0
.inputs w_clk_i w_reset_i w_v_i w_addr_i w_data_i[0] w_data_i[1] w_data_i[2] w_data_i[3] w_data_i[4] w_data_i[5] w_data_i[6] w_data_i[7] w_data_i[8] w_data_i[9] w_data_i[10] w_data_i[11] w_data_i[12] w_data_i[13] w_data_i[14] w_data_i[15] r_v_i r_addr_i
.outputs r_data_o[0] r_data_o[1] r_data_o[2] r_data_o[3] r_data_o[4] r_data_o[5] r_data_o[6] r_data_o[7] r_data_o[8] r_data_o[9] r_data_o[10] r_data_o[11] r_data_o[12] r_data_o[13] r_data_o[14] r_data_o[15]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[0] E=N7 Q=mem[0]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[1] E=N7 Q=mem[1]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[2] E=N7 Q=mem[2]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[3] E=N7 Q=mem[3]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[4] E=N7 Q=mem[4]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[5] E=N7 Q=mem[5]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[6] E=N7 Q=mem[6]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[7] E=N7 Q=mem[7]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[8] E=N7 Q=mem[8]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[9] E=N7 Q=mem[9]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[10] E=N7 Q=mem[10]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[11] E=N7 Q=mem[11]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[12] E=N7 Q=mem[12]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[13] E=N7 Q=mem[13]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[14] E=N7 Q=mem[14]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[15] E=N7 Q=mem[15]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[0] E=N8 Q=mem[16]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[1] E=N8 Q=mem[17]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[2] E=N8 Q=mem[18]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[3] E=N8 Q=mem[19]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[4] E=N8 Q=mem[20]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[5] E=N8 Q=mem[21]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[6] E=N8 Q=mem[22]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[7] E=N8 Q=mem[23]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[8] E=N8 Q=mem[24]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[9] E=N8 Q=mem[25]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[10] E=N8 Q=mem[26]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[11] E=N8 Q=mem[27]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[12] E=N8 Q=mem[28]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[13] E=N8 Q=mem[29]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[14] E=N8 Q=mem[30]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[15] E=N8 Q=mem[31]
.names mem[15] mem[31] r_addr_i r_data_o[15]
1-0 1
-11 1
.names mem[14] mem[30] r_addr_i r_data_o[14]
1-0 1
-11 1
.names mem[13] mem[29] r_addr_i r_data_o[13]
1-0 1
-11 1
.names mem[12] mem[28] r_addr_i r_data_o[12]
1-0 1
-11 1
.names mem[11] mem[27] r_addr_i r_data_o[11]
1-0 1
-11 1
.names mem[10] mem[26] r_addr_i r_data_o[10]
1-0 1
-11 1
.names mem[9] mem[25] r_addr_i r_data_o[9]
1-0 1
-11 1
.names mem[8] mem[24] r_addr_i r_data_o[8]
1-0 1
-11 1
.names mem[7] mem[23] r_addr_i r_data_o[7]
1-0 1
-11 1
.names mem[6] mem[22] r_addr_i r_data_o[6]
1-0 1
-11 1
.names mem[5] mem[21] r_addr_i r_data_o[5]
1-0 1
-11 1
.names mem[4] mem[20] r_addr_i r_data_o[4]
1-0 1
-11 1
.names mem[3] mem[19] r_addr_i r_data_o[3]
1-0 1
-11 1
.names mem[2] mem[18] r_addr_i r_data_o[2]
1-0 1
-11 1
.names mem[1] mem[17] r_addr_i r_data_o[1]
1-0 1
-11 1
.names mem[0] mem[16] r_addr_i r_data_o[0]
1-0 1
-11 1
.names $false N5 w_v_i N7
1-0 1
-11 1
.names $false w_addr_i w_v_i N8
1-0 1
-11 1
.names w_addr_i N5
0 1
.end

.model bsg_mem_1r1w_width_p16_els_p2_read_write_same_addr_p0
.inputs w_clk_i w_reset_i w_v_i w_addr_i w_data_i[0] w_data_i[1] w_data_i[2] w_data_i[3] w_data_i[4] w_data_i[5] w_data_i[6] w_data_i[7] w_data_i[8] w_data_i[9] w_data_i[10] w_data_i[11] w_data_i[12] w_data_i[13] w_data_i[14] w_data_i[15] r_v_i r_addr_i
.outputs r_data_o[0] r_data_o[1] r_data_o[2] r_data_o[3] r_data_o[4] r_data_o[5] r_data_o[6] r_data_o[7] r_data_o[8] r_data_o[9] r_data_o[10] r_data_o[11] r_data_o[12] r_data_o[13] r_data_o[14] r_data_o[15]
.names $false
.names $true
1
.names $undef
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[0] E=synth.N7 Q=synth.mem[0]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[1] E=synth.N7 Q=synth.mem[1]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[2] E=synth.N7 Q=synth.mem[2]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[3] E=synth.N7 Q=synth.mem[3]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[4] E=synth.N7 Q=synth.mem[4]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[5] E=synth.N7 Q=synth.mem[5]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[6] E=synth.N7 Q=synth.mem[6]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[7] E=synth.N7 Q=synth.mem[7]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[8] E=synth.N7 Q=synth.mem[8]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[9] E=synth.N7 Q=synth.mem[9]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[10] E=synth.N7 Q=synth.mem[10]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[11] E=synth.N7 Q=synth.mem[11]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[12] E=synth.N7 Q=synth.mem[12]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[13] E=synth.N7 Q=synth.mem[13]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[14] E=synth.N7 Q=synth.mem[14]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[15] E=synth.N7 Q=synth.mem[15]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[0] E=synth.N8 Q=synth.mem[16]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[1] E=synth.N8 Q=synth.mem[17]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[2] E=synth.N8 Q=synth.mem[18]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[3] E=synth.N8 Q=synth.mem[19]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[4] E=synth.N8 Q=synth.mem[20]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[5] E=synth.N8 Q=synth.mem[21]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[6] E=synth.N8 Q=synth.mem[22]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[7] E=synth.N8 Q=synth.mem[23]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[8] E=synth.N8 Q=synth.mem[24]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[9] E=synth.N8 Q=synth.mem[25]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[10] E=synth.N8 Q=synth.mem[26]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[11] E=synth.N8 Q=synth.mem[27]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[12] E=synth.N8 Q=synth.mem[28]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[13] E=synth.N8 Q=synth.mem[29]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[14] E=synth.N8 Q=synth.mem[30]
.subckt $_DFFE_PP_ C=w_clk_i D=w_data_i[15] E=synth.N8 Q=synth.mem[31]
.names synth.mem[15] synth.mem[31] r_addr_i r_data_o[15]
1-0 1
-11 1
.names synth.mem[14] synth.mem[30] r_addr_i r_data_o[14]
1-0 1
-11 1
.names synth.mem[13] synth.mem[29] r_addr_i r_data_o[13]
1-0 1
-11 1
.names synth.mem[12] synth.mem[28] r_addr_i r_data_o[12]
1-0 1
-11 1
.names synth.mem[11] synth.mem[27] r_addr_i r_data_o[11]
1-0 1
-11 1
.names synth.mem[10] synth.mem[26] r_addr_i r_data_o[10]
1-0 1
-11 1
.names synth.mem[9] synth.mem[25] r_addr_i r_data_o[9]
1-0 1
-11 1
.names synth.mem[8] synth.mem[24] r_addr_i r_data_o[8]
1-0 1
-11 1
.names synth.mem[7] synth.mem[23] r_addr_i r_data_o[7]
1-0 1
-11 1
.names synth.mem[6] synth.mem[22] r_addr_i r_data_o[6]
1-0 1
-11 1
.names synth.mem[5] synth.mem[21] r_addr_i r_data_o[5]
1-0 1
-11 1
.names synth.mem[4] synth.mem[20] r_addr_i r_data_o[4]
1-0 1
-11 1
.names synth.mem[3] synth.mem[19] r_addr_i r_data_o[3]
1-0 1
-11 1
.names synth.mem[2] synth.mem[18] r_addr_i r_data_o[2]
1-0 1
-11 1
.names synth.mem[1] synth.mem[17] r_addr_i r_data_o[1]
1-0 1
-11 1
.names synth.mem[0] synth.mem[16] r_addr_i r_data_o[0]
1-0 1
-11 1
.names $false synth.N5 w_v_i synth.N7
1-0 1
-11 1
.names $false w_addr_i w_v_i synth.N8
1-0 1
-11 1
.names w_addr_i synth.N5
0 1
.end

.model bsg_rotate_right_width_p10
.inputs data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] rot_i[0] rot_i[1] rot_i[2] rot_i[3]
.outputs o[0] o[1] o[2] o[3] o[4] o[5] o[6] o[7] o[8] o[9]
.names $false
.names $true
1
.names $undef
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][0] rot_i[3] o[0]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][1] rot_i[3] o[1]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2] rot_i[3] o[2]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][3] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3] rot_i[3] o[3]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][4] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4] rot_i[3] o[4]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][5] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][5] rot_i[3] o[5]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][6] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][6] rot_i[3] o[6]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][7] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][7] rot_i[3] o[7]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][0] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][8] rot_i[3] o[8]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][1] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][9] rot_i[3] o[9]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][7] rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][3]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8] rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][4]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][15] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][9] rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][5]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][16] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][0] rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][6]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][7] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][11] rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][7]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12] rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][0]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][9] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13] rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][1]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][0] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14] rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][11] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][15] rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][16] rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][17] rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][5]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][18] rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][6]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][15] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][19] rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][7]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][16] $false rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][8]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][17] $false rot_i[2] $techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][9]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][7]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][9]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][0]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][11]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][15]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][16]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][19] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][17]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18] $false rot_i[1] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][18]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][19] $false rot_i[1] $techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][19]
1-0 1
-11 1
.names data_i[9] data_i[0] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9]
1-0 1
-11 1
.names data_i[0] data_i[1] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0]
1-0 1
-11 1
.names data_i[1] data_i[2] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11]
1-0 1
-11 1
.names data_i[2] data_i[3] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12]
1-0 1
-11 1
.names data_i[3] data_i[4] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13]
1-0 1
-11 1
.names data_i[4] data_i[5] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14]
1-0 1
-11 1
.names data_i[5] data_i[6] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15]
1-0 1
-11 1
.names data_i[6] data_i[7] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16]
1-0 1
-11 1
.names data_i[7] data_i[8] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17]
1-0 1
-11 1
.names data_i[8] data_i[9] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18]
1-0 1
-11 1
.names data_i[9] $false rot_i[0] $techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][19]
1-0 1
-11 1
.end

.model bsg_rotate_right_width_p5
.inputs data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] rot_i[0] rot_i[1] rot_i[2]
.outputs o[0] o[1] o[2] o[3] o[4]
.names $false
.names $true
1
.names $undef
.names $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0] $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4] rot_i[2] o[0]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1] $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0] rot_i[2] o[1]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][2] $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1] rot_i[2] o[2]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][3] $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][7] rot_i[2] o[3]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4] $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][8] rot_i[2] o[4]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][2]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][3]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4] $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0] $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1] $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][9] rot_i[1] $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][7]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] $false rot_i[1] $techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][8]
1-0 1
-11 1
.names data_i[4] data_i[0] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4]
1-0 1
-11 1
.names data_i[0] data_i[1] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0]
1-0 1
-11 1
.names data_i[1] data_i[2] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1]
1-0 1
-11 1
.names data_i[2] data_i[3] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2]
1-0 1
-11 1
.names data_i[3] data_i[4] rot_i[0] $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3]
1-0 1
-11 1
.names data_i[4] $false rot_i[0] $techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][9]
1-0 1
-11 1
.end

.model bsg_round_robin_fifo_to_fifo_width_p16_num_in_p10_num_out_p5_in_channel_count_mask_p512
.inputs clk reset valid_i[0] valid_i[1] valid_i[2] valid_i[3] valid_i[4] valid_i[5] valid_i[6] valid_i[7] valid_i[8] valid_i[9] data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_i[10] data_i[11] data_i[12] data_i[13] data_i[14] data_i[15] data_i[16] data_i[17] data_i[18] data_i[19] data_i[20] data_i[21] data_i[22] data_i[23] data_i[24] data_i[25] data_i[26] data_i[27] data_i[28] data_i[29] data_i[30] data_i[31] data_i[32] data_i[33] data_i[34] data_i[35] data_i[36] data_i[37] data_i[38] data_i[39] data_i[40] data_i[41] data_i[42] data_i[43] data_i[44] data_i[45] data_i[46] data_i[47] data_i[48] data_i[49] data_i[50] data_i[51] data_i[52] data_i[53] data_i[54] data_i[55] data_i[56] data_i[57] data_i[58] data_i[59] data_i[60] data_i[61] data_i[62] data_i[63] data_i[64] data_i[65] data_i[66] data_i[67] data_i[68] data_i[69] data_i[70] data_i[71] data_i[72] data_i[73] data_i[74] data_i[75] data_i[76] data_i[77] data_i[78] data_i[79] data_i[80] data_i[81] data_i[82] data_i[83] data_i[84] data_i[85] data_i[86] data_i[87] data_i[88] data_i[89] data_i[90] data_i[91] data_i[92] data_i[93] data_i[94] data_i[95] data_i[96] data_i[97] data_i[98] data_i[99] data_i[100] data_i[101] data_i[102] data_i[103] data_i[104] data_i[105] data_i[106] data_i[107] data_i[108] data_i[109] data_i[110] data_i[111] data_i[112] data_i[113] data_i[114] data_i[115] data_i[116] data_i[117] data_i[118] data_i[119] data_i[120] data_i[121] data_i[122] data_i[123] data_i[124] data_i[125] data_i[126] data_i[127] data_i[128] data_i[129] data_i[130] data_i[131] data_i[132] data_i[133] data_i[134] data_i[135] data_i[136] data_i[137] data_i[138] data_i[139] data_i[140] data_i[141] data_i[142] data_i[143] data_i[144] data_i[145] data_i[146] data_i[147] data_i[148] data_i[149] data_i[150] data_i[151] data_i[152] data_i[153] data_i[154] data_i[155] data_i[156] data_i[157] data_i[158] data_i[159] in_top_channel_i[0] in_top_channel_i[1] in_top_channel_i[2] in_top_channel_i[3] out_top_channel_i[0] out_top_channel_i[1] out_top_channel_i[2] ready_i[0] ready_i[1] ready_i[2] ready_i[3] ready_i[4]
.outputs yumi_o[0] yumi_o[1] yumi_o[2] yumi_o[3] yumi_o[4] yumi_o[5] yumi_o[6] yumi_o[7] yumi_o[8] yumi_o[9] valid_o[0] valid_o[1] valid_o[2] valid_o[3] valid_o[4] data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] data_o[10] data_o[11] data_o[12] data_o[13] data_o[14] data_o[15] data_o[16] data_o[17] data_o[18] data_o[19] data_o[20] data_o[21] data_o[22] data_o[23] data_o[24] data_o[25] data_o[26] data_o[27] data_o[28] data_o[29] data_o[30] data_o[31] data_o[32] data_o[33] data_o[34] data_o[35] data_o[36] data_o[37] data_o[38] data_o[39] data_o[40] data_o[41] data_o[42] data_o[43] data_o[44] data_o[45] data_o[46] data_o[47] data_o[48] data_o[49] data_o[50] data_o[51] data_o[52] data_o[53] data_o[54] data_o[55] data_o[56] data_o[57] data_o[58] data_o[59] data_o[60] data_o[61] data_o[62] data_o[63] data_o[64] data_o[65] data_o[66] data_o[67] data_o[68] data_o[69] data_o[70] data_o[71] data_o[72] data_o[73] data_o[74] data_o[75] data_o[76] data_o[77] data_o[78] data_o[79]
.names $false
.names $true
1
.names $undef
.names $false oc_4__out_chan_bsg_rr_ff_out.valid_o[4] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1156$293_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1156$293_Y $false N23 $ternary$verilog/bsg_assembler.v:1155$294_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1155$294_Y $false N22 $ternary$verilog/bsg_assembler.v:1154$295_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1154$295_Y $false N21 $ternary$verilog/bsg_assembler.v:1153$296_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1153$296_Y $false N20 valid_o[4]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.valid_o[3] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1166$298_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1166$298_Y $false N23 $ternary$verilog/bsg_assembler.v:1165$299_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1165$299_Y $false N22 $ternary$verilog/bsg_assembler.v:1164$300_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1164$300_Y $false N21 $ternary$verilog/bsg_assembler.v:1163$301_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1163$301_Y $false N20 valid_o[3]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.valid_o[2] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1171$303_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1171$303_Y $false N23 $ternary$verilog/bsg_assembler.v:1170$304_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1170$304_Y $false N22 $ternary$verilog/bsg_assembler.v:1169$305_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1169$305_Y $false N21 $ternary$verilog/bsg_assembler.v:1168$306_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1168$306_Y $false N20 valid_o[2]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.valid_o[1] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1176$308_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1176$308_Y $false N23 $ternary$verilog/bsg_assembler.v:1175$309_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1175$309_Y $false N22 $ternary$verilog/bsg_assembler.v:1174$310_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1174$310_Y $false N21 $ternary$verilog/bsg_assembler.v:1173$311_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1173$311_Y $false N20 valid_o[1]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.valid_o[0] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1181$313_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1181$313_Y $false N23 $ternary$verilog/bsg_assembler.v:1180$314_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1180$314_Y $false N22 $ternary$verilog/bsg_assembler.v:1179$315_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1179$315_Y $false N21 $ternary$verilog/bsg_assembler.v:1178$316_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1178$316_Y $false N20 valid_o[0]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[79] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1186$318_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1186$318_Y $false N23 $ternary$verilog/bsg_assembler.v:1185$319_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1185$319_Y $false N22 $ternary$verilog/bsg_assembler.v:1184$320_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1184$320_Y $false N21 $ternary$verilog/bsg_assembler.v:1183$321_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1183$321_Y $false N20 data_o[79]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[78] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1191$323_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1191$323_Y $false N23 $ternary$verilog/bsg_assembler.v:1190$324_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1190$324_Y $false N22 $ternary$verilog/bsg_assembler.v:1189$325_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1189$325_Y $false N21 $ternary$verilog/bsg_assembler.v:1188$326_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1188$326_Y $false N20 data_o[78]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[77] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1196$328_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1196$328_Y $false N23 $ternary$verilog/bsg_assembler.v:1195$329_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1195$329_Y $false N22 $ternary$verilog/bsg_assembler.v:1194$330_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1194$330_Y $false N21 $ternary$verilog/bsg_assembler.v:1193$331_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1193$331_Y $false N20 data_o[77]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[76] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1201$333_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1201$333_Y $false N23 $ternary$verilog/bsg_assembler.v:1200$334_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1200$334_Y $false N22 $ternary$verilog/bsg_assembler.v:1199$335_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1199$335_Y $false N21 $ternary$verilog/bsg_assembler.v:1198$336_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1198$336_Y $false N20 data_o[76]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[75] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1206$338_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1206$338_Y $false N23 $ternary$verilog/bsg_assembler.v:1205$339_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1205$339_Y $false N22 $ternary$verilog/bsg_assembler.v:1204$340_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1204$340_Y $false N21 $ternary$verilog/bsg_assembler.v:1203$341_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1203$341_Y $false N20 data_o[75]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[74] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1211$343_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1211$343_Y $false N23 $ternary$verilog/bsg_assembler.v:1210$344_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1210$344_Y $false N22 $ternary$verilog/bsg_assembler.v:1209$345_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1209$345_Y $false N21 $ternary$verilog/bsg_assembler.v:1208$346_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1208$346_Y $false N20 data_o[74]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[73] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1216$348_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1216$348_Y $false N23 $ternary$verilog/bsg_assembler.v:1215$349_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1215$349_Y $false N22 $ternary$verilog/bsg_assembler.v:1214$350_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1214$350_Y $false N21 $ternary$verilog/bsg_assembler.v:1213$351_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1213$351_Y $false N20 data_o[73]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[72] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1221$353_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1221$353_Y $false N23 $ternary$verilog/bsg_assembler.v:1220$354_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1220$354_Y $false N22 $ternary$verilog/bsg_assembler.v:1219$355_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1219$355_Y $false N21 $ternary$verilog/bsg_assembler.v:1218$356_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1218$356_Y $false N20 data_o[72]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[71] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1226$358_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1226$358_Y $false N23 $ternary$verilog/bsg_assembler.v:1225$359_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1225$359_Y $false N22 $ternary$verilog/bsg_assembler.v:1224$360_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1224$360_Y $false N21 $ternary$verilog/bsg_assembler.v:1223$361_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1223$361_Y $false N20 data_o[71]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[70] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1231$363_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1231$363_Y $false N23 $ternary$verilog/bsg_assembler.v:1230$364_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1230$364_Y $false N22 $ternary$verilog/bsg_assembler.v:1229$365_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1229$365_Y $false N21 $ternary$verilog/bsg_assembler.v:1228$366_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1228$366_Y $false N20 data_o[70]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[69] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1236$368_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1236$368_Y $false N23 $ternary$verilog/bsg_assembler.v:1235$369_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1235$369_Y $false N22 $ternary$verilog/bsg_assembler.v:1234$370_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1234$370_Y $false N21 $ternary$verilog/bsg_assembler.v:1233$371_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1233$371_Y $false N20 data_o[69]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[68] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1241$373_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1241$373_Y $false N23 $ternary$verilog/bsg_assembler.v:1240$374_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1240$374_Y $false N22 $ternary$verilog/bsg_assembler.v:1239$375_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1239$375_Y $false N21 $ternary$verilog/bsg_assembler.v:1238$376_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1238$376_Y $false N20 data_o[68]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[67] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1246$378_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1246$378_Y $false N23 $ternary$verilog/bsg_assembler.v:1245$379_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1245$379_Y $false N22 $ternary$verilog/bsg_assembler.v:1244$380_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1244$380_Y $false N21 $ternary$verilog/bsg_assembler.v:1243$381_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1243$381_Y $false N20 data_o[67]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[66] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1251$383_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1251$383_Y $false N23 $ternary$verilog/bsg_assembler.v:1250$384_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1250$384_Y $false N22 $ternary$verilog/bsg_assembler.v:1249$385_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1249$385_Y $false N21 $ternary$verilog/bsg_assembler.v:1248$386_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1248$386_Y $false N20 data_o[66]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[65] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1256$388_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1256$388_Y $false N23 $ternary$verilog/bsg_assembler.v:1255$389_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1255$389_Y $false N22 $ternary$verilog/bsg_assembler.v:1254$390_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1254$390_Y $false N21 $ternary$verilog/bsg_assembler.v:1253$391_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1253$391_Y $false N20 data_o[65]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[64] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1261$393_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1261$393_Y $false N23 $ternary$verilog/bsg_assembler.v:1260$394_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1260$394_Y $false N22 $ternary$verilog/bsg_assembler.v:1259$395_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1259$395_Y $false N21 $ternary$verilog/bsg_assembler.v:1258$396_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1258$396_Y $false N20 data_o[64]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[63] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1266$398_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1266$398_Y $false N23 $ternary$verilog/bsg_assembler.v:1265$399_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1265$399_Y $false N22 $ternary$verilog/bsg_assembler.v:1264$400_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1264$400_Y $false N21 $ternary$verilog/bsg_assembler.v:1263$401_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1263$401_Y $false N20 data_o[63]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[62] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1271$403_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1271$403_Y $false N23 $ternary$verilog/bsg_assembler.v:1270$404_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1270$404_Y $false N22 $ternary$verilog/bsg_assembler.v:1269$405_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1269$405_Y $false N21 $ternary$verilog/bsg_assembler.v:1268$406_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1268$406_Y $false N20 data_o[62]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[61] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1276$408_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1276$408_Y $false N23 $ternary$verilog/bsg_assembler.v:1275$409_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1275$409_Y $false N22 $ternary$verilog/bsg_assembler.v:1274$410_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1274$410_Y $false N21 $ternary$verilog/bsg_assembler.v:1273$411_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1273$411_Y $false N20 data_o[61]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[60] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1281$413_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1281$413_Y $false N23 $ternary$verilog/bsg_assembler.v:1280$414_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1280$414_Y $false N22 $ternary$verilog/bsg_assembler.v:1279$415_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1279$415_Y $false N21 $ternary$verilog/bsg_assembler.v:1278$416_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1278$416_Y $false N20 data_o[60]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[59] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1286$418_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1286$418_Y $false N23 $ternary$verilog/bsg_assembler.v:1285$419_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1285$419_Y $false N22 $ternary$verilog/bsg_assembler.v:1284$420_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1284$420_Y $false N21 $ternary$verilog/bsg_assembler.v:1283$421_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1283$421_Y $false N20 data_o[59]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[58] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1291$423_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1291$423_Y $false N23 $ternary$verilog/bsg_assembler.v:1290$424_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1290$424_Y $false N22 $ternary$verilog/bsg_assembler.v:1289$425_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1289$425_Y $false N21 $ternary$verilog/bsg_assembler.v:1288$426_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1288$426_Y $false N20 data_o[58]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[57] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1296$428_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1296$428_Y $false N23 $ternary$verilog/bsg_assembler.v:1295$429_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1295$429_Y $false N22 $ternary$verilog/bsg_assembler.v:1294$430_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1294$430_Y $false N21 $ternary$verilog/bsg_assembler.v:1293$431_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1293$431_Y $false N20 data_o[57]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[56] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1301$433_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1301$433_Y $false N23 $ternary$verilog/bsg_assembler.v:1300$434_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1300$434_Y $false N22 $ternary$verilog/bsg_assembler.v:1299$435_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1299$435_Y $false N21 $ternary$verilog/bsg_assembler.v:1298$436_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1298$436_Y $false N20 data_o[56]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[55] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1306$438_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1306$438_Y $false N23 $ternary$verilog/bsg_assembler.v:1305$439_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1305$439_Y $false N22 $ternary$verilog/bsg_assembler.v:1304$440_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1304$440_Y $false N21 $ternary$verilog/bsg_assembler.v:1303$441_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1303$441_Y $false N20 data_o[55]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[54] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1311$443_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1311$443_Y $false N23 $ternary$verilog/bsg_assembler.v:1310$444_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1310$444_Y $false N22 $ternary$verilog/bsg_assembler.v:1309$445_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1309$445_Y $false N21 $ternary$verilog/bsg_assembler.v:1308$446_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1308$446_Y $false N20 data_o[54]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[53] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1316$448_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1316$448_Y $false N23 $ternary$verilog/bsg_assembler.v:1315$449_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1315$449_Y $false N22 $ternary$verilog/bsg_assembler.v:1314$450_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1314$450_Y $false N21 $ternary$verilog/bsg_assembler.v:1313$451_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1313$451_Y $false N20 data_o[53]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[52] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1321$453_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1321$453_Y $false N23 $ternary$verilog/bsg_assembler.v:1320$454_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1320$454_Y $false N22 $ternary$verilog/bsg_assembler.v:1319$455_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1319$455_Y $false N21 $ternary$verilog/bsg_assembler.v:1318$456_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1318$456_Y $false N20 data_o[52]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[51] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1326$458_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1326$458_Y $false N23 $ternary$verilog/bsg_assembler.v:1325$459_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1325$459_Y $false N22 $ternary$verilog/bsg_assembler.v:1324$460_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1324$460_Y $false N21 $ternary$verilog/bsg_assembler.v:1323$461_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1323$461_Y $false N20 data_o[51]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[50] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1331$463_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1331$463_Y $false N23 $ternary$verilog/bsg_assembler.v:1330$464_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1330$464_Y $false N22 $ternary$verilog/bsg_assembler.v:1329$465_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1329$465_Y $false N21 $ternary$verilog/bsg_assembler.v:1328$466_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1328$466_Y $false N20 data_o[50]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[49] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1336$468_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1336$468_Y $false N23 $ternary$verilog/bsg_assembler.v:1335$469_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1335$469_Y $false N22 $ternary$verilog/bsg_assembler.v:1334$470_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1334$470_Y $false N21 $ternary$verilog/bsg_assembler.v:1333$471_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1333$471_Y $false N20 data_o[49]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[48] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1341$473_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1341$473_Y $false N23 $ternary$verilog/bsg_assembler.v:1340$474_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1340$474_Y $false N22 $ternary$verilog/bsg_assembler.v:1339$475_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1339$475_Y $false N21 $ternary$verilog/bsg_assembler.v:1338$476_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1338$476_Y $false N20 data_o[48]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[47] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1346$478_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1346$478_Y $false N23 $ternary$verilog/bsg_assembler.v:1345$479_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1345$479_Y $false N22 $ternary$verilog/bsg_assembler.v:1344$480_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1344$480_Y $false N21 $ternary$verilog/bsg_assembler.v:1343$481_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1343$481_Y $false N20 data_o[47]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[46] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1351$483_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1351$483_Y $false N23 $ternary$verilog/bsg_assembler.v:1350$484_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1350$484_Y $false N22 $ternary$verilog/bsg_assembler.v:1349$485_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1349$485_Y $false N21 $ternary$verilog/bsg_assembler.v:1348$486_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1348$486_Y $false N20 data_o[46]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[45] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1356$488_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1356$488_Y $false N23 $ternary$verilog/bsg_assembler.v:1355$489_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1355$489_Y $false N22 $ternary$verilog/bsg_assembler.v:1354$490_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1354$490_Y $false N21 $ternary$verilog/bsg_assembler.v:1353$491_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1353$491_Y $false N20 data_o[45]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[44] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1361$493_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1361$493_Y $false N23 $ternary$verilog/bsg_assembler.v:1360$494_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1360$494_Y $false N22 $ternary$verilog/bsg_assembler.v:1359$495_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1359$495_Y $false N21 $ternary$verilog/bsg_assembler.v:1358$496_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1358$496_Y $false N20 data_o[44]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[43] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1366$498_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1366$498_Y $false N23 $ternary$verilog/bsg_assembler.v:1365$499_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1365$499_Y $false N22 $ternary$verilog/bsg_assembler.v:1364$500_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1364$500_Y $false N21 $ternary$verilog/bsg_assembler.v:1363$501_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1363$501_Y $false N20 data_o[43]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[42] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1371$503_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1371$503_Y $false N23 $ternary$verilog/bsg_assembler.v:1370$504_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1370$504_Y $false N22 $ternary$verilog/bsg_assembler.v:1369$505_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1369$505_Y $false N21 $ternary$verilog/bsg_assembler.v:1368$506_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1368$506_Y $false N20 data_o[42]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[41] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1376$508_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1376$508_Y $false N23 $ternary$verilog/bsg_assembler.v:1375$509_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1375$509_Y $false N22 $ternary$verilog/bsg_assembler.v:1374$510_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1374$510_Y $false N21 $ternary$verilog/bsg_assembler.v:1373$511_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1373$511_Y $false N20 data_o[41]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[40] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1381$513_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1381$513_Y $false N23 $ternary$verilog/bsg_assembler.v:1380$514_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1380$514_Y $false N22 $ternary$verilog/bsg_assembler.v:1379$515_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1379$515_Y $false N21 $ternary$verilog/bsg_assembler.v:1378$516_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1378$516_Y $false N20 data_o[40]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[39] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1386$518_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1386$518_Y $false N23 $ternary$verilog/bsg_assembler.v:1385$519_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1385$519_Y $false N22 $ternary$verilog/bsg_assembler.v:1384$520_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1384$520_Y $false N21 $ternary$verilog/bsg_assembler.v:1383$521_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1383$521_Y $false N20 data_o[39]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[38] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1391$523_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1391$523_Y $false N23 $ternary$verilog/bsg_assembler.v:1390$524_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1390$524_Y $false N22 $ternary$verilog/bsg_assembler.v:1389$525_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1389$525_Y $false N21 $ternary$verilog/bsg_assembler.v:1388$526_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1388$526_Y $false N20 data_o[38]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[37] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1396$528_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1396$528_Y $false N23 $ternary$verilog/bsg_assembler.v:1395$529_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1395$529_Y $false N22 $ternary$verilog/bsg_assembler.v:1394$530_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1394$530_Y $false N21 $ternary$verilog/bsg_assembler.v:1393$531_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1393$531_Y $false N20 data_o[37]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[36] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1401$533_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1401$533_Y $false N23 $ternary$verilog/bsg_assembler.v:1400$534_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1400$534_Y $false N22 $ternary$verilog/bsg_assembler.v:1399$535_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1399$535_Y $false N21 $ternary$verilog/bsg_assembler.v:1398$536_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1398$536_Y $false N20 data_o[36]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[35] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1406$538_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1406$538_Y $false N23 $ternary$verilog/bsg_assembler.v:1405$539_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1405$539_Y $false N22 $ternary$verilog/bsg_assembler.v:1404$540_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1404$540_Y $false N21 $ternary$verilog/bsg_assembler.v:1403$541_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1403$541_Y $false N20 data_o[35]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[34] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1411$543_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1411$543_Y $false N23 $ternary$verilog/bsg_assembler.v:1410$544_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1410$544_Y $false N22 $ternary$verilog/bsg_assembler.v:1409$545_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1409$545_Y $false N21 $ternary$verilog/bsg_assembler.v:1408$546_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1408$546_Y $false N20 data_o[34]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[33] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1416$548_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1416$548_Y $false N23 $ternary$verilog/bsg_assembler.v:1415$549_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1415$549_Y $false N22 $ternary$verilog/bsg_assembler.v:1414$550_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1414$550_Y $false N21 $ternary$verilog/bsg_assembler.v:1413$551_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1413$551_Y $false N20 data_o[33]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[32] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1421$553_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1421$553_Y $false N23 $ternary$verilog/bsg_assembler.v:1420$554_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1420$554_Y $false N22 $ternary$verilog/bsg_assembler.v:1419$555_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1419$555_Y $false N21 $ternary$verilog/bsg_assembler.v:1418$556_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1418$556_Y $false N20 data_o[32]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[31] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1426$558_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1426$558_Y $false N23 $ternary$verilog/bsg_assembler.v:1425$559_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1425$559_Y $false N22 $ternary$verilog/bsg_assembler.v:1424$560_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1424$560_Y $false N21 $ternary$verilog/bsg_assembler.v:1423$561_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1423$561_Y $false N20 data_o[31]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[30] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1431$563_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1431$563_Y $false N23 $ternary$verilog/bsg_assembler.v:1430$564_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1430$564_Y $false N22 $ternary$verilog/bsg_assembler.v:1429$565_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1429$565_Y $false N21 $ternary$verilog/bsg_assembler.v:1428$566_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1428$566_Y $false N20 data_o[30]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[29] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1436$568_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1436$568_Y $false N23 $ternary$verilog/bsg_assembler.v:1435$569_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1435$569_Y $false N22 $ternary$verilog/bsg_assembler.v:1434$570_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1434$570_Y $false N21 $ternary$verilog/bsg_assembler.v:1433$571_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1433$571_Y $false N20 data_o[29]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[28] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1441$573_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1441$573_Y $false N23 $ternary$verilog/bsg_assembler.v:1440$574_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1440$574_Y $false N22 $ternary$verilog/bsg_assembler.v:1439$575_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1439$575_Y $false N21 $ternary$verilog/bsg_assembler.v:1438$576_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1438$576_Y $false N20 data_o[28]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[27] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1446$578_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1446$578_Y $false N23 $ternary$verilog/bsg_assembler.v:1445$579_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1445$579_Y $false N22 $ternary$verilog/bsg_assembler.v:1444$580_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1444$580_Y $false N21 $ternary$verilog/bsg_assembler.v:1443$581_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1443$581_Y $false N20 data_o[27]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[26] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1451$583_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1451$583_Y $false N23 $ternary$verilog/bsg_assembler.v:1450$584_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1450$584_Y $false N22 $ternary$verilog/bsg_assembler.v:1449$585_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1449$585_Y $false N21 $ternary$verilog/bsg_assembler.v:1448$586_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1448$586_Y $false N20 data_o[26]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[25] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1456$588_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1456$588_Y $false N23 $ternary$verilog/bsg_assembler.v:1455$589_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1455$589_Y $false N22 $ternary$verilog/bsg_assembler.v:1454$590_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1454$590_Y $false N21 $ternary$verilog/bsg_assembler.v:1453$591_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1453$591_Y $false N20 data_o[25]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[24] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1461$593_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1461$593_Y $false N23 $ternary$verilog/bsg_assembler.v:1460$594_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1460$594_Y $false N22 $ternary$verilog/bsg_assembler.v:1459$595_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1459$595_Y $false N21 $ternary$verilog/bsg_assembler.v:1458$596_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1458$596_Y $false N20 data_o[24]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[23] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1466$598_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1466$598_Y $false N23 $ternary$verilog/bsg_assembler.v:1465$599_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1465$599_Y $false N22 $ternary$verilog/bsg_assembler.v:1464$600_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1464$600_Y $false N21 $ternary$verilog/bsg_assembler.v:1463$601_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1463$601_Y $false N20 data_o[23]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[22] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1471$603_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1471$603_Y $false N23 $ternary$verilog/bsg_assembler.v:1470$604_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1470$604_Y $false N22 $ternary$verilog/bsg_assembler.v:1469$605_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1469$605_Y $false N21 $ternary$verilog/bsg_assembler.v:1468$606_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1468$606_Y $false N20 data_o[22]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[21] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1476$608_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1476$608_Y $false N23 $ternary$verilog/bsg_assembler.v:1475$609_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1475$609_Y $false N22 $ternary$verilog/bsg_assembler.v:1474$610_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1474$610_Y $false N21 $ternary$verilog/bsg_assembler.v:1473$611_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1473$611_Y $false N20 data_o[21]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[20] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1481$613_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1481$613_Y $false N23 $ternary$verilog/bsg_assembler.v:1480$614_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1480$614_Y $false N22 $ternary$verilog/bsg_assembler.v:1479$615_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1479$615_Y $false N21 $ternary$verilog/bsg_assembler.v:1478$616_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1478$616_Y $false N20 data_o[20]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[19] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1486$618_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1486$618_Y $false N23 $ternary$verilog/bsg_assembler.v:1485$619_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1485$619_Y $false N22 $ternary$verilog/bsg_assembler.v:1484$620_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1484$620_Y $false N21 $ternary$verilog/bsg_assembler.v:1483$621_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1483$621_Y $false N20 data_o[19]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[18] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1491$623_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1491$623_Y $false N23 $ternary$verilog/bsg_assembler.v:1490$624_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1490$624_Y $false N22 $ternary$verilog/bsg_assembler.v:1489$625_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1489$625_Y $false N21 $ternary$verilog/bsg_assembler.v:1488$626_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1488$626_Y $false N20 data_o[18]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[17] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1496$628_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1496$628_Y $false N23 $ternary$verilog/bsg_assembler.v:1495$629_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1495$629_Y $false N22 $ternary$verilog/bsg_assembler.v:1494$630_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1494$630_Y $false N21 $ternary$verilog/bsg_assembler.v:1493$631_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1493$631_Y $false N20 data_o[17]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[16] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1501$633_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1501$633_Y $false N23 $ternary$verilog/bsg_assembler.v:1500$634_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1500$634_Y $false N22 $ternary$verilog/bsg_assembler.v:1499$635_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1499$635_Y $false N21 $ternary$verilog/bsg_assembler.v:1498$636_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1498$636_Y $false N20 data_o[16]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[15] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1506$638_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1506$638_Y $false N23 $ternary$verilog/bsg_assembler.v:1505$639_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1505$639_Y $false N22 $ternary$verilog/bsg_assembler.v:1504$640_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1504$640_Y $false N21 $ternary$verilog/bsg_assembler.v:1503$641_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1503$641_Y $false N20 data_o[15]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[14] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1511$643_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1511$643_Y $false N23 $ternary$verilog/bsg_assembler.v:1510$644_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1510$644_Y $false N22 $ternary$verilog/bsg_assembler.v:1509$645_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1509$645_Y $false N21 $ternary$verilog/bsg_assembler.v:1508$646_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1508$646_Y $false N20 data_o[14]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[13] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1516$648_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1516$648_Y $false N23 $ternary$verilog/bsg_assembler.v:1515$649_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1515$649_Y $false N22 $ternary$verilog/bsg_assembler.v:1514$650_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1514$650_Y $false N21 $ternary$verilog/bsg_assembler.v:1513$651_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1513$651_Y $false N20 data_o[13]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[12] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1521$653_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1521$653_Y $false N23 $ternary$verilog/bsg_assembler.v:1520$654_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1520$654_Y $false N22 $ternary$verilog/bsg_assembler.v:1519$655_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1519$655_Y $false N21 $ternary$verilog/bsg_assembler.v:1518$656_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1518$656_Y $false N20 data_o[12]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[11] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1526$658_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1526$658_Y $false N23 $ternary$verilog/bsg_assembler.v:1525$659_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1525$659_Y $false N22 $ternary$verilog/bsg_assembler.v:1524$660_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1524$660_Y $false N21 $ternary$verilog/bsg_assembler.v:1523$661_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1523$661_Y $false N20 data_o[11]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[10] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1531$663_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1531$663_Y $false N23 $ternary$verilog/bsg_assembler.v:1530$664_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1530$664_Y $false N22 $ternary$verilog/bsg_assembler.v:1529$665_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1529$665_Y $false N21 $ternary$verilog/bsg_assembler.v:1528$666_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1528$666_Y $false N20 data_o[10]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[9] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1536$668_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1536$668_Y $false N23 $ternary$verilog/bsg_assembler.v:1535$669_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1535$669_Y $false N22 $ternary$verilog/bsg_assembler.v:1534$670_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1534$670_Y $false N21 $ternary$verilog/bsg_assembler.v:1533$671_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1533$671_Y $false N20 data_o[9]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[8] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1541$673_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1541$673_Y $false N23 $ternary$verilog/bsg_assembler.v:1540$674_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1540$674_Y $false N22 $ternary$verilog/bsg_assembler.v:1539$675_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1539$675_Y $false N21 $ternary$verilog/bsg_assembler.v:1538$676_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1538$676_Y $false N20 data_o[8]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[7] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1546$678_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1546$678_Y $false N23 $ternary$verilog/bsg_assembler.v:1545$679_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1545$679_Y $false N22 $ternary$verilog/bsg_assembler.v:1544$680_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1544$680_Y $false N21 $ternary$verilog/bsg_assembler.v:1543$681_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1543$681_Y $false N20 data_o[7]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[6] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1551$683_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1551$683_Y $false N23 $ternary$verilog/bsg_assembler.v:1550$684_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1550$684_Y $false N22 $ternary$verilog/bsg_assembler.v:1549$685_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1549$685_Y $false N21 $ternary$verilog/bsg_assembler.v:1548$686_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1548$686_Y $false N20 data_o[6]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[5] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1556$688_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1556$688_Y $false N23 $ternary$verilog/bsg_assembler.v:1555$689_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1555$689_Y $false N22 $ternary$verilog/bsg_assembler.v:1554$690_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1554$690_Y $false N21 $ternary$verilog/bsg_assembler.v:1553$691_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1553$691_Y $false N20 data_o[5]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[4] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1561$693_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1561$693_Y $false N23 $ternary$verilog/bsg_assembler.v:1560$694_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1560$694_Y $false N22 $ternary$verilog/bsg_assembler.v:1559$695_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1559$695_Y $false N21 $ternary$verilog/bsg_assembler.v:1558$696_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1558$696_Y $false N20 data_o[4]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[3] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1566$698_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1566$698_Y $false N23 $ternary$verilog/bsg_assembler.v:1565$699_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1565$699_Y $false N22 $ternary$verilog/bsg_assembler.v:1564$700_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1564$700_Y $false N21 $ternary$verilog/bsg_assembler.v:1563$701_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1563$701_Y $false N20 data_o[3]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[2] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1571$703_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1571$703_Y $false N23 $ternary$verilog/bsg_assembler.v:1570$704_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1570$704_Y $false N22 $ternary$verilog/bsg_assembler.v:1569$705_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1569$705_Y $false N21 $ternary$verilog/bsg_assembler.v:1568$706_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1568$706_Y $false N20 data_o[2]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[1] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1576$708_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1576$708_Y $false N23 $ternary$verilog/bsg_assembler.v:1575$709_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1575$709_Y $false N22 $ternary$verilog/bsg_assembler.v:1574$710_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1574$710_Y $false N21 $ternary$verilog/bsg_assembler.v:1573$711_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1573$711_Y $false N20 data_o[1]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.data_o[0] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1581$713_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1581$713_Y $false N23 $ternary$verilog/bsg_assembler.v:1580$714_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1580$714_Y $false N22 $ternary$verilog/bsg_assembler.v:1579$715_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1579$715_Y $false N21 $ternary$verilog/bsg_assembler.v:1578$716_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1578$716_Y $false N20 data_o[0]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.ready_head_o[4] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1586$718_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1586$718_Y $false N23 $ternary$verilog/bsg_assembler.v:1585$719_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1585$719_Y $false N22 $ternary$verilog/bsg_assembler.v:1584$720_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1584$720_Y $false N21 $ternary$verilog/bsg_assembler.v:1583$721_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1583$721_Y $false N20 brrf2fm.ready_head_i[4]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.ready_head_o[3] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1591$723_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1591$723_Y $false N23 $ternary$verilog/bsg_assembler.v:1590$724_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1590$724_Y $false N22 $ternary$verilog/bsg_assembler.v:1589$725_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1589$725_Y $false N21 $ternary$verilog/bsg_assembler.v:1588$726_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1588$726_Y $false N20 brrf2fm.ready_head_i[3]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.ready_head_o[2] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1596$728_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1596$728_Y $false N23 $ternary$verilog/bsg_assembler.v:1595$729_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1595$729_Y $false N22 $ternary$verilog/bsg_assembler.v:1594$730_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1594$730_Y $false N21 $ternary$verilog/bsg_assembler.v:1593$731_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1593$731_Y $false N20 brrf2fm.ready_head_i[2]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.ready_head_o[1] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1601$733_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1601$733_Y $false N23 $ternary$verilog/bsg_assembler.v:1600$734_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1600$734_Y $false N22 $ternary$verilog/bsg_assembler.v:1599$735_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1599$735_Y $false N21 $ternary$verilog/bsg_assembler.v:1598$736_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1598$736_Y $false N20 brrf2fm.ready_head_i[1]
1-0 1
-11 1
.names $false oc_4__out_chan_bsg_rr_ff_out.ready_head_o[0] out_top_channel_i[2] $ternary$verilog/bsg_assembler.v:1606$738_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1606$738_Y $false N23 $ternary$verilog/bsg_assembler.v:1605$739_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1605$739_Y $false N22 $ternary$verilog/bsg_assembler.v:1604$740_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1604$740_Y $false N21 $ternary$verilog/bsg_assembler.v:1603$741_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1603$741_Y $false N20 brrf2fm.ready_head_i[0]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.yumi_o[9] N34 $ternary$verilog/bsg_assembler.v:1616$743_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1616$743_Y $false N33 $ternary$verilog/bsg_assembler.v:1615$744_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1615$744_Y $false N32 $ternary$verilog/bsg_assembler.v:1614$745_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1614$745_Y $false N31 $ternary$verilog/bsg_assembler.v:1613$746_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1613$746_Y $false N30 $ternary$verilog/bsg_assembler.v:1612$747_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1612$747_Y $false N29 $ternary$verilog/bsg_assembler.v:1611$748_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1611$748_Y $false N28 $ternary$verilog/bsg_assembler.v:1610$749_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1610$749_Y $false N27 $ternary$verilog/bsg_assembler.v:1609$750_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1609$750_Y $false N26 $ternary$verilog/bsg_assembler.v:1608$751_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1608$751_Y $false N25 yumi_o[9]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.yumi_o[8] N34 $ternary$verilog/bsg_assembler.v:1636$753_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1636$753_Y $false N33 $ternary$verilog/bsg_assembler.v:1635$754_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1635$754_Y $false N32 $ternary$verilog/bsg_assembler.v:1634$755_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1634$755_Y $false N31 $ternary$verilog/bsg_assembler.v:1633$756_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1633$756_Y $false N30 $ternary$verilog/bsg_assembler.v:1632$757_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1632$757_Y $false N29 $ternary$verilog/bsg_assembler.v:1631$758_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1631$758_Y $false N28 $ternary$verilog/bsg_assembler.v:1630$759_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1630$759_Y $false N27 $ternary$verilog/bsg_assembler.v:1629$760_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1629$760_Y $false N26 $ternary$verilog/bsg_assembler.v:1628$761_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1628$761_Y $false N25 yumi_o[8]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.yumi_o[7] N34 $ternary$verilog/bsg_assembler.v:1646$763_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1646$763_Y $false N33 $ternary$verilog/bsg_assembler.v:1645$764_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1645$764_Y $false N32 $ternary$verilog/bsg_assembler.v:1644$765_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1644$765_Y $false N31 $ternary$verilog/bsg_assembler.v:1643$766_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1643$766_Y $false N30 $ternary$verilog/bsg_assembler.v:1642$767_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1642$767_Y $false N29 $ternary$verilog/bsg_assembler.v:1641$768_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1641$768_Y $false N28 $ternary$verilog/bsg_assembler.v:1640$769_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1640$769_Y $false N27 $ternary$verilog/bsg_assembler.v:1639$770_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1639$770_Y $false N26 $ternary$verilog/bsg_assembler.v:1638$771_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1638$771_Y $false N25 yumi_o[7]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.yumi_o[6] N34 $ternary$verilog/bsg_assembler.v:1656$773_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1656$773_Y $false N33 $ternary$verilog/bsg_assembler.v:1655$774_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1655$774_Y $false N32 $ternary$verilog/bsg_assembler.v:1654$775_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1654$775_Y $false N31 $ternary$verilog/bsg_assembler.v:1653$776_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1653$776_Y $false N30 $ternary$verilog/bsg_assembler.v:1652$777_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1652$777_Y $false N29 $ternary$verilog/bsg_assembler.v:1651$778_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1651$778_Y $false N28 $ternary$verilog/bsg_assembler.v:1650$779_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1650$779_Y $false N27 $ternary$verilog/bsg_assembler.v:1649$780_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1649$780_Y $false N26 $ternary$verilog/bsg_assembler.v:1648$781_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1648$781_Y $false N25 yumi_o[6]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.yumi_o[5] N34 $ternary$verilog/bsg_assembler.v:1666$783_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1666$783_Y $false N33 $ternary$verilog/bsg_assembler.v:1665$784_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1665$784_Y $false N32 $ternary$verilog/bsg_assembler.v:1664$785_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1664$785_Y $false N31 $ternary$verilog/bsg_assembler.v:1663$786_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1663$786_Y $false N30 $ternary$verilog/bsg_assembler.v:1662$787_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1662$787_Y $false N29 $ternary$verilog/bsg_assembler.v:1661$788_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1661$788_Y $false N28 $ternary$verilog/bsg_assembler.v:1660$789_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1660$789_Y $false N27 $ternary$verilog/bsg_assembler.v:1659$790_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1659$790_Y $false N26 $ternary$verilog/bsg_assembler.v:1658$791_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1658$791_Y $false N25 yumi_o[5]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.yumi_o[4] N34 $ternary$verilog/bsg_assembler.v:1676$793_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1676$793_Y $false N33 $ternary$verilog/bsg_assembler.v:1675$794_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1675$794_Y $false N32 $ternary$verilog/bsg_assembler.v:1674$795_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1674$795_Y $false N31 $ternary$verilog/bsg_assembler.v:1673$796_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1673$796_Y $false N30 $ternary$verilog/bsg_assembler.v:1672$797_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1672$797_Y $false N29 $ternary$verilog/bsg_assembler.v:1671$798_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1671$798_Y $false N28 $ternary$verilog/bsg_assembler.v:1670$799_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1670$799_Y $false N27 $ternary$verilog/bsg_assembler.v:1669$800_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1669$800_Y $false N26 $ternary$verilog/bsg_assembler.v:1668$801_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1668$801_Y $false N25 yumi_o[4]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.yumi_o[3] N34 $ternary$verilog/bsg_assembler.v:1686$803_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1686$803_Y $false N33 $ternary$verilog/bsg_assembler.v:1685$804_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1685$804_Y $false N32 $ternary$verilog/bsg_assembler.v:1684$805_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1684$805_Y $false N31 $ternary$verilog/bsg_assembler.v:1683$806_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1683$806_Y $false N30 $ternary$verilog/bsg_assembler.v:1682$807_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1682$807_Y $false N29 $ternary$verilog/bsg_assembler.v:1681$808_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1681$808_Y $false N28 $ternary$verilog/bsg_assembler.v:1680$809_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1680$809_Y $false N27 $ternary$verilog/bsg_assembler.v:1679$810_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1679$810_Y $false N26 $ternary$verilog/bsg_assembler.v:1678$811_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1678$811_Y $false N25 yumi_o[3]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.yumi_o[2] N34 $ternary$verilog/bsg_assembler.v:1696$813_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1696$813_Y $false N33 $ternary$verilog/bsg_assembler.v:1695$814_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1695$814_Y $false N32 $ternary$verilog/bsg_assembler.v:1694$815_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1694$815_Y $false N31 $ternary$verilog/bsg_assembler.v:1693$816_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1693$816_Y $false N30 $ternary$verilog/bsg_assembler.v:1692$817_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1692$817_Y $false N29 $ternary$verilog/bsg_assembler.v:1691$818_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1691$818_Y $false N28 $ternary$verilog/bsg_assembler.v:1690$819_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1690$819_Y $false N27 $ternary$verilog/bsg_assembler.v:1689$820_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1689$820_Y $false N26 $ternary$verilog/bsg_assembler.v:1688$821_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1688$821_Y $false N25 yumi_o[2]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.yumi_o[1] N34 $ternary$verilog/bsg_assembler.v:1706$823_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1706$823_Y $false N33 $ternary$verilog/bsg_assembler.v:1705$824_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1705$824_Y $false N32 $ternary$verilog/bsg_assembler.v:1704$825_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1704$825_Y $false N31 $ternary$verilog/bsg_assembler.v:1703$826_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1703$826_Y $false N30 $ternary$verilog/bsg_assembler.v:1702$827_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1702$827_Y $false N29 $ternary$verilog/bsg_assembler.v:1701$828_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1701$828_Y $false N28 $ternary$verilog/bsg_assembler.v:1700$829_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1700$829_Y $false N27 $ternary$verilog/bsg_assembler.v:1699$830_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1699$830_Y $false N26 $ternary$verilog/bsg_assembler.v:1698$831_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1698$831_Y $false N25 yumi_o[1]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.yumi_o[0] N34 $ternary$verilog/bsg_assembler.v:1716$833_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1716$833_Y $false N33 $ternary$verilog/bsg_assembler.v:1715$834_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1715$834_Y $false N32 $ternary$verilog/bsg_assembler.v:1714$835_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1714$835_Y $false N31 $ternary$verilog/bsg_assembler.v:1713$836_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1713$836_Y $false N30 $ternary$verilog/bsg_assembler.v:1712$837_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1712$837_Y $false N29 $ternary$verilog/bsg_assembler.v:1711$838_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1711$838_Y $false N28 $ternary$verilog/bsg_assembler.v:1710$839_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1710$839_Y $false N27 $ternary$verilog/bsg_assembler.v:1709$840_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1709$840_Y $false N26 $ternary$verilog/bsg_assembler.v:1708$841_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1708$841_Y $false N25 yumi_o[0]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.valid_head_o[4] N34 $ternary$verilog/bsg_assembler.v:1726$843_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1726$843_Y $false N33 $ternary$verilog/bsg_assembler.v:1725$844_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1725$844_Y $false N32 $ternary$verilog/bsg_assembler.v:1724$845_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1724$845_Y $false N31 $ternary$verilog/bsg_assembler.v:1723$846_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1723$846_Y $false N30 $ternary$verilog/bsg_assembler.v:1722$847_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1722$847_Y $false N29 $ternary$verilog/bsg_assembler.v:1721$848_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1721$848_Y $false N28 $ternary$verilog/bsg_assembler.v:1720$849_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1720$849_Y $false N27 $ternary$verilog/bsg_assembler.v:1719$850_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1719$850_Y $false N26 $ternary$verilog/bsg_assembler.v:1718$851_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1718$851_Y $false N25 brrf2fm.valid_head_i[4]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.valid_head_o[3] N34 $ternary$verilog/bsg_assembler.v:1736$853_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1736$853_Y $false N33 $ternary$verilog/bsg_assembler.v:1735$854_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1735$854_Y $false N32 $ternary$verilog/bsg_assembler.v:1734$855_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1734$855_Y $false N31 $ternary$verilog/bsg_assembler.v:1733$856_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1733$856_Y $false N30 $ternary$verilog/bsg_assembler.v:1732$857_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1732$857_Y $false N29 $ternary$verilog/bsg_assembler.v:1731$858_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1731$858_Y $false N28 $ternary$verilog/bsg_assembler.v:1730$859_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1730$859_Y $false N27 $ternary$verilog/bsg_assembler.v:1729$860_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1729$860_Y $false N26 $ternary$verilog/bsg_assembler.v:1728$861_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1728$861_Y $false N25 brrf2fm.valid_head_i[3]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.valid_head_o[2] N34 $ternary$verilog/bsg_assembler.v:1746$863_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1746$863_Y $false N33 $ternary$verilog/bsg_assembler.v:1745$864_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1745$864_Y $false N32 $ternary$verilog/bsg_assembler.v:1744$865_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1744$865_Y $false N31 $ternary$verilog/bsg_assembler.v:1743$866_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1743$866_Y $false N30 $ternary$verilog/bsg_assembler.v:1742$867_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1742$867_Y $false N29 $ternary$verilog/bsg_assembler.v:1741$868_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1741$868_Y $false N28 $ternary$verilog/bsg_assembler.v:1740$869_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1740$869_Y $false N27 $ternary$verilog/bsg_assembler.v:1739$870_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1739$870_Y $false N26 $ternary$verilog/bsg_assembler.v:1738$871_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1738$871_Y $false N25 brrf2fm.valid_head_i[2]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.valid_head_o[1] N34 $ternary$verilog/bsg_assembler.v:1756$873_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1756$873_Y $false N33 $ternary$verilog/bsg_assembler.v:1755$874_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1755$874_Y $false N32 $ternary$verilog/bsg_assembler.v:1754$875_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1754$875_Y $false N31 $ternary$verilog/bsg_assembler.v:1753$876_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1753$876_Y $false N30 $ternary$verilog/bsg_assembler.v:1752$877_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1752$877_Y $false N29 $ternary$verilog/bsg_assembler.v:1751$878_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1751$878_Y $false N28 $ternary$verilog/bsg_assembler.v:1750$879_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1750$879_Y $false N27 $ternary$verilog/bsg_assembler.v:1749$880_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1749$880_Y $false N26 $ternary$verilog/bsg_assembler.v:1748$881_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1748$881_Y $false N25 brrf2fm.valid_head_i[1]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.valid_head_o[0] N34 $ternary$verilog/bsg_assembler.v:1766$883_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1766$883_Y $false N33 $ternary$verilog/bsg_assembler.v:1765$884_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1765$884_Y $false N32 $ternary$verilog/bsg_assembler.v:1764$885_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1764$885_Y $false N31 $ternary$verilog/bsg_assembler.v:1763$886_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1763$886_Y $false N30 $ternary$verilog/bsg_assembler.v:1762$887_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1762$887_Y $false N29 $ternary$verilog/bsg_assembler.v:1761$888_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1761$888_Y $false N28 $ternary$verilog/bsg_assembler.v:1760$889_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1760$889_Y $false N27 $ternary$verilog/bsg_assembler.v:1759$890_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1759$890_Y $false N26 $ternary$verilog/bsg_assembler.v:1758$891_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1758$891_Y $false N25 brrf2fm.valid_head_i[0]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[79] N34 $ternary$verilog/bsg_assembler.v:1776$893_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1776$893_Y $false N33 $ternary$verilog/bsg_assembler.v:1775$894_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1775$894_Y $false N32 $ternary$verilog/bsg_assembler.v:1774$895_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1774$895_Y $false N31 $ternary$verilog/bsg_assembler.v:1773$896_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1773$896_Y $false N30 $ternary$verilog/bsg_assembler.v:1772$897_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1772$897_Y $false N29 $ternary$verilog/bsg_assembler.v:1771$898_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1771$898_Y $false N28 $ternary$verilog/bsg_assembler.v:1770$899_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1770$899_Y $false N27 $ternary$verilog/bsg_assembler.v:1769$900_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1769$900_Y $false N26 $ternary$verilog/bsg_assembler.v:1768$901_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1768$901_Y $false N25 oc_4__out_chan_bm2Da.i[79]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[78] N34 $ternary$verilog/bsg_assembler.v:1786$903_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1786$903_Y $false N33 $ternary$verilog/bsg_assembler.v:1785$904_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1785$904_Y $false N32 $ternary$verilog/bsg_assembler.v:1784$905_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1784$905_Y $false N31 $ternary$verilog/bsg_assembler.v:1783$906_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1783$906_Y $false N30 $ternary$verilog/bsg_assembler.v:1782$907_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1782$907_Y $false N29 $ternary$verilog/bsg_assembler.v:1781$908_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1781$908_Y $false N28 $ternary$verilog/bsg_assembler.v:1780$909_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1780$909_Y $false N27 $ternary$verilog/bsg_assembler.v:1779$910_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1779$910_Y $false N26 $ternary$verilog/bsg_assembler.v:1778$911_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1778$911_Y $false N25 oc_4__out_chan_bm2Da.i[78]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[77] N34 $ternary$verilog/bsg_assembler.v:1796$913_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1796$913_Y $false N33 $ternary$verilog/bsg_assembler.v:1795$914_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1795$914_Y $false N32 $ternary$verilog/bsg_assembler.v:1794$915_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1794$915_Y $false N31 $ternary$verilog/bsg_assembler.v:1793$916_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1793$916_Y $false N30 $ternary$verilog/bsg_assembler.v:1792$917_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1792$917_Y $false N29 $ternary$verilog/bsg_assembler.v:1791$918_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1791$918_Y $false N28 $ternary$verilog/bsg_assembler.v:1790$919_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1790$919_Y $false N27 $ternary$verilog/bsg_assembler.v:1789$920_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1789$920_Y $false N26 $ternary$verilog/bsg_assembler.v:1788$921_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1788$921_Y $false N25 oc_4__out_chan_bm2Da.i[77]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[76] N34 $ternary$verilog/bsg_assembler.v:1806$923_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1806$923_Y $false N33 $ternary$verilog/bsg_assembler.v:1805$924_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1805$924_Y $false N32 $ternary$verilog/bsg_assembler.v:1804$925_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1804$925_Y $false N31 $ternary$verilog/bsg_assembler.v:1803$926_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1803$926_Y $false N30 $ternary$verilog/bsg_assembler.v:1802$927_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1802$927_Y $false N29 $ternary$verilog/bsg_assembler.v:1801$928_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1801$928_Y $false N28 $ternary$verilog/bsg_assembler.v:1800$929_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1800$929_Y $false N27 $ternary$verilog/bsg_assembler.v:1799$930_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1799$930_Y $false N26 $ternary$verilog/bsg_assembler.v:1798$931_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1798$931_Y $false N25 oc_4__out_chan_bm2Da.i[76]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[75] N34 $ternary$verilog/bsg_assembler.v:1816$933_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1816$933_Y $false N33 $ternary$verilog/bsg_assembler.v:1815$934_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1815$934_Y $false N32 $ternary$verilog/bsg_assembler.v:1814$935_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1814$935_Y $false N31 $ternary$verilog/bsg_assembler.v:1813$936_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1813$936_Y $false N30 $ternary$verilog/bsg_assembler.v:1812$937_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1812$937_Y $false N29 $ternary$verilog/bsg_assembler.v:1811$938_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1811$938_Y $false N28 $ternary$verilog/bsg_assembler.v:1810$939_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1810$939_Y $false N27 $ternary$verilog/bsg_assembler.v:1809$940_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1809$940_Y $false N26 $ternary$verilog/bsg_assembler.v:1808$941_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1808$941_Y $false N25 oc_4__out_chan_bm2Da.i[75]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[74] N34 $ternary$verilog/bsg_assembler.v:1826$943_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1826$943_Y $false N33 $ternary$verilog/bsg_assembler.v:1825$944_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1825$944_Y $false N32 $ternary$verilog/bsg_assembler.v:1824$945_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1824$945_Y $false N31 $ternary$verilog/bsg_assembler.v:1823$946_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1823$946_Y $false N30 $ternary$verilog/bsg_assembler.v:1822$947_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1822$947_Y $false N29 $ternary$verilog/bsg_assembler.v:1821$948_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1821$948_Y $false N28 $ternary$verilog/bsg_assembler.v:1820$949_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1820$949_Y $false N27 $ternary$verilog/bsg_assembler.v:1819$950_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1819$950_Y $false N26 $ternary$verilog/bsg_assembler.v:1818$951_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1818$951_Y $false N25 oc_4__out_chan_bm2Da.i[74]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[73] N34 $ternary$verilog/bsg_assembler.v:1836$953_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1836$953_Y $false N33 $ternary$verilog/bsg_assembler.v:1835$954_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1835$954_Y $false N32 $ternary$verilog/bsg_assembler.v:1834$955_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1834$955_Y $false N31 $ternary$verilog/bsg_assembler.v:1833$956_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1833$956_Y $false N30 $ternary$verilog/bsg_assembler.v:1832$957_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1832$957_Y $false N29 $ternary$verilog/bsg_assembler.v:1831$958_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1831$958_Y $false N28 $ternary$verilog/bsg_assembler.v:1830$959_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1830$959_Y $false N27 $ternary$verilog/bsg_assembler.v:1829$960_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1829$960_Y $false N26 $ternary$verilog/bsg_assembler.v:1828$961_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1828$961_Y $false N25 oc_4__out_chan_bm2Da.i[73]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[72] N34 $ternary$verilog/bsg_assembler.v:1846$963_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1846$963_Y $false N33 $ternary$verilog/bsg_assembler.v:1845$964_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1845$964_Y $false N32 $ternary$verilog/bsg_assembler.v:1844$965_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1844$965_Y $false N31 $ternary$verilog/bsg_assembler.v:1843$966_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1843$966_Y $false N30 $ternary$verilog/bsg_assembler.v:1842$967_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1842$967_Y $false N29 $ternary$verilog/bsg_assembler.v:1841$968_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1841$968_Y $false N28 $ternary$verilog/bsg_assembler.v:1840$969_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1840$969_Y $false N27 $ternary$verilog/bsg_assembler.v:1839$970_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1839$970_Y $false N26 $ternary$verilog/bsg_assembler.v:1838$971_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1838$971_Y $false N25 oc_4__out_chan_bm2Da.i[72]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[71] N34 $ternary$verilog/bsg_assembler.v:1856$973_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1856$973_Y $false N33 $ternary$verilog/bsg_assembler.v:1855$974_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1855$974_Y $false N32 $ternary$verilog/bsg_assembler.v:1854$975_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1854$975_Y $false N31 $ternary$verilog/bsg_assembler.v:1853$976_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1853$976_Y $false N30 $ternary$verilog/bsg_assembler.v:1852$977_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1852$977_Y $false N29 $ternary$verilog/bsg_assembler.v:1851$978_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1851$978_Y $false N28 $ternary$verilog/bsg_assembler.v:1850$979_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1850$979_Y $false N27 $ternary$verilog/bsg_assembler.v:1849$980_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1849$980_Y $false N26 $ternary$verilog/bsg_assembler.v:1848$981_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1848$981_Y $false N25 oc_4__out_chan_bm2Da.i[71]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[70] N34 $ternary$verilog/bsg_assembler.v:1866$983_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1866$983_Y $false N33 $ternary$verilog/bsg_assembler.v:1865$984_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1865$984_Y $false N32 $ternary$verilog/bsg_assembler.v:1864$985_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1864$985_Y $false N31 $ternary$verilog/bsg_assembler.v:1863$986_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1863$986_Y $false N30 $ternary$verilog/bsg_assembler.v:1862$987_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1862$987_Y $false N29 $ternary$verilog/bsg_assembler.v:1861$988_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1861$988_Y $false N28 $ternary$verilog/bsg_assembler.v:1860$989_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1860$989_Y $false N27 $ternary$verilog/bsg_assembler.v:1859$990_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1859$990_Y $false N26 $ternary$verilog/bsg_assembler.v:1858$991_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1858$991_Y $false N25 oc_4__out_chan_bm2Da.i[70]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[69] N34 $ternary$verilog/bsg_assembler.v:1876$993_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1876$993_Y $false N33 $ternary$verilog/bsg_assembler.v:1875$994_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1875$994_Y $false N32 $ternary$verilog/bsg_assembler.v:1874$995_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1874$995_Y $false N31 $ternary$verilog/bsg_assembler.v:1873$996_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1873$996_Y $false N30 $ternary$verilog/bsg_assembler.v:1872$997_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1872$997_Y $false N29 $ternary$verilog/bsg_assembler.v:1871$998_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1871$998_Y $false N28 $ternary$verilog/bsg_assembler.v:1870$999_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1870$999_Y $false N27 $ternary$verilog/bsg_assembler.v:1869$1000_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1869$1000_Y $false N26 $ternary$verilog/bsg_assembler.v:1868$1001_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1868$1001_Y $false N25 oc_4__out_chan_bm2Da.i[69]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[68] N34 $ternary$verilog/bsg_assembler.v:1886$1003_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1886$1003_Y $false N33 $ternary$verilog/bsg_assembler.v:1885$1004_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1885$1004_Y $false N32 $ternary$verilog/bsg_assembler.v:1884$1005_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1884$1005_Y $false N31 $ternary$verilog/bsg_assembler.v:1883$1006_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1883$1006_Y $false N30 $ternary$verilog/bsg_assembler.v:1882$1007_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1882$1007_Y $false N29 $ternary$verilog/bsg_assembler.v:1881$1008_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1881$1008_Y $false N28 $ternary$verilog/bsg_assembler.v:1880$1009_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1880$1009_Y $false N27 $ternary$verilog/bsg_assembler.v:1879$1010_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1879$1010_Y $false N26 $ternary$verilog/bsg_assembler.v:1878$1011_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1878$1011_Y $false N25 oc_4__out_chan_bm2Da.i[68]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[67] N34 $ternary$verilog/bsg_assembler.v:1896$1013_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1896$1013_Y $false N33 $ternary$verilog/bsg_assembler.v:1895$1014_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1895$1014_Y $false N32 $ternary$verilog/bsg_assembler.v:1894$1015_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1894$1015_Y $false N31 $ternary$verilog/bsg_assembler.v:1893$1016_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1893$1016_Y $false N30 $ternary$verilog/bsg_assembler.v:1892$1017_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1892$1017_Y $false N29 $ternary$verilog/bsg_assembler.v:1891$1018_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1891$1018_Y $false N28 $ternary$verilog/bsg_assembler.v:1890$1019_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1890$1019_Y $false N27 $ternary$verilog/bsg_assembler.v:1889$1020_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1889$1020_Y $false N26 $ternary$verilog/bsg_assembler.v:1888$1021_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1888$1021_Y $false N25 oc_4__out_chan_bm2Da.i[67]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[66] N34 $ternary$verilog/bsg_assembler.v:1906$1023_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1906$1023_Y $false N33 $ternary$verilog/bsg_assembler.v:1905$1024_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1905$1024_Y $false N32 $ternary$verilog/bsg_assembler.v:1904$1025_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1904$1025_Y $false N31 $ternary$verilog/bsg_assembler.v:1903$1026_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1903$1026_Y $false N30 $ternary$verilog/bsg_assembler.v:1902$1027_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1902$1027_Y $false N29 $ternary$verilog/bsg_assembler.v:1901$1028_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1901$1028_Y $false N28 $ternary$verilog/bsg_assembler.v:1900$1029_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1900$1029_Y $false N27 $ternary$verilog/bsg_assembler.v:1899$1030_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1899$1030_Y $false N26 $ternary$verilog/bsg_assembler.v:1898$1031_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1898$1031_Y $false N25 oc_4__out_chan_bm2Da.i[66]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[65] N34 $ternary$verilog/bsg_assembler.v:1916$1033_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1916$1033_Y $false N33 $ternary$verilog/bsg_assembler.v:1915$1034_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1915$1034_Y $false N32 $ternary$verilog/bsg_assembler.v:1914$1035_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1914$1035_Y $false N31 $ternary$verilog/bsg_assembler.v:1913$1036_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1913$1036_Y $false N30 $ternary$verilog/bsg_assembler.v:1912$1037_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1912$1037_Y $false N29 $ternary$verilog/bsg_assembler.v:1911$1038_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1911$1038_Y $false N28 $ternary$verilog/bsg_assembler.v:1910$1039_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1910$1039_Y $false N27 $ternary$verilog/bsg_assembler.v:1909$1040_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1909$1040_Y $false N26 $ternary$verilog/bsg_assembler.v:1908$1041_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1908$1041_Y $false N25 oc_4__out_chan_bm2Da.i[65]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[64] N34 $ternary$verilog/bsg_assembler.v:1926$1043_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1926$1043_Y $false N33 $ternary$verilog/bsg_assembler.v:1925$1044_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1925$1044_Y $false N32 $ternary$verilog/bsg_assembler.v:1924$1045_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1924$1045_Y $false N31 $ternary$verilog/bsg_assembler.v:1923$1046_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1923$1046_Y $false N30 $ternary$verilog/bsg_assembler.v:1922$1047_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1922$1047_Y $false N29 $ternary$verilog/bsg_assembler.v:1921$1048_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1921$1048_Y $false N28 $ternary$verilog/bsg_assembler.v:1920$1049_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1920$1049_Y $false N27 $ternary$verilog/bsg_assembler.v:1919$1050_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1919$1050_Y $false N26 $ternary$verilog/bsg_assembler.v:1918$1051_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1918$1051_Y $false N25 oc_4__out_chan_bm2Da.i[64]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[63] N34 $ternary$verilog/bsg_assembler.v:1936$1053_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1936$1053_Y $false N33 $ternary$verilog/bsg_assembler.v:1935$1054_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1935$1054_Y $false N32 $ternary$verilog/bsg_assembler.v:1934$1055_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1934$1055_Y $false N31 $ternary$verilog/bsg_assembler.v:1933$1056_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1933$1056_Y $false N30 $ternary$verilog/bsg_assembler.v:1932$1057_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1932$1057_Y $false N29 $ternary$verilog/bsg_assembler.v:1931$1058_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1931$1058_Y $false N28 $ternary$verilog/bsg_assembler.v:1930$1059_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1930$1059_Y $false N27 $ternary$verilog/bsg_assembler.v:1929$1060_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1929$1060_Y $false N26 $ternary$verilog/bsg_assembler.v:1928$1061_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1928$1061_Y $false N25 oc_4__out_chan_bm2Da.i[63]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[62] N34 $ternary$verilog/bsg_assembler.v:1946$1063_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1946$1063_Y $false N33 $ternary$verilog/bsg_assembler.v:1945$1064_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1945$1064_Y $false N32 $ternary$verilog/bsg_assembler.v:1944$1065_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1944$1065_Y $false N31 $ternary$verilog/bsg_assembler.v:1943$1066_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1943$1066_Y $false N30 $ternary$verilog/bsg_assembler.v:1942$1067_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1942$1067_Y $false N29 $ternary$verilog/bsg_assembler.v:1941$1068_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1941$1068_Y $false N28 $ternary$verilog/bsg_assembler.v:1940$1069_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1940$1069_Y $false N27 $ternary$verilog/bsg_assembler.v:1939$1070_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1939$1070_Y $false N26 $ternary$verilog/bsg_assembler.v:1938$1071_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1938$1071_Y $false N25 oc_4__out_chan_bm2Da.i[62]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[61] N34 $ternary$verilog/bsg_assembler.v:1956$1073_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1956$1073_Y $false N33 $ternary$verilog/bsg_assembler.v:1955$1074_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1955$1074_Y $false N32 $ternary$verilog/bsg_assembler.v:1954$1075_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1954$1075_Y $false N31 $ternary$verilog/bsg_assembler.v:1953$1076_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1953$1076_Y $false N30 $ternary$verilog/bsg_assembler.v:1952$1077_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1952$1077_Y $false N29 $ternary$verilog/bsg_assembler.v:1951$1078_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1951$1078_Y $false N28 $ternary$verilog/bsg_assembler.v:1950$1079_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1950$1079_Y $false N27 $ternary$verilog/bsg_assembler.v:1949$1080_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1949$1080_Y $false N26 $ternary$verilog/bsg_assembler.v:1948$1081_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1948$1081_Y $false N25 oc_4__out_chan_bm2Da.i[61]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[60] N34 $ternary$verilog/bsg_assembler.v:1966$1083_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1966$1083_Y $false N33 $ternary$verilog/bsg_assembler.v:1965$1084_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1965$1084_Y $false N32 $ternary$verilog/bsg_assembler.v:1964$1085_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1964$1085_Y $false N31 $ternary$verilog/bsg_assembler.v:1963$1086_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1963$1086_Y $false N30 $ternary$verilog/bsg_assembler.v:1962$1087_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1962$1087_Y $false N29 $ternary$verilog/bsg_assembler.v:1961$1088_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1961$1088_Y $false N28 $ternary$verilog/bsg_assembler.v:1960$1089_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1960$1089_Y $false N27 $ternary$verilog/bsg_assembler.v:1959$1090_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1959$1090_Y $false N26 $ternary$verilog/bsg_assembler.v:1958$1091_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1958$1091_Y $false N25 oc_4__out_chan_bm2Da.i[60]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[59] N34 $ternary$verilog/bsg_assembler.v:1976$1093_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1976$1093_Y $false N33 $ternary$verilog/bsg_assembler.v:1975$1094_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1975$1094_Y $false N32 $ternary$verilog/bsg_assembler.v:1974$1095_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1974$1095_Y $false N31 $ternary$verilog/bsg_assembler.v:1973$1096_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1973$1096_Y $false N30 $ternary$verilog/bsg_assembler.v:1972$1097_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1972$1097_Y $false N29 $ternary$verilog/bsg_assembler.v:1971$1098_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1971$1098_Y $false N28 $ternary$verilog/bsg_assembler.v:1970$1099_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1970$1099_Y $false N27 $ternary$verilog/bsg_assembler.v:1969$1100_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1969$1100_Y $false N26 $ternary$verilog/bsg_assembler.v:1968$1101_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1968$1101_Y $false N25 oc_4__out_chan_bm2Da.i[59]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[58] N34 $ternary$verilog/bsg_assembler.v:1986$1103_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1986$1103_Y $false N33 $ternary$verilog/bsg_assembler.v:1985$1104_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1985$1104_Y $false N32 $ternary$verilog/bsg_assembler.v:1984$1105_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1984$1105_Y $false N31 $ternary$verilog/bsg_assembler.v:1983$1106_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1983$1106_Y $false N30 $ternary$verilog/bsg_assembler.v:1982$1107_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1982$1107_Y $false N29 $ternary$verilog/bsg_assembler.v:1981$1108_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1981$1108_Y $false N28 $ternary$verilog/bsg_assembler.v:1980$1109_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1980$1109_Y $false N27 $ternary$verilog/bsg_assembler.v:1979$1110_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1979$1110_Y $false N26 $ternary$verilog/bsg_assembler.v:1978$1111_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1978$1111_Y $false N25 oc_4__out_chan_bm2Da.i[58]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[57] N34 $ternary$verilog/bsg_assembler.v:1996$1113_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1996$1113_Y $false N33 $ternary$verilog/bsg_assembler.v:1995$1114_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1995$1114_Y $false N32 $ternary$verilog/bsg_assembler.v:1994$1115_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1994$1115_Y $false N31 $ternary$verilog/bsg_assembler.v:1993$1116_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1993$1116_Y $false N30 $ternary$verilog/bsg_assembler.v:1992$1117_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1992$1117_Y $false N29 $ternary$verilog/bsg_assembler.v:1991$1118_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1991$1118_Y $false N28 $ternary$verilog/bsg_assembler.v:1990$1119_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1990$1119_Y $false N27 $ternary$verilog/bsg_assembler.v:1989$1120_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1989$1120_Y $false N26 $ternary$verilog/bsg_assembler.v:1988$1121_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1988$1121_Y $false N25 oc_4__out_chan_bm2Da.i[57]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[56] N34 $ternary$verilog/bsg_assembler.v:2006$1123_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2006$1123_Y $false N33 $ternary$verilog/bsg_assembler.v:2005$1124_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2005$1124_Y $false N32 $ternary$verilog/bsg_assembler.v:2004$1125_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2004$1125_Y $false N31 $ternary$verilog/bsg_assembler.v:2003$1126_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2003$1126_Y $false N30 $ternary$verilog/bsg_assembler.v:2002$1127_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2002$1127_Y $false N29 $ternary$verilog/bsg_assembler.v:2001$1128_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2001$1128_Y $false N28 $ternary$verilog/bsg_assembler.v:2000$1129_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2000$1129_Y $false N27 $ternary$verilog/bsg_assembler.v:1999$1130_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1999$1130_Y $false N26 $ternary$verilog/bsg_assembler.v:1998$1131_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:1998$1131_Y $false N25 oc_4__out_chan_bm2Da.i[56]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[55] N34 $ternary$verilog/bsg_assembler.v:2016$1133_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2016$1133_Y $false N33 $ternary$verilog/bsg_assembler.v:2015$1134_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2015$1134_Y $false N32 $ternary$verilog/bsg_assembler.v:2014$1135_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2014$1135_Y $false N31 $ternary$verilog/bsg_assembler.v:2013$1136_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2013$1136_Y $false N30 $ternary$verilog/bsg_assembler.v:2012$1137_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2012$1137_Y $false N29 $ternary$verilog/bsg_assembler.v:2011$1138_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2011$1138_Y $false N28 $ternary$verilog/bsg_assembler.v:2010$1139_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2010$1139_Y $false N27 $ternary$verilog/bsg_assembler.v:2009$1140_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2009$1140_Y $false N26 $ternary$verilog/bsg_assembler.v:2008$1141_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2008$1141_Y $false N25 oc_4__out_chan_bm2Da.i[55]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[54] N34 $ternary$verilog/bsg_assembler.v:2026$1143_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2026$1143_Y $false N33 $ternary$verilog/bsg_assembler.v:2025$1144_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2025$1144_Y $false N32 $ternary$verilog/bsg_assembler.v:2024$1145_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2024$1145_Y $false N31 $ternary$verilog/bsg_assembler.v:2023$1146_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2023$1146_Y $false N30 $ternary$verilog/bsg_assembler.v:2022$1147_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2022$1147_Y $false N29 $ternary$verilog/bsg_assembler.v:2021$1148_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2021$1148_Y $false N28 $ternary$verilog/bsg_assembler.v:2020$1149_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2020$1149_Y $false N27 $ternary$verilog/bsg_assembler.v:2019$1150_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2019$1150_Y $false N26 $ternary$verilog/bsg_assembler.v:2018$1151_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2018$1151_Y $false N25 oc_4__out_chan_bm2Da.i[54]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[53] N34 $ternary$verilog/bsg_assembler.v:2036$1153_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2036$1153_Y $false N33 $ternary$verilog/bsg_assembler.v:2035$1154_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2035$1154_Y $false N32 $ternary$verilog/bsg_assembler.v:2034$1155_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2034$1155_Y $false N31 $ternary$verilog/bsg_assembler.v:2033$1156_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2033$1156_Y $false N30 $ternary$verilog/bsg_assembler.v:2032$1157_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2032$1157_Y $false N29 $ternary$verilog/bsg_assembler.v:2031$1158_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2031$1158_Y $false N28 $ternary$verilog/bsg_assembler.v:2030$1159_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2030$1159_Y $false N27 $ternary$verilog/bsg_assembler.v:2029$1160_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2029$1160_Y $false N26 $ternary$verilog/bsg_assembler.v:2028$1161_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2028$1161_Y $false N25 oc_4__out_chan_bm2Da.i[53]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[52] N34 $ternary$verilog/bsg_assembler.v:2046$1163_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2046$1163_Y $false N33 $ternary$verilog/bsg_assembler.v:2045$1164_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2045$1164_Y $false N32 $ternary$verilog/bsg_assembler.v:2044$1165_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2044$1165_Y $false N31 $ternary$verilog/bsg_assembler.v:2043$1166_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2043$1166_Y $false N30 $ternary$verilog/bsg_assembler.v:2042$1167_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2042$1167_Y $false N29 $ternary$verilog/bsg_assembler.v:2041$1168_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2041$1168_Y $false N28 $ternary$verilog/bsg_assembler.v:2040$1169_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2040$1169_Y $false N27 $ternary$verilog/bsg_assembler.v:2039$1170_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2039$1170_Y $false N26 $ternary$verilog/bsg_assembler.v:2038$1171_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2038$1171_Y $false N25 oc_4__out_chan_bm2Da.i[52]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[51] N34 $ternary$verilog/bsg_assembler.v:2056$1173_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2056$1173_Y $false N33 $ternary$verilog/bsg_assembler.v:2055$1174_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2055$1174_Y $false N32 $ternary$verilog/bsg_assembler.v:2054$1175_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2054$1175_Y $false N31 $ternary$verilog/bsg_assembler.v:2053$1176_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2053$1176_Y $false N30 $ternary$verilog/bsg_assembler.v:2052$1177_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2052$1177_Y $false N29 $ternary$verilog/bsg_assembler.v:2051$1178_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2051$1178_Y $false N28 $ternary$verilog/bsg_assembler.v:2050$1179_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2050$1179_Y $false N27 $ternary$verilog/bsg_assembler.v:2049$1180_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2049$1180_Y $false N26 $ternary$verilog/bsg_assembler.v:2048$1181_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2048$1181_Y $false N25 oc_4__out_chan_bm2Da.i[51]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[50] N34 $ternary$verilog/bsg_assembler.v:2066$1183_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2066$1183_Y $false N33 $ternary$verilog/bsg_assembler.v:2065$1184_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2065$1184_Y $false N32 $ternary$verilog/bsg_assembler.v:2064$1185_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2064$1185_Y $false N31 $ternary$verilog/bsg_assembler.v:2063$1186_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2063$1186_Y $false N30 $ternary$verilog/bsg_assembler.v:2062$1187_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2062$1187_Y $false N29 $ternary$verilog/bsg_assembler.v:2061$1188_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2061$1188_Y $false N28 $ternary$verilog/bsg_assembler.v:2060$1189_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2060$1189_Y $false N27 $ternary$verilog/bsg_assembler.v:2059$1190_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2059$1190_Y $false N26 $ternary$verilog/bsg_assembler.v:2058$1191_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2058$1191_Y $false N25 oc_4__out_chan_bm2Da.i[50]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[49] N34 $ternary$verilog/bsg_assembler.v:2076$1193_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2076$1193_Y $false N33 $ternary$verilog/bsg_assembler.v:2075$1194_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2075$1194_Y $false N32 $ternary$verilog/bsg_assembler.v:2074$1195_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2074$1195_Y $false N31 $ternary$verilog/bsg_assembler.v:2073$1196_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2073$1196_Y $false N30 $ternary$verilog/bsg_assembler.v:2072$1197_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2072$1197_Y $false N29 $ternary$verilog/bsg_assembler.v:2071$1198_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2071$1198_Y $false N28 $ternary$verilog/bsg_assembler.v:2070$1199_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2070$1199_Y $false N27 $ternary$verilog/bsg_assembler.v:2069$1200_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2069$1200_Y $false N26 $ternary$verilog/bsg_assembler.v:2068$1201_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2068$1201_Y $false N25 oc_4__out_chan_bm2Da.i[49]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[48] N34 $ternary$verilog/bsg_assembler.v:2086$1203_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2086$1203_Y $false N33 $ternary$verilog/bsg_assembler.v:2085$1204_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2085$1204_Y $false N32 $ternary$verilog/bsg_assembler.v:2084$1205_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2084$1205_Y $false N31 $ternary$verilog/bsg_assembler.v:2083$1206_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2083$1206_Y $false N30 $ternary$verilog/bsg_assembler.v:2082$1207_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2082$1207_Y $false N29 $ternary$verilog/bsg_assembler.v:2081$1208_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2081$1208_Y $false N28 $ternary$verilog/bsg_assembler.v:2080$1209_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2080$1209_Y $false N27 $ternary$verilog/bsg_assembler.v:2079$1210_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2079$1210_Y $false N26 $ternary$verilog/bsg_assembler.v:2078$1211_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2078$1211_Y $false N25 oc_4__out_chan_bm2Da.i[48]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[47] N34 $ternary$verilog/bsg_assembler.v:2096$1213_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2096$1213_Y $false N33 $ternary$verilog/bsg_assembler.v:2095$1214_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2095$1214_Y $false N32 $ternary$verilog/bsg_assembler.v:2094$1215_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2094$1215_Y $false N31 $ternary$verilog/bsg_assembler.v:2093$1216_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2093$1216_Y $false N30 $ternary$verilog/bsg_assembler.v:2092$1217_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2092$1217_Y $false N29 $ternary$verilog/bsg_assembler.v:2091$1218_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2091$1218_Y $false N28 $ternary$verilog/bsg_assembler.v:2090$1219_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2090$1219_Y $false N27 $ternary$verilog/bsg_assembler.v:2089$1220_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2089$1220_Y $false N26 $ternary$verilog/bsg_assembler.v:2088$1221_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2088$1221_Y $false N25 oc_4__out_chan_bm2Da.i[47]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[46] N34 $ternary$verilog/bsg_assembler.v:2106$1223_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2106$1223_Y $false N33 $ternary$verilog/bsg_assembler.v:2105$1224_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2105$1224_Y $false N32 $ternary$verilog/bsg_assembler.v:2104$1225_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2104$1225_Y $false N31 $ternary$verilog/bsg_assembler.v:2103$1226_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2103$1226_Y $false N30 $ternary$verilog/bsg_assembler.v:2102$1227_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2102$1227_Y $false N29 $ternary$verilog/bsg_assembler.v:2101$1228_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2101$1228_Y $false N28 $ternary$verilog/bsg_assembler.v:2100$1229_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2100$1229_Y $false N27 $ternary$verilog/bsg_assembler.v:2099$1230_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2099$1230_Y $false N26 $ternary$verilog/bsg_assembler.v:2098$1231_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2098$1231_Y $false N25 oc_4__out_chan_bm2Da.i[46]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[45] N34 $ternary$verilog/bsg_assembler.v:2116$1233_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2116$1233_Y $false N33 $ternary$verilog/bsg_assembler.v:2115$1234_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2115$1234_Y $false N32 $ternary$verilog/bsg_assembler.v:2114$1235_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2114$1235_Y $false N31 $ternary$verilog/bsg_assembler.v:2113$1236_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2113$1236_Y $false N30 $ternary$verilog/bsg_assembler.v:2112$1237_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2112$1237_Y $false N29 $ternary$verilog/bsg_assembler.v:2111$1238_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2111$1238_Y $false N28 $ternary$verilog/bsg_assembler.v:2110$1239_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2110$1239_Y $false N27 $ternary$verilog/bsg_assembler.v:2109$1240_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2109$1240_Y $false N26 $ternary$verilog/bsg_assembler.v:2108$1241_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2108$1241_Y $false N25 oc_4__out_chan_bm2Da.i[45]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[44] N34 $ternary$verilog/bsg_assembler.v:2126$1243_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2126$1243_Y $false N33 $ternary$verilog/bsg_assembler.v:2125$1244_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2125$1244_Y $false N32 $ternary$verilog/bsg_assembler.v:2124$1245_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2124$1245_Y $false N31 $ternary$verilog/bsg_assembler.v:2123$1246_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2123$1246_Y $false N30 $ternary$verilog/bsg_assembler.v:2122$1247_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2122$1247_Y $false N29 $ternary$verilog/bsg_assembler.v:2121$1248_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2121$1248_Y $false N28 $ternary$verilog/bsg_assembler.v:2120$1249_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2120$1249_Y $false N27 $ternary$verilog/bsg_assembler.v:2119$1250_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2119$1250_Y $false N26 $ternary$verilog/bsg_assembler.v:2118$1251_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2118$1251_Y $false N25 oc_4__out_chan_bm2Da.i[44]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[43] N34 $ternary$verilog/bsg_assembler.v:2136$1253_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2136$1253_Y $false N33 $ternary$verilog/bsg_assembler.v:2135$1254_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2135$1254_Y $false N32 $ternary$verilog/bsg_assembler.v:2134$1255_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2134$1255_Y $false N31 $ternary$verilog/bsg_assembler.v:2133$1256_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2133$1256_Y $false N30 $ternary$verilog/bsg_assembler.v:2132$1257_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2132$1257_Y $false N29 $ternary$verilog/bsg_assembler.v:2131$1258_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2131$1258_Y $false N28 $ternary$verilog/bsg_assembler.v:2130$1259_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2130$1259_Y $false N27 $ternary$verilog/bsg_assembler.v:2129$1260_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2129$1260_Y $false N26 $ternary$verilog/bsg_assembler.v:2128$1261_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2128$1261_Y $false N25 oc_4__out_chan_bm2Da.i[43]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[42] N34 $ternary$verilog/bsg_assembler.v:2146$1263_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2146$1263_Y $false N33 $ternary$verilog/bsg_assembler.v:2145$1264_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2145$1264_Y $false N32 $ternary$verilog/bsg_assembler.v:2144$1265_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2144$1265_Y $false N31 $ternary$verilog/bsg_assembler.v:2143$1266_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2143$1266_Y $false N30 $ternary$verilog/bsg_assembler.v:2142$1267_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2142$1267_Y $false N29 $ternary$verilog/bsg_assembler.v:2141$1268_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2141$1268_Y $false N28 $ternary$verilog/bsg_assembler.v:2140$1269_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2140$1269_Y $false N27 $ternary$verilog/bsg_assembler.v:2139$1270_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2139$1270_Y $false N26 $ternary$verilog/bsg_assembler.v:2138$1271_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2138$1271_Y $false N25 oc_4__out_chan_bm2Da.i[42]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[41] N34 $ternary$verilog/bsg_assembler.v:2156$1273_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2156$1273_Y $false N33 $ternary$verilog/bsg_assembler.v:2155$1274_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2155$1274_Y $false N32 $ternary$verilog/bsg_assembler.v:2154$1275_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2154$1275_Y $false N31 $ternary$verilog/bsg_assembler.v:2153$1276_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2153$1276_Y $false N30 $ternary$verilog/bsg_assembler.v:2152$1277_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2152$1277_Y $false N29 $ternary$verilog/bsg_assembler.v:2151$1278_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2151$1278_Y $false N28 $ternary$verilog/bsg_assembler.v:2150$1279_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2150$1279_Y $false N27 $ternary$verilog/bsg_assembler.v:2149$1280_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2149$1280_Y $false N26 $ternary$verilog/bsg_assembler.v:2148$1281_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2148$1281_Y $false N25 oc_4__out_chan_bm2Da.i[41]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[40] N34 $ternary$verilog/bsg_assembler.v:2166$1283_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2166$1283_Y $false N33 $ternary$verilog/bsg_assembler.v:2165$1284_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2165$1284_Y $false N32 $ternary$verilog/bsg_assembler.v:2164$1285_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2164$1285_Y $false N31 $ternary$verilog/bsg_assembler.v:2163$1286_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2163$1286_Y $false N30 $ternary$verilog/bsg_assembler.v:2162$1287_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2162$1287_Y $false N29 $ternary$verilog/bsg_assembler.v:2161$1288_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2161$1288_Y $false N28 $ternary$verilog/bsg_assembler.v:2160$1289_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2160$1289_Y $false N27 $ternary$verilog/bsg_assembler.v:2159$1290_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2159$1290_Y $false N26 $ternary$verilog/bsg_assembler.v:2158$1291_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2158$1291_Y $false N25 oc_4__out_chan_bm2Da.i[40]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[39] N34 $ternary$verilog/bsg_assembler.v:2176$1293_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2176$1293_Y $false N33 $ternary$verilog/bsg_assembler.v:2175$1294_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2175$1294_Y $false N32 $ternary$verilog/bsg_assembler.v:2174$1295_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2174$1295_Y $false N31 $ternary$verilog/bsg_assembler.v:2173$1296_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2173$1296_Y $false N30 $ternary$verilog/bsg_assembler.v:2172$1297_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2172$1297_Y $false N29 $ternary$verilog/bsg_assembler.v:2171$1298_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2171$1298_Y $false N28 $ternary$verilog/bsg_assembler.v:2170$1299_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2170$1299_Y $false N27 $ternary$verilog/bsg_assembler.v:2169$1300_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2169$1300_Y $false N26 $ternary$verilog/bsg_assembler.v:2168$1301_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2168$1301_Y $false N25 oc_4__out_chan_bm2Da.i[39]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[38] N34 $ternary$verilog/bsg_assembler.v:2186$1303_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2186$1303_Y $false N33 $ternary$verilog/bsg_assembler.v:2185$1304_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2185$1304_Y $false N32 $ternary$verilog/bsg_assembler.v:2184$1305_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2184$1305_Y $false N31 $ternary$verilog/bsg_assembler.v:2183$1306_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2183$1306_Y $false N30 $ternary$verilog/bsg_assembler.v:2182$1307_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2182$1307_Y $false N29 $ternary$verilog/bsg_assembler.v:2181$1308_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2181$1308_Y $false N28 $ternary$verilog/bsg_assembler.v:2180$1309_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2180$1309_Y $false N27 $ternary$verilog/bsg_assembler.v:2179$1310_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2179$1310_Y $false N26 $ternary$verilog/bsg_assembler.v:2178$1311_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2178$1311_Y $false N25 oc_4__out_chan_bm2Da.i[38]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[37] N34 $ternary$verilog/bsg_assembler.v:2196$1313_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2196$1313_Y $false N33 $ternary$verilog/bsg_assembler.v:2195$1314_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2195$1314_Y $false N32 $ternary$verilog/bsg_assembler.v:2194$1315_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2194$1315_Y $false N31 $ternary$verilog/bsg_assembler.v:2193$1316_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2193$1316_Y $false N30 $ternary$verilog/bsg_assembler.v:2192$1317_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2192$1317_Y $false N29 $ternary$verilog/bsg_assembler.v:2191$1318_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2191$1318_Y $false N28 $ternary$verilog/bsg_assembler.v:2190$1319_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2190$1319_Y $false N27 $ternary$verilog/bsg_assembler.v:2189$1320_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2189$1320_Y $false N26 $ternary$verilog/bsg_assembler.v:2188$1321_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2188$1321_Y $false N25 oc_4__out_chan_bm2Da.i[37]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[36] N34 $ternary$verilog/bsg_assembler.v:2206$1323_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2206$1323_Y $false N33 $ternary$verilog/bsg_assembler.v:2205$1324_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2205$1324_Y $false N32 $ternary$verilog/bsg_assembler.v:2204$1325_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2204$1325_Y $false N31 $ternary$verilog/bsg_assembler.v:2203$1326_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2203$1326_Y $false N30 $ternary$verilog/bsg_assembler.v:2202$1327_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2202$1327_Y $false N29 $ternary$verilog/bsg_assembler.v:2201$1328_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2201$1328_Y $false N28 $ternary$verilog/bsg_assembler.v:2200$1329_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2200$1329_Y $false N27 $ternary$verilog/bsg_assembler.v:2199$1330_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2199$1330_Y $false N26 $ternary$verilog/bsg_assembler.v:2198$1331_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2198$1331_Y $false N25 oc_4__out_chan_bm2Da.i[36]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[35] N34 $ternary$verilog/bsg_assembler.v:2216$1333_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2216$1333_Y $false N33 $ternary$verilog/bsg_assembler.v:2215$1334_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2215$1334_Y $false N32 $ternary$verilog/bsg_assembler.v:2214$1335_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2214$1335_Y $false N31 $ternary$verilog/bsg_assembler.v:2213$1336_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2213$1336_Y $false N30 $ternary$verilog/bsg_assembler.v:2212$1337_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2212$1337_Y $false N29 $ternary$verilog/bsg_assembler.v:2211$1338_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2211$1338_Y $false N28 $ternary$verilog/bsg_assembler.v:2210$1339_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2210$1339_Y $false N27 $ternary$verilog/bsg_assembler.v:2209$1340_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2209$1340_Y $false N26 $ternary$verilog/bsg_assembler.v:2208$1341_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2208$1341_Y $false N25 oc_4__out_chan_bm2Da.i[35]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[34] N34 $ternary$verilog/bsg_assembler.v:2226$1343_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2226$1343_Y $false N33 $ternary$verilog/bsg_assembler.v:2225$1344_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2225$1344_Y $false N32 $ternary$verilog/bsg_assembler.v:2224$1345_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2224$1345_Y $false N31 $ternary$verilog/bsg_assembler.v:2223$1346_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2223$1346_Y $false N30 $ternary$verilog/bsg_assembler.v:2222$1347_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2222$1347_Y $false N29 $ternary$verilog/bsg_assembler.v:2221$1348_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2221$1348_Y $false N28 $ternary$verilog/bsg_assembler.v:2220$1349_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2220$1349_Y $false N27 $ternary$verilog/bsg_assembler.v:2219$1350_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2219$1350_Y $false N26 $ternary$verilog/bsg_assembler.v:2218$1351_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2218$1351_Y $false N25 oc_4__out_chan_bm2Da.i[34]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[33] N34 $ternary$verilog/bsg_assembler.v:2236$1353_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2236$1353_Y $false N33 $ternary$verilog/bsg_assembler.v:2235$1354_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2235$1354_Y $false N32 $ternary$verilog/bsg_assembler.v:2234$1355_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2234$1355_Y $false N31 $ternary$verilog/bsg_assembler.v:2233$1356_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2233$1356_Y $false N30 $ternary$verilog/bsg_assembler.v:2232$1357_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2232$1357_Y $false N29 $ternary$verilog/bsg_assembler.v:2231$1358_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2231$1358_Y $false N28 $ternary$verilog/bsg_assembler.v:2230$1359_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2230$1359_Y $false N27 $ternary$verilog/bsg_assembler.v:2229$1360_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2229$1360_Y $false N26 $ternary$verilog/bsg_assembler.v:2228$1361_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2228$1361_Y $false N25 oc_4__out_chan_bm2Da.i[33]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[32] N34 $ternary$verilog/bsg_assembler.v:2246$1363_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2246$1363_Y $false N33 $ternary$verilog/bsg_assembler.v:2245$1364_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2245$1364_Y $false N32 $ternary$verilog/bsg_assembler.v:2244$1365_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2244$1365_Y $false N31 $ternary$verilog/bsg_assembler.v:2243$1366_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2243$1366_Y $false N30 $ternary$verilog/bsg_assembler.v:2242$1367_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2242$1367_Y $false N29 $ternary$verilog/bsg_assembler.v:2241$1368_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2241$1368_Y $false N28 $ternary$verilog/bsg_assembler.v:2240$1369_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2240$1369_Y $false N27 $ternary$verilog/bsg_assembler.v:2239$1370_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2239$1370_Y $false N26 $ternary$verilog/bsg_assembler.v:2238$1371_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2238$1371_Y $false N25 oc_4__out_chan_bm2Da.i[32]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[31] N34 $ternary$verilog/bsg_assembler.v:2256$1373_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2256$1373_Y $false N33 $ternary$verilog/bsg_assembler.v:2255$1374_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2255$1374_Y $false N32 $ternary$verilog/bsg_assembler.v:2254$1375_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2254$1375_Y $false N31 $ternary$verilog/bsg_assembler.v:2253$1376_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2253$1376_Y $false N30 $ternary$verilog/bsg_assembler.v:2252$1377_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2252$1377_Y $false N29 $ternary$verilog/bsg_assembler.v:2251$1378_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2251$1378_Y $false N28 $ternary$verilog/bsg_assembler.v:2250$1379_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2250$1379_Y $false N27 $ternary$verilog/bsg_assembler.v:2249$1380_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2249$1380_Y $false N26 $ternary$verilog/bsg_assembler.v:2248$1381_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2248$1381_Y $false N25 oc_4__out_chan_bm2Da.i[31]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[30] N34 $ternary$verilog/bsg_assembler.v:2266$1383_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2266$1383_Y $false N33 $ternary$verilog/bsg_assembler.v:2265$1384_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2265$1384_Y $false N32 $ternary$verilog/bsg_assembler.v:2264$1385_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2264$1385_Y $false N31 $ternary$verilog/bsg_assembler.v:2263$1386_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2263$1386_Y $false N30 $ternary$verilog/bsg_assembler.v:2262$1387_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2262$1387_Y $false N29 $ternary$verilog/bsg_assembler.v:2261$1388_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2261$1388_Y $false N28 $ternary$verilog/bsg_assembler.v:2260$1389_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2260$1389_Y $false N27 $ternary$verilog/bsg_assembler.v:2259$1390_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2259$1390_Y $false N26 $ternary$verilog/bsg_assembler.v:2258$1391_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2258$1391_Y $false N25 oc_4__out_chan_bm2Da.i[30]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[29] N34 $ternary$verilog/bsg_assembler.v:2276$1393_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2276$1393_Y $false N33 $ternary$verilog/bsg_assembler.v:2275$1394_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2275$1394_Y $false N32 $ternary$verilog/bsg_assembler.v:2274$1395_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2274$1395_Y $false N31 $ternary$verilog/bsg_assembler.v:2273$1396_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2273$1396_Y $false N30 $ternary$verilog/bsg_assembler.v:2272$1397_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2272$1397_Y $false N29 $ternary$verilog/bsg_assembler.v:2271$1398_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2271$1398_Y $false N28 $ternary$verilog/bsg_assembler.v:2270$1399_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2270$1399_Y $false N27 $ternary$verilog/bsg_assembler.v:2269$1400_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2269$1400_Y $false N26 $ternary$verilog/bsg_assembler.v:2268$1401_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2268$1401_Y $false N25 oc_4__out_chan_bm2Da.i[29]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[28] N34 $ternary$verilog/bsg_assembler.v:2286$1403_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2286$1403_Y $false N33 $ternary$verilog/bsg_assembler.v:2285$1404_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2285$1404_Y $false N32 $ternary$verilog/bsg_assembler.v:2284$1405_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2284$1405_Y $false N31 $ternary$verilog/bsg_assembler.v:2283$1406_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2283$1406_Y $false N30 $ternary$verilog/bsg_assembler.v:2282$1407_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2282$1407_Y $false N29 $ternary$verilog/bsg_assembler.v:2281$1408_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2281$1408_Y $false N28 $ternary$verilog/bsg_assembler.v:2280$1409_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2280$1409_Y $false N27 $ternary$verilog/bsg_assembler.v:2279$1410_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2279$1410_Y $false N26 $ternary$verilog/bsg_assembler.v:2278$1411_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2278$1411_Y $false N25 oc_4__out_chan_bm2Da.i[28]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[27] N34 $ternary$verilog/bsg_assembler.v:2296$1413_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2296$1413_Y $false N33 $ternary$verilog/bsg_assembler.v:2295$1414_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2295$1414_Y $false N32 $ternary$verilog/bsg_assembler.v:2294$1415_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2294$1415_Y $false N31 $ternary$verilog/bsg_assembler.v:2293$1416_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2293$1416_Y $false N30 $ternary$verilog/bsg_assembler.v:2292$1417_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2292$1417_Y $false N29 $ternary$verilog/bsg_assembler.v:2291$1418_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2291$1418_Y $false N28 $ternary$verilog/bsg_assembler.v:2290$1419_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2290$1419_Y $false N27 $ternary$verilog/bsg_assembler.v:2289$1420_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2289$1420_Y $false N26 $ternary$verilog/bsg_assembler.v:2288$1421_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2288$1421_Y $false N25 oc_4__out_chan_bm2Da.i[27]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[26] N34 $ternary$verilog/bsg_assembler.v:2306$1423_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2306$1423_Y $false N33 $ternary$verilog/bsg_assembler.v:2305$1424_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2305$1424_Y $false N32 $ternary$verilog/bsg_assembler.v:2304$1425_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2304$1425_Y $false N31 $ternary$verilog/bsg_assembler.v:2303$1426_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2303$1426_Y $false N30 $ternary$verilog/bsg_assembler.v:2302$1427_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2302$1427_Y $false N29 $ternary$verilog/bsg_assembler.v:2301$1428_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2301$1428_Y $false N28 $ternary$verilog/bsg_assembler.v:2300$1429_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2300$1429_Y $false N27 $ternary$verilog/bsg_assembler.v:2299$1430_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2299$1430_Y $false N26 $ternary$verilog/bsg_assembler.v:2298$1431_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2298$1431_Y $false N25 oc_4__out_chan_bm2Da.i[26]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[25] N34 $ternary$verilog/bsg_assembler.v:2316$1433_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2316$1433_Y $false N33 $ternary$verilog/bsg_assembler.v:2315$1434_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2315$1434_Y $false N32 $ternary$verilog/bsg_assembler.v:2314$1435_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2314$1435_Y $false N31 $ternary$verilog/bsg_assembler.v:2313$1436_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2313$1436_Y $false N30 $ternary$verilog/bsg_assembler.v:2312$1437_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2312$1437_Y $false N29 $ternary$verilog/bsg_assembler.v:2311$1438_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2311$1438_Y $false N28 $ternary$verilog/bsg_assembler.v:2310$1439_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2310$1439_Y $false N27 $ternary$verilog/bsg_assembler.v:2309$1440_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2309$1440_Y $false N26 $ternary$verilog/bsg_assembler.v:2308$1441_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2308$1441_Y $false N25 oc_4__out_chan_bm2Da.i[25]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[24] N34 $ternary$verilog/bsg_assembler.v:2326$1443_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2326$1443_Y $false N33 $ternary$verilog/bsg_assembler.v:2325$1444_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2325$1444_Y $false N32 $ternary$verilog/bsg_assembler.v:2324$1445_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2324$1445_Y $false N31 $ternary$verilog/bsg_assembler.v:2323$1446_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2323$1446_Y $false N30 $ternary$verilog/bsg_assembler.v:2322$1447_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2322$1447_Y $false N29 $ternary$verilog/bsg_assembler.v:2321$1448_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2321$1448_Y $false N28 $ternary$verilog/bsg_assembler.v:2320$1449_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2320$1449_Y $false N27 $ternary$verilog/bsg_assembler.v:2319$1450_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2319$1450_Y $false N26 $ternary$verilog/bsg_assembler.v:2318$1451_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2318$1451_Y $false N25 oc_4__out_chan_bm2Da.i[24]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[23] N34 $ternary$verilog/bsg_assembler.v:2336$1453_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2336$1453_Y $false N33 $ternary$verilog/bsg_assembler.v:2335$1454_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2335$1454_Y $false N32 $ternary$verilog/bsg_assembler.v:2334$1455_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2334$1455_Y $false N31 $ternary$verilog/bsg_assembler.v:2333$1456_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2333$1456_Y $false N30 $ternary$verilog/bsg_assembler.v:2332$1457_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2332$1457_Y $false N29 $ternary$verilog/bsg_assembler.v:2331$1458_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2331$1458_Y $false N28 $ternary$verilog/bsg_assembler.v:2330$1459_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2330$1459_Y $false N27 $ternary$verilog/bsg_assembler.v:2329$1460_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2329$1460_Y $false N26 $ternary$verilog/bsg_assembler.v:2328$1461_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2328$1461_Y $false N25 oc_4__out_chan_bm2Da.i[23]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[22] N34 $ternary$verilog/bsg_assembler.v:2346$1463_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2346$1463_Y $false N33 $ternary$verilog/bsg_assembler.v:2345$1464_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2345$1464_Y $false N32 $ternary$verilog/bsg_assembler.v:2344$1465_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2344$1465_Y $false N31 $ternary$verilog/bsg_assembler.v:2343$1466_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2343$1466_Y $false N30 $ternary$verilog/bsg_assembler.v:2342$1467_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2342$1467_Y $false N29 $ternary$verilog/bsg_assembler.v:2341$1468_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2341$1468_Y $false N28 $ternary$verilog/bsg_assembler.v:2340$1469_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2340$1469_Y $false N27 $ternary$verilog/bsg_assembler.v:2339$1470_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2339$1470_Y $false N26 $ternary$verilog/bsg_assembler.v:2338$1471_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2338$1471_Y $false N25 oc_4__out_chan_bm2Da.i[22]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[21] N34 $ternary$verilog/bsg_assembler.v:2356$1473_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2356$1473_Y $false N33 $ternary$verilog/bsg_assembler.v:2355$1474_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2355$1474_Y $false N32 $ternary$verilog/bsg_assembler.v:2354$1475_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2354$1475_Y $false N31 $ternary$verilog/bsg_assembler.v:2353$1476_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2353$1476_Y $false N30 $ternary$verilog/bsg_assembler.v:2352$1477_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2352$1477_Y $false N29 $ternary$verilog/bsg_assembler.v:2351$1478_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2351$1478_Y $false N28 $ternary$verilog/bsg_assembler.v:2350$1479_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2350$1479_Y $false N27 $ternary$verilog/bsg_assembler.v:2349$1480_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2349$1480_Y $false N26 $ternary$verilog/bsg_assembler.v:2348$1481_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2348$1481_Y $false N25 oc_4__out_chan_bm2Da.i[21]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[20] N34 $ternary$verilog/bsg_assembler.v:2366$1483_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2366$1483_Y $false N33 $ternary$verilog/bsg_assembler.v:2365$1484_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2365$1484_Y $false N32 $ternary$verilog/bsg_assembler.v:2364$1485_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2364$1485_Y $false N31 $ternary$verilog/bsg_assembler.v:2363$1486_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2363$1486_Y $false N30 $ternary$verilog/bsg_assembler.v:2362$1487_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2362$1487_Y $false N29 $ternary$verilog/bsg_assembler.v:2361$1488_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2361$1488_Y $false N28 $ternary$verilog/bsg_assembler.v:2360$1489_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2360$1489_Y $false N27 $ternary$verilog/bsg_assembler.v:2359$1490_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2359$1490_Y $false N26 $ternary$verilog/bsg_assembler.v:2358$1491_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2358$1491_Y $false N25 oc_4__out_chan_bm2Da.i[20]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[19] N34 $ternary$verilog/bsg_assembler.v:2376$1493_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2376$1493_Y $false N33 $ternary$verilog/bsg_assembler.v:2375$1494_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2375$1494_Y $false N32 $ternary$verilog/bsg_assembler.v:2374$1495_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2374$1495_Y $false N31 $ternary$verilog/bsg_assembler.v:2373$1496_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2373$1496_Y $false N30 $ternary$verilog/bsg_assembler.v:2372$1497_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2372$1497_Y $false N29 $ternary$verilog/bsg_assembler.v:2371$1498_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2371$1498_Y $false N28 $ternary$verilog/bsg_assembler.v:2370$1499_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2370$1499_Y $false N27 $ternary$verilog/bsg_assembler.v:2369$1500_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2369$1500_Y $false N26 $ternary$verilog/bsg_assembler.v:2368$1501_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2368$1501_Y $false N25 oc_4__out_chan_bm2Da.i[19]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[18] N34 $ternary$verilog/bsg_assembler.v:2386$1503_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2386$1503_Y $false N33 $ternary$verilog/bsg_assembler.v:2385$1504_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2385$1504_Y $false N32 $ternary$verilog/bsg_assembler.v:2384$1505_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2384$1505_Y $false N31 $ternary$verilog/bsg_assembler.v:2383$1506_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2383$1506_Y $false N30 $ternary$verilog/bsg_assembler.v:2382$1507_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2382$1507_Y $false N29 $ternary$verilog/bsg_assembler.v:2381$1508_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2381$1508_Y $false N28 $ternary$verilog/bsg_assembler.v:2380$1509_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2380$1509_Y $false N27 $ternary$verilog/bsg_assembler.v:2379$1510_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2379$1510_Y $false N26 $ternary$verilog/bsg_assembler.v:2378$1511_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2378$1511_Y $false N25 oc_4__out_chan_bm2Da.i[18]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[17] N34 $ternary$verilog/bsg_assembler.v:2396$1513_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2396$1513_Y $false N33 $ternary$verilog/bsg_assembler.v:2395$1514_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2395$1514_Y $false N32 $ternary$verilog/bsg_assembler.v:2394$1515_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2394$1515_Y $false N31 $ternary$verilog/bsg_assembler.v:2393$1516_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2393$1516_Y $false N30 $ternary$verilog/bsg_assembler.v:2392$1517_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2392$1517_Y $false N29 $ternary$verilog/bsg_assembler.v:2391$1518_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2391$1518_Y $false N28 $ternary$verilog/bsg_assembler.v:2390$1519_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2390$1519_Y $false N27 $ternary$verilog/bsg_assembler.v:2389$1520_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2389$1520_Y $false N26 $ternary$verilog/bsg_assembler.v:2388$1521_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2388$1521_Y $false N25 oc_4__out_chan_bm2Da.i[17]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[16] N34 $ternary$verilog/bsg_assembler.v:2406$1523_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2406$1523_Y $false N33 $ternary$verilog/bsg_assembler.v:2405$1524_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2405$1524_Y $false N32 $ternary$verilog/bsg_assembler.v:2404$1525_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2404$1525_Y $false N31 $ternary$verilog/bsg_assembler.v:2403$1526_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2403$1526_Y $false N30 $ternary$verilog/bsg_assembler.v:2402$1527_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2402$1527_Y $false N29 $ternary$verilog/bsg_assembler.v:2401$1528_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2401$1528_Y $false N28 $ternary$verilog/bsg_assembler.v:2400$1529_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2400$1529_Y $false N27 $ternary$verilog/bsg_assembler.v:2399$1530_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2399$1530_Y $false N26 $ternary$verilog/bsg_assembler.v:2398$1531_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2398$1531_Y $false N25 oc_4__out_chan_bm2Da.i[16]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[15] N34 $ternary$verilog/bsg_assembler.v:2416$1533_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2416$1533_Y $false N33 $ternary$verilog/bsg_assembler.v:2415$1534_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2415$1534_Y $false N32 $ternary$verilog/bsg_assembler.v:2414$1535_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2414$1535_Y $false N31 $ternary$verilog/bsg_assembler.v:2413$1536_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2413$1536_Y $false N30 $ternary$verilog/bsg_assembler.v:2412$1537_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2412$1537_Y $false N29 $ternary$verilog/bsg_assembler.v:2411$1538_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2411$1538_Y $false N28 $ternary$verilog/bsg_assembler.v:2410$1539_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2410$1539_Y $false N27 $ternary$verilog/bsg_assembler.v:2409$1540_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2409$1540_Y $false N26 $ternary$verilog/bsg_assembler.v:2408$1541_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2408$1541_Y $false N25 oc_4__out_chan_bm2Da.i[15]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[14] N34 $ternary$verilog/bsg_assembler.v:2426$1543_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2426$1543_Y $false N33 $ternary$verilog/bsg_assembler.v:2425$1544_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2425$1544_Y $false N32 $ternary$verilog/bsg_assembler.v:2424$1545_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2424$1545_Y $false N31 $ternary$verilog/bsg_assembler.v:2423$1546_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2423$1546_Y $false N30 $ternary$verilog/bsg_assembler.v:2422$1547_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2422$1547_Y $false N29 $ternary$verilog/bsg_assembler.v:2421$1548_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2421$1548_Y $false N28 $ternary$verilog/bsg_assembler.v:2420$1549_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2420$1549_Y $false N27 $ternary$verilog/bsg_assembler.v:2419$1550_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2419$1550_Y $false N26 $ternary$verilog/bsg_assembler.v:2418$1551_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2418$1551_Y $false N25 oc_4__out_chan_bm2Da.i[14]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[13] N34 $ternary$verilog/bsg_assembler.v:2436$1553_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2436$1553_Y $false N33 $ternary$verilog/bsg_assembler.v:2435$1554_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2435$1554_Y $false N32 $ternary$verilog/bsg_assembler.v:2434$1555_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2434$1555_Y $false N31 $ternary$verilog/bsg_assembler.v:2433$1556_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2433$1556_Y $false N30 $ternary$verilog/bsg_assembler.v:2432$1557_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2432$1557_Y $false N29 $ternary$verilog/bsg_assembler.v:2431$1558_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2431$1558_Y $false N28 $ternary$verilog/bsg_assembler.v:2430$1559_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2430$1559_Y $false N27 $ternary$verilog/bsg_assembler.v:2429$1560_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2429$1560_Y $false N26 $ternary$verilog/bsg_assembler.v:2428$1561_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2428$1561_Y $false N25 oc_4__out_chan_bm2Da.i[13]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[12] N34 $ternary$verilog/bsg_assembler.v:2446$1563_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2446$1563_Y $false N33 $ternary$verilog/bsg_assembler.v:2445$1564_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2445$1564_Y $false N32 $ternary$verilog/bsg_assembler.v:2444$1565_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2444$1565_Y $false N31 $ternary$verilog/bsg_assembler.v:2443$1566_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2443$1566_Y $false N30 $ternary$verilog/bsg_assembler.v:2442$1567_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2442$1567_Y $false N29 $ternary$verilog/bsg_assembler.v:2441$1568_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2441$1568_Y $false N28 $ternary$verilog/bsg_assembler.v:2440$1569_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2440$1569_Y $false N27 $ternary$verilog/bsg_assembler.v:2439$1570_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2439$1570_Y $false N26 $ternary$verilog/bsg_assembler.v:2438$1571_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2438$1571_Y $false N25 oc_4__out_chan_bm2Da.i[12]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[11] N34 $ternary$verilog/bsg_assembler.v:2456$1573_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2456$1573_Y $false N33 $ternary$verilog/bsg_assembler.v:2455$1574_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2455$1574_Y $false N32 $ternary$verilog/bsg_assembler.v:2454$1575_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2454$1575_Y $false N31 $ternary$verilog/bsg_assembler.v:2453$1576_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2453$1576_Y $false N30 $ternary$verilog/bsg_assembler.v:2452$1577_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2452$1577_Y $false N29 $ternary$verilog/bsg_assembler.v:2451$1578_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2451$1578_Y $false N28 $ternary$verilog/bsg_assembler.v:2450$1579_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2450$1579_Y $false N27 $ternary$verilog/bsg_assembler.v:2449$1580_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2449$1580_Y $false N26 $ternary$verilog/bsg_assembler.v:2448$1581_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2448$1581_Y $false N25 oc_4__out_chan_bm2Da.i[11]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[10] N34 $ternary$verilog/bsg_assembler.v:2466$1583_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2466$1583_Y $false N33 $ternary$verilog/bsg_assembler.v:2465$1584_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2465$1584_Y $false N32 $ternary$verilog/bsg_assembler.v:2464$1585_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2464$1585_Y $false N31 $ternary$verilog/bsg_assembler.v:2463$1586_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2463$1586_Y $false N30 $ternary$verilog/bsg_assembler.v:2462$1587_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2462$1587_Y $false N29 $ternary$verilog/bsg_assembler.v:2461$1588_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2461$1588_Y $false N28 $ternary$verilog/bsg_assembler.v:2460$1589_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2460$1589_Y $false N27 $ternary$verilog/bsg_assembler.v:2459$1590_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2459$1590_Y $false N26 $ternary$verilog/bsg_assembler.v:2458$1591_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2458$1591_Y $false N25 oc_4__out_chan_bm2Da.i[10]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[9] N34 $ternary$verilog/bsg_assembler.v:2476$1593_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2476$1593_Y $false N33 $ternary$verilog/bsg_assembler.v:2475$1594_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2475$1594_Y $false N32 $ternary$verilog/bsg_assembler.v:2474$1595_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2474$1595_Y $false N31 $ternary$verilog/bsg_assembler.v:2473$1596_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2473$1596_Y $false N30 $ternary$verilog/bsg_assembler.v:2472$1597_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2472$1597_Y $false N29 $ternary$verilog/bsg_assembler.v:2471$1598_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2471$1598_Y $false N28 $ternary$verilog/bsg_assembler.v:2470$1599_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2470$1599_Y $false N27 $ternary$verilog/bsg_assembler.v:2469$1600_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2469$1600_Y $false N26 $ternary$verilog/bsg_assembler.v:2468$1601_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2468$1601_Y $false N25 oc_4__out_chan_bm2Da.i[9]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[8] N34 $ternary$verilog/bsg_assembler.v:2486$1603_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2486$1603_Y $false N33 $ternary$verilog/bsg_assembler.v:2485$1604_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2485$1604_Y $false N32 $ternary$verilog/bsg_assembler.v:2484$1605_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2484$1605_Y $false N31 $ternary$verilog/bsg_assembler.v:2483$1606_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2483$1606_Y $false N30 $ternary$verilog/bsg_assembler.v:2482$1607_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2482$1607_Y $false N29 $ternary$verilog/bsg_assembler.v:2481$1608_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2481$1608_Y $false N28 $ternary$verilog/bsg_assembler.v:2480$1609_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2480$1609_Y $false N27 $ternary$verilog/bsg_assembler.v:2479$1610_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2479$1610_Y $false N26 $ternary$verilog/bsg_assembler.v:2478$1611_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2478$1611_Y $false N25 oc_4__out_chan_bm2Da.i[8]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[7] N34 $ternary$verilog/bsg_assembler.v:2496$1613_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2496$1613_Y $false N33 $ternary$verilog/bsg_assembler.v:2495$1614_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2495$1614_Y $false N32 $ternary$verilog/bsg_assembler.v:2494$1615_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2494$1615_Y $false N31 $ternary$verilog/bsg_assembler.v:2493$1616_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2493$1616_Y $false N30 $ternary$verilog/bsg_assembler.v:2492$1617_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2492$1617_Y $false N29 $ternary$verilog/bsg_assembler.v:2491$1618_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2491$1618_Y $false N28 $ternary$verilog/bsg_assembler.v:2490$1619_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2490$1619_Y $false N27 $ternary$verilog/bsg_assembler.v:2489$1620_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2489$1620_Y $false N26 $ternary$verilog/bsg_assembler.v:2488$1621_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2488$1621_Y $false N25 oc_4__out_chan_bm2Da.i[7]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[6] N34 $ternary$verilog/bsg_assembler.v:2506$1623_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2506$1623_Y $false N33 $ternary$verilog/bsg_assembler.v:2505$1624_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2505$1624_Y $false N32 $ternary$verilog/bsg_assembler.v:2504$1625_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2504$1625_Y $false N31 $ternary$verilog/bsg_assembler.v:2503$1626_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2503$1626_Y $false N30 $ternary$verilog/bsg_assembler.v:2502$1627_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2502$1627_Y $false N29 $ternary$verilog/bsg_assembler.v:2501$1628_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2501$1628_Y $false N28 $ternary$verilog/bsg_assembler.v:2500$1629_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2500$1629_Y $false N27 $ternary$verilog/bsg_assembler.v:2499$1630_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2499$1630_Y $false N26 $ternary$verilog/bsg_assembler.v:2498$1631_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2498$1631_Y $false N25 oc_4__out_chan_bm2Da.i[6]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[5] N34 $ternary$verilog/bsg_assembler.v:2516$1633_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2516$1633_Y $false N33 $ternary$verilog/bsg_assembler.v:2515$1634_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2515$1634_Y $false N32 $ternary$verilog/bsg_assembler.v:2514$1635_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2514$1635_Y $false N31 $ternary$verilog/bsg_assembler.v:2513$1636_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2513$1636_Y $false N30 $ternary$verilog/bsg_assembler.v:2512$1637_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2512$1637_Y $false N29 $ternary$verilog/bsg_assembler.v:2511$1638_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2511$1638_Y $false N28 $ternary$verilog/bsg_assembler.v:2510$1639_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2510$1639_Y $false N27 $ternary$verilog/bsg_assembler.v:2509$1640_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2509$1640_Y $false N26 $ternary$verilog/bsg_assembler.v:2508$1641_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2508$1641_Y $false N25 oc_4__out_chan_bm2Da.i[5]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[4] N34 $ternary$verilog/bsg_assembler.v:2526$1643_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2526$1643_Y $false N33 $ternary$verilog/bsg_assembler.v:2525$1644_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2525$1644_Y $false N32 $ternary$verilog/bsg_assembler.v:2524$1645_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2524$1645_Y $false N31 $ternary$verilog/bsg_assembler.v:2523$1646_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2523$1646_Y $false N30 $ternary$verilog/bsg_assembler.v:2522$1647_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2522$1647_Y $false N29 $ternary$verilog/bsg_assembler.v:2521$1648_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2521$1648_Y $false N28 $ternary$verilog/bsg_assembler.v:2520$1649_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2520$1649_Y $false N27 $ternary$verilog/bsg_assembler.v:2519$1650_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2519$1650_Y $false N26 $ternary$verilog/bsg_assembler.v:2518$1651_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2518$1651_Y $false N25 oc_4__out_chan_bm2Da.i[4]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[3] N34 $ternary$verilog/bsg_assembler.v:2536$1653_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2536$1653_Y $false N33 $ternary$verilog/bsg_assembler.v:2535$1654_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2535$1654_Y $false N32 $ternary$verilog/bsg_assembler.v:2534$1655_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2534$1655_Y $false N31 $ternary$verilog/bsg_assembler.v:2533$1656_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2533$1656_Y $false N30 $ternary$verilog/bsg_assembler.v:2532$1657_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2532$1657_Y $false N29 $ternary$verilog/bsg_assembler.v:2531$1658_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2531$1658_Y $false N28 $ternary$verilog/bsg_assembler.v:2530$1659_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2530$1659_Y $false N27 $ternary$verilog/bsg_assembler.v:2529$1660_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2529$1660_Y $false N26 $ternary$verilog/bsg_assembler.v:2528$1661_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2528$1661_Y $false N25 oc_4__out_chan_bm2Da.i[3]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[2] N34 $ternary$verilog/bsg_assembler.v:2546$1663_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2546$1663_Y $false N33 $ternary$verilog/bsg_assembler.v:2545$1664_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2545$1664_Y $false N32 $ternary$verilog/bsg_assembler.v:2544$1665_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2544$1665_Y $false N31 $ternary$verilog/bsg_assembler.v:2543$1666_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2543$1666_Y $false N30 $ternary$verilog/bsg_assembler.v:2542$1667_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2542$1667_Y $false N29 $ternary$verilog/bsg_assembler.v:2541$1668_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2541$1668_Y $false N28 $ternary$verilog/bsg_assembler.v:2540$1669_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2540$1669_Y $false N27 $ternary$verilog/bsg_assembler.v:2539$1670_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2539$1670_Y $false N26 $ternary$verilog/bsg_assembler.v:2538$1671_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2538$1671_Y $false N25 oc_4__out_chan_bm2Da.i[2]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[1] N34 $ternary$verilog/bsg_assembler.v:2556$1673_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2556$1673_Y $false N33 $ternary$verilog/bsg_assembler.v:2555$1674_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2555$1674_Y $false N32 $ternary$verilog/bsg_assembler.v:2554$1675_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2554$1675_Y $false N31 $ternary$verilog/bsg_assembler.v:2553$1676_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2553$1676_Y $false N30 $ternary$verilog/bsg_assembler.v:2552$1677_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2552$1677_Y $false N29 $ternary$verilog/bsg_assembler.v:2551$1678_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2551$1678_Y $false N28 $ternary$verilog/bsg_assembler.v:2550$1679_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2550$1679_Y $false N27 $ternary$verilog/bsg_assembler.v:2549$1680_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2549$1680_Y $false N26 $ternary$verilog/bsg_assembler.v:2548$1681_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2548$1681_Y $false N25 oc_4__out_chan_bm2Da.i[1]
1-0 1
-11 1
.names $false ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[0] N34 $ternary$verilog/bsg_assembler.v:2566$1683_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2566$1683_Y $false N33 $ternary$verilog/bsg_assembler.v:2565$1684_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2565$1684_Y $false N32 $ternary$verilog/bsg_assembler.v:2564$1685_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2564$1685_Y $false N31 $ternary$verilog/bsg_assembler.v:2563$1686_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2563$1686_Y $false N30 $ternary$verilog/bsg_assembler.v:2562$1687_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2562$1687_Y $false N29 $ternary$verilog/bsg_assembler.v:2561$1688_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2561$1688_Y $false N28 $ternary$verilog/bsg_assembler.v:2560$1689_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2560$1689_Y $false N27 $ternary$verilog/bsg_assembler.v:2559$1690_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2559$1690_Y $false N26 $ternary$verilog/bsg_assembler.v:2558$1691_Y
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:2558$1691_Y $false N25 oc_4__out_chan_bm2Da.i[0]
1-0 1
-11 1
.names out_top_channel_i[2] N0
0 1
.names out_top_channel_i[1] N2
0 1
.names out_top_channel_i[0] N1
0 1
.names in_top_channel_i[3] N10
0 1
.names in_top_channel_i[2] N11
0 1
.names in_top_channel_i[1] N12
0 1
.names in_top_channel_i[0] N14
0 1
.names in_top_channel_i[2] N10 N51
1- 1
-1 1
.names in_top_channel_i[1] N51 N52
1- 1
-1 1
.names N14 N52 N53
1- 1
-1 1
.names out_top_channel_i[1] N0 N55
1- 1
-1 1
.names out_top_channel_i[0] N55 N56
1- 1
-1 1
.names N0 N1 $and$verilog/bsg_assembler.v:1118$248_Y
11 1
.names $and$verilog/bsg_assembler.v:1118$248_Y N2 N20
11 1
.names out_top_channel_i[0] N2 N21
11 1
.names N1 out_top_channel_i[1] N22
11 1
.names out_top_channel_i[0] out_top_channel_i[1] N23
11 1
.names N14 N12 $and$verilog/bsg_assembler.v:1127$259_Y
11 1
.names $and$verilog/bsg_assembler.v:1127$258_Y $and$verilog/bsg_assembler.v:1127$259_Y N25
11 1
.names in_top_channel_i[3] N14 N33
11 1
.names N10 N11 $and$verilog/bsg_assembler.v:1127$258_Y
11 1
.names in_top_channel_i[0] N12 $and$verilog/bsg_assembler.v:1134$268_Y
11 1
.names $and$verilog/bsg_assembler.v:1127$258_Y $and$verilog/bsg_assembler.v:1134$268_Y N26
11 1
.names N11 N14 $and$verilog/bsg_assembler.v:1138$273_Y
11 1
.names $and$verilog/bsg_assembler.v:1138$273_Y in_top_channel_i[1] N27
11 1
.names N11 in_top_channel_i[0] $and$verilog/bsg_assembler.v:1141$277_Y
11 1
.names $and$verilog/bsg_assembler.v:1141$277_Y in_top_channel_i[1] N28
11 1
.names $and$verilog/bsg_assembler.v:1143$280_Y N12 N29
11 1
.names $and$verilog/bsg_assembler.v:1146$284_Y N12 N30
11 1
.names in_top_channel_i[2] N14 $and$verilog/bsg_assembler.v:1143$280_Y
11 1
.names $and$verilog/bsg_assembler.v:1143$280_Y in_top_channel_i[1] N31
11 1
.names in_top_channel_i[2] in_top_channel_i[0] $and$verilog/bsg_assembler.v:1146$284_Y
11 1
.names $and$verilog/bsg_assembler.v:1146$284_Y in_top_channel_i[1] N32
11 1
.names in_top_channel_i[3] in_top_channel_i[0] N34
11 1
.names reset N53 ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
1- 1
-1 1
.names reset N56 oc_4__out_chan_bsg_rr_ff_out.c_ptr.N0
1- 1
-1 1
.names brrf2fm.valid_head_i[4] brrf2fm.ready_head_i[4] brrf2fm.and_scan.i[4]
11 1
.names brrf2fm.valid_head_i[3] brrf2fm.ready_head_i[3] brrf2fm.and_scan.i[3]
11 1
.names brrf2fm.valid_head_i[2] brrf2fm.ready_head_i[2] brrf2fm.and_scan.i[2]
11 1
.names brrf2fm.valid_head_i[1] brrf2fm.ready_head_i[1] brrf2fm.and_scan.i[1]
11 1
.names brrf2fm.valid_head_i[0] brrf2fm.ready_head_i[0] brrf2fm.and_scan.i[0]
11 1
.names brrf2fm.and_scan.i[1] brrf2fm.and_scan.i[0] brrf2fm.and_scan.o[1]
11 1
.names brrf2fm.and_scan.i[2] brrf2fm.and_scan.i[1] brrf2fm.and_scan.t_1__2_
11 1
.names brrf2fm.and_scan.i[3] brrf2fm.and_scan.i[2] brrf2fm.and_scan.t_1__1_
11 1
.names brrf2fm.and_scan.i[4] brrf2fm.and_scan.i[3] brrf2fm.and_scan.t_1__0_
11 1
.names brrf2fm.and_scan.t_1__2_ brrf2fm.and_scan.i[0] brrf2fm.and_scan.o[2]
11 1
.names brrf2fm.and_scan.t_1__1_ brrf2fm.and_scan.o[1] brrf2fm.and_scan.o[3]
11 1
.names brrf2fm.and_scan.t_1__0_ brrf2fm.and_scan.t_1__2_ brrf2fm.and_scan.t_2__0_
11 1
.names brrf2fm.and_scan.t_2__0_ brrf2fm.and_scan.i[0] brrf2fm.and_scan.o[4]
11 1
.names brrf2fm.and_scan.o[4] brrf2fm.genblk1_genblk1_thermo.N0
0 1
.names brrf2fm.and_scan.o[3] brrf2fm.genblk1_genblk1_thermo.N1
0 1
.names brrf2fm.and_scan.o[2] brrf2fm.genblk1_genblk1_thermo.N2
0 1
.names brrf2fm.and_scan.o[1] brrf2fm.genblk1_genblk1_thermo.N3
0 1
.names brrf2fm.genblk1_genblk1_thermo.N0 brrf2fm.and_scan.o[3] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[4]
11 1
.names brrf2fm.genblk1_genblk1_thermo.N1 brrf2fm.and_scan.o[2] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[3]
11 1
.names brrf2fm.genblk1_genblk1_thermo.N2 brrf2fm.and_scan.o[1] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[2]
11 1
.names brrf2fm.genblk1_genblk1_thermo.N3 brrf2fm.and_scan.i[0] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[1]
11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.unaligned_align.aligned_addrs[0] brrf2fm.and_scan.o[4] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0]
1- 1
-1 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[1] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[3] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.unaligned_align.aligned_addrs[0]
1- 1
-1 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[3] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[2] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1]
1- 1
-1 1
.names brrf2fm.and_scan.o[4] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[4] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2]
1- 1
-1 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][10] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][12] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.yumi_o[0]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][11] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][13] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.yumi_o[1]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][12] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][14] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.yumi_o[2]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][13] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][15] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.yumi_o[3]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][14] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][16] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.yumi_o[4]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][15] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][17] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.yumi_o[5]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][16] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][18] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.yumi_o[6]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][17] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][19] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.yumi_o[7]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][18] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][10] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.yumi_o[8]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][19] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][11] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.yumi_o[9]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][0] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][16] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][10]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][11] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][17] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][11]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][12] $false ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][12]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][13] $false ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][13]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][14] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][0] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][14]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][15] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][11] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][15]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][16] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][12] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][16]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][17] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][13] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][17]
1-0 1
-11 1
.names $false $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][14] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][18]
1-0 1
-11 1
.names $false $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][15] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][19]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][15] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][13] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][15]
1-0 1
-11 1
.names $false $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][15] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][17]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][0] $false ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][0]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][11] $false ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][11]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][12] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][0] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][12]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][13] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][11] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][13]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][14] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][12] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][14]
1-0 1
-11 1
.names $false $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][14] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][16]
1-0 1
-11 1
.names $false brrf2fm.and_scan.o[4] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][15]
1-0 1
-11 1
.names brrf2fm.and_scan.i[0] $false ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][0]
1-0 1
-11 1
.names brrf2fm.and_scan.o[1] brrf2fm.and_scan.i[0] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][11]
1-0 1
-11 1
.names brrf2fm.and_scan.o[2] brrf2fm.and_scan.o[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][12]
1-0 1
-11 1
.names brrf2fm.and_scan.o[3] brrf2fm.and_scan.o[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][13]
1-0 1
-11 1
.names brrf2fm.and_scan.o[4] brrf2fm.and_scan.o[3] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][14]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][0] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][128] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[0]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][161] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][129] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[1]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][162] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][130] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[2]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][163] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][131] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[3]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][164] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][132] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[4]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][165] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][133] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[5]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][166] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][134] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[6]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][167] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][135] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[7]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][168] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][136] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[8]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][169] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][137] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[9]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][10] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][138] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[10]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][11] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][139] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[11]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][12] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][140] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[12]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][13] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][141] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[13]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][14] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][142] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[14]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][15] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][143] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[15]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][16] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][144] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[16]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][177] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][145] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[17]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][178] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][146] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[18]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][179] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][147] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[19]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][180] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][148] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[20]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][181] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][149] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[21]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][182] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][150] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[22]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][183] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][151] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[23]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][184] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][152] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[24]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][185] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][153] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[25]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][186] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][154] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[26]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][187] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][155] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[27]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][188] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][156] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[28]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][189] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][157] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[29]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][190] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][158] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[30]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][191] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][159] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[31]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][192] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][0] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[32]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][193] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][161] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[33]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][194] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][162] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[34]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][195] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][163] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[35]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][196] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][164] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[36]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][197] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][165] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[37]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][198] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][166] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[38]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][199] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][167] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[39]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][200] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][168] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[40]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][201] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][169] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[41]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][202] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][10] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[42]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][203] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][11] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[43]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][204] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][12] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[44]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][205] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][13] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[45]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][206] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][14] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[46]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][207] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][15] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[47]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][48] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][16] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[48]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][49] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][177] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[49]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][50] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][178] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[50]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][51] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][179] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[51]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][52] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][180] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[52]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][53] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][181] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[53]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][54] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][182] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[54]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][55] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][183] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[55]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][56] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][184] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[56]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][57] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][185] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[57]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][58] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][186] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[58]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][59] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][187] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[59]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][60] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][188] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[60]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][61] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][189] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[61]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][62] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][190] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[62]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][63] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][191] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[63]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][64] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][192] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[64]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][65] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][193] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[65]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][66] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][194] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[66]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][67] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][195] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[67]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][68] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][196] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[68]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][69] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][197] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[69]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][70] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][198] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[70]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][71] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][199] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[71]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][72] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][200] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[72]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][73] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][201] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[73]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][74] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][202] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[74]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][75] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][203] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[75]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][76] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][204] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[76]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][77] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][205] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[77]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][78] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][206] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[78]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][79] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][207] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.bm2Da.i[79]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][208] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][112] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][48]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][209] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][113] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][49]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][210] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][114] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][50]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][211] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][115] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][51]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][212] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][116] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][52]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][213] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][117] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][53]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][214] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][118] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][54]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][215] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][119] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][55]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][216] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][120] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][56]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][217] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][121] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][57]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][218] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][122] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][58]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][219] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][123] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][59]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][220] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][124] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][60]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][221] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][125] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][61]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][222] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][126] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][62]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][223] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][127] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][63]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][224] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][128] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][64]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][225] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][129] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][65]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][226] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][130] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][66]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][227] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][131] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][67]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][228] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][132] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][68]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][229] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][133] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][69]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][230] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][134] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][70]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][231] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][135] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][71]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][232] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][136] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][72]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][233] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][137] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][73]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][234] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][138] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][74]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][235] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][139] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][75]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][236] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][140] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][76]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][237] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][141] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][77]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][238] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][142] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][78]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][239] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][143] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][79]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][128] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][192] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][128]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][129] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][193] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][129]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][130] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][194] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][130]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][131] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][195] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][131]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][132] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][196] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][132]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][133] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][197] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][133]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][134] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][198] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][134]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][135] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][199] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][135]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][136] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][200] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][136]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][137] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][201] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][137]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][138] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][202] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][138]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][139] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][203] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][139]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][140] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][204] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][140]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][141] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][205] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][141]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][142] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][206] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][142]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][143] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][207] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][143]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][144] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][208] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][144]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][145] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][209] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][145]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][146] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][210] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][146]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][147] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][211] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][147]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][148] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][212] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][148]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][149] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][213] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][149]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][150] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][214] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][150]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][151] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][215] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][151]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][152] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][216] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][152]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][153] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][217] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][153]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][154] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][218] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][154]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][155] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][219] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][155]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][156] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][220] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][156]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][157] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][221] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][157]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][158] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][222] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][158]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][159] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][223] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][159]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][0] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][224] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][0]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][161] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][225] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][161]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][162] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][226] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][162]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][163] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][227] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][163]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][164] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][228] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][164]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][165] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][229] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][165]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][166] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][230] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][166]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][167] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][231] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][167]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][168] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][232] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][168]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][169] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][233] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][169]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][10] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][234] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][10]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][11] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][235] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][11]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][12] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][236] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][12]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][13] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][237] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][13]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][14] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][238] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][14]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][15] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][239] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][15]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][16] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][240] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][16]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][177] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][241] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][177]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][178] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][242] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][178]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][179] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][243] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][179]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][180] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][244] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][180]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][181] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][245] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][181]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][182] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][246] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][182]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][183] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][247] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][183]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][184] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][248] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][184]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][185] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][249] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][185]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][186] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][250] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][186]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][187] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][251] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][187]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][188] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][252] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][188]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][189] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][253] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][189]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][190] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][254] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][190]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][191] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][255] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][191]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][192] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][256] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][192]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][193] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][257] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][193]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][194] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][258] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][194]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][195] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][259] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][195]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][196] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][100] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][196]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][197] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][101] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][197]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][198] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][102] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][198]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][199] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][103] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][199]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][200] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][104] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][200]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][201] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][105] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][201]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][202] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][106] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][202]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][203] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][107] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][203]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][204] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][108] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][204]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][205] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][109] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][205]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][206] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][110] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][206]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][207] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][111] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][207]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][112] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][144] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][112]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][113] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][145] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][113]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][114] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][146] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][114]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][115] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][147] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][115]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][116] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][148] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][116]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][117] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][149] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][117]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][118] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][150] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][118]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][119] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][151] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][119]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][120] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][152] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][120]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][121] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][153] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][121]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][122] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][154] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][122]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][123] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][155] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][123]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][124] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][156] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][124]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][125] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][157] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][125]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][126] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][158] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][126]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][127] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][159] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][127]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][128] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][0] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][128]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][129] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][161] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][129]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][130] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][162] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][130]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][131] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][163] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][131]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][132] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][164] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][132]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][133] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][165] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][133]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][134] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][166] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][134]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][135] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][167] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][135]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][136] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][168] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][136]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][137] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][169] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][137]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][138] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][10] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][138]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][139] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][11] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][139]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][140] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][12] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][140]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][141] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][13] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][141]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][142] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][14] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][142]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][143] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][15] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][143]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][144] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][16] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][144]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][145] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][177] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][145]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][146] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][178] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][146]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][147] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][179] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][147]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][148] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][180] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][148]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][149] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][181] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][149]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][150] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][182] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][150]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][151] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][183] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][151]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][152] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][184] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][152]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][153] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][185] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][153]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][154] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][186] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][154]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][155] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][187] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][155]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][156] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][188] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][156]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][157] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][189] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][157]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][158] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][190] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][158]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][159] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][191] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][159]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][0] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][192] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][0]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][161] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][193] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][161]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][162] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][194] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][162]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][163] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][195] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][163]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][164] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][196] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][164]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][165] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][197] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][165]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][166] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][198] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][166]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][167] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][199] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][167]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][168] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][200] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][168]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][169] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][201] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][169]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][10] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][202] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][10]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][11] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][203] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][11]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][12] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][204] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][12]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][13] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][205] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][13]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][14] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][206] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][14]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][15] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][207] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][15]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][16] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][208] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][16]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][177] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][209] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][177]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][178] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][210] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][178]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][179] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][211] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][179]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][180] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][212] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][180]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][181] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][213] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][181]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][182] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][214] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][182]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][183] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][215] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][183]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][184] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][216] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][184]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][185] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][217] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][185]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][186] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][218] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][186]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][187] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][219] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][187]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][188] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][220] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][188]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][189] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][221] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][189]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][190] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][222] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][190]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][191] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][223] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][191]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][192] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][224] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][192]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][193] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][225] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][193]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][194] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][226] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][194]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][195] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][227] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][195]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][196] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][228] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][196]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][197] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][229] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][197]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][198] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][230] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][198]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][199] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][231] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][199]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][200] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][232] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][200]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][201] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][233] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][201]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][202] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][234] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][202]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][203] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][235] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][203]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][204] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][236] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][204]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][205] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][237] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][205]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][206] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][238] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][206]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][207] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][239] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][207]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][208] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][240] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][208]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][209] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][241] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][209]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][210] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][242] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][210]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][211] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][243] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][211]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][212] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][244] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][212]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][213] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][245] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][213]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][214] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][246] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][214]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][215] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][247] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][215]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][216] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][248] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][216]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][217] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][249] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][217]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][218] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][250] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][218]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][219] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][251] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][219]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][220] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][252] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][220]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][221] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][253] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][221]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][222] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][254] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][222]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][223] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][255] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][223]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][224] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][256] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][224]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][225] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][257] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][225]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][226] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][258] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][226]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][227] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][259] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][227]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][228] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][100] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][228]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][229] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][101] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][229]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][230] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][102] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][230]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][231] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][103] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][231]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][232] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][104] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][232]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][233] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][105] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][233]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][234] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][106] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][234]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][235] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][107] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][235]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][236] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][108] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][236]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][237] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][109] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][237]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][238] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][110] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][238]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][239] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][111] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][239]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][240] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][112] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][240]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][241] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][113] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][241]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][242] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][114] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][242]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][243] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][115] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][243]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][244] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][116] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][244]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][245] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][117] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][245]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][246] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][118] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][246]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][247] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][119] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][247]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][248] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][120] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][248]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][249] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][121] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][249]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][250] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][122] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][250]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][251] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][123] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][251]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][252] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][124] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][252]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][253] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][125] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][253]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][254] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][126] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][254]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][255] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][127] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][255]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][256] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][128] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][256]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][257] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][129] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][257]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][258] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][130] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][258]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][259] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][131] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][259]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][100] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][132] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][100]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][101] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][133] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][101]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][102] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][134] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][102]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][103] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][135] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][103]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][104] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][136] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][104]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][105] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][137] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][105]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][106] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][138] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][106]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][107] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][139] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][107]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][108] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][140] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][108]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][109] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][141] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][109]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][110] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][142] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][110]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][111] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][143] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][111]
1-0 1
-11 1
.names data_i[144] data_i[0] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][144]
1-0 1
-11 1
.names data_i[145] data_i[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][145]
1-0 1
-11 1
.names data_i[146] data_i[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][146]
1-0 1
-11 1
.names data_i[147] data_i[3] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][147]
1-0 1
-11 1
.names data_i[148] data_i[4] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][148]
1-0 1
-11 1
.names data_i[149] data_i[5] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][149]
1-0 1
-11 1
.names data_i[150] data_i[6] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][150]
1-0 1
-11 1
.names data_i[151] data_i[7] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][151]
1-0 1
-11 1
.names data_i[152] data_i[8] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][152]
1-0 1
-11 1
.names data_i[153] data_i[9] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][153]
1-0 1
-11 1
.names data_i[154] data_i[10] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][154]
1-0 1
-11 1
.names data_i[155] data_i[11] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][155]
1-0 1
-11 1
.names data_i[156] data_i[12] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][156]
1-0 1
-11 1
.names data_i[157] data_i[13] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][157]
1-0 1
-11 1
.names data_i[158] data_i[14] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][158]
1-0 1
-11 1
.names data_i[159] data_i[15] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][159]
1-0 1
-11 1
.names data_i[0] data_i[16] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][0]
1-0 1
-11 1
.names data_i[1] data_i[17] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][161]
1-0 1
-11 1
.names data_i[2] data_i[18] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][162]
1-0 1
-11 1
.names data_i[3] data_i[19] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][163]
1-0 1
-11 1
.names data_i[4] data_i[20] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][164]
1-0 1
-11 1
.names data_i[5] data_i[21] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][165]
1-0 1
-11 1
.names data_i[6] data_i[22] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][166]
1-0 1
-11 1
.names data_i[7] data_i[23] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][167]
1-0 1
-11 1
.names data_i[8] data_i[24] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][168]
1-0 1
-11 1
.names data_i[9] data_i[25] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][169]
1-0 1
-11 1
.names data_i[10] data_i[26] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][10]
1-0 1
-11 1
.names data_i[11] data_i[27] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][11]
1-0 1
-11 1
.names data_i[12] data_i[28] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][12]
1-0 1
-11 1
.names data_i[13] data_i[29] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][13]
1-0 1
-11 1
.names data_i[14] data_i[30] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][14]
1-0 1
-11 1
.names data_i[15] data_i[31] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][15]
1-0 1
-11 1
.names data_i[16] data_i[32] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][16]
1-0 1
-11 1
.names data_i[17] data_i[33] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][177]
1-0 1
-11 1
.names data_i[18] data_i[34] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][178]
1-0 1
-11 1
.names data_i[19] data_i[35] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][179]
1-0 1
-11 1
.names data_i[20] data_i[36] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][180]
1-0 1
-11 1
.names data_i[21] data_i[37] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][181]
1-0 1
-11 1
.names data_i[22] data_i[38] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][182]
1-0 1
-11 1
.names data_i[23] data_i[39] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][183]
1-0 1
-11 1
.names data_i[24] data_i[40] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][184]
1-0 1
-11 1
.names data_i[25] data_i[41] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][185]
1-0 1
-11 1
.names data_i[26] data_i[42] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][186]
1-0 1
-11 1
.names data_i[27] data_i[43] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][187]
1-0 1
-11 1
.names data_i[28] data_i[44] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][188]
1-0 1
-11 1
.names data_i[29] data_i[45] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][189]
1-0 1
-11 1
.names data_i[30] data_i[46] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][190]
1-0 1
-11 1
.names data_i[31] data_i[47] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][191]
1-0 1
-11 1
.names data_i[32] data_i[48] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][192]
1-0 1
-11 1
.names data_i[33] data_i[49] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][193]
1-0 1
-11 1
.names data_i[34] data_i[50] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][194]
1-0 1
-11 1
.names data_i[35] data_i[51] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][195]
1-0 1
-11 1
.names data_i[36] data_i[52] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][196]
1-0 1
-11 1
.names data_i[37] data_i[53] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][197]
1-0 1
-11 1
.names data_i[38] data_i[54] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][198]
1-0 1
-11 1
.names data_i[39] data_i[55] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][199]
1-0 1
-11 1
.names data_i[40] data_i[56] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][200]
1-0 1
-11 1
.names data_i[41] data_i[57] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][201]
1-0 1
-11 1
.names data_i[42] data_i[58] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][202]
1-0 1
-11 1
.names data_i[43] data_i[59] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][203]
1-0 1
-11 1
.names data_i[44] data_i[60] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][204]
1-0 1
-11 1
.names data_i[45] data_i[61] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][205]
1-0 1
-11 1
.names data_i[46] data_i[62] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][206]
1-0 1
-11 1
.names data_i[47] data_i[63] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][207]
1-0 1
-11 1
.names data_i[48] data_i[64] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][208]
1-0 1
-11 1
.names data_i[49] data_i[65] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][209]
1-0 1
-11 1
.names data_i[50] data_i[66] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][210]
1-0 1
-11 1
.names data_i[51] data_i[67] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][211]
1-0 1
-11 1
.names data_i[52] data_i[68] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][212]
1-0 1
-11 1
.names data_i[53] data_i[69] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][213]
1-0 1
-11 1
.names data_i[54] data_i[70] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][214]
1-0 1
-11 1
.names data_i[55] data_i[71] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][215]
1-0 1
-11 1
.names data_i[56] data_i[72] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][216]
1-0 1
-11 1
.names data_i[57] data_i[73] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][217]
1-0 1
-11 1
.names data_i[58] data_i[74] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][218]
1-0 1
-11 1
.names data_i[59] data_i[75] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][219]
1-0 1
-11 1
.names data_i[60] data_i[76] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][220]
1-0 1
-11 1
.names data_i[61] data_i[77] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][221]
1-0 1
-11 1
.names data_i[62] data_i[78] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][222]
1-0 1
-11 1
.names data_i[63] data_i[79] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][223]
1-0 1
-11 1
.names data_i[64] data_i[80] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][224]
1-0 1
-11 1
.names data_i[65] data_i[81] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][225]
1-0 1
-11 1
.names data_i[66] data_i[82] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][226]
1-0 1
-11 1
.names data_i[67] data_i[83] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][227]
1-0 1
-11 1
.names data_i[68] data_i[84] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][228]
1-0 1
-11 1
.names data_i[69] data_i[85] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][229]
1-0 1
-11 1
.names data_i[70] data_i[86] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][230]
1-0 1
-11 1
.names data_i[71] data_i[87] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][231]
1-0 1
-11 1
.names data_i[72] data_i[88] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][232]
1-0 1
-11 1
.names data_i[73] data_i[89] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][233]
1-0 1
-11 1
.names data_i[74] data_i[90] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][234]
1-0 1
-11 1
.names data_i[75] data_i[91] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][235]
1-0 1
-11 1
.names data_i[76] data_i[92] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][236]
1-0 1
-11 1
.names data_i[77] data_i[93] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][237]
1-0 1
-11 1
.names data_i[78] data_i[94] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][238]
1-0 1
-11 1
.names data_i[79] data_i[95] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][239]
1-0 1
-11 1
.names data_i[80] data_i[96] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][240]
1-0 1
-11 1
.names data_i[81] data_i[97] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][241]
1-0 1
-11 1
.names data_i[82] data_i[98] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][242]
1-0 1
-11 1
.names data_i[83] data_i[99] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][243]
1-0 1
-11 1
.names data_i[84] data_i[100] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][244]
1-0 1
-11 1
.names data_i[85] data_i[101] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][245]
1-0 1
-11 1
.names data_i[86] data_i[102] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][246]
1-0 1
-11 1
.names data_i[87] data_i[103] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][247]
1-0 1
-11 1
.names data_i[88] data_i[104] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][248]
1-0 1
-11 1
.names data_i[89] data_i[105] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][249]
1-0 1
-11 1
.names data_i[90] data_i[106] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][250]
1-0 1
-11 1
.names data_i[91] data_i[107] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][251]
1-0 1
-11 1
.names data_i[92] data_i[108] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][252]
1-0 1
-11 1
.names data_i[93] data_i[109] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][253]
1-0 1
-11 1
.names data_i[94] data_i[110] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][254]
1-0 1
-11 1
.names data_i[95] data_i[111] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][255]
1-0 1
-11 1
.names data_i[96] data_i[112] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][256]
1-0 1
-11 1
.names data_i[97] data_i[113] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][257]
1-0 1
-11 1
.names data_i[98] data_i[114] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][258]
1-0 1
-11 1
.names data_i[99] data_i[115] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][259]
1-0 1
-11 1
.names data_i[100] data_i[116] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][100]
1-0 1
-11 1
.names data_i[101] data_i[117] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][101]
1-0 1
-11 1
.names data_i[102] data_i[118] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][102]
1-0 1
-11 1
.names data_i[103] data_i[119] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][103]
1-0 1
-11 1
.names data_i[104] data_i[120] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][104]
1-0 1
-11 1
.names data_i[105] data_i[121] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][105]
1-0 1
-11 1
.names data_i[106] data_i[122] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][106]
1-0 1
-11 1
.names data_i[107] data_i[123] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][107]
1-0 1
-11 1
.names data_i[108] data_i[124] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][108]
1-0 1
-11 1
.names data_i[109] data_i[125] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][109]
1-0 1
-11 1
.names data_i[110] data_i[126] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][110]
1-0 1
-11 1
.names data_i[111] data_i[127] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][111]
1-0 1
-11 1
.names data_i[112] data_i[128] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][112]
1-0 1
-11 1
.names data_i[113] data_i[129] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][113]
1-0 1
-11 1
.names data_i[114] data_i[130] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][114]
1-0 1
-11 1
.names data_i[115] data_i[131] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][115]
1-0 1
-11 1
.names data_i[116] data_i[132] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][116]
1-0 1
-11 1
.names data_i[117] data_i[133] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][117]
1-0 1
-11 1
.names data_i[118] data_i[134] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][118]
1-0 1
-11 1
.names data_i[119] data_i[135] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][119]
1-0 1
-11 1
.names data_i[120] data_i[136] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][120]
1-0 1
-11 1
.names data_i[121] data_i[137] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][121]
1-0 1
-11 1
.names data_i[122] data_i[138] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][122]
1-0 1
-11 1
.names data_i[123] data_i[139] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][123]
1-0 1
-11 1
.names data_i[124] data_i[140] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][124]
1-0 1
-11 1
.names data_i[125] data_i[141] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][125]
1-0 1
-11 1
.names data_i[126] data_i[142] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][126]
1-0 1
-11 1
.names data_i[127] data_i[143] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][127]
1-0 1
-11 1
.names data_i[128] data_i[144] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][128]
1-0 1
-11 1
.names data_i[129] data_i[145] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][129]
1-0 1
-11 1
.names data_i[130] data_i[146] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][130]
1-0 1
-11 1
.names data_i[131] data_i[147] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][131]
1-0 1
-11 1
.names data_i[132] data_i[148] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][132]
1-0 1
-11 1
.names data_i[133] data_i[149] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][133]
1-0 1
-11 1
.names data_i[134] data_i[150] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][134]
1-0 1
-11 1
.names data_i[135] data_i[151] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][135]
1-0 1
-11 1
.names data_i[136] data_i[152] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][136]
1-0 1
-11 1
.names data_i[137] data_i[153] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][137]
1-0 1
-11 1
.names data_i[138] data_i[154] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][138]
1-0 1
-11 1
.names data_i[139] data_i[155] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][139]
1-0 1
-11 1
.names data_i[140] data_i[156] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][140]
1-0 1
-11 1
.names data_i[141] data_i[157] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][141]
1-0 1
-11 1
.names data_i[142] data_i[158] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][142]
1-0 1
-11 1
.names data_i[143] data_i[159] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][143]
1-0 1
-11 1
.subckt $_SDFF_PP0_ C=clk D=ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_254 Q=ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 R=ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_253 Q=ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] R=ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_252 Q=ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] R=ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_251 Q=ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] R=ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2]
0 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N13
0 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N10
0 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N15 ic_9__in_chan_bsg_rr_ff_in.c_ptr.N3 ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_253
1-0 1
-11 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N16 ic_9__in_chan_bsg_rr_ff_in.c_ptr.N3 ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_252
1-0 1
-11 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[3] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N17 ic_9__in_chan_bsg_rr_ff_in.c_ptr.N3 ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_251
1-0 1
-11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N15
10 1
01 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N16
10 1
01 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N17
10 1
01 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N11
10 1
01 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N12
10 1
01 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[1]
10 1
01 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[2]
10 1
01 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr.N12 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[3]
10 1
01 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr.N13 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N3
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_254
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N10 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1]
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N11 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2]
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N10 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1]
11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N11 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2]
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3]
1- 1
-1 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2]
1- 1
-1 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y
11 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr.N12 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr.N12 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1]
1- 1
-1 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3]
1- 1
-1 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2]
1- 1
-1 1
.subckt $_SDFF_PP0_ C=clk D=ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_258 Q=ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 R=ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_257 Q=ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] R=ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_256 Q=ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] R=ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_255 Q=ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] R=ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2]
0 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N13
0 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N10
0 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N15 ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N3 ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_257
1-0 1
-11 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N16 ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N3 ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_256
1-0 1
-11 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[3] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N17 ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N3 ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_255
1-0 1
-11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N15
10 1
01 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N16
10 1
01 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N17
10 1
01 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N11
10 1
01 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N12
10 1
01 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[1]
10 1
01 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[2]
10 1
01 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N12 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[3]
10 1
01 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N13 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N3
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_258
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N10 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1]
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N11 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2]
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N10 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1]
11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N11 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2]
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3]
1- 1
-1 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2]
1- 1
-1 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y
11 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N12 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N12 $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1]
1- 1
-1 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3]
1- 1
-1 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2]
1- 1
-1 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][0] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.valid_head_o[0]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][1] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.valid_head_o[1]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.valid_head_o[2]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][3] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.valid_head_o[3]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][4] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] ic_9__in_chan_bsg_rr_ff_in.valid_head_o[4]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][7] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][3]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][4]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][0]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][9] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][1]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][0] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][11] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][15] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][16] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][7]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][9]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][0]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][11]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][15]
1-0 1
-11 1
.names $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18] ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][16]
1-0 1
-11 1
.names valid_i[9] valid_i[0] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9]
1-0 1
-11 1
.names valid_i[0] valid_i[1] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0]
1-0 1
-11 1
.names valid_i[1] valid_i[2] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11]
1-0 1
-11 1
.names valid_i[2] valid_i[3] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12]
1-0 1
-11 1
.names valid_i[3] valid_i[4] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13]
1-0 1
-11 1
.names valid_i[4] valid_i[5] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14]
1-0 1
-11 1
.names valid_i[5] valid_i[6] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15]
1-0 1
-11 1
.names valid_i[6] valid_i[7] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16]
1-0 1
-11 1
.names valid_i[7] valid_i[8] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17]
1-0 1
-11 1
.names valid_i[8] valid_i[9] ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[0] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[0]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[1] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[1]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[2] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[2]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[3] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[3]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[4] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[4]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[5] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[5]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[6] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[6]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[7] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[7]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[8] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[8]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[9] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[9]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[10] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[10]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[11] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[11]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[12] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[12]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[13] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[13]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[14] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[14]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[15] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[0] oc_4__out_chan_bm2Da.i[64] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[1] oc_4__out_chan_bm2Da.i[65] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[2] oc_4__out_chan_bm2Da.i[66] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[3] oc_4__out_chan_bm2Da.i[67] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[4] oc_4__out_chan_bm2Da.i[68] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[5] oc_4__out_chan_bm2Da.i[69] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[6] oc_4__out_chan_bm2Da.i[70] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[7] oc_4__out_chan_bm2Da.i[71] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[8] oc_4__out_chan_bm2Da.i[72] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[9] oc_4__out_chan_bm2Da.i[73] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[10] oc_4__out_chan_bm2Da.i[74] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[11] oc_4__out_chan_bm2Da.i[75] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[12] oc_4__out_chan_bm2Da.i[76] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[13] oc_4__out_chan_bm2Da.i[77] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[14] oc_4__out_chan_bm2Da.i[78] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[15] oc_4__out_chan_bm2Da.i[79] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[0] oc_4__out_chan_bm2Da.i[48] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[1] oc_4__out_chan_bm2Da.i[49] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[2] oc_4__out_chan_bm2Da.i[50] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[3] oc_4__out_chan_bm2Da.i[51] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[4] oc_4__out_chan_bm2Da.i[52] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[5] oc_4__out_chan_bm2Da.i[53] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[6] oc_4__out_chan_bm2Da.i[54] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[7] oc_4__out_chan_bm2Da.i[55] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[8] oc_4__out_chan_bm2Da.i[56] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[9] oc_4__out_chan_bm2Da.i[57] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[10] oc_4__out_chan_bm2Da.i[58] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[11] oc_4__out_chan_bm2Da.i[59] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[12] oc_4__out_chan_bm2Da.i[60] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[13] oc_4__out_chan_bm2Da.i[61] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[14] oc_4__out_chan_bm2Da.i[62] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[15] oc_4__out_chan_bm2Da.i[63] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[0] oc_4__out_chan_bm2Da.i[32] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[1] oc_4__out_chan_bm2Da.i[33] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[2] oc_4__out_chan_bm2Da.i[34] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[3] oc_4__out_chan_bm2Da.i[35] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[4] oc_4__out_chan_bm2Da.i[36] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[5] oc_4__out_chan_bm2Da.i[37] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[6] oc_4__out_chan_bm2Da.i[38] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[7] oc_4__out_chan_bm2Da.i[39] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[8] oc_4__out_chan_bm2Da.i[40] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[9] oc_4__out_chan_bm2Da.i[41] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[10] oc_4__out_chan_bm2Da.i[42] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[11] oc_4__out_chan_bm2Da.i[43] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[12] oc_4__out_chan_bm2Da.i[44] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[13] oc_4__out_chan_bm2Da.i[45] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[14] oc_4__out_chan_bm2Da.i[46] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[15] oc_4__out_chan_bm2Da.i[47] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[0] oc_4__out_chan_bm2Da.i[16] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[1] oc_4__out_chan_bm2Da.i[17] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[2] oc_4__out_chan_bm2Da.i[18] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[3] oc_4__out_chan_bm2Da.i[19] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[4] oc_4__out_chan_bm2Da.i[20] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[5] oc_4__out_chan_bm2Da.i[21] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[6] oc_4__out_chan_bm2Da.i[22] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[7] oc_4__out_chan_bm2Da.i[23] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[8] oc_4__out_chan_bm2Da.i[24] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[9] oc_4__out_chan_bm2Da.i[25] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[10] oc_4__out_chan_bm2Da.i[26] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[11] oc_4__out_chan_bm2Da.i[27] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[12] oc_4__out_chan_bm2Da.i[28] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[13] oc_4__out_chan_bm2Da.i[29] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[14] oc_4__out_chan_bm2Da.i[30] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[15] oc_4__out_chan_bm2Da.i[31] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[0] oc_4__out_chan_bm2Da.i[0] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[1] oc_4__out_chan_bm2Da.i[1] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[2] oc_4__out_chan_bm2Da.i[2] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[3] oc_4__out_chan_bm2Da.i[3] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[4] oc_4__out_chan_bm2Da.i[4] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[5] oc_4__out_chan_bm2Da.i[5] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[6] oc_4__out_chan_bm2Da.i[6] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[7] oc_4__out_chan_bm2Da.i[7] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[8] oc_4__out_chan_bm2Da.i[8] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[9] oc_4__out_chan_bm2Da.i[9] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[10] oc_4__out_chan_bm2Da.i[10] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[11] oc_4__out_chan_bm2Da.i[11] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[12] oc_4__out_chan_bm2Da.i[12] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[13] oc_4__out_chan_bm2Da.i[13] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[14] oc_4__out_chan_bm2Da.i[14] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[15] oc_4__out_chan_bm2Da.i[15] oc_4__out_chan_bsg_rr_ff_out.N101 oc_4__out_chan_bsg_rr_ff_out.data_o[15]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[16] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[0]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[17] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[1]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[18] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[2]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[19] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[3]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[20] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[4]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[21] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[5]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[22] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[6]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[23] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[7]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[24] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[8]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[25] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[9]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[26] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[10]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[27] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[11]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[28] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[12]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[29] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[13]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[30] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[14]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[31] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[0] oc_4__out_chan_bm2Da.i[0] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[1] oc_4__out_chan_bm2Da.i[1] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[2] oc_4__out_chan_bm2Da.i[2] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[3] oc_4__out_chan_bm2Da.i[3] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[4] oc_4__out_chan_bm2Da.i[4] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[5] oc_4__out_chan_bm2Da.i[5] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[6] oc_4__out_chan_bm2Da.i[6] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[7] oc_4__out_chan_bm2Da.i[7] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[8] oc_4__out_chan_bm2Da.i[8] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[9] oc_4__out_chan_bm2Da.i[9] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[10] oc_4__out_chan_bm2Da.i[10] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[11] oc_4__out_chan_bm2Da.i[11] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[12] oc_4__out_chan_bm2Da.i[12] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[13] oc_4__out_chan_bm2Da.i[13] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[14] oc_4__out_chan_bm2Da.i[14] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[15] oc_4__out_chan_bm2Da.i[15] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[0] oc_4__out_chan_bm2Da.i[64] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[1] oc_4__out_chan_bm2Da.i[65] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[2] oc_4__out_chan_bm2Da.i[66] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[3] oc_4__out_chan_bm2Da.i[67] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[4] oc_4__out_chan_bm2Da.i[68] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[5] oc_4__out_chan_bm2Da.i[69] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[6] oc_4__out_chan_bm2Da.i[70] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[7] oc_4__out_chan_bm2Da.i[71] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[8] oc_4__out_chan_bm2Da.i[72] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[9] oc_4__out_chan_bm2Da.i[73] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[10] oc_4__out_chan_bm2Da.i[74] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[11] oc_4__out_chan_bm2Da.i[75] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[12] oc_4__out_chan_bm2Da.i[76] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[13] oc_4__out_chan_bm2Da.i[77] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[14] oc_4__out_chan_bm2Da.i[78] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[15] oc_4__out_chan_bm2Da.i[79] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[0] oc_4__out_chan_bm2Da.i[48] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[1] oc_4__out_chan_bm2Da.i[49] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[2] oc_4__out_chan_bm2Da.i[50] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[3] oc_4__out_chan_bm2Da.i[51] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[4] oc_4__out_chan_bm2Da.i[52] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[5] oc_4__out_chan_bm2Da.i[53] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[6] oc_4__out_chan_bm2Da.i[54] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[7] oc_4__out_chan_bm2Da.i[55] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[8] oc_4__out_chan_bm2Da.i[56] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[9] oc_4__out_chan_bm2Da.i[57] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[10] oc_4__out_chan_bm2Da.i[58] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[11] oc_4__out_chan_bm2Da.i[59] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[12] oc_4__out_chan_bm2Da.i[60] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[13] oc_4__out_chan_bm2Da.i[61] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[14] oc_4__out_chan_bm2Da.i[62] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[15] oc_4__out_chan_bm2Da.i[63] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[0] oc_4__out_chan_bm2Da.i[32] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[1] oc_4__out_chan_bm2Da.i[33] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[2] oc_4__out_chan_bm2Da.i[34] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[3] oc_4__out_chan_bm2Da.i[35] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[4] oc_4__out_chan_bm2Da.i[36] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[5] oc_4__out_chan_bm2Da.i[37] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[6] oc_4__out_chan_bm2Da.i[38] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[7] oc_4__out_chan_bm2Da.i[39] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[8] oc_4__out_chan_bm2Da.i[40] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[9] oc_4__out_chan_bm2Da.i[41] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[10] oc_4__out_chan_bm2Da.i[42] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[11] oc_4__out_chan_bm2Da.i[43] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[12] oc_4__out_chan_bm2Da.i[44] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[13] oc_4__out_chan_bm2Da.i[45] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[14] oc_4__out_chan_bm2Da.i[46] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[15] oc_4__out_chan_bm2Da.i[47] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[0] oc_4__out_chan_bm2Da.i[16] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[1] oc_4__out_chan_bm2Da.i[17] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[2] oc_4__out_chan_bm2Da.i[18] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[3] oc_4__out_chan_bm2Da.i[19] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[4] oc_4__out_chan_bm2Da.i[20] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[5] oc_4__out_chan_bm2Da.i[21] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[6] oc_4__out_chan_bm2Da.i[22] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[7] oc_4__out_chan_bm2Da.i[23] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[8] oc_4__out_chan_bm2Da.i[24] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[9] oc_4__out_chan_bm2Da.i[25] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[10] oc_4__out_chan_bm2Da.i[26] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[11] oc_4__out_chan_bm2Da.i[27] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[12] oc_4__out_chan_bm2Da.i[28] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[13] oc_4__out_chan_bm2Da.i[29] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[14] oc_4__out_chan_bm2Da.i[30] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[15] oc_4__out_chan_bm2Da.i[31] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[0] oc_4__out_chan_bm2Da.i[0] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[16]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[1] oc_4__out_chan_bm2Da.i[1] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[17]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[2] oc_4__out_chan_bm2Da.i[2] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[18]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[3] oc_4__out_chan_bm2Da.i[3] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[19]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[4] oc_4__out_chan_bm2Da.i[4] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[20]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[5] oc_4__out_chan_bm2Da.i[5] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[21]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[6] oc_4__out_chan_bm2Da.i[6] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[22]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[7] oc_4__out_chan_bm2Da.i[7] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[23]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[8] oc_4__out_chan_bm2Da.i[8] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[24]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[9] oc_4__out_chan_bm2Da.i[9] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[25]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[10] oc_4__out_chan_bm2Da.i[10] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[26]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[11] oc_4__out_chan_bm2Da.i[11] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[27]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[12] oc_4__out_chan_bm2Da.i[12] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[28]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[13] oc_4__out_chan_bm2Da.i[13] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[29]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[14] oc_4__out_chan_bm2Da.i[14] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[30]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[15] oc_4__out_chan_bm2Da.i[15] oc_4__out_chan_bsg_rr_ff_out.N108 oc_4__out_chan_bsg_rr_ff_out.data_o[31]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[32] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[0]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[33] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[1]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[34] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[2]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[35] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[3]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[36] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[4]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[37] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[5]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[38] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[6]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[39] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[7]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[40] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[8]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[41] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[9]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[42] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[10]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[43] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[11]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[44] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[12]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[45] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[13]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[46] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[14]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[47] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[0] oc_4__out_chan_bm2Da.i[16] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[1] oc_4__out_chan_bm2Da.i[17] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[2] oc_4__out_chan_bm2Da.i[18] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[3] oc_4__out_chan_bm2Da.i[19] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[4] oc_4__out_chan_bm2Da.i[20] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[5] oc_4__out_chan_bm2Da.i[21] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[6] oc_4__out_chan_bm2Da.i[22] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[7] oc_4__out_chan_bm2Da.i[23] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[8] oc_4__out_chan_bm2Da.i[24] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[9] oc_4__out_chan_bm2Da.i[25] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[10] oc_4__out_chan_bm2Da.i[26] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[11] oc_4__out_chan_bm2Da.i[27] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[12] oc_4__out_chan_bm2Da.i[28] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[13] oc_4__out_chan_bm2Da.i[29] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[14] oc_4__out_chan_bm2Da.i[30] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[15] oc_4__out_chan_bm2Da.i[31] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[0] oc_4__out_chan_bm2Da.i[0] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[1] oc_4__out_chan_bm2Da.i[1] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[2] oc_4__out_chan_bm2Da.i[2] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[3] oc_4__out_chan_bm2Da.i[3] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[4] oc_4__out_chan_bm2Da.i[4] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[5] oc_4__out_chan_bm2Da.i[5] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[6] oc_4__out_chan_bm2Da.i[6] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[7] oc_4__out_chan_bm2Da.i[7] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[8] oc_4__out_chan_bm2Da.i[8] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[9] oc_4__out_chan_bm2Da.i[9] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[10] oc_4__out_chan_bm2Da.i[10] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[11] oc_4__out_chan_bm2Da.i[11] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[12] oc_4__out_chan_bm2Da.i[12] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[13] oc_4__out_chan_bm2Da.i[13] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[14] oc_4__out_chan_bm2Da.i[14] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[15] oc_4__out_chan_bm2Da.i[15] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[0] oc_4__out_chan_bm2Da.i[64] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[1] oc_4__out_chan_bm2Da.i[65] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[2] oc_4__out_chan_bm2Da.i[66] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[3] oc_4__out_chan_bm2Da.i[67] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[4] oc_4__out_chan_bm2Da.i[68] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[5] oc_4__out_chan_bm2Da.i[69] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[6] oc_4__out_chan_bm2Da.i[70] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[7] oc_4__out_chan_bm2Da.i[71] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[8] oc_4__out_chan_bm2Da.i[72] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[9] oc_4__out_chan_bm2Da.i[73] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[10] oc_4__out_chan_bm2Da.i[74] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[11] oc_4__out_chan_bm2Da.i[75] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[12] oc_4__out_chan_bm2Da.i[76] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[13] oc_4__out_chan_bm2Da.i[77] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[14] oc_4__out_chan_bm2Da.i[78] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[15] oc_4__out_chan_bm2Da.i[79] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[0] oc_4__out_chan_bm2Da.i[48] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[1] oc_4__out_chan_bm2Da.i[49] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[2] oc_4__out_chan_bm2Da.i[50] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[3] oc_4__out_chan_bm2Da.i[51] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[4] oc_4__out_chan_bm2Da.i[52] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[5] oc_4__out_chan_bm2Da.i[53] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[6] oc_4__out_chan_bm2Da.i[54] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[7] oc_4__out_chan_bm2Da.i[55] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[8] oc_4__out_chan_bm2Da.i[56] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[9] oc_4__out_chan_bm2Da.i[57] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[10] oc_4__out_chan_bm2Da.i[58] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[11] oc_4__out_chan_bm2Da.i[59] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[12] oc_4__out_chan_bm2Da.i[60] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[13] oc_4__out_chan_bm2Da.i[61] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[14] oc_4__out_chan_bm2Da.i[62] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[15] oc_4__out_chan_bm2Da.i[63] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[0] oc_4__out_chan_bm2Da.i[32] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[1] oc_4__out_chan_bm2Da.i[33] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[2] oc_4__out_chan_bm2Da.i[34] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[3] oc_4__out_chan_bm2Da.i[35] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[4] oc_4__out_chan_bm2Da.i[36] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[5] oc_4__out_chan_bm2Da.i[37] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[6] oc_4__out_chan_bm2Da.i[38] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[7] oc_4__out_chan_bm2Da.i[39] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[8] oc_4__out_chan_bm2Da.i[40] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[9] oc_4__out_chan_bm2Da.i[41] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[10] oc_4__out_chan_bm2Da.i[42] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[11] oc_4__out_chan_bm2Da.i[43] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[12] oc_4__out_chan_bm2Da.i[44] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[13] oc_4__out_chan_bm2Da.i[45] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[14] oc_4__out_chan_bm2Da.i[46] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[15] oc_4__out_chan_bm2Da.i[47] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[0] oc_4__out_chan_bm2Da.i[16] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[1] oc_4__out_chan_bm2Da.i[17] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[2] oc_4__out_chan_bm2Da.i[18] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[3] oc_4__out_chan_bm2Da.i[19] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[4] oc_4__out_chan_bm2Da.i[20] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[5] oc_4__out_chan_bm2Da.i[21] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[6] oc_4__out_chan_bm2Da.i[22] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[7] oc_4__out_chan_bm2Da.i[23] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[8] oc_4__out_chan_bm2Da.i[24] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[9] oc_4__out_chan_bm2Da.i[25] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[10] oc_4__out_chan_bm2Da.i[26] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[11] oc_4__out_chan_bm2Da.i[27] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[12] oc_4__out_chan_bm2Da.i[28] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[13] oc_4__out_chan_bm2Da.i[29] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[14] oc_4__out_chan_bm2Da.i[30] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[15] oc_4__out_chan_bm2Da.i[31] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[0] oc_4__out_chan_bm2Da.i[0] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[32]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[1] oc_4__out_chan_bm2Da.i[1] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[33]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[2] oc_4__out_chan_bm2Da.i[2] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[34]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[3] oc_4__out_chan_bm2Da.i[3] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[35]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[4] oc_4__out_chan_bm2Da.i[4] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[36]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[5] oc_4__out_chan_bm2Da.i[5] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[37]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[6] oc_4__out_chan_bm2Da.i[6] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[38]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[7] oc_4__out_chan_bm2Da.i[7] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[39]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[8] oc_4__out_chan_bm2Da.i[8] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[40]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[9] oc_4__out_chan_bm2Da.i[9] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[41]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[10] oc_4__out_chan_bm2Da.i[10] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[42]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[11] oc_4__out_chan_bm2Da.i[11] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[43]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[12] oc_4__out_chan_bm2Da.i[12] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[44]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[13] oc_4__out_chan_bm2Da.i[13] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[45]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[14] oc_4__out_chan_bm2Da.i[14] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[46]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[15] oc_4__out_chan_bm2Da.i[15] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[47]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[48] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[0]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[49] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[1]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[50] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[2]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[51] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[3]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[52] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[4]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[53] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[5]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[54] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[6]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[55] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[7]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[56] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[8]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[57] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[9]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[58] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[10]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[59] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[11]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[60] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[12]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[61] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[13]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[62] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[14]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[63] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[0] oc_4__out_chan_bm2Da.i[32] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[1] oc_4__out_chan_bm2Da.i[33] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[2] oc_4__out_chan_bm2Da.i[34] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[3] oc_4__out_chan_bm2Da.i[35] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[4] oc_4__out_chan_bm2Da.i[36] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[5] oc_4__out_chan_bm2Da.i[37] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[6] oc_4__out_chan_bm2Da.i[38] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[7] oc_4__out_chan_bm2Da.i[39] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[8] oc_4__out_chan_bm2Da.i[40] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[9] oc_4__out_chan_bm2Da.i[41] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[10] oc_4__out_chan_bm2Da.i[42] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[11] oc_4__out_chan_bm2Da.i[43] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[12] oc_4__out_chan_bm2Da.i[44] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[13] oc_4__out_chan_bm2Da.i[45] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[14] oc_4__out_chan_bm2Da.i[46] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[15] oc_4__out_chan_bm2Da.i[47] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[0] oc_4__out_chan_bm2Da.i[16] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[1] oc_4__out_chan_bm2Da.i[17] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[2] oc_4__out_chan_bm2Da.i[18] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[3] oc_4__out_chan_bm2Da.i[19] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[4] oc_4__out_chan_bm2Da.i[20] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[5] oc_4__out_chan_bm2Da.i[21] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[6] oc_4__out_chan_bm2Da.i[22] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[7] oc_4__out_chan_bm2Da.i[23] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[8] oc_4__out_chan_bm2Da.i[24] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[9] oc_4__out_chan_bm2Da.i[25] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[10] oc_4__out_chan_bm2Da.i[26] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[11] oc_4__out_chan_bm2Da.i[27] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[12] oc_4__out_chan_bm2Da.i[28] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[13] oc_4__out_chan_bm2Da.i[29] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[14] oc_4__out_chan_bm2Da.i[30] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[15] oc_4__out_chan_bm2Da.i[31] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[0] oc_4__out_chan_bm2Da.i[0] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[1] oc_4__out_chan_bm2Da.i[1] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[2] oc_4__out_chan_bm2Da.i[2] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[3] oc_4__out_chan_bm2Da.i[3] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[4] oc_4__out_chan_bm2Da.i[4] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[5] oc_4__out_chan_bm2Da.i[5] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[6] oc_4__out_chan_bm2Da.i[6] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[7] oc_4__out_chan_bm2Da.i[7] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[8] oc_4__out_chan_bm2Da.i[8] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[9] oc_4__out_chan_bm2Da.i[9] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[10] oc_4__out_chan_bm2Da.i[10] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[11] oc_4__out_chan_bm2Da.i[11] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[12] oc_4__out_chan_bm2Da.i[12] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[13] oc_4__out_chan_bm2Da.i[13] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[14] oc_4__out_chan_bm2Da.i[14] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[15] oc_4__out_chan_bm2Da.i[15] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[0] oc_4__out_chan_bm2Da.i[64] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[1] oc_4__out_chan_bm2Da.i[65] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[2] oc_4__out_chan_bm2Da.i[66] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[3] oc_4__out_chan_bm2Da.i[67] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[4] oc_4__out_chan_bm2Da.i[68] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[5] oc_4__out_chan_bm2Da.i[69] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[6] oc_4__out_chan_bm2Da.i[70] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[7] oc_4__out_chan_bm2Da.i[71] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[8] oc_4__out_chan_bm2Da.i[72] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[9] oc_4__out_chan_bm2Da.i[73] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[10] oc_4__out_chan_bm2Da.i[74] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[11] oc_4__out_chan_bm2Da.i[75] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[12] oc_4__out_chan_bm2Da.i[76] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[13] oc_4__out_chan_bm2Da.i[77] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[14] oc_4__out_chan_bm2Da.i[78] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[15] oc_4__out_chan_bm2Da.i[79] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[0] oc_4__out_chan_bm2Da.i[48] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[1] oc_4__out_chan_bm2Da.i[49] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[2] oc_4__out_chan_bm2Da.i[50] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[3] oc_4__out_chan_bm2Da.i[51] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[4] oc_4__out_chan_bm2Da.i[52] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[5] oc_4__out_chan_bm2Da.i[53] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[6] oc_4__out_chan_bm2Da.i[54] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[7] oc_4__out_chan_bm2Da.i[55] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[8] oc_4__out_chan_bm2Da.i[56] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[9] oc_4__out_chan_bm2Da.i[57] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[10] oc_4__out_chan_bm2Da.i[58] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[11] oc_4__out_chan_bm2Da.i[59] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[12] oc_4__out_chan_bm2Da.i[60] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[13] oc_4__out_chan_bm2Da.i[61] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[14] oc_4__out_chan_bm2Da.i[62] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[15] oc_4__out_chan_bm2Da.i[63] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[0] oc_4__out_chan_bm2Da.i[32] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[1] oc_4__out_chan_bm2Da.i[33] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[2] oc_4__out_chan_bm2Da.i[34] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[3] oc_4__out_chan_bm2Da.i[35] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[4] oc_4__out_chan_bm2Da.i[36] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[5] oc_4__out_chan_bm2Da.i[37] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[6] oc_4__out_chan_bm2Da.i[38] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[7] oc_4__out_chan_bm2Da.i[39] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[8] oc_4__out_chan_bm2Da.i[40] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[9] oc_4__out_chan_bm2Da.i[41] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[10] oc_4__out_chan_bm2Da.i[42] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[11] oc_4__out_chan_bm2Da.i[43] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[12] oc_4__out_chan_bm2Da.i[44] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[13] oc_4__out_chan_bm2Da.i[45] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[14] oc_4__out_chan_bm2Da.i[46] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[15] oc_4__out_chan_bm2Da.i[47] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[0] oc_4__out_chan_bm2Da.i[16] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[48]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[1] oc_4__out_chan_bm2Da.i[17] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[49]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[2] oc_4__out_chan_bm2Da.i[18] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[50]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[3] oc_4__out_chan_bm2Da.i[19] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[51]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[4] oc_4__out_chan_bm2Da.i[20] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[52]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[5] oc_4__out_chan_bm2Da.i[21] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[53]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[6] oc_4__out_chan_bm2Da.i[22] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[54]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[7] oc_4__out_chan_bm2Da.i[23] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[55]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[8] oc_4__out_chan_bm2Da.i[24] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[56]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[9] oc_4__out_chan_bm2Da.i[25] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[57]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[10] oc_4__out_chan_bm2Da.i[26] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[58]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[11] oc_4__out_chan_bm2Da.i[27] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[59]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[12] oc_4__out_chan_bm2Da.i[28] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[60]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[13] oc_4__out_chan_bm2Da.i[29] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[61]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[14] oc_4__out_chan_bm2Da.i[30] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[62]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[15] oc_4__out_chan_bm2Da.i[31] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[63]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[64] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[0]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[65] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[1]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[66] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[2]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[67] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[3]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[68] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[4]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[69] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[5]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[70] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[6]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[71] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[7]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[72] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[8]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[73] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[9]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[74] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[10]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[75] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[11]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[76] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[12]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[77] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[13]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[78] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[14]
1-0 1
-11 1
.names $false oc_4__out_chan_bm2Da.i[79] oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[0] oc_4__out_chan_bm2Da.i[48] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[1] oc_4__out_chan_bm2Da.i[49] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[2] oc_4__out_chan_bm2Da.i[50] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[3] oc_4__out_chan_bm2Da.i[51] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[4] oc_4__out_chan_bm2Da.i[52] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[5] oc_4__out_chan_bm2Da.i[53] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[6] oc_4__out_chan_bm2Da.i[54] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[7] oc_4__out_chan_bm2Da.i[55] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[8] oc_4__out_chan_bm2Da.i[56] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[9] oc_4__out_chan_bm2Da.i[57] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[10] oc_4__out_chan_bm2Da.i[58] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[11] oc_4__out_chan_bm2Da.i[59] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[12] oc_4__out_chan_bm2Da.i[60] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[13] oc_4__out_chan_bm2Da.i[61] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[14] oc_4__out_chan_bm2Da.i[62] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[15] oc_4__out_chan_bm2Da.i[63] oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[0] oc_4__out_chan_bm2Da.i[32] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[1] oc_4__out_chan_bm2Da.i[33] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[2] oc_4__out_chan_bm2Da.i[34] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[3] oc_4__out_chan_bm2Da.i[35] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[4] oc_4__out_chan_bm2Da.i[36] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[5] oc_4__out_chan_bm2Da.i[37] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[6] oc_4__out_chan_bm2Da.i[38] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[7] oc_4__out_chan_bm2Da.i[39] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[8] oc_4__out_chan_bm2Da.i[40] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[9] oc_4__out_chan_bm2Da.i[41] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[10] oc_4__out_chan_bm2Da.i[42] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[11] oc_4__out_chan_bm2Da.i[43] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[12] oc_4__out_chan_bm2Da.i[44] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[13] oc_4__out_chan_bm2Da.i[45] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[14] oc_4__out_chan_bm2Da.i[46] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[15] oc_4__out_chan_bm2Da.i[47] oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[0] oc_4__out_chan_bm2Da.i[16] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[1] oc_4__out_chan_bm2Da.i[17] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[2] oc_4__out_chan_bm2Da.i[18] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[3] oc_4__out_chan_bm2Da.i[19] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[4] oc_4__out_chan_bm2Da.i[20] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[5] oc_4__out_chan_bm2Da.i[21] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[6] oc_4__out_chan_bm2Da.i[22] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[7] oc_4__out_chan_bm2Da.i[23] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[8] oc_4__out_chan_bm2Da.i[24] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[9] oc_4__out_chan_bm2Da.i[25] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[10] oc_4__out_chan_bm2Da.i[26] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[11] oc_4__out_chan_bm2Da.i[27] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[12] oc_4__out_chan_bm2Da.i[28] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[13] oc_4__out_chan_bm2Da.i[29] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[14] oc_4__out_chan_bm2Da.i[30] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[15] oc_4__out_chan_bm2Da.i[31] oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[0] oc_4__out_chan_bm2Da.i[0] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[1] oc_4__out_chan_bm2Da.i[1] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[2] oc_4__out_chan_bm2Da.i[2] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[3] oc_4__out_chan_bm2Da.i[3] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[4] oc_4__out_chan_bm2Da.i[4] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[5] oc_4__out_chan_bm2Da.i[5] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[6] oc_4__out_chan_bm2Da.i[6] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[7] oc_4__out_chan_bm2Da.i[7] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[8] oc_4__out_chan_bm2Da.i[8] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[9] oc_4__out_chan_bm2Da.i[9] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[10] oc_4__out_chan_bm2Da.i[10] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[11] oc_4__out_chan_bm2Da.i[11] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[12] oc_4__out_chan_bm2Da.i[12] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[13] oc_4__out_chan_bm2Da.i[13] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[14] oc_4__out_chan_bm2Da.i[14] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[15] oc_4__out_chan_bm2Da.i[15] oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[0] oc_4__out_chan_bm2Da.i[64] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[1] oc_4__out_chan_bm2Da.i[65] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[2] oc_4__out_chan_bm2Da.i[66] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[3] oc_4__out_chan_bm2Da.i[67] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[4] oc_4__out_chan_bm2Da.i[68] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[5] oc_4__out_chan_bm2Da.i[69] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[6] oc_4__out_chan_bm2Da.i[70] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[7] oc_4__out_chan_bm2Da.i[71] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[8] oc_4__out_chan_bm2Da.i[72] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[9] oc_4__out_chan_bm2Da.i[73] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[10] oc_4__out_chan_bm2Da.i[74] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[11] oc_4__out_chan_bm2Da.i[75] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[12] oc_4__out_chan_bm2Da.i[76] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[13] oc_4__out_chan_bm2Da.i[77] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[14] oc_4__out_chan_bm2Da.i[78] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[15] oc_4__out_chan_bm2Da.i[79] oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[0] oc_4__out_chan_bm2Da.i[48] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[1] oc_4__out_chan_bm2Da.i[49] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[2] oc_4__out_chan_bm2Da.i[50] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[3] oc_4__out_chan_bm2Da.i[51] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[4] oc_4__out_chan_bm2Da.i[52] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[5] oc_4__out_chan_bm2Da.i[53] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[6] oc_4__out_chan_bm2Da.i[54] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[7] oc_4__out_chan_bm2Da.i[55] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[8] oc_4__out_chan_bm2Da.i[56] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[8]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[9] oc_4__out_chan_bm2Da.i[57] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[9]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[10] oc_4__out_chan_bm2Da.i[58] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[10]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[11] oc_4__out_chan_bm2Da.i[59] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[11]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[12] oc_4__out_chan_bm2Da.i[60] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[12]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[13] oc_4__out_chan_bm2Da.i[61] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[13]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[14] oc_4__out_chan_bm2Da.i[62] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[14]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[15] oc_4__out_chan_bm2Da.i[63] oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[15]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[0] oc_4__out_chan_bm2Da.i[32] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[64]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[1] oc_4__out_chan_bm2Da.i[33] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[65]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[2] oc_4__out_chan_bm2Da.i[34] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[66]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[3] oc_4__out_chan_bm2Da.i[35] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[67]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[4] oc_4__out_chan_bm2Da.i[36] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[68]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[5] oc_4__out_chan_bm2Da.i[37] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[69]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[6] oc_4__out_chan_bm2Da.i[38] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[70]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[7] oc_4__out_chan_bm2Da.i[39] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[71]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[8] oc_4__out_chan_bm2Da.i[40] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[72]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[9] oc_4__out_chan_bm2Da.i[41] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[73]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[10] oc_4__out_chan_bm2Da.i[42] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[74]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[11] oc_4__out_chan_bm2Da.i[43] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[75]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[12] oc_4__out_chan_bm2Da.i[44] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[76]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[13] oc_4__out_chan_bm2Da.i[45] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[77]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[14] oc_4__out_chan_bm2Da.i[46] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[78]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[15] oc_4__out_chan_bm2Da.i[47] oc_4__out_chan_bsg_rr_ff_out.N116 oc_4__out_chan_bsg_rr_ff_out.data_o[79]
1-0 1
-11 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] oc_4__out_chan_bsg_rr_ff_out.N1
0 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] oc_4__out_chan_bsg_rr_ff_out.N0
0 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] oc_4__out_chan_bsg_rr_ff_out.N10
0 1
.names oc_4__out_chan_bsg_rr_ff_out.N136 oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] oc_4__out_chan_bsg_rr_ff_out.N108
11 1
.names oc_4__out_chan_bsg_rr_ff_out.N133 oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] oc_4__out_chan_bsg_rr_ff_out.N101
11 1
.names oc_4__out_chan_bsg_rr_ff_out.N134 oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] oc_4__out_chan_bsg_rr_ff_out.N100
11 1
.names oc_4__out_chan_bsg_rr_ff_out.N135 oc_4__out_chan_bsg_rr_ff_out.N10 oc_4__out_chan_bsg_rr_ff_out.N105
11 1
.names oc_4__out_chan_bsg_rr_ff_out.N136 oc_4__out_chan_bsg_rr_ff_out.N10 oc_4__out_chan_bsg_rr_ff_out.N104
11 1
.names oc_4__out_chan_bsg_rr_ff_out.N133 oc_4__out_chan_bsg_rr_ff_out.N10 oc_4__out_chan_bsg_rr_ff_out.N103
11 1
.names oc_4__out_chan_bsg_rr_ff_out.N134 oc_4__out_chan_bsg_rr_ff_out.N10 oc_4__out_chan_bsg_rr_ff_out.N102
11 1
.names oc_4__out_chan_bsg_rr_ff_out.N135 oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] oc_4__out_chan_bsg_rr_ff_out.N116
11 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] oc_4__out_chan_bsg_rr_ff_out.N135
11 1
.names oc_4__out_chan_bsg_rr_ff_out.N1 oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] oc_4__out_chan_bsg_rr_ff_out.N136
11 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] oc_4__out_chan_bsg_rr_ff_out.N0 oc_4__out_chan_bsg_rr_ff_out.N133
11 1
.names oc_4__out_chan_bsg_rr_ff_out.N1 oc_4__out_chan_bsg_rr_ff_out.N0 oc_4__out_chan_bsg_rr_ff_out.N134
11 1
.names brrf2fm.and_scan.i[0] $false oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][0]
1-0 1
-11 1
.names brrf2fm.and_scan.i[0] brrf2fm.and_scan.o[4] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][5]
1-0 1
-11 1
.names brrf2fm.and_scan.o[1] brrf2fm.and_scan.i[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1]
1-0 1
-11 1
.names brrf2fm.and_scan.o[2] brrf2fm.and_scan.o[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2]
1-0 1
-11 1
.names brrf2fm.and_scan.o[3] brrf2fm.and_scan.o[2] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][3]
1-0 1
-11 1
.names brrf2fm.and_scan.o[4] brrf2fm.and_scan.o[3] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1] $false oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][0] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][5] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][3] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][5]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][4] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][6]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][5] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][3] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][4] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][5] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][1] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] oc_4__out_chan_bsg_rr_ff_out.valid_o[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][6] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][2] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] oc_4__out_chan_bsg_rr_ff_out.valid_o[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][7] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][3] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] oc_4__out_chan_bsg_rr_ff_out.valid_o[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][3] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][4] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] oc_4__out_chan_bsg_rr_ff_out.valid_o[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][4] $flatten\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][5] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] oc_4__out_chan_bsg_rr_ff_out.valid_o[4]
1-0 1
-11 1
.subckt $_SDFF_PP0_ C=clk D=oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_8 Q=oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] R=oc_4__out_chan_bsg_rr_ff_out.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_7 Q=oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] R=oc_4__out_chan_bsg_rr_ff_out.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_6 Q=oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] R=oc_4__out_chan_bsg_rr_ff_out.c_ptr.N0
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N8
0 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1]
0 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N11
0 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N12 oc_4__out_chan_bsg_rr_ff_out.c_ptr.N3 oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_8
1-0 1
-11 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N13 oc_4__out_chan_bsg_rr_ff_out.c_ptr.N3 oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_7
1-0 1
-11 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[2] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N14 oc_4__out_chan_bsg_rr_ff_out.c_ptr.N3 oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_6
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N13
10 1
01 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N14
10 1
01 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N12
10 1
01 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1]
10 1
01 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2]
10 1
01 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0]
11 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1]
11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N9
10 1
01 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N10
10 1
01 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[1]
10 1
01 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[2]
10 1
01 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr.N11 $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N3
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N8 oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[0]
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N9 $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N10 $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N8 $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N9 $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] oc_4__out_chan_bsg_rr_ff_out.c_ptr.N10 $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y
11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1]
1- 1
-1 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2]
11 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1]
1- 1
-1 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.subckt $_SDFF_PP0_ C=clk D=oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_11 Q=oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] R=oc_4__out_chan_bsg_rr_ff_out.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_10 Q=oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] R=oc_4__out_chan_bsg_rr_ff_out.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_9 Q=oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] R=oc_4__out_chan_bsg_rr_ff_out.c_ptr.N0
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N11
0 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N12 oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N3 oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_11
1-0 1
-11 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N13 oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N3 oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_10
1-0 1
-11 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[2] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N14 oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N3 oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_9
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N13
10 1
01 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N14
10 1
01 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N12
10 1
01 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1]
10 1
01 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2]
10 1
01 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0]
11 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1]
11 1
.names oc_4__out_chan_bsg_rr_ff_out.N0 oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N9
10 1
01 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N10
10 1
01 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[1]
10 1
01 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[2]
10 1
01 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N11 $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N3
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] oc_4__out_chan_bsg_rr_ff_out.N1 oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[0]
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N9 $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N10 $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] oc_4__out_chan_bsg_rr_ff_out.N1 $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N9 $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N10 $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y
11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1]
1- 1
-1 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2]
11 1
.names oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] oc_4__out_chan_bsg_rr_ff_out.N133 $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1]
1- 1
-1 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] oc_4__out_chan_bsg_rr_ff_out.ready_head_o[0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] oc_4__out_chan_bsg_rr_ff_out.ready_head_o[1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] oc_4__out_chan_bsg_rr_ff_out.ready_head_o[2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][3] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][7] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] oc_4__out_chan_bsg_rr_ff_out.ready_head_o[3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][8] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] oc_4__out_chan_bsg_rr_ff_out.ready_head_o[4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][2]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][3]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][9] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][7]
1-0 1
-11 1
.names $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] $false oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][8]
1-0 1
-11 1
.names ready_i[4] ready_i[0] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4]
1-0 1
-11 1
.names ready_i[0] ready_i[1] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0]
1-0 1
-11 1
.names ready_i[1] ready_i[2] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1]
1-0 1
-11 1
.names ready_i[2] ready_i[3] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2]
1-0 1
-11 1
.names ready_i[3] ready_i[4] oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3]
1-0 1
-11 1
.names ready_i[4] $false oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][9]
1-0 1
-11 1
.end

.model bsg_rr_f2f_input_width_p16_num_in_p10_middle_meet_p5
.inputs clk reset valid_i[0] valid_i[1] valid_i[2] valid_i[3] valid_i[4] valid_i[5] valid_i[6] valid_i[7] valid_i[8] valid_i[9] data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_i[10] data_i[11] data_i[12] data_i[13] data_i[14] data_i[15] data_i[16] data_i[17] data_i[18] data_i[19] data_i[20] data_i[21] data_i[22] data_i[23] data_i[24] data_i[25] data_i[26] data_i[27] data_i[28] data_i[29] data_i[30] data_i[31] data_i[32] data_i[33] data_i[34] data_i[35] data_i[36] data_i[37] data_i[38] data_i[39] data_i[40] data_i[41] data_i[42] data_i[43] data_i[44] data_i[45] data_i[46] data_i[47] data_i[48] data_i[49] data_i[50] data_i[51] data_i[52] data_i[53] data_i[54] data_i[55] data_i[56] data_i[57] data_i[58] data_i[59] data_i[60] data_i[61] data_i[62] data_i[63] data_i[64] data_i[65] data_i[66] data_i[67] data_i[68] data_i[69] data_i[70] data_i[71] data_i[72] data_i[73] data_i[74] data_i[75] data_i[76] data_i[77] data_i[78] data_i[79] data_i[80] data_i[81] data_i[82] data_i[83] data_i[84] data_i[85] data_i[86] data_i[87] data_i[88] data_i[89] data_i[90] data_i[91] data_i[92] data_i[93] data_i[94] data_i[95] data_i[96] data_i[97] data_i[98] data_i[99] data_i[100] data_i[101] data_i[102] data_i[103] data_i[104] data_i[105] data_i[106] data_i[107] data_i[108] data_i[109] data_i[110] data_i[111] data_i[112] data_i[113] data_i[114] data_i[115] data_i[116] data_i[117] data_i[118] data_i[119] data_i[120] data_i[121] data_i[122] data_i[123] data_i[124] data_i[125] data_i[126] data_i[127] data_i[128] data_i[129] data_i[130] data_i[131] data_i[132] data_i[133] data_i[134] data_i[135] data_i[136] data_i[137] data_i[138] data_i[139] data_i[140] data_i[141] data_i[142] data_i[143] data_i[144] data_i[145] data_i[146] data_i[147] data_i[148] data_i[149] data_i[150] data_i[151] data_i[152] data_i[153] data_i[154] data_i[155] data_i[156] data_i[157] data_i[158] data_i[159] go_channels_i[0] go_channels_i[1] go_channels_i[2] go_channels_i[3] go_channels_i[4] go_cnt_i[0] go_cnt_i[1] go_cnt_i[2]
.outputs data_head_o[0] data_head_o[1] data_head_o[2] data_head_o[3] data_head_o[4] data_head_o[5] data_head_o[6] data_head_o[7] data_head_o[8] data_head_o[9] data_head_o[10] data_head_o[11] data_head_o[12] data_head_o[13] data_head_o[14] data_head_o[15] data_head_o[16] data_head_o[17] data_head_o[18] data_head_o[19] data_head_o[20] data_head_o[21] data_head_o[22] data_head_o[23] data_head_o[24] data_head_o[25] data_head_o[26] data_head_o[27] data_head_o[28] data_head_o[29] data_head_o[30] data_head_o[31] data_head_o[32] data_head_o[33] data_head_o[34] data_head_o[35] data_head_o[36] data_head_o[37] data_head_o[38] data_head_o[39] data_head_o[40] data_head_o[41] data_head_o[42] data_head_o[43] data_head_o[44] data_head_o[45] data_head_o[46] data_head_o[47] data_head_o[48] data_head_o[49] data_head_o[50] data_head_o[51] data_head_o[52] data_head_o[53] data_head_o[54] data_head_o[55] data_head_o[56] data_head_o[57] data_head_o[58] data_head_o[59] data_head_o[60] data_head_o[61] data_head_o[62] data_head_o[63] data_head_o[64] data_head_o[65] data_head_o[66] data_head_o[67] data_head_o[68] data_head_o[69] data_head_o[70] data_head_o[71] data_head_o[72] data_head_o[73] data_head_o[74] data_head_o[75] data_head_o[76] data_head_o[77] data_head_o[78] data_head_o[79] valid_head_o[0] valid_head_o[1] valid_head_o[2] valid_head_o[3] valid_head_o[4] yumi_o[0] yumi_o[1] yumi_o[2] yumi_o[3] yumi_o[4] yumi_o[5] yumi_o[6] yumi_o[7] yumi_o[8] yumi_o[9]
.names $false
.names $true
1
.names $undef
.subckt $_SDFF_PP0_ C=clk D=c_ptr.N14 Q=c_ptr.N9 R=reset
.subckt $_SDFF_PP0_ C=clk D=c_ptr.n_o[1] Q=c_ptr.o[1] R=reset
.subckt $_SDFF_PP0_ C=clk D=c_ptr.n_o[2] Q=c_ptr.o[2] R=reset
.subckt $_SDFF_PP0_ C=clk D=c_ptr.n_o[3] Q=c_ptr.o[3] R=reset
.names c_ptr.o[2] $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2]
0 1
.names $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3] c_ptr.N13
0 1
.names c_ptr.o[1] c_ptr.N10
0 1
.names c_ptr.ptr_wrap[1] c_ptr.N15 c_ptr.N3 c_ptr.n_o[1]
1-0 1
-11 1
.names c_ptr.ptr_wrap[2] c_ptr.N16 c_ptr.N3 c_ptr.n_o[2]
1-0 1
-11 1
.names c_ptr.ptr_wrap[3] c_ptr.N17 c_ptr.N3 c_ptr.n_o[3]
1-0 1
-11 1
.names go_cnt_i[0] c_ptr.N9 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names go_cnt_i[1] c_ptr.o[1] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names go_cnt_i[2] c_ptr.o[2] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names go_cnt_i[1] c_ptr.o[1] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names go_cnt_i[2] c_ptr.o[2] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] c_ptr.N15
10 1
01 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] c_ptr.N16
10 1
01 1
.names c_ptr.o[3] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2] c_ptr.N17
10 1
01 1
.names $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] c_ptr.o[1] c_ptr.N11
10 1
01 1
.names c_ptr.o[3] $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2] c_ptr.N12
10 1
01 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] c_ptr.ptr_wrap[1]
10 1
01 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] c_ptr.ptr_wrap[2]
10 1
01 1
.names c_ptr.N12 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2] c_ptr.ptr_wrap[3]
10 1
01 1
.names c_ptr.N13 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3] c_ptr.N3
10 1
01 1
.names go_cnt_i[0] c_ptr.N9 c_ptr.N14
10 1
01 1
.names go_cnt_i[1] c_ptr.N10 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1]
10 1
01 1
.names go_cnt_i[2] c_ptr.N11 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2]
10 1
01 1
.names go_cnt_i[1] c_ptr.N10 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1]
11 1
.names go_cnt_i[2] c_ptr.N11 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2]
11 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.names c_ptr.o[3] c_ptr.o[2] $flatten\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y c_ptr.o[1] $flatten\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names c_ptr.o[3] $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] $flatten\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] c_ptr.o[1] $flatten\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3]
1- 1
-1 1
.names c_ptr.o[2] $flatten\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2]
1- 1
-1 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y
11 1
.names c_ptr.N12 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names c_ptr.N12 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1]
1- 1
-1 1
.names $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3]
1- 1
-1 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2]
1- 1
-1 1
.subckt $_SDFF_PP0_ C=clk D=c_ptr_data.N14 Q=c_ptr_data.N9 R=reset
.subckt $_SDFF_PP0_ C=clk D=c_ptr_data.n_o[1] Q=c_ptr_data.o[1] R=reset
.subckt $_SDFF_PP0_ C=clk D=c_ptr_data.n_o[2] Q=c_ptr_data.o[2] R=reset
.subckt $_SDFF_PP0_ C=clk D=c_ptr_data.n_o[3] Q=c_ptr_data.o[3] R=reset
.names c_ptr_data.o[2] $flatten\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2]
0 1
.names $flatten\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3] c_ptr_data.N13
0 1
.names c_ptr_data.o[1] c_ptr_data.N10
0 1
.names c_ptr_data.ptr_wrap[1] c_ptr_data.N15 c_ptr_data.N3 c_ptr_data.n_o[1]
1-0 1
-11 1
.names c_ptr_data.ptr_wrap[2] c_ptr_data.N16 c_ptr_data.N3 c_ptr_data.n_o[2]
1-0 1
-11 1
.names c_ptr_data.ptr_wrap[3] c_ptr_data.N17 c_ptr_data.N3 c_ptr_data.n_o[3]
1-0 1
-11 1
.names go_cnt_i[0] c_ptr_data.N9 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names go_cnt_i[1] c_ptr_data.o[1] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names go_cnt_i[2] c_ptr_data.o[2] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names go_cnt_i[1] c_ptr_data.o[1] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names go_cnt_i[2] c_ptr_data.o[2] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] c_ptr_data.N15
10 1
01 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] c_ptr_data.N16
10 1
01 1
.names c_ptr_data.o[3] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2] c_ptr_data.N17
10 1
01 1
.names $flatten\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] c_ptr_data.o[1] c_ptr_data.N11
10 1
01 1
.names c_ptr_data.o[3] $flatten\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2] c_ptr_data.N12
10 1
01 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] c_ptr_data.ptr_wrap[1]
10 1
01 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] c_ptr_data.ptr_wrap[2]
10 1
01 1
.names c_ptr_data.N12 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2] c_ptr_data.ptr_wrap[3]
10 1
01 1
.names c_ptr_data.N13 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3] c_ptr_data.N3
10 1
01 1
.names go_cnt_i[0] c_ptr_data.N9 c_ptr_data.N14
10 1
01 1
.names go_cnt_i[1] c_ptr_data.N10 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1]
10 1
01 1
.names go_cnt_i[2] c_ptr_data.N11 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2]
10 1
01 1
.names go_cnt_i[1] c_ptr_data.N10 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1]
11 1
.names go_cnt_i[2] c_ptr_data.N11 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2]
11 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.names c_ptr_data.o[3] c_ptr_data.o[2] $flatten\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y c_ptr_data.o[1] $flatten\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names c_ptr_data.o[3] $flatten\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] $flatten\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] c_ptr_data.o[1] $flatten\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3]
1- 1
-1 1
.names c_ptr_data.o[2] $flatten\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2]
1- 1
-1 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y
11 1
.names c_ptr_data.N12 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names c_ptr_data.N12 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1]
1- 1
-1 1
.names $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3]
1- 1
-1 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2]
1- 1
-1 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][0] c_ptr.o[3] valid_head_o[0]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][1] c_ptr.o[3] valid_head_o[1]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2] c_ptr.o[3] valid_head_o[2]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][3] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3] c_ptr.o[3] valid_head_o[3]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][4] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4] c_ptr.o[3] valid_head_o[4]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][7] c_ptr.o[2] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][3]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8] c_ptr.o[2] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][4]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12] c_ptr.o[2] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][0]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][9] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13] c_ptr.o[2] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][1]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][0] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14] c_ptr.o[2] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][11] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][15] c_ptr.o[2] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][16] c_ptr.o[2] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9] c_ptr.o[1] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][7]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0] c_ptr.o[1] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11] c_ptr.o[1] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][9]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12] c_ptr.o[1] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][0]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13] c_ptr.o[1] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][11]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14] c_ptr.o[1] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15] c_ptr.o[1] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16] c_ptr.o[1] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17] c_ptr.o[1] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][15]
1-0 1
-11 1
.names $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18] c_ptr.o[1] $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][16]
1-0 1
-11 1
.names valid_i[9] valid_i[0] c_ptr.N9 $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9]
1-0 1
-11 1
.names valid_i[0] valid_i[1] c_ptr.N9 $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0]
1-0 1
-11 1
.names valid_i[1] valid_i[2] c_ptr.N9 $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11]
1-0 1
-11 1
.names valid_i[2] valid_i[3] c_ptr.N9 $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12]
1-0 1
-11 1
.names valid_i[3] valid_i[4] c_ptr.N9 $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13]
1-0 1
-11 1
.names valid_i[4] valid_i[5] c_ptr.N9 $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14]
1-0 1
-11 1
.names valid_i[5] valid_i[6] c_ptr.N9 $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15]
1-0 1
-11 1
.names valid_i[6] valid_i[7] c_ptr.N9 $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16]
1-0 1
-11 1
.names valid_i[7] valid_i[8] c_ptr.N9 $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17]
1-0 1
-11 1
.names valid_i[8] valid_i[9] c_ptr.N9 $flatten\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][10] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][12] c_ptr.o[3] yumi_o[0]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][11] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][13] c_ptr.o[3] yumi_o[1]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][12] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][14] c_ptr.o[3] yumi_o[2]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][13] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][15] c_ptr.o[3] yumi_o[3]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][14] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][16] c_ptr.o[3] yumi_o[4]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][15] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][17] c_ptr.o[3] yumi_o[5]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][16] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][18] c_ptr.o[3] yumi_o[6]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][17] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][19] c_ptr.o[3] yumi_o[7]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][18] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][10] c_ptr.o[3] yumi_o[8]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][19] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][11] c_ptr.o[3] yumi_o[9]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][0] $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][16] c_ptr.o[2] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][10]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][11] $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][17] c_ptr.o[2] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][11]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][12] $false c_ptr.o[2] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][12]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][13] $false c_ptr.o[2] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][13]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][14] $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][0] c_ptr.o[2] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][14]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][15] $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][11] c_ptr.o[2] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][15]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][16] $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][12] c_ptr.o[2] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][16]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][17] $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][13] c_ptr.o[2] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][17]
1-0 1
-11 1
.names $false $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][14] c_ptr.o[2] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][18]
1-0 1
-11 1
.names $false $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][15] c_ptr.o[2] $techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][19]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][15] $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][13] c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][15]
1-0 1
-11 1
.names $false $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][15] c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][17]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][0] $false c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][0]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][11] $false c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][11]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][12] $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][0] c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][12]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][13] $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][11] c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][13]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][14] $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][12] c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][14]
1-0 1
-11 1
.names $false $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][14] c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][16]
1-0 1
-11 1
.names $false go_channels_i[4] c_ptr.N9 $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][15]
1-0 1
-11 1
.names go_channels_i[0] $false c_ptr.N9 $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][0]
1-0 1
-11 1
.names go_channels_i[1] go_channels_i[0] c_ptr.N9 $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][11]
1-0 1
-11 1
.names go_channels_i[2] go_channels_i[1] c_ptr.N9 $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][12]
1-0 1
-11 1
.names go_channels_i[3] go_channels_i[2] c_ptr.N9 $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][13]
1-0 1
-11 1
.names go_channels_i[4] go_channels_i[3] c_ptr.N9 $techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][14]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][0] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][128] c_ptr_data.o[3] data_head_o[0]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][161] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][129] c_ptr_data.o[3] data_head_o[1]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][162] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][130] c_ptr_data.o[3] data_head_o[2]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][163] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][131] c_ptr_data.o[3] data_head_o[3]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][164] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][132] c_ptr_data.o[3] data_head_o[4]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][165] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][133] c_ptr_data.o[3] data_head_o[5]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][166] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][134] c_ptr_data.o[3] data_head_o[6]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][167] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][135] c_ptr_data.o[3] data_head_o[7]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][168] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][136] c_ptr_data.o[3] data_head_o[8]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][169] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][137] c_ptr_data.o[3] data_head_o[9]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][10] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][138] c_ptr_data.o[3] data_head_o[10]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][11] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][139] c_ptr_data.o[3] data_head_o[11]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][12] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][140] c_ptr_data.o[3] data_head_o[12]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][13] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][141] c_ptr_data.o[3] data_head_o[13]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][14] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][142] c_ptr_data.o[3] data_head_o[14]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][15] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][143] c_ptr_data.o[3] data_head_o[15]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][16] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][144] c_ptr_data.o[3] data_head_o[16]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][177] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][145] c_ptr_data.o[3] data_head_o[17]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][178] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][146] c_ptr_data.o[3] data_head_o[18]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][179] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][147] c_ptr_data.o[3] data_head_o[19]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][180] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][148] c_ptr_data.o[3] data_head_o[20]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][181] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][149] c_ptr_data.o[3] data_head_o[21]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][182] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][150] c_ptr_data.o[3] data_head_o[22]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][183] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][151] c_ptr_data.o[3] data_head_o[23]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][184] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][152] c_ptr_data.o[3] data_head_o[24]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][185] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][153] c_ptr_data.o[3] data_head_o[25]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][186] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][154] c_ptr_data.o[3] data_head_o[26]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][187] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][155] c_ptr_data.o[3] data_head_o[27]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][188] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][156] c_ptr_data.o[3] data_head_o[28]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][189] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][157] c_ptr_data.o[3] data_head_o[29]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][190] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][158] c_ptr_data.o[3] data_head_o[30]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][191] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][159] c_ptr_data.o[3] data_head_o[31]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][192] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][0] c_ptr_data.o[3] data_head_o[32]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][193] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][161] c_ptr_data.o[3] data_head_o[33]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][194] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][162] c_ptr_data.o[3] data_head_o[34]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][195] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][163] c_ptr_data.o[3] data_head_o[35]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][196] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][164] c_ptr_data.o[3] data_head_o[36]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][197] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][165] c_ptr_data.o[3] data_head_o[37]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][198] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][166] c_ptr_data.o[3] data_head_o[38]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][199] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][167] c_ptr_data.o[3] data_head_o[39]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][200] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][168] c_ptr_data.o[3] data_head_o[40]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][201] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][169] c_ptr_data.o[3] data_head_o[41]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][202] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][10] c_ptr_data.o[3] data_head_o[42]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][203] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][11] c_ptr_data.o[3] data_head_o[43]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][204] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][12] c_ptr_data.o[3] data_head_o[44]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][205] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][13] c_ptr_data.o[3] data_head_o[45]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][206] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][14] c_ptr_data.o[3] data_head_o[46]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][207] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][15] c_ptr_data.o[3] data_head_o[47]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][48] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][16] c_ptr_data.o[3] data_head_o[48]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][49] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][177] c_ptr_data.o[3] data_head_o[49]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][50] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][178] c_ptr_data.o[3] data_head_o[50]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][51] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][179] c_ptr_data.o[3] data_head_o[51]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][52] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][180] c_ptr_data.o[3] data_head_o[52]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][53] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][181] c_ptr_data.o[3] data_head_o[53]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][54] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][182] c_ptr_data.o[3] data_head_o[54]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][55] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][183] c_ptr_data.o[3] data_head_o[55]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][56] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][184] c_ptr_data.o[3] data_head_o[56]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][57] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][185] c_ptr_data.o[3] data_head_o[57]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][58] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][186] c_ptr_data.o[3] data_head_o[58]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][59] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][187] c_ptr_data.o[3] data_head_o[59]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][60] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][188] c_ptr_data.o[3] data_head_o[60]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][61] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][189] c_ptr_data.o[3] data_head_o[61]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][62] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][190] c_ptr_data.o[3] data_head_o[62]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][63] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][191] c_ptr_data.o[3] data_head_o[63]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][64] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][192] c_ptr_data.o[3] data_head_o[64]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][65] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][193] c_ptr_data.o[3] data_head_o[65]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][66] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][194] c_ptr_data.o[3] data_head_o[66]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][67] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][195] c_ptr_data.o[3] data_head_o[67]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][68] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][196] c_ptr_data.o[3] data_head_o[68]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][69] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][197] c_ptr_data.o[3] data_head_o[69]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][70] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][198] c_ptr_data.o[3] data_head_o[70]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][71] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][199] c_ptr_data.o[3] data_head_o[71]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][72] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][200] c_ptr_data.o[3] data_head_o[72]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][73] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][201] c_ptr_data.o[3] data_head_o[73]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][74] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][202] c_ptr_data.o[3] data_head_o[74]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][75] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][203] c_ptr_data.o[3] data_head_o[75]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][76] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][204] c_ptr_data.o[3] data_head_o[76]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][77] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][205] c_ptr_data.o[3] data_head_o[77]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][78] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][206] c_ptr_data.o[3] data_head_o[78]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][79] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][207] c_ptr_data.o[3] data_head_o[79]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][208] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][112] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][48]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][209] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][113] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][49]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][210] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][114] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][50]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][211] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][115] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][51]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][212] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][116] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][52]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][213] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][117] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][53]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][214] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][118] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][54]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][215] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][119] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][55]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][216] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][120] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][56]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][217] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][121] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][57]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][218] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][122] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][58]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][219] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][123] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][59]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][220] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][124] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][60]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][221] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][125] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][61]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][222] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][126] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][62]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][223] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][127] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][63]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][224] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][128] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][64]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][225] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][129] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][65]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][226] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][130] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][66]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][227] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][131] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][67]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][228] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][132] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][68]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][229] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][133] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][69]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][230] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][134] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][70]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][231] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][135] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][71]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][232] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][136] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][72]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][233] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][137] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][73]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][234] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][138] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][74]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][235] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][139] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][75]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][236] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][140] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][76]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][237] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][141] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][77]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][238] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][142] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][78]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][239] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][143] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][79]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][128] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][192] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][128]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][129] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][193] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][129]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][130] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][194] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][130]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][131] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][195] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][131]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][132] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][196] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][132]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][133] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][197] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][133]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][134] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][198] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][134]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][135] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][199] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][135]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][136] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][200] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][136]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][137] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][201] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][137]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][138] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][202] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][138]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][139] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][203] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][139]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][140] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][204] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][140]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][141] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][205] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][141]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][142] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][206] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][142]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][143] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][207] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][143]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][144] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][208] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][144]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][145] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][209] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][145]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][146] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][210] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][146]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][147] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][211] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][147]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][148] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][212] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][148]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][149] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][213] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][149]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][150] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][214] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][150]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][151] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][215] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][151]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][152] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][216] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][152]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][153] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][217] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][153]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][154] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][218] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][154]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][155] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][219] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][155]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][156] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][220] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][156]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][157] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][221] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][157]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][158] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][222] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][158]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][159] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][223] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][159]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][0] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][224] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][0]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][161] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][225] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][161]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][162] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][226] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][162]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][163] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][227] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][163]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][164] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][228] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][164]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][165] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][229] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][165]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][166] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][230] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][166]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][167] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][231] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][167]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][168] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][232] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][168]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][169] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][233] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][169]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][10] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][234] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][10]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][11] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][235] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][11]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][12] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][236] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][12]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][13] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][237] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][13]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][14] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][238] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][14]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][15] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][239] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][15]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][16] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][240] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][16]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][177] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][241] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][177]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][178] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][242] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][178]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][179] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][243] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][179]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][180] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][244] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][180]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][181] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][245] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][181]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][182] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][246] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][182]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][183] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][247] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][183]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][184] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][248] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][184]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][185] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][249] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][185]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][186] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][250] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][186]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][187] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][251] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][187]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][188] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][252] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][188]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][189] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][253] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][189]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][190] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][254] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][190]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][191] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][255] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][191]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][192] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][256] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][192]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][193] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][257] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][193]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][194] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][258] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][194]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][195] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][259] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][195]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][196] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][100] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][196]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][197] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][101] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][197]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][198] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][102] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][198]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][199] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][103] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][199]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][200] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][104] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][200]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][201] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][105] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][201]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][202] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][106] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][202]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][203] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][107] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][203]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][204] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][108] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][204]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][205] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][109] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][205]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][206] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][110] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][206]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][207] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][111] c_ptr_data.o[2] $techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][207]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][112] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][144] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][112]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][113] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][145] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][113]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][114] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][146] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][114]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][115] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][147] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][115]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][116] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][148] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][116]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][117] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][149] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][117]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][118] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][150] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][118]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][119] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][151] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][119]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][120] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][152] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][120]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][121] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][153] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][121]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][122] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][154] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][122]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][123] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][155] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][123]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][124] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][156] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][124]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][125] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][157] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][125]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][126] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][158] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][126]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][127] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][159] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][127]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][128] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][0] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][128]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][129] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][161] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][129]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][130] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][162] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][130]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][131] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][163] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][131]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][132] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][164] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][132]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][133] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][165] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][133]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][134] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][166] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][134]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][135] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][167] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][135]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][136] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][168] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][136]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][137] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][169] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][137]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][138] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][10] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][138]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][139] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][11] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][139]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][140] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][12] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][140]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][141] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][13] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][141]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][142] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][14] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][142]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][143] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][15] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][143]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][144] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][16] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][144]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][145] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][177] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][145]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][146] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][178] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][146]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][147] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][179] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][147]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][148] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][180] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][148]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][149] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][181] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][149]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][150] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][182] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][150]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][151] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][183] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][151]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][152] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][184] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][152]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][153] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][185] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][153]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][154] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][186] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][154]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][155] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][187] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][155]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][156] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][188] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][156]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][157] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][189] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][157]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][158] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][190] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][158]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][159] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][191] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][159]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][0] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][192] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][0]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][161] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][193] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][161]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][162] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][194] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][162]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][163] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][195] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][163]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][164] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][196] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][164]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][165] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][197] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][165]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][166] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][198] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][166]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][167] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][199] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][167]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][168] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][200] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][168]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][169] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][201] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][169]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][10] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][202] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][10]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][11] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][203] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][11]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][12] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][204] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][12]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][13] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][205] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][13]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][14] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][206] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][14]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][15] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][207] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][15]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][16] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][208] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][16]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][177] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][209] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][177]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][178] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][210] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][178]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][179] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][211] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][179]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][180] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][212] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][180]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][181] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][213] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][181]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][182] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][214] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][182]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][183] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][215] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][183]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][184] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][216] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][184]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][185] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][217] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][185]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][186] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][218] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][186]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][187] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][219] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][187]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][188] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][220] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][188]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][189] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][221] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][189]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][190] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][222] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][190]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][191] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][223] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][191]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][192] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][224] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][192]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][193] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][225] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][193]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][194] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][226] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][194]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][195] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][227] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][195]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][196] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][228] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][196]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][197] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][229] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][197]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][198] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][230] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][198]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][199] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][231] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][199]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][200] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][232] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][200]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][201] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][233] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][201]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][202] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][234] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][202]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][203] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][235] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][203]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][204] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][236] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][204]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][205] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][237] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][205]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][206] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][238] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][206]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][207] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][239] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][207]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][208] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][240] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][208]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][209] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][241] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][209]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][210] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][242] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][210]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][211] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][243] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][211]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][212] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][244] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][212]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][213] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][245] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][213]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][214] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][246] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][214]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][215] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][247] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][215]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][216] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][248] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][216]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][217] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][249] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][217]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][218] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][250] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][218]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][219] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][251] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][219]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][220] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][252] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][220]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][221] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][253] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][221]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][222] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][254] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][222]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][223] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][255] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][223]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][224] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][256] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][224]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][225] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][257] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][225]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][226] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][258] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][226]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][227] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][259] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][227]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][228] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][100] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][228]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][229] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][101] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][229]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][230] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][102] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][230]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][231] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][103] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][231]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][232] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][104] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][232]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][233] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][105] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][233]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][234] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][106] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][234]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][235] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][107] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][235]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][236] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][108] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][236]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][237] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][109] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][237]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][238] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][110] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][238]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][239] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][111] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][239]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][240] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][112] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][240]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][241] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][113] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][241]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][242] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][114] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][242]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][243] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][115] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][243]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][244] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][116] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][244]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][245] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][117] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][245]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][246] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][118] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][246]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][247] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][119] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][247]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][248] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][120] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][248]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][249] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][121] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][249]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][250] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][122] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][250]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][251] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][123] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][251]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][252] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][124] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][252]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][253] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][125] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][253]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][254] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][126] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][254]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][255] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][127] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][255]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][256] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][128] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][256]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][257] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][129] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][257]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][258] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][130] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][258]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][259] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][131] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][259]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][100] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][132] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][100]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][101] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][133] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][101]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][102] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][134] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][102]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][103] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][135] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][103]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][104] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][136] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][104]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][105] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][137] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][105]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][106] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][138] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][106]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][107] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][139] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][107]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][108] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][140] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][108]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][109] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][141] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][109]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][110] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][142] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][110]
1-0 1
-11 1
.names $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][111] $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][143] c_ptr_data.o[1] $techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][111]
1-0 1
-11 1
.names data_i[144] data_i[0] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][144]
1-0 1
-11 1
.names data_i[145] data_i[1] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][145]
1-0 1
-11 1
.names data_i[146] data_i[2] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][146]
1-0 1
-11 1
.names data_i[147] data_i[3] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][147]
1-0 1
-11 1
.names data_i[148] data_i[4] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][148]
1-0 1
-11 1
.names data_i[149] data_i[5] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][149]
1-0 1
-11 1
.names data_i[150] data_i[6] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][150]
1-0 1
-11 1
.names data_i[151] data_i[7] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][151]
1-0 1
-11 1
.names data_i[152] data_i[8] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][152]
1-0 1
-11 1
.names data_i[153] data_i[9] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][153]
1-0 1
-11 1
.names data_i[154] data_i[10] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][154]
1-0 1
-11 1
.names data_i[155] data_i[11] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][155]
1-0 1
-11 1
.names data_i[156] data_i[12] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][156]
1-0 1
-11 1
.names data_i[157] data_i[13] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][157]
1-0 1
-11 1
.names data_i[158] data_i[14] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][158]
1-0 1
-11 1
.names data_i[159] data_i[15] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][159]
1-0 1
-11 1
.names data_i[0] data_i[16] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][0]
1-0 1
-11 1
.names data_i[1] data_i[17] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][161]
1-0 1
-11 1
.names data_i[2] data_i[18] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][162]
1-0 1
-11 1
.names data_i[3] data_i[19] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][163]
1-0 1
-11 1
.names data_i[4] data_i[20] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][164]
1-0 1
-11 1
.names data_i[5] data_i[21] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][165]
1-0 1
-11 1
.names data_i[6] data_i[22] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][166]
1-0 1
-11 1
.names data_i[7] data_i[23] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][167]
1-0 1
-11 1
.names data_i[8] data_i[24] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][168]
1-0 1
-11 1
.names data_i[9] data_i[25] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][169]
1-0 1
-11 1
.names data_i[10] data_i[26] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][10]
1-0 1
-11 1
.names data_i[11] data_i[27] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][11]
1-0 1
-11 1
.names data_i[12] data_i[28] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][12]
1-0 1
-11 1
.names data_i[13] data_i[29] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][13]
1-0 1
-11 1
.names data_i[14] data_i[30] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][14]
1-0 1
-11 1
.names data_i[15] data_i[31] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][15]
1-0 1
-11 1
.names data_i[16] data_i[32] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][16]
1-0 1
-11 1
.names data_i[17] data_i[33] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][177]
1-0 1
-11 1
.names data_i[18] data_i[34] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][178]
1-0 1
-11 1
.names data_i[19] data_i[35] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][179]
1-0 1
-11 1
.names data_i[20] data_i[36] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][180]
1-0 1
-11 1
.names data_i[21] data_i[37] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][181]
1-0 1
-11 1
.names data_i[22] data_i[38] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][182]
1-0 1
-11 1
.names data_i[23] data_i[39] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][183]
1-0 1
-11 1
.names data_i[24] data_i[40] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][184]
1-0 1
-11 1
.names data_i[25] data_i[41] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][185]
1-0 1
-11 1
.names data_i[26] data_i[42] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][186]
1-0 1
-11 1
.names data_i[27] data_i[43] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][187]
1-0 1
-11 1
.names data_i[28] data_i[44] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][188]
1-0 1
-11 1
.names data_i[29] data_i[45] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][189]
1-0 1
-11 1
.names data_i[30] data_i[46] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][190]
1-0 1
-11 1
.names data_i[31] data_i[47] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][191]
1-0 1
-11 1
.names data_i[32] data_i[48] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][192]
1-0 1
-11 1
.names data_i[33] data_i[49] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][193]
1-0 1
-11 1
.names data_i[34] data_i[50] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][194]
1-0 1
-11 1
.names data_i[35] data_i[51] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][195]
1-0 1
-11 1
.names data_i[36] data_i[52] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][196]
1-0 1
-11 1
.names data_i[37] data_i[53] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][197]
1-0 1
-11 1
.names data_i[38] data_i[54] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][198]
1-0 1
-11 1
.names data_i[39] data_i[55] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][199]
1-0 1
-11 1
.names data_i[40] data_i[56] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][200]
1-0 1
-11 1
.names data_i[41] data_i[57] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][201]
1-0 1
-11 1
.names data_i[42] data_i[58] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][202]
1-0 1
-11 1
.names data_i[43] data_i[59] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][203]
1-0 1
-11 1
.names data_i[44] data_i[60] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][204]
1-0 1
-11 1
.names data_i[45] data_i[61] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][205]
1-0 1
-11 1
.names data_i[46] data_i[62] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][206]
1-0 1
-11 1
.names data_i[47] data_i[63] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][207]
1-0 1
-11 1
.names data_i[48] data_i[64] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][208]
1-0 1
-11 1
.names data_i[49] data_i[65] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][209]
1-0 1
-11 1
.names data_i[50] data_i[66] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][210]
1-0 1
-11 1
.names data_i[51] data_i[67] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][211]
1-0 1
-11 1
.names data_i[52] data_i[68] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][212]
1-0 1
-11 1
.names data_i[53] data_i[69] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][213]
1-0 1
-11 1
.names data_i[54] data_i[70] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][214]
1-0 1
-11 1
.names data_i[55] data_i[71] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][215]
1-0 1
-11 1
.names data_i[56] data_i[72] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][216]
1-0 1
-11 1
.names data_i[57] data_i[73] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][217]
1-0 1
-11 1
.names data_i[58] data_i[74] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][218]
1-0 1
-11 1
.names data_i[59] data_i[75] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][219]
1-0 1
-11 1
.names data_i[60] data_i[76] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][220]
1-0 1
-11 1
.names data_i[61] data_i[77] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][221]
1-0 1
-11 1
.names data_i[62] data_i[78] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][222]
1-0 1
-11 1
.names data_i[63] data_i[79] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][223]
1-0 1
-11 1
.names data_i[64] data_i[80] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][224]
1-0 1
-11 1
.names data_i[65] data_i[81] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][225]
1-0 1
-11 1
.names data_i[66] data_i[82] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][226]
1-0 1
-11 1
.names data_i[67] data_i[83] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][227]
1-0 1
-11 1
.names data_i[68] data_i[84] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][228]
1-0 1
-11 1
.names data_i[69] data_i[85] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][229]
1-0 1
-11 1
.names data_i[70] data_i[86] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][230]
1-0 1
-11 1
.names data_i[71] data_i[87] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][231]
1-0 1
-11 1
.names data_i[72] data_i[88] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][232]
1-0 1
-11 1
.names data_i[73] data_i[89] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][233]
1-0 1
-11 1
.names data_i[74] data_i[90] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][234]
1-0 1
-11 1
.names data_i[75] data_i[91] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][235]
1-0 1
-11 1
.names data_i[76] data_i[92] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][236]
1-0 1
-11 1
.names data_i[77] data_i[93] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][237]
1-0 1
-11 1
.names data_i[78] data_i[94] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][238]
1-0 1
-11 1
.names data_i[79] data_i[95] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][239]
1-0 1
-11 1
.names data_i[80] data_i[96] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][240]
1-0 1
-11 1
.names data_i[81] data_i[97] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][241]
1-0 1
-11 1
.names data_i[82] data_i[98] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][242]
1-0 1
-11 1
.names data_i[83] data_i[99] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][243]
1-0 1
-11 1
.names data_i[84] data_i[100] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][244]
1-0 1
-11 1
.names data_i[85] data_i[101] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][245]
1-0 1
-11 1
.names data_i[86] data_i[102] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][246]
1-0 1
-11 1
.names data_i[87] data_i[103] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][247]
1-0 1
-11 1
.names data_i[88] data_i[104] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][248]
1-0 1
-11 1
.names data_i[89] data_i[105] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][249]
1-0 1
-11 1
.names data_i[90] data_i[106] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][250]
1-0 1
-11 1
.names data_i[91] data_i[107] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][251]
1-0 1
-11 1
.names data_i[92] data_i[108] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][252]
1-0 1
-11 1
.names data_i[93] data_i[109] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][253]
1-0 1
-11 1
.names data_i[94] data_i[110] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][254]
1-0 1
-11 1
.names data_i[95] data_i[111] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][255]
1-0 1
-11 1
.names data_i[96] data_i[112] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][256]
1-0 1
-11 1
.names data_i[97] data_i[113] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][257]
1-0 1
-11 1
.names data_i[98] data_i[114] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][258]
1-0 1
-11 1
.names data_i[99] data_i[115] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][259]
1-0 1
-11 1
.names data_i[100] data_i[116] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][100]
1-0 1
-11 1
.names data_i[101] data_i[117] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][101]
1-0 1
-11 1
.names data_i[102] data_i[118] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][102]
1-0 1
-11 1
.names data_i[103] data_i[119] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][103]
1-0 1
-11 1
.names data_i[104] data_i[120] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][104]
1-0 1
-11 1
.names data_i[105] data_i[121] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][105]
1-0 1
-11 1
.names data_i[106] data_i[122] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][106]
1-0 1
-11 1
.names data_i[107] data_i[123] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][107]
1-0 1
-11 1
.names data_i[108] data_i[124] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][108]
1-0 1
-11 1
.names data_i[109] data_i[125] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][109]
1-0 1
-11 1
.names data_i[110] data_i[126] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][110]
1-0 1
-11 1
.names data_i[111] data_i[127] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][111]
1-0 1
-11 1
.names data_i[112] data_i[128] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][112]
1-0 1
-11 1
.names data_i[113] data_i[129] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][113]
1-0 1
-11 1
.names data_i[114] data_i[130] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][114]
1-0 1
-11 1
.names data_i[115] data_i[131] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][115]
1-0 1
-11 1
.names data_i[116] data_i[132] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][116]
1-0 1
-11 1
.names data_i[117] data_i[133] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][117]
1-0 1
-11 1
.names data_i[118] data_i[134] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][118]
1-0 1
-11 1
.names data_i[119] data_i[135] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][119]
1-0 1
-11 1
.names data_i[120] data_i[136] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][120]
1-0 1
-11 1
.names data_i[121] data_i[137] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][121]
1-0 1
-11 1
.names data_i[122] data_i[138] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][122]
1-0 1
-11 1
.names data_i[123] data_i[139] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][123]
1-0 1
-11 1
.names data_i[124] data_i[140] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][124]
1-0 1
-11 1
.names data_i[125] data_i[141] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][125]
1-0 1
-11 1
.names data_i[126] data_i[142] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][126]
1-0 1
-11 1
.names data_i[127] data_i[143] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][127]
1-0 1
-11 1
.names data_i[128] data_i[144] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][128]
1-0 1
-11 1
.names data_i[129] data_i[145] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][129]
1-0 1
-11 1
.names data_i[130] data_i[146] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][130]
1-0 1
-11 1
.names data_i[131] data_i[147] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][131]
1-0 1
-11 1
.names data_i[132] data_i[148] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][132]
1-0 1
-11 1
.names data_i[133] data_i[149] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][133]
1-0 1
-11 1
.names data_i[134] data_i[150] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][134]
1-0 1
-11 1
.names data_i[135] data_i[151] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][135]
1-0 1
-11 1
.names data_i[136] data_i[152] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][136]
1-0 1
-11 1
.names data_i[137] data_i[153] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][137]
1-0 1
-11 1
.names data_i[138] data_i[154] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][138]
1-0 1
-11 1
.names data_i[139] data_i[155] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][139]
1-0 1
-11 1
.names data_i[140] data_i[156] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][140]
1-0 1
-11 1
.names data_i[141] data_i[157] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][141]
1-0 1
-11 1
.names data_i[142] data_i[158] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][142]
1-0 1
-11 1
.names data_i[143] data_i[159] c_ptr_data.N9 $techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][143]
1-0 1
-11 1
.end

.model bsg_rr_f2f_middle_width_p16_middle_meet_p5
.inputs valid_head_i[0] valid_head_i[1] valid_head_i[2] valid_head_i[3] valid_head_i[4] ready_head_i[0] ready_head_i[1] ready_head_i[2] ready_head_i[3] ready_head_i[4]
.outputs go_channels_o[0] go_channels_o[1] go_channels_o[2] go_channels_o[3] go_channels_o[4] go_cnt_o[0] go_cnt_o[1] go_cnt_o[2]
.names $false
.names $true
1
.names $undef
.names valid_head_i[4] ready_head_i[4] and_scan.i[4]
11 1
.names valid_head_i[3] ready_head_i[3] and_scan.i[3]
11 1
.names valid_head_i[2] ready_head_i[2] and_scan.i[2]
11 1
.names valid_head_i[1] ready_head_i[1] and_scan.i[1]
11 1
.names valid_head_i[0] ready_head_i[0] go_channels_o[0]
11 1
.names and_scan.i[1] go_channels_o[0] go_channels_o[1]
11 1
.names and_scan.i[2] and_scan.i[1] and_scan.t_1__2_
11 1
.names and_scan.i[3] and_scan.i[2] and_scan.t_1__1_
11 1
.names and_scan.i[4] and_scan.i[3] and_scan.t_1__0_
11 1
.names and_scan.t_1__2_ go_channels_o[0] go_channels_o[2]
11 1
.names and_scan.t_1__1_ go_channels_o[1] go_channels_o[3]
11 1
.names and_scan.t_1__0_ and_scan.t_1__2_ and_scan.t_2__0_
11 1
.names and_scan.t_2__0_ go_channels_o[0] go_channels_o[4]
11 1
.names go_channels_o[4] genblk1_genblk1_thermo.N0
0 1
.names go_channels_o[3] genblk1_genblk1_thermo.N1
0 1
.names go_channels_o[2] genblk1_genblk1_thermo.N2
0 1
.names go_channels_o[1] genblk1_genblk1_thermo.N3
0 1
.names genblk1_genblk1_thermo.N0 go_channels_o[3] genblk1_genblk1_thermo.big_encode_one_hot.i[4]
11 1
.names genblk1_genblk1_thermo.N1 go_channels_o[2] genblk1_genblk1_thermo.big_encode_one_hot.i[3]
11 1
.names genblk1_genblk1_thermo.N2 go_channels_o[1] genblk1_genblk1_thermo.big_encode_one_hot.i[2]
11 1
.names genblk1_genblk1_thermo.N3 go_channels_o[0] genblk1_genblk1_thermo.big_encode_one_hot.i[1]
11 1
.names genblk1_genblk1_thermo.big_encode_one_hot.unaligned_align.aligned_addrs[0] go_channels_o[4] go_cnt_o[0]
1- 1
-1 1
.names genblk1_genblk1_thermo.big_encode_one_hot.i[1] genblk1_genblk1_thermo.big_encode_one_hot.i[3] genblk1_genblk1_thermo.big_encode_one_hot.unaligned_align.aligned_addrs[0]
1- 1
-1 1
.names genblk1_genblk1_thermo.big_encode_one_hot.i[3] genblk1_genblk1_thermo.big_encode_one_hot.i[2] go_cnt_o[1]
1- 1
-1 1
.names go_channels_o[4] genblk1_genblk1_thermo.big_encode_one_hot.i[4] go_cnt_o[2]
1- 1
-1 1
.end

.model bsg_rr_f2f_output_width_p16_num_out_p5_middle_meet_p5
.inputs clk reset ready_i[0] ready_i[1] ready_i[2] ready_i[3] ready_i[4] go_channels_i[0] go_channels_i[1] go_channels_i[2] go_channels_i[3] go_channels_i[4] go_cnt_i[0] go_cnt_i[1] go_cnt_i[2] data_head_i[0] data_head_i[1] data_head_i[2] data_head_i[3] data_head_i[4] data_head_i[5] data_head_i[6] data_head_i[7] data_head_i[8] data_head_i[9] data_head_i[10] data_head_i[11] data_head_i[12] data_head_i[13] data_head_i[14] data_head_i[15] data_head_i[16] data_head_i[17] data_head_i[18] data_head_i[19] data_head_i[20] data_head_i[21] data_head_i[22] data_head_i[23] data_head_i[24] data_head_i[25] data_head_i[26] data_head_i[27] data_head_i[28] data_head_i[29] data_head_i[30] data_head_i[31] data_head_i[32] data_head_i[33] data_head_i[34] data_head_i[35] data_head_i[36] data_head_i[37] data_head_i[38] data_head_i[39] data_head_i[40] data_head_i[41] data_head_i[42] data_head_i[43] data_head_i[44] data_head_i[45] data_head_i[46] data_head_i[47] data_head_i[48] data_head_i[49] data_head_i[50] data_head_i[51] data_head_i[52] data_head_i[53] data_head_i[54] data_head_i[55] data_head_i[56] data_head_i[57] data_head_i[58] data_head_i[59] data_head_i[60] data_head_i[61] data_head_i[62] data_head_i[63] data_head_i[64] data_head_i[65] data_head_i[66] data_head_i[67] data_head_i[68] data_head_i[69] data_head_i[70] data_head_i[71] data_head_i[72] data_head_i[73] data_head_i[74] data_head_i[75] data_head_i[76] data_head_i[77] data_head_i[78] data_head_i[79]
.outputs ready_head_o[0] ready_head_o[1] ready_head_o[2] ready_head_o[3] ready_head_o[4] valid_o[0] valid_o[1] valid_o[2] valid_o[3] valid_o[4] data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] data_o[10] data_o[11] data_o[12] data_o[13] data_o[14] data_o[15] data_o[16] data_o[17] data_o[18] data_o[19] data_o[20] data_o[21] data_o[22] data_o[23] data_o[24] data_o[25] data_o[26] data_o[27] data_o[28] data_o[29] data_o[30] data_o[31] data_o[32] data_o[33] data_o[34] data_o[35] data_o[36] data_o[37] data_o[38] data_o[39] data_o[40] data_o[41] data_o[42] data_o[43] data_o[44] data_o[45] data_o[46] data_o[47] data_o[48] data_o[49] data_o[50] data_o[51] data_o[52] data_o[53] data_o[54] data_o[55] data_o[56] data_o[57] data_o[58] data_o[59] data_o[60] data_o[61] data_o[62] data_o[63] data_o[64] data_o[65] data_o[66] data_o[67] data_o[68] data_o[69] data_o[70] data_o[71] data_o[72] data_o[73] data_o[74] data_o[75] data_o[76] data_o[77] data_o[78] data_o[79]
.names $false
.names $true
1
.names $undef
.names $false data_head_i[0] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[0]
1-0 1
-11 1
.names $false data_head_i[1] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[1]
1-0 1
-11 1
.names $false data_head_i[2] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[2]
1-0 1
-11 1
.names $false data_head_i[3] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[3]
1-0 1
-11 1
.names $false data_head_i[4] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[4]
1-0 1
-11 1
.names $false data_head_i[5] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[5]
1-0 1
-11 1
.names $false data_head_i[6] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[6]
1-0 1
-11 1
.names $false data_head_i[7] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[7]
1-0 1
-11 1
.names $false data_head_i[8] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[8]
1-0 1
-11 1
.names $false data_head_i[9] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[9]
1-0 1
-11 1
.names $false data_head_i[10] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[10]
1-0 1
-11 1
.names $false data_head_i[11] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[11]
1-0 1
-11 1
.names $false data_head_i[12] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[12]
1-0 1
-11 1
.names $false data_head_i[13] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[13]
1-0 1
-11 1
.names $false data_head_i[14] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[14]
1-0 1
-11 1
.names $false data_head_i[15] N102 $ternary$verilog/bsg_assembler.v:894$199_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[0] data_head_i[64] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[1] data_head_i[65] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[2] data_head_i[66] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[3] data_head_i[67] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[4] data_head_i[68] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[5] data_head_i[69] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[6] data_head_i[70] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[7] data_head_i[71] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[8] data_head_i[72] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[9] data_head_i[73] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[10] data_head_i[74] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[11] data_head_i[75] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[12] data_head_i[76] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[13] data_head_i[77] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[14] data_head_i[78] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:894$199_Y[15] data_head_i[79] N103 $ternary$verilog/bsg_assembler.v:893$200_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[0] data_head_i[48] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[1] data_head_i[49] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[2] data_head_i[50] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[3] data_head_i[51] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[4] data_head_i[52] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[5] data_head_i[53] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[6] data_head_i[54] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[7] data_head_i[55] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[8] data_head_i[56] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[9] data_head_i[57] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[10] data_head_i[58] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[11] data_head_i[59] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[12] data_head_i[60] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[13] data_head_i[61] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[14] data_head_i[62] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:893$200_Y[15] data_head_i[63] N104 $ternary$verilog/bsg_assembler.v:892$201_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[0] data_head_i[32] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[1] data_head_i[33] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[2] data_head_i[34] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[3] data_head_i[35] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[4] data_head_i[36] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[5] data_head_i[37] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[6] data_head_i[38] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[7] data_head_i[39] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[8] data_head_i[40] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[9] data_head_i[41] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[10] data_head_i[42] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[11] data_head_i[43] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[12] data_head_i[44] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[13] data_head_i[45] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[14] data_head_i[46] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:892$201_Y[15] data_head_i[47] N105 $ternary$verilog/bsg_assembler.v:891$202_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[0] data_head_i[16] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[1] data_head_i[17] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[2] data_head_i[18] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[3] data_head_i[19] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[4] data_head_i[20] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[5] data_head_i[21] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[6] data_head_i[22] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[7] data_head_i[23] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[8] data_head_i[24] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[9] data_head_i[25] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[10] data_head_i[26] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[11] data_head_i[27] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[12] data_head_i[28] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[13] data_head_i[29] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[14] data_head_i[30] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:891$202_Y[15] data_head_i[31] N100 $ternary$verilog/bsg_assembler.v:890$203_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[0] data_head_i[0] N101 data_o[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[1] data_head_i[1] N101 data_o[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[2] data_head_i[2] N101 data_o[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[3] data_head_i[3] N101 data_o[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[4] data_head_i[4] N101 data_o[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[5] data_head_i[5] N101 data_o[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[6] data_head_i[6] N101 data_o[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[7] data_head_i[7] N101 data_o[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[8] data_head_i[8] N101 data_o[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[9] data_head_i[9] N101 data_o[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[10] data_head_i[10] N101 data_o[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[11] data_head_i[11] N101 data_o[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[12] data_head_i[12] N101 data_o[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[13] data_head_i[13] N101 data_o[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[14] data_head_i[14] N101 data_o[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:890$203_Y[15] data_head_i[15] N101 data_o[15]
1-0 1
-11 1
.names $false data_head_i[16] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[0]
1-0 1
-11 1
.names $false data_head_i[17] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[1]
1-0 1
-11 1
.names $false data_head_i[18] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[2]
1-0 1
-11 1
.names $false data_head_i[19] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[3]
1-0 1
-11 1
.names $false data_head_i[20] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[4]
1-0 1
-11 1
.names $false data_head_i[21] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[5]
1-0 1
-11 1
.names $false data_head_i[22] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[6]
1-0 1
-11 1
.names $false data_head_i[23] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[7]
1-0 1
-11 1
.names $false data_head_i[24] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[8]
1-0 1
-11 1
.names $false data_head_i[25] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[9]
1-0 1
-11 1
.names $false data_head_i[26] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[10]
1-0 1
-11 1
.names $false data_head_i[27] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[11]
1-0 1
-11 1
.names $false data_head_i[28] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[12]
1-0 1
-11 1
.names $false data_head_i[29] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[13]
1-0 1
-11 1
.names $false data_head_i[30] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[14]
1-0 1
-11 1
.names $false data_head_i[31] N102 $ternary$verilog/bsg_assembler.v:907$206_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[0] data_head_i[0] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[1] data_head_i[1] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[2] data_head_i[2] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[3] data_head_i[3] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[4] data_head_i[4] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[5] data_head_i[5] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[6] data_head_i[6] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[7] data_head_i[7] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[8] data_head_i[8] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[9] data_head_i[9] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[10] data_head_i[10] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[11] data_head_i[11] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[12] data_head_i[12] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[13] data_head_i[13] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[14] data_head_i[14] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:907$206_Y[15] data_head_i[15] N103 $ternary$verilog/bsg_assembler.v:906$207_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[0] data_head_i[64] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[1] data_head_i[65] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[2] data_head_i[66] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[3] data_head_i[67] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[4] data_head_i[68] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[5] data_head_i[69] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[6] data_head_i[70] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[7] data_head_i[71] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[8] data_head_i[72] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[9] data_head_i[73] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[10] data_head_i[74] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[11] data_head_i[75] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[12] data_head_i[76] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[13] data_head_i[77] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[14] data_head_i[78] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:906$207_Y[15] data_head_i[79] N104 $ternary$verilog/bsg_assembler.v:905$208_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[0] data_head_i[48] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[1] data_head_i[49] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[2] data_head_i[50] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[3] data_head_i[51] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[4] data_head_i[52] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[5] data_head_i[53] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[6] data_head_i[54] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[7] data_head_i[55] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[8] data_head_i[56] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[9] data_head_i[57] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[10] data_head_i[58] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[11] data_head_i[59] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[12] data_head_i[60] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[13] data_head_i[61] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[14] data_head_i[62] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:905$208_Y[15] data_head_i[63] N105 $ternary$verilog/bsg_assembler.v:904$209_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[0] data_head_i[32] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[1] data_head_i[33] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[2] data_head_i[34] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[3] data_head_i[35] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[4] data_head_i[36] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[5] data_head_i[37] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[6] data_head_i[38] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[7] data_head_i[39] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[8] data_head_i[40] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[9] data_head_i[41] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[10] data_head_i[42] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[11] data_head_i[43] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[12] data_head_i[44] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[13] data_head_i[45] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[14] data_head_i[46] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:904$209_Y[15] data_head_i[47] N100 $ternary$verilog/bsg_assembler.v:903$210_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[0] data_head_i[16] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[1] data_head_i[17] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[2] data_head_i[18] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[3] data_head_i[19] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[4] data_head_i[20] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[5] data_head_i[21] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[6] data_head_i[22] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[7] data_head_i[23] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[8] data_head_i[24] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[9] data_head_i[25] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[10] data_head_i[26] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[11] data_head_i[27] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[12] data_head_i[28] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[13] data_head_i[29] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[14] data_head_i[30] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:903$210_Y[15] data_head_i[31] N101 $ternary$verilog/bsg_assembler.v:902$211_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[0] data_head_i[0] N108 data_o[16]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[1] data_head_i[1] N108 data_o[17]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[2] data_head_i[2] N108 data_o[18]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[3] data_head_i[3] N108 data_o[19]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[4] data_head_i[4] N108 data_o[20]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[5] data_head_i[5] N108 data_o[21]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[6] data_head_i[6] N108 data_o[22]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[7] data_head_i[7] N108 data_o[23]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[8] data_head_i[8] N108 data_o[24]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[9] data_head_i[9] N108 data_o[25]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[10] data_head_i[10] N108 data_o[26]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[11] data_head_i[11] N108 data_o[27]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[12] data_head_i[12] N108 data_o[28]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[13] data_head_i[13] N108 data_o[29]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[14] data_head_i[14] N108 data_o[30]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:902$211_Y[15] data_head_i[15] N108 data_o[31]
1-0 1
-11 1
.names $false data_head_i[32] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[0]
1-0 1
-11 1
.names $false data_head_i[33] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[1]
1-0 1
-11 1
.names $false data_head_i[34] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[2]
1-0 1
-11 1
.names $false data_head_i[35] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[3]
1-0 1
-11 1
.names $false data_head_i[36] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[4]
1-0 1
-11 1
.names $false data_head_i[37] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[5]
1-0 1
-11 1
.names $false data_head_i[38] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[6]
1-0 1
-11 1
.names $false data_head_i[39] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[7]
1-0 1
-11 1
.names $false data_head_i[40] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[8]
1-0 1
-11 1
.names $false data_head_i[41] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[9]
1-0 1
-11 1
.names $false data_head_i[42] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[10]
1-0 1
-11 1
.names $false data_head_i[43] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[11]
1-0 1
-11 1
.names $false data_head_i[44] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[12]
1-0 1
-11 1
.names $false data_head_i[45] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[13]
1-0 1
-11 1
.names $false data_head_i[46] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[14]
1-0 1
-11 1
.names $false data_head_i[47] N102 $ternary$verilog/bsg_assembler.v:922$214_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[0] data_head_i[16] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[1] data_head_i[17] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[2] data_head_i[18] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[3] data_head_i[19] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[4] data_head_i[20] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[5] data_head_i[21] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[6] data_head_i[22] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[7] data_head_i[23] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[8] data_head_i[24] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[9] data_head_i[25] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[10] data_head_i[26] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[11] data_head_i[27] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[12] data_head_i[28] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[13] data_head_i[29] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[14] data_head_i[30] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:922$214_Y[15] data_head_i[31] N103 $ternary$verilog/bsg_assembler.v:921$215_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[0] data_head_i[0] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[1] data_head_i[1] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[2] data_head_i[2] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[3] data_head_i[3] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[4] data_head_i[4] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[5] data_head_i[5] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[6] data_head_i[6] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[7] data_head_i[7] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[8] data_head_i[8] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[9] data_head_i[9] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[10] data_head_i[10] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[11] data_head_i[11] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[12] data_head_i[12] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[13] data_head_i[13] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[14] data_head_i[14] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:921$215_Y[15] data_head_i[15] N104 $ternary$verilog/bsg_assembler.v:920$216_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[0] data_head_i[64] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[1] data_head_i[65] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[2] data_head_i[66] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[3] data_head_i[67] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[4] data_head_i[68] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[5] data_head_i[69] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[6] data_head_i[70] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[7] data_head_i[71] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[8] data_head_i[72] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[9] data_head_i[73] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[10] data_head_i[74] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[11] data_head_i[75] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[12] data_head_i[76] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[13] data_head_i[77] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[14] data_head_i[78] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:920$216_Y[15] data_head_i[79] N105 $ternary$verilog/bsg_assembler.v:919$217_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[0] data_head_i[48] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[1] data_head_i[49] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[2] data_head_i[50] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[3] data_head_i[51] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[4] data_head_i[52] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[5] data_head_i[53] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[6] data_head_i[54] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[7] data_head_i[55] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[8] data_head_i[56] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[9] data_head_i[57] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[10] data_head_i[58] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[11] data_head_i[59] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[12] data_head_i[60] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[13] data_head_i[61] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[14] data_head_i[62] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:919$217_Y[15] data_head_i[63] N100 $ternary$verilog/bsg_assembler.v:918$218_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[0] data_head_i[32] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[1] data_head_i[33] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[2] data_head_i[34] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[3] data_head_i[35] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[4] data_head_i[36] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[5] data_head_i[37] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[6] data_head_i[38] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[7] data_head_i[39] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[8] data_head_i[40] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[9] data_head_i[41] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[10] data_head_i[42] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[11] data_head_i[43] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[12] data_head_i[44] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[13] data_head_i[45] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[14] data_head_i[46] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:918$218_Y[15] data_head_i[47] N101 $ternary$verilog/bsg_assembler.v:917$219_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[0] data_head_i[16] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[1] data_head_i[17] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[2] data_head_i[18] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[3] data_head_i[19] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[4] data_head_i[20] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[5] data_head_i[21] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[6] data_head_i[22] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[7] data_head_i[23] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[8] data_head_i[24] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[9] data_head_i[25] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[10] data_head_i[26] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[11] data_head_i[27] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[12] data_head_i[28] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[13] data_head_i[29] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[14] data_head_i[30] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:917$219_Y[15] data_head_i[31] N108 $ternary$verilog/bsg_assembler.v:916$220_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[0] data_head_i[0] N116 data_o[32]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[1] data_head_i[1] N116 data_o[33]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[2] data_head_i[2] N116 data_o[34]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[3] data_head_i[3] N116 data_o[35]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[4] data_head_i[4] N116 data_o[36]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[5] data_head_i[5] N116 data_o[37]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[6] data_head_i[6] N116 data_o[38]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[7] data_head_i[7] N116 data_o[39]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[8] data_head_i[8] N116 data_o[40]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[9] data_head_i[9] N116 data_o[41]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[10] data_head_i[10] N116 data_o[42]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[11] data_head_i[11] N116 data_o[43]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[12] data_head_i[12] N116 data_o[44]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[13] data_head_i[13] N116 data_o[45]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[14] data_head_i[14] N116 data_o[46]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:916$220_Y[15] data_head_i[15] N116 data_o[47]
1-0 1
-11 1
.names $false data_head_i[48] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[0]
1-0 1
-11 1
.names $false data_head_i[49] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[1]
1-0 1
-11 1
.names $false data_head_i[50] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[2]
1-0 1
-11 1
.names $false data_head_i[51] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[3]
1-0 1
-11 1
.names $false data_head_i[52] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[4]
1-0 1
-11 1
.names $false data_head_i[53] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[5]
1-0 1
-11 1
.names $false data_head_i[54] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[6]
1-0 1
-11 1
.names $false data_head_i[55] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[7]
1-0 1
-11 1
.names $false data_head_i[56] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[8]
1-0 1
-11 1
.names $false data_head_i[57] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[9]
1-0 1
-11 1
.names $false data_head_i[58] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[10]
1-0 1
-11 1
.names $false data_head_i[59] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[11]
1-0 1
-11 1
.names $false data_head_i[60] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[12]
1-0 1
-11 1
.names $false data_head_i[61] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[13]
1-0 1
-11 1
.names $false data_head_i[62] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[14]
1-0 1
-11 1
.names $false data_head_i[63] N102 $ternary$verilog/bsg_assembler.v:938$223_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[0] data_head_i[32] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[1] data_head_i[33] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[2] data_head_i[34] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[3] data_head_i[35] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[4] data_head_i[36] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[5] data_head_i[37] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[6] data_head_i[38] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[7] data_head_i[39] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[8] data_head_i[40] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[9] data_head_i[41] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[10] data_head_i[42] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[11] data_head_i[43] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[12] data_head_i[44] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[13] data_head_i[45] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[14] data_head_i[46] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:938$223_Y[15] data_head_i[47] N103 $ternary$verilog/bsg_assembler.v:937$224_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[0] data_head_i[16] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[1] data_head_i[17] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[2] data_head_i[18] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[3] data_head_i[19] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[4] data_head_i[20] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[5] data_head_i[21] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[6] data_head_i[22] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[7] data_head_i[23] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[8] data_head_i[24] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[9] data_head_i[25] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[10] data_head_i[26] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[11] data_head_i[27] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[12] data_head_i[28] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[13] data_head_i[29] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[14] data_head_i[30] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:937$224_Y[15] data_head_i[31] N104 $ternary$verilog/bsg_assembler.v:936$225_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[0] data_head_i[0] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[1] data_head_i[1] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[2] data_head_i[2] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[3] data_head_i[3] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[4] data_head_i[4] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[5] data_head_i[5] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[6] data_head_i[6] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[7] data_head_i[7] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[8] data_head_i[8] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[9] data_head_i[9] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[10] data_head_i[10] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[11] data_head_i[11] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[12] data_head_i[12] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[13] data_head_i[13] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[14] data_head_i[14] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:936$225_Y[15] data_head_i[15] N105 $ternary$verilog/bsg_assembler.v:935$226_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[0] data_head_i[64] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[1] data_head_i[65] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[2] data_head_i[66] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[3] data_head_i[67] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[4] data_head_i[68] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[5] data_head_i[69] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[6] data_head_i[70] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[7] data_head_i[71] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[8] data_head_i[72] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[9] data_head_i[73] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[10] data_head_i[74] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[11] data_head_i[75] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[12] data_head_i[76] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[13] data_head_i[77] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[14] data_head_i[78] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:935$226_Y[15] data_head_i[79] N100 $ternary$verilog/bsg_assembler.v:934$227_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[0] data_head_i[48] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[1] data_head_i[49] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[2] data_head_i[50] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[3] data_head_i[51] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[4] data_head_i[52] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[5] data_head_i[53] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[6] data_head_i[54] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[7] data_head_i[55] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[8] data_head_i[56] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[9] data_head_i[57] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[10] data_head_i[58] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[11] data_head_i[59] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[12] data_head_i[60] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[13] data_head_i[61] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[14] data_head_i[62] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:934$227_Y[15] data_head_i[63] N101 $ternary$verilog/bsg_assembler.v:933$228_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[0] data_head_i[32] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[1] data_head_i[33] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[2] data_head_i[34] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[3] data_head_i[35] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[4] data_head_i[36] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[5] data_head_i[37] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[6] data_head_i[38] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[7] data_head_i[39] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[8] data_head_i[40] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[9] data_head_i[41] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[10] data_head_i[42] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[11] data_head_i[43] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[12] data_head_i[44] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[13] data_head_i[45] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[14] data_head_i[46] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:933$228_Y[15] data_head_i[47] N108 $ternary$verilog/bsg_assembler.v:932$229_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[0] data_head_i[16] N116 data_o[48]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[1] data_head_i[17] N116 data_o[49]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[2] data_head_i[18] N116 data_o[50]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[3] data_head_i[19] N116 data_o[51]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[4] data_head_i[20] N116 data_o[52]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[5] data_head_i[21] N116 data_o[53]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[6] data_head_i[22] N116 data_o[54]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[7] data_head_i[23] N116 data_o[55]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[8] data_head_i[24] N116 data_o[56]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[9] data_head_i[25] N116 data_o[57]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[10] data_head_i[26] N116 data_o[58]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[11] data_head_i[27] N116 data_o[59]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[12] data_head_i[28] N116 data_o[60]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[13] data_head_i[29] N116 data_o[61]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[14] data_head_i[30] N116 data_o[62]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:932$229_Y[15] data_head_i[31] N116 data_o[63]
1-0 1
-11 1
.names $false data_head_i[64] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[0]
1-0 1
-11 1
.names $false data_head_i[65] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[1]
1-0 1
-11 1
.names $false data_head_i[66] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[2]
1-0 1
-11 1
.names $false data_head_i[67] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[3]
1-0 1
-11 1
.names $false data_head_i[68] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[4]
1-0 1
-11 1
.names $false data_head_i[69] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[5]
1-0 1
-11 1
.names $false data_head_i[70] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[6]
1-0 1
-11 1
.names $false data_head_i[71] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[7]
1-0 1
-11 1
.names $false data_head_i[72] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[8]
1-0 1
-11 1
.names $false data_head_i[73] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[9]
1-0 1
-11 1
.names $false data_head_i[74] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[10]
1-0 1
-11 1
.names $false data_head_i[75] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[11]
1-0 1
-11 1
.names $false data_head_i[76] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[12]
1-0 1
-11 1
.names $false data_head_i[77] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[13]
1-0 1
-11 1
.names $false data_head_i[78] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[14]
1-0 1
-11 1
.names $false data_head_i[79] N102 $ternary$verilog/bsg_assembler.v:954$232_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[0] data_head_i[48] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[1] data_head_i[49] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[2] data_head_i[50] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[3] data_head_i[51] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[4] data_head_i[52] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[5] data_head_i[53] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[6] data_head_i[54] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[7] data_head_i[55] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[8] data_head_i[56] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[9] data_head_i[57] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[10] data_head_i[58] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[11] data_head_i[59] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[12] data_head_i[60] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[13] data_head_i[61] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[14] data_head_i[62] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:954$232_Y[15] data_head_i[63] N103 $ternary$verilog/bsg_assembler.v:953$233_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[0] data_head_i[32] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[1] data_head_i[33] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[2] data_head_i[34] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[3] data_head_i[35] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[4] data_head_i[36] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[5] data_head_i[37] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[6] data_head_i[38] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[7] data_head_i[39] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[8] data_head_i[40] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[9] data_head_i[41] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[10] data_head_i[42] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[11] data_head_i[43] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[12] data_head_i[44] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[13] data_head_i[45] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[14] data_head_i[46] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:953$233_Y[15] data_head_i[47] N104 $ternary$verilog/bsg_assembler.v:952$234_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[0] data_head_i[16] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[1] data_head_i[17] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[2] data_head_i[18] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[3] data_head_i[19] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[4] data_head_i[20] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[5] data_head_i[21] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[6] data_head_i[22] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[7] data_head_i[23] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[8] data_head_i[24] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[9] data_head_i[25] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[10] data_head_i[26] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[11] data_head_i[27] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[12] data_head_i[28] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[13] data_head_i[29] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[14] data_head_i[30] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:952$234_Y[15] data_head_i[31] N105 $ternary$verilog/bsg_assembler.v:951$235_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[0] data_head_i[0] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[1] data_head_i[1] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[2] data_head_i[2] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[3] data_head_i[3] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[4] data_head_i[4] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[5] data_head_i[5] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[6] data_head_i[6] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[7] data_head_i[7] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[8] data_head_i[8] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[9] data_head_i[9] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[10] data_head_i[10] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[11] data_head_i[11] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[12] data_head_i[12] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[13] data_head_i[13] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[14] data_head_i[14] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:951$235_Y[15] data_head_i[15] N100 $ternary$verilog/bsg_assembler.v:950$236_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[0] data_head_i[64] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[1] data_head_i[65] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[2] data_head_i[66] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[3] data_head_i[67] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[4] data_head_i[68] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[5] data_head_i[69] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[6] data_head_i[70] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[7] data_head_i[71] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[8] data_head_i[72] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[9] data_head_i[73] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[10] data_head_i[74] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[11] data_head_i[75] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[12] data_head_i[76] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[13] data_head_i[77] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[14] data_head_i[78] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:950$236_Y[15] data_head_i[79] N101 $ternary$verilog/bsg_assembler.v:949$237_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[0] data_head_i[48] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[0]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[1] data_head_i[49] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[1]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[2] data_head_i[50] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[2]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[3] data_head_i[51] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[3]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[4] data_head_i[52] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[4]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[5] data_head_i[53] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[5]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[6] data_head_i[54] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[6]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[7] data_head_i[55] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[7]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[8] data_head_i[56] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[8]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[9] data_head_i[57] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[9]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[10] data_head_i[58] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[10]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[11] data_head_i[59] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[11]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[12] data_head_i[60] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[12]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[13] data_head_i[61] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[13]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[14] data_head_i[62] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[14]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:949$237_Y[15] data_head_i[63] N108 $ternary$verilog/bsg_assembler.v:948$238_Y[15]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[0] data_head_i[32] N116 data_o[64]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[1] data_head_i[33] N116 data_o[65]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[2] data_head_i[34] N116 data_o[66]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[3] data_head_i[35] N116 data_o[67]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[4] data_head_i[36] N116 data_o[68]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[5] data_head_i[37] N116 data_o[69]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[6] data_head_i[38] N116 data_o[70]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[7] data_head_i[39] N116 data_o[71]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[8] data_head_i[40] N116 data_o[72]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[9] data_head_i[41] N116 data_o[73]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[10] data_head_i[42] N116 data_o[74]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[11] data_head_i[43] N116 data_o[75]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[12] data_head_i[44] N116 data_o[76]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[13] data_head_i[45] N116 data_o[77]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[14] data_head_i[46] N116 data_o[78]
1-0 1
-11 1
.names $ternary$verilog/bsg_assembler.v:948$238_Y[15] data_head_i[47] N116 data_o[79]
1-0 1
-11 1
.names c_ptr_data.o[2] N10
0 1
.names N136 c_ptr_data.o[2] N108
11 1
.names N133 c_ptr_data.o[2] N101
11 1
.names N134 c_ptr_data.o[2] N100
11 1
.names N135 N10 N105
11 1
.names N136 N10 N104
11 1
.names N133 N10 N103
11 1
.names N134 N10 N102
11 1
.names N135 c_ptr_data.o[2] N116
11 1
.names c_ptr_data.o[0] c_ptr_data.o[1] N135
11 1
.names c_ptr_data.N8 c_ptr_data.o[1] N136
11 1
.names c_ptr_data.N8 N0 N134
11 1
.subckt $_SDFF_PP0_ C=clk D=c_ptr.n_o[0] Q=c_ptr.o[0] R=reset
.subckt $_SDFF_PP0_ C=clk D=c_ptr.n_o[1] Q=c_ptr.o[1] R=reset
.subckt $_SDFF_PP0_ C=clk D=c_ptr.n_o[2] Q=c_ptr.o[2] R=reset
.names c_ptr.o[0] c_ptr.N8
0 1
.names c_ptr.o[1] $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1]
0 1
.names $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2] c_ptr.N11
0 1
.names c_ptr.ptr_wrap[0] c_ptr.N12 c_ptr.N3 c_ptr.n_o[0]
1-0 1
-11 1
.names c_ptr.ptr_wrap[1] c_ptr.N13 c_ptr.N3 c_ptr.n_o[1]
1-0 1
-11 1
.names c_ptr.ptr_wrap[2] c_ptr.N14 c_ptr.N3 c_ptr.n_o[2]
1-0 1
-11 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] c_ptr.N13
10 1
01 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1] c_ptr.N14
10 1
01 1
.names c_ptr.o[0] go_cnt_i[0] c_ptr.N12
10 1
01 1
.names c_ptr.o[1] go_cnt_i[1] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1]
10 1
01 1
.names c_ptr.o[2] go_cnt_i[2] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2]
10 1
01 1
.names c_ptr.o[0] go_cnt_i[0] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0]
11 1
.names c_ptr.o[1] go_cnt_i[1] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1]
11 1
.names $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1] c_ptr.o[0] c_ptr.N9
10 1
01 1
.names c_ptr.o[2] $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] c_ptr.N10
10 1
01 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] c_ptr.ptr_wrap[1]
10 1
01 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] c_ptr.ptr_wrap[2]
10 1
01 1
.names c_ptr.N11 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2] c_ptr.N3
10 1
01 1
.names go_cnt_i[0] c_ptr.N8 c_ptr.ptr_wrap[0]
10 1
01 1
.names go_cnt_i[1] c_ptr.N9 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names go_cnt_i[2] c_ptr.N10 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names go_cnt_i[0] c_ptr.N8 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names go_cnt_i[1] c_ptr.N9 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names go_cnt_i[2] c_ptr.N10 $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y
11 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1]
1- 1
-1 1
.names $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1] c_ptr.o[0] $flatten\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names c_ptr.o[2] $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2]
11 1
.names c_ptr.o[1] $flatten\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1]
1- 1
-1 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.subckt $_SDFF_PP0_ C=clk D=c_ptr_data.n_o[0] Q=c_ptr_data.o[0] R=reset
.subckt $_SDFF_PP0_ C=clk D=c_ptr_data.n_o[1] Q=c_ptr_data.o[1] R=reset
.subckt $_SDFF_PP0_ C=clk D=c_ptr_data.n_o[2] Q=c_ptr_data.o[2] R=reset
.names c_ptr_data.o[0] c_ptr_data.N8
0 1
.names c_ptr_data.o[1] N0
0 1
.names $flatten\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2] c_ptr_data.N11
0 1
.names c_ptr_data.ptr_wrap[0] c_ptr_data.N12 c_ptr_data.N3 c_ptr_data.n_o[0]
1-0 1
-11 1
.names c_ptr_data.ptr_wrap[1] c_ptr_data.N13 c_ptr_data.N3 c_ptr_data.n_o[1]
1-0 1
-11 1
.names c_ptr_data.ptr_wrap[2] c_ptr_data.N14 c_ptr_data.N3 c_ptr_data.n_o[2]
1-0 1
-11 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] c_ptr_data.N13
10 1
01 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1] c_ptr_data.N14
10 1
01 1
.names c_ptr_data.o[0] go_cnt_i[0] c_ptr_data.N12
10 1
01 1
.names c_ptr_data.o[1] go_cnt_i[1] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1]
10 1
01 1
.names c_ptr_data.o[2] go_cnt_i[2] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2]
10 1
01 1
.names c_ptr_data.o[0] go_cnt_i[0] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0]
11 1
.names c_ptr_data.o[1] go_cnt_i[1] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1]
11 1
.names N0 c_ptr_data.o[0] c_ptr_data.N9
10 1
01 1
.names c_ptr_data.o[2] $flatten\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] c_ptr_data.N10
10 1
01 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] c_ptr_data.ptr_wrap[1]
10 1
01 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] c_ptr_data.ptr_wrap[2]
10 1
01 1
.names c_ptr_data.N11 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2] c_ptr_data.N3
10 1
01 1
.names go_cnt_i[0] c_ptr_data.N8 c_ptr_data.ptr_wrap[0]
10 1
01 1
.names go_cnt_i[1] c_ptr_data.N9 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names go_cnt_i[2] c_ptr_data.N10 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names go_cnt_i[0] c_ptr_data.N8 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names go_cnt_i[1] c_ptr_data.N9 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names go_cnt_i[2] c_ptr_data.N10 $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y
11 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1]
1- 1
-1 1
.names N0 c_ptr_data.o[0] N133
11 1
.names c_ptr_data.o[2] $flatten\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] $flatten\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2]
11 1
.names c_ptr_data.o[1] N133 $flatten\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1]
1- 1
-1 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.names $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4] c_ptr.o[2] ready_head_o[0]
1-0 1
-11 1
.names $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0] c_ptr.o[2] ready_head_o[1]
1-0 1
-11 1
.names $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][2] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1] c_ptr.o[2] ready_head_o[2]
1-0 1
-11 1
.names $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][3] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][7] c_ptr.o[2] ready_head_o[3]
1-0 1
-11 1
.names $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][8] c_ptr.o[2] ready_head_o[4]
1-0 1
-11 1
.names $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4] c_ptr.o[1] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][2]
1-0 1
-11 1
.names $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0] c_ptr.o[1] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][3]
1-0 1
-11 1
.names $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1] c_ptr.o[1] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4]
1-0 1
-11 1
.names $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] c_ptr.o[1] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0]
1-0 1
-11 1
.names $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] c_ptr.o[1] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1]
1-0 1
-11 1
.names $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][9] c_ptr.o[1] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][7]
1-0 1
-11 1
.names $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] $false c_ptr.o[1] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][8]
1-0 1
-11 1
.names ready_i[4] ready_i[0] c_ptr.o[0] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4]
1-0 1
-11 1
.names ready_i[0] ready_i[1] c_ptr.o[0] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0]
1-0 1
-11 1
.names ready_i[1] ready_i[2] c_ptr.o[0] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1]
1-0 1
-11 1
.names ready_i[2] ready_i[3] c_ptr.o[0] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2]
1-0 1
-11 1
.names ready_i[3] ready_i[4] c_ptr.o[0] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3]
1-0 1
-11 1
.names ready_i[4] $false c_ptr.o[0] $flatten\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][9]
1-0 1
-11 1
.names go_channels_i[0] $false c_ptr.o[0] $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][0]
1-0 1
-11 1
.names go_channels_i[0] go_channels_i[4] c_ptr.o[0] $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][5]
1-0 1
-11 1
.names go_channels_i[1] go_channels_i[0] c_ptr.o[0] $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1]
1-0 1
-11 1
.names go_channels_i[2] go_channels_i[1] c_ptr.o[0] $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2]
1-0 1
-11 1
.names go_channels_i[3] go_channels_i[2] c_ptr.o[0] $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][3]
1-0 1
-11 1
.names go_channels_i[4] go_channels_i[3] c_ptr.o[0] $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][4]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1] $false c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][1]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2] $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][0] c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][2]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][5] $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][3] c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][5]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1] $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][4] c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][6]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2] $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][5] c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][7]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][3] $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1] c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][3]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][4] $techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2] c_ptr.o[1] $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][4]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][5] $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][1] c_ptr.o[2] valid_o[0]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][6] $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][2] c_ptr.o[2] valid_o[1]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][7] $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][3] c_ptr.o[2] valid_o[2]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][3] $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][4] c_ptr.o[2] valid_o[3]
1-0 1
-11 1
.names $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][4] $techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][5] c_ptr.o[2] valid_o[4]
1-0 1
-11 1
.end

.model bsg_scan_width_p5_and_p1_lo_to_hi_p1
.inputs i[0] i[1] i[2] i[3] i[4]
.outputs o[0] o[1] o[2] o[3] o[4]
.names $false
.names $true
1
.names $undef
.names i[1] i[0] o[1]
11 1
.names i[2] i[1] t_1__2_
11 1
.names i[3] i[2] t_1__1_
11 1
.names i[4] i[3] t_1__0_
11 1
.names t_1__2_ i[0] o[2]
11 1
.names t_1__1_ o[1] o[3]
11 1
.names t_1__0_ t_1__2_ t_2__0_
11 1
.names t_2__0_ i[0] o[4]
11 1
.names i[0] o[0]
1 1
.end

.model bsg_thermometer_count_width_p5
.inputs i[0] i[1] i[2] i[3] i[4]
.outputs o[0] o[1] o[2]
.names $false
.names $true
1
.names $undef
.names i[4] N0
0 1
.names i[3] N1
0 1
.names i[2] N2
0 1
.names i[1] N3
0 1
.names N0 i[3] big_encode_one_hot.i[4]
11 1
.names N1 i[2] big_encode_one_hot.i[3]
11 1
.names N2 i[1] big_encode_one_hot.i[2]
11 1
.names N3 i[0] big_encode_one_hot.i[1]
11 1
.names big_encode_one_hot.unaligned_align.aligned_addrs[0] i[4] o[0]
1- 1
-1 1
.names big_encode_one_hot.i[1] big_encode_one_hot.i[3] big_encode_one_hot.unaligned_align.aligned_addrs[0]
1- 1
-1 1
.names big_encode_one_hot.i[3] big_encode_one_hot.i[2] o[1]
1- 1
-1 1
.names i[4] big_encode_one_hot.i[4] o[2]
1- 1
-1 1
.end

.model bsg_two_fifo_width_p16
.inputs clk_i reset_i data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_i[10] data_i[11] data_i[12] data_i[13] data_i[14] data_i[15] v_i yumi_i
.outputs ready_o v_o data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] data_o[10] data_o[11] data_o[12] data_o[13] data_o[14] data_o[15]
.names $false
.names $true
1
.names $undef
.subckt $_SDFF_PP0_ C=clk_i D=N8 Q=full_r R=reset_i
.subckt $_SDFF_PP1_ C=clk_i D=N7 Q=empty_r R=reset_i
.subckt $_SDFFCE_PP0P_ C=clk_i D=mem_1r1w.synth.N5 E=N9 Q=mem_1r1w.synth.w_addr_i R=reset_i
.subckt $_SDFFCE_PP0P_ C=clk_i D=N6 E=N11 Q=mem_1r1w.r_addr_i R=reset_i
.names mem_1r1w.synth.N1 $true reset_i N9
1-0 1
-11 1
.names yumi_i $true reset_i N11
1-0 1
-11 1
.names full_r ready_o
0 1
.names mem_1r1w.synth.w_addr_i mem_1r1w.synth.N5
0 1
.names mem_1r1w.r_addr_i N6
0 1
.names mem_1r1w.synth.N1 N16
0 1
.names empty_r v_o
0 1
.names yumi_i N22
0 1
.names v_i ready_o mem_1r1w.synth.N1
11 1
.names N17 N19 N7
1- 1
-1 1
.names empty_r N16 N17
11 1
.names N18 N16 N19
11 1
.names ready_o yumi_i N18
11 1
.names N23 N24 N8
1- 1
-1 1
.names N21 N22 N23
11 1
.names v_o mem_1r1w.synth.N1 N21
11 1
.names full_r N22 N24
11 1
.subckt $_DFFE_PP_ C=clk_i D=data_i[0] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[0]
.subckt $_DFFE_PP_ C=clk_i D=data_i[1] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[1]
.subckt $_DFFE_PP_ C=clk_i D=data_i[2] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[2]
.subckt $_DFFE_PP_ C=clk_i D=data_i[3] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[3]
.subckt $_DFFE_PP_ C=clk_i D=data_i[4] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[4]
.subckt $_DFFE_PP_ C=clk_i D=data_i[5] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[5]
.subckt $_DFFE_PP_ C=clk_i D=data_i[6] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[6]
.subckt $_DFFE_PP_ C=clk_i D=data_i[7] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[7]
.subckt $_DFFE_PP_ C=clk_i D=data_i[8] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[8]
.subckt $_DFFE_PP_ C=clk_i D=data_i[9] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[9]
.subckt $_DFFE_PP_ C=clk_i D=data_i[10] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[10]
.subckt $_DFFE_PP_ C=clk_i D=data_i[11] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[11]
.subckt $_DFFE_PP_ C=clk_i D=data_i[12] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[12]
.subckt $_DFFE_PP_ C=clk_i D=data_i[13] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[13]
.subckt $_DFFE_PP_ C=clk_i D=data_i[14] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[14]
.subckt $_DFFE_PP_ C=clk_i D=data_i[15] E=mem_1r1w.synth.N7 Q=mem_1r1w.synth.mem[15]
.subckt $_DFFE_PP_ C=clk_i D=data_i[0] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[16]
.subckt $_DFFE_PP_ C=clk_i D=data_i[1] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[17]
.subckt $_DFFE_PP_ C=clk_i D=data_i[2] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[18]
.subckt $_DFFE_PP_ C=clk_i D=data_i[3] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[19]
.subckt $_DFFE_PP_ C=clk_i D=data_i[4] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[20]
.subckt $_DFFE_PP_ C=clk_i D=data_i[5] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[21]
.subckt $_DFFE_PP_ C=clk_i D=data_i[6] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[22]
.subckt $_DFFE_PP_ C=clk_i D=data_i[7] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[23]
.subckt $_DFFE_PP_ C=clk_i D=data_i[8] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[24]
.subckt $_DFFE_PP_ C=clk_i D=data_i[9] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[25]
.subckt $_DFFE_PP_ C=clk_i D=data_i[10] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[26]
.subckt $_DFFE_PP_ C=clk_i D=data_i[11] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[27]
.subckt $_DFFE_PP_ C=clk_i D=data_i[12] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[28]
.subckt $_DFFE_PP_ C=clk_i D=data_i[13] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[29]
.subckt $_DFFE_PP_ C=clk_i D=data_i[14] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[30]
.subckt $_DFFE_PP_ C=clk_i D=data_i[15] E=mem_1r1w.synth.N8 Q=mem_1r1w.synth.mem[31]
.names mem_1r1w.synth.mem[15] mem_1r1w.synth.mem[31] mem_1r1w.r_addr_i data_o[15]
1-0 1
-11 1
.names mem_1r1w.synth.mem[14] mem_1r1w.synth.mem[30] mem_1r1w.r_addr_i data_o[14]
1-0 1
-11 1
.names mem_1r1w.synth.mem[13] mem_1r1w.synth.mem[29] mem_1r1w.r_addr_i data_o[13]
1-0 1
-11 1
.names mem_1r1w.synth.mem[12] mem_1r1w.synth.mem[28] mem_1r1w.r_addr_i data_o[12]
1-0 1
-11 1
.names mem_1r1w.synth.mem[11] mem_1r1w.synth.mem[27] mem_1r1w.r_addr_i data_o[11]
1-0 1
-11 1
.names mem_1r1w.synth.mem[10] mem_1r1w.synth.mem[26] mem_1r1w.r_addr_i data_o[10]
1-0 1
-11 1
.names mem_1r1w.synth.mem[9] mem_1r1w.synth.mem[25] mem_1r1w.r_addr_i data_o[9]
1-0 1
-11 1
.names mem_1r1w.synth.mem[8] mem_1r1w.synth.mem[24] mem_1r1w.r_addr_i data_o[8]
1-0 1
-11 1
.names mem_1r1w.synth.mem[7] mem_1r1w.synth.mem[23] mem_1r1w.r_addr_i data_o[7]
1-0 1
-11 1
.names mem_1r1w.synth.mem[6] mem_1r1w.synth.mem[22] mem_1r1w.r_addr_i data_o[6]
1-0 1
-11 1
.names mem_1r1w.synth.mem[5] mem_1r1w.synth.mem[21] mem_1r1w.r_addr_i data_o[5]
1-0 1
-11 1
.names mem_1r1w.synth.mem[4] mem_1r1w.synth.mem[20] mem_1r1w.r_addr_i data_o[4]
1-0 1
-11 1
.names mem_1r1w.synth.mem[3] mem_1r1w.synth.mem[19] mem_1r1w.r_addr_i data_o[3]
1-0 1
-11 1
.names mem_1r1w.synth.mem[2] mem_1r1w.synth.mem[18] mem_1r1w.r_addr_i data_o[2]
1-0 1
-11 1
.names mem_1r1w.synth.mem[1] mem_1r1w.synth.mem[17] mem_1r1w.r_addr_i data_o[1]
1-0 1
-11 1
.names mem_1r1w.synth.mem[0] mem_1r1w.synth.mem[16] mem_1r1w.r_addr_i data_o[0]
1-0 1
-11 1
.names $false mem_1r1w.synth.N5 mem_1r1w.synth.N1 mem_1r1w.synth.N7
1-0 1
-11 1
.names $false mem_1r1w.synth.w_addr_i mem_1r1w.synth.N1 mem_1r1w.synth.N8
1-0 1
-11 1
.end

.model top
.inputs clk reset calibration_done_i valid_i[0] valid_i[1] valid_i[2] valid_i[3] valid_i[4] valid_i[5] valid_i[6] valid_i[7] valid_i[8] valid_i[9] data_i[0] data_i[1] data_i[2] data_i[3] data_i[4] data_i[5] data_i[6] data_i[7] data_i[8] data_i[9] data_i[10] data_i[11] data_i[12] data_i[13] data_i[14] data_i[15] data_i[16] data_i[17] data_i[18] data_i[19] data_i[20] data_i[21] data_i[22] data_i[23] data_i[24] data_i[25] data_i[26] data_i[27] data_i[28] data_i[29] data_i[30] data_i[31] data_i[32] data_i[33] data_i[34] data_i[35] data_i[36] data_i[37] data_i[38] data_i[39] data_i[40] data_i[41] data_i[42] data_i[43] data_i[44] data_i[45] data_i[46] data_i[47] data_i[48] data_i[49] data_i[50] data_i[51] data_i[52] data_i[53] data_i[54] data_i[55] data_i[56] data_i[57] data_i[58] data_i[59] data_i[60] data_i[61] data_i[62] data_i[63] data_i[64] data_i[65] data_i[66] data_i[67] data_i[68] data_i[69] data_i[70] data_i[71] data_i[72] data_i[73] data_i[74] data_i[75] data_i[76] data_i[77] data_i[78] data_i[79] data_i[80] data_i[81] data_i[82] data_i[83] data_i[84] data_i[85] data_i[86] data_i[87] data_i[88] data_i[89] data_i[90] data_i[91] data_i[92] data_i[93] data_i[94] data_i[95] data_i[96] data_i[97] data_i[98] data_i[99] data_i[100] data_i[101] data_i[102] data_i[103] data_i[104] data_i[105] data_i[106] data_i[107] data_i[108] data_i[109] data_i[110] data_i[111] data_i[112] data_i[113] data_i[114] data_i[115] data_i[116] data_i[117] data_i[118] data_i[119] data_i[120] data_i[121] data_i[122] data_i[123] data_i[124] data_i[125] data_i[126] data_i[127] data_i[128] data_i[129] data_i[130] data_i[131] data_i[132] data_i[133] data_i[134] data_i[135] data_i[136] data_i[137] data_i[138] data_i[139] data_i[140] data_i[141] data_i[142] data_i[143] data_i[144] data_i[145] data_i[146] data_i[147] data_i[148] data_i[149] data_i[150] data_i[151] data_i[152] data_i[153] data_i[154] data_i[155] data_i[156] data_i[157] data_i[158] data_i[159] in_top_channel_i[0] in_top_channel_i[1] in_top_channel_i[2] in_top_channel_i[3] out_top_channel_i[0] out_top_channel_i[1] out_top_channel_i[2] yumi_i
.outputs yumi_o[0] yumi_o[1] yumi_o[2] yumi_o[3] yumi_o[4] yumi_o[5] yumi_o[6] yumi_o[7] yumi_o[8] yumi_o[9] valid_o data_o[0] data_o[1] data_o[2] data_o[3] data_o[4] data_o[5] data_o[6] data_o[7] data_o[8] data_o[9] data_o[10] data_o[11] data_o[12] data_o[13] data_o[14] data_o[15] data_o[16] data_o[17] data_o[18] data_o[19] data_o[20] data_o[21] data_o[22] data_o[23] data_o[24] data_o[25] data_o[26] data_o[27] data_o[28] data_o[29] data_o[30] data_o[31] data_o[32] data_o[33] data_o[34] data_o[35] data_o[36] data_o[37] data_o[38] data_o[39] data_o[40] data_o[41] data_o[42] data_o[43] data_o[44] data_o[45] data_o[46] data_o[47] data_o[48] data_o[49] data_o[50] data_o[51] data_o[52] data_o[53] data_o[54] data_o[55] data_o[56] data_o[57] data_o[58] data_o[59] data_o[60] data_o[61] data_o[62] data_o[63] data_o[64] data_o[65] data_o[66] data_o[67] data_o[68] data_o[69] data_o[70] data_o[71] data_o[72] data_o[73] data_o[74] data_o[75] data_o[76] data_o[77] data_o[78] data_o[79]
.names $false
.names $true
1
.names $undef
.names valid_i[9] calibration_done_i wrapper.n_0_net__9_
11 1
.names valid_i[8] calibration_done_i wrapper.n_0_net__8_
11 1
.names valid_i[7] calibration_done_i wrapper.n_0_net__7_
11 1
.names valid_i[6] calibration_done_i wrapper.n_0_net__6_
11 1
.names valid_i[5] calibration_done_i wrapper.n_0_net__5_
11 1
.names valid_i[4] calibration_done_i wrapper.n_0_net__4_
11 1
.names valid_i[3] calibration_done_i wrapper.n_0_net__3_
11 1
.names valid_i[2] calibration_done_i wrapper.n_0_net__2_
11 1
.names valid_i[1] calibration_done_i wrapper.n_0_net__1_
11 1
.names valid_i[0] calibration_done_i wrapper.n_0_net__0_
11 1
.names wrapper.N3 calibration_done_i valid_o
11 1
.names wrapper.N2 wrapper.fifo_valid_vec[0] wrapper.N3
11 1
.names wrapper.N1 wrapper.fifo_valid_vec[1] wrapper.N2
11 1
.names wrapper.N0 wrapper.fifo_valid_vec[2] wrapper.N1
11 1
.names wrapper.fifo_valid_vec[4] wrapper.fifo_valid_vec[3] wrapper.N0
11 1
.subckt $_SDFF_PP0_ C=clk D=wrapper.fifos_0__ring_packet_fifo.N8 Q=wrapper.fifos_0__ring_packet_fifo.full_r R=reset
.subckt $_SDFF_PP1_ C=clk D=wrapper.fifos_0__ring_packet_fifo.N7 Q=wrapper.fifos_0__ring_packet_fifo.empty_r R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=wrapper.fifos_0__ring_packet_fifo.N4 E=wrapper.fifos_0__ring_packet_fifo.N9 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.w_addr_i R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=wrapper.fifos_0__ring_packet_fifo.N6 E=wrapper.fifos_0__ring_packet_fifo.N11 Q=wrapper.fifos_0__ring_packet_fifo.head_r R=reset
.names wrapper.fifos_0__ring_packet_fifo.N5 $true reset wrapper.fifos_0__ring_packet_fifo.N9
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.full_r wrapper.fifo_not_full_vec[0]
0 1
.names wrapper.fifos_0__ring_packet_fifo.head_r wrapper.fifos_0__ring_packet_fifo.N6
0 1
.names wrapper.fifos_0__ring_packet_fifo.N5 wrapper.fifos_0__ring_packet_fifo.N16
0 1
.names wrapper.fifos_0__ring_packet_fifo.empty_r wrapper.fifo_valid_vec[0]
0 1
.names wrapper.fifo_enq_vec[0] wrapper.fifo_not_full_vec[0] wrapper.fifos_0__ring_packet_fifo.N5
11 1
.names wrapper.fifos_0__ring_packet_fifo.N17 wrapper.fifos_0__ring_packet_fifo.N19 wrapper.fifos_0__ring_packet_fifo.N7
1- 1
-1 1
.names wrapper.fifos_0__ring_packet_fifo.empty_r wrapper.fifos_0__ring_packet_fifo.N16 wrapper.fifos_0__ring_packet_fifo.N17
11 1
.names wrapper.fifos_0__ring_packet_fifo.N18 wrapper.fifos_0__ring_packet_fifo.N16 wrapper.fifos_0__ring_packet_fifo.N19
11 1
.names wrapper.fifo_not_full_vec[0] yumi_i wrapper.fifos_0__ring_packet_fifo.N18
11 1
.names wrapper.fifos_0__ring_packet_fifo.N23 wrapper.fifos_0__ring_packet_fifo.N24 wrapper.fifos_0__ring_packet_fifo.N8
1- 1
-1 1
.names wrapper.fifos_0__ring_packet_fifo.N21 wrapper.fifos_0__ring_packet_fifo.N22 wrapper.fifos_0__ring_packet_fifo.N23
11 1
.names wrapper.fifo_valid_vec[0] wrapper.fifos_0__ring_packet_fifo.N5 wrapper.fifos_0__ring_packet_fifo.N21
11 1
.names wrapper.fifos_0__ring_packet_fifo.full_r wrapper.fifos_0__ring_packet_fifo.N22 wrapper.fifos_0__ring_packet_fifo.N24
11 1
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[0] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[0]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[1] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[1]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[2] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[2]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[3] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[3]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[4] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[4]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[5] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[5]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[6] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[6]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[7] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[7]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[8] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[8]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[9] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[9]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[10] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[10]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[11] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[11]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[12] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[12]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[13] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[13]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[14] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[14]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[15] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[15]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[0] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[16]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[1] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[17]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[2] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[18]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[3] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[19]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[4] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[20]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[5] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[21]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[6] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[22]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[7] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[23]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[8] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[24]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[9] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[25]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[10] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[26]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[11] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[27]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[12] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[28]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[13] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[29]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[14] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[30]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[15] E=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[31]
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[15] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[31] wrapper.fifos_0__ring_packet_fifo.head_r data_o[15]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[14] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[30] wrapper.fifos_0__ring_packet_fifo.head_r data_o[14]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[13] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[29] wrapper.fifos_0__ring_packet_fifo.head_r data_o[13]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[12] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[28] wrapper.fifos_0__ring_packet_fifo.head_r data_o[12]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[11] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[27] wrapper.fifos_0__ring_packet_fifo.head_r data_o[11]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[10] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[26] wrapper.fifos_0__ring_packet_fifo.head_r data_o[10]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[9] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[25] wrapper.fifos_0__ring_packet_fifo.head_r data_o[9]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[8] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[24] wrapper.fifos_0__ring_packet_fifo.head_r data_o[8]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[7] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[23] wrapper.fifos_0__ring_packet_fifo.head_r data_o[7]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[6] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[22] wrapper.fifos_0__ring_packet_fifo.head_r data_o[6]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[5] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[21] wrapper.fifos_0__ring_packet_fifo.head_r data_o[5]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[4] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[20] wrapper.fifos_0__ring_packet_fifo.head_r data_o[4]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[3] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[19] wrapper.fifos_0__ring_packet_fifo.head_r data_o[3]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[2] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[18] wrapper.fifos_0__ring_packet_fifo.head_r data_o[2]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[1] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[17] wrapper.fifos_0__ring_packet_fifo.head_r data_o[1]
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[0] wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.mem[16] wrapper.fifos_0__ring_packet_fifo.head_r data_o[0]
1-0 1
-11 1
.names $false wrapper.fifos_0__ring_packet_fifo.N4 wrapper.fifos_0__ring_packet_fifo.N5 wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N7
1-0 1
-11 1
.names $false wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.w_addr_i wrapper.fifos_0__ring_packet_fifo.N5 wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.N8
1-0 1
-11 1
.names wrapper.fifos_0__ring_packet_fifo.mem_1r1w.synth.w_addr_i wrapper.fifos_0__ring_packet_fifo.N4
0 1
.subckt $_SDFF_PP0_ C=clk D=wrapper.fifos_1__ring_packet_fifo.N8 Q=wrapper.fifos_1__ring_packet_fifo.full_r R=reset
.subckt $_SDFF_PP1_ C=clk D=wrapper.fifos_1__ring_packet_fifo.N7 Q=wrapper.fifos_1__ring_packet_fifo.empty_r R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=wrapper.fifos_1__ring_packet_fifo.N4 E=wrapper.fifos_1__ring_packet_fifo.N9 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.w_addr_i R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=wrapper.fifos_1__ring_packet_fifo.N6 E=wrapper.fifos_0__ring_packet_fifo.N11 Q=wrapper.fifos_1__ring_packet_fifo.head_r R=reset
.names wrapper.fifos_1__ring_packet_fifo.N5 $true reset wrapper.fifos_1__ring_packet_fifo.N9
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.full_r wrapper.fifo_not_full_vec[1]
0 1
.names wrapper.fifos_1__ring_packet_fifo.head_r wrapper.fifos_1__ring_packet_fifo.N6
0 1
.names wrapper.fifos_1__ring_packet_fifo.N5 wrapper.fifos_1__ring_packet_fifo.N16
0 1
.names wrapper.fifos_1__ring_packet_fifo.empty_r wrapper.fifo_valid_vec[1]
0 1
.names wrapper.fifo_enq_vec[1] wrapper.fifo_not_full_vec[1] wrapper.fifos_1__ring_packet_fifo.N5
11 1
.names wrapper.fifos_1__ring_packet_fifo.N17 wrapper.fifos_1__ring_packet_fifo.N19 wrapper.fifos_1__ring_packet_fifo.N7
1- 1
-1 1
.names wrapper.fifos_1__ring_packet_fifo.empty_r wrapper.fifos_1__ring_packet_fifo.N16 wrapper.fifos_1__ring_packet_fifo.N17
11 1
.names wrapper.fifos_1__ring_packet_fifo.N18 wrapper.fifos_1__ring_packet_fifo.N16 wrapper.fifos_1__ring_packet_fifo.N19
11 1
.names wrapper.fifo_not_full_vec[1] yumi_i wrapper.fifos_1__ring_packet_fifo.N18
11 1
.names wrapper.fifos_1__ring_packet_fifo.N23 wrapper.fifos_1__ring_packet_fifo.N24 wrapper.fifos_1__ring_packet_fifo.N8
1- 1
-1 1
.names wrapper.fifos_1__ring_packet_fifo.N21 wrapper.fifos_0__ring_packet_fifo.N22 wrapper.fifos_1__ring_packet_fifo.N23
11 1
.names wrapper.fifo_valid_vec[1] wrapper.fifos_1__ring_packet_fifo.N5 wrapper.fifos_1__ring_packet_fifo.N21
11 1
.names wrapper.fifos_1__ring_packet_fifo.full_r wrapper.fifos_0__ring_packet_fifo.N22 wrapper.fifos_1__ring_packet_fifo.N24
11 1
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[16] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[0]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[17] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[1]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[18] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[2]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[19] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[3]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[20] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[4]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[21] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[5]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[22] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[6]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[23] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[7]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[24] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[8]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[25] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[9]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[26] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[10]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[27] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[11]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[28] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[12]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[29] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[13]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[30] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[14]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[31] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[15]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[16] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[16]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[17] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[17]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[18] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[18]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[19] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[19]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[20] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[20]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[21] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[21]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[22] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[22]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[23] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[23]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[24] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[24]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[25] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[25]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[26] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[26]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[27] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[27]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[28] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[28]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[29] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[29]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[30] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[30]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[31] E=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[31]
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[15] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[31] wrapper.fifos_1__ring_packet_fifo.head_r data_o[31]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[14] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[30] wrapper.fifos_1__ring_packet_fifo.head_r data_o[30]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[13] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[29] wrapper.fifos_1__ring_packet_fifo.head_r data_o[29]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[12] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[28] wrapper.fifos_1__ring_packet_fifo.head_r data_o[28]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[11] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[27] wrapper.fifos_1__ring_packet_fifo.head_r data_o[27]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[10] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[26] wrapper.fifos_1__ring_packet_fifo.head_r data_o[26]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[9] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[25] wrapper.fifos_1__ring_packet_fifo.head_r data_o[25]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[8] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[24] wrapper.fifos_1__ring_packet_fifo.head_r data_o[24]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[7] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[23] wrapper.fifos_1__ring_packet_fifo.head_r data_o[23]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[6] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[22] wrapper.fifos_1__ring_packet_fifo.head_r data_o[22]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[5] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[21] wrapper.fifos_1__ring_packet_fifo.head_r data_o[21]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[4] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[20] wrapper.fifos_1__ring_packet_fifo.head_r data_o[20]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[3] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[19] wrapper.fifos_1__ring_packet_fifo.head_r data_o[19]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[2] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[18] wrapper.fifos_1__ring_packet_fifo.head_r data_o[18]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[1] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[17] wrapper.fifos_1__ring_packet_fifo.head_r data_o[17]
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[0] wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.mem[16] wrapper.fifos_1__ring_packet_fifo.head_r data_o[16]
1-0 1
-11 1
.names $false wrapper.fifos_1__ring_packet_fifo.N4 wrapper.fifos_1__ring_packet_fifo.N5 wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N7
1-0 1
-11 1
.names $false wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.w_addr_i wrapper.fifos_1__ring_packet_fifo.N5 wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.N8
1-0 1
-11 1
.names wrapper.fifos_1__ring_packet_fifo.mem_1r1w.synth.w_addr_i wrapper.fifos_1__ring_packet_fifo.N4
0 1
.subckt $_SDFF_PP0_ C=clk D=wrapper.fifos_2__ring_packet_fifo.N8 Q=wrapper.fifos_2__ring_packet_fifo.full_r R=reset
.subckt $_SDFF_PP1_ C=clk D=wrapper.fifos_2__ring_packet_fifo.N7 Q=wrapper.fifos_2__ring_packet_fifo.empty_r R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=wrapper.fifos_2__ring_packet_fifo.N4 E=wrapper.fifos_2__ring_packet_fifo.N9 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.w_addr_i R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=wrapper.fifos_2__ring_packet_fifo.N6 E=wrapper.fifos_0__ring_packet_fifo.N11 Q=wrapper.fifos_2__ring_packet_fifo.head_r R=reset
.names wrapper.fifos_2__ring_packet_fifo.N5 $true reset wrapper.fifos_2__ring_packet_fifo.N9
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.full_r wrapper.fifo_not_full_vec[2]
0 1
.names wrapper.fifos_2__ring_packet_fifo.head_r wrapper.fifos_2__ring_packet_fifo.N6
0 1
.names wrapper.fifos_2__ring_packet_fifo.N5 wrapper.fifos_2__ring_packet_fifo.N16
0 1
.names wrapper.fifos_2__ring_packet_fifo.empty_r wrapper.fifo_valid_vec[2]
0 1
.names wrapper.fifo_enq_vec[2] wrapper.fifo_not_full_vec[2] wrapper.fifos_2__ring_packet_fifo.N5
11 1
.names wrapper.fifos_2__ring_packet_fifo.N17 wrapper.fifos_2__ring_packet_fifo.N19 wrapper.fifos_2__ring_packet_fifo.N7
1- 1
-1 1
.names wrapper.fifos_2__ring_packet_fifo.empty_r wrapper.fifos_2__ring_packet_fifo.N16 wrapper.fifos_2__ring_packet_fifo.N17
11 1
.names wrapper.fifos_2__ring_packet_fifo.N18 wrapper.fifos_2__ring_packet_fifo.N16 wrapper.fifos_2__ring_packet_fifo.N19
11 1
.names wrapper.fifo_not_full_vec[2] yumi_i wrapper.fifos_2__ring_packet_fifo.N18
11 1
.names wrapper.fifos_2__ring_packet_fifo.N23 wrapper.fifos_2__ring_packet_fifo.N24 wrapper.fifos_2__ring_packet_fifo.N8
1- 1
-1 1
.names wrapper.fifos_2__ring_packet_fifo.N21 wrapper.fifos_0__ring_packet_fifo.N22 wrapper.fifos_2__ring_packet_fifo.N23
11 1
.names wrapper.fifo_valid_vec[2] wrapper.fifos_2__ring_packet_fifo.N5 wrapper.fifos_2__ring_packet_fifo.N21
11 1
.names wrapper.fifos_2__ring_packet_fifo.full_r wrapper.fifos_0__ring_packet_fifo.N22 wrapper.fifos_2__ring_packet_fifo.N24
11 1
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[32] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[0]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[33] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[1]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[34] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[2]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[35] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[3]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[36] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[4]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[37] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[5]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[38] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[6]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[39] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[7]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[40] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[8]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[41] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[9]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[42] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[10]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[43] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[11]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[44] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[12]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[45] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[13]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[46] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[14]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[47] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[15]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[32] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[16]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[33] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[17]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[34] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[18]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[35] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[19]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[36] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[20]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[37] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[21]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[38] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[22]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[39] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[23]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[40] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[24]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[41] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[25]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[42] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[26]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[43] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[27]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[44] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[28]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[45] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[29]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[46] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[30]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[47] E=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[31]
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[15] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[31] wrapper.fifos_2__ring_packet_fifo.head_r data_o[47]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[14] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[30] wrapper.fifos_2__ring_packet_fifo.head_r data_o[46]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[13] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[29] wrapper.fifos_2__ring_packet_fifo.head_r data_o[45]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[12] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[28] wrapper.fifos_2__ring_packet_fifo.head_r data_o[44]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[11] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[27] wrapper.fifos_2__ring_packet_fifo.head_r data_o[43]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[10] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[26] wrapper.fifos_2__ring_packet_fifo.head_r data_o[42]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[9] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[25] wrapper.fifos_2__ring_packet_fifo.head_r data_o[41]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[8] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[24] wrapper.fifos_2__ring_packet_fifo.head_r data_o[40]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[7] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[23] wrapper.fifos_2__ring_packet_fifo.head_r data_o[39]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[6] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[22] wrapper.fifos_2__ring_packet_fifo.head_r data_o[38]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[5] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[21] wrapper.fifos_2__ring_packet_fifo.head_r data_o[37]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[4] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[20] wrapper.fifos_2__ring_packet_fifo.head_r data_o[36]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[3] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[19] wrapper.fifos_2__ring_packet_fifo.head_r data_o[35]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[2] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[18] wrapper.fifos_2__ring_packet_fifo.head_r data_o[34]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[1] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[17] wrapper.fifos_2__ring_packet_fifo.head_r data_o[33]
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[0] wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.mem[16] wrapper.fifos_2__ring_packet_fifo.head_r data_o[32]
1-0 1
-11 1
.names $false wrapper.fifos_2__ring_packet_fifo.N4 wrapper.fifos_2__ring_packet_fifo.N5 wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N7
1-0 1
-11 1
.names $false wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.w_addr_i wrapper.fifos_2__ring_packet_fifo.N5 wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.N8
1-0 1
-11 1
.names wrapper.fifos_2__ring_packet_fifo.mem_1r1w.synth.w_addr_i wrapper.fifos_2__ring_packet_fifo.N4
0 1
.subckt $_SDFF_PP0_ C=clk D=wrapper.fifos_3__ring_packet_fifo.N8 Q=wrapper.fifos_3__ring_packet_fifo.full_r R=reset
.subckt $_SDFF_PP1_ C=clk D=wrapper.fifos_3__ring_packet_fifo.N7 Q=wrapper.fifos_3__ring_packet_fifo.empty_r R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=wrapper.fifos_3__ring_packet_fifo.N4 E=wrapper.fifos_3__ring_packet_fifo.N9 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.w_addr_i R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=wrapper.fifos_3__ring_packet_fifo.N6 E=wrapper.fifos_0__ring_packet_fifo.N11 Q=wrapper.fifos_3__ring_packet_fifo.head_r R=reset
.names wrapper.fifos_3__ring_packet_fifo.N5 $true reset wrapper.fifos_3__ring_packet_fifo.N9
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.full_r wrapper.fifo_not_full_vec[3]
0 1
.names wrapper.fifos_3__ring_packet_fifo.head_r wrapper.fifos_3__ring_packet_fifo.N6
0 1
.names wrapper.fifos_3__ring_packet_fifo.N5 wrapper.fifos_3__ring_packet_fifo.N16
0 1
.names wrapper.fifos_3__ring_packet_fifo.empty_r wrapper.fifo_valid_vec[3]
0 1
.names wrapper.fifo_enq_vec[3] wrapper.fifo_not_full_vec[3] wrapper.fifos_3__ring_packet_fifo.N5
11 1
.names wrapper.fifos_3__ring_packet_fifo.N17 wrapper.fifos_3__ring_packet_fifo.N19 wrapper.fifos_3__ring_packet_fifo.N7
1- 1
-1 1
.names wrapper.fifos_3__ring_packet_fifo.empty_r wrapper.fifos_3__ring_packet_fifo.N16 wrapper.fifos_3__ring_packet_fifo.N17
11 1
.names wrapper.fifos_3__ring_packet_fifo.N18 wrapper.fifos_3__ring_packet_fifo.N16 wrapper.fifos_3__ring_packet_fifo.N19
11 1
.names wrapper.fifo_not_full_vec[3] yumi_i wrapper.fifos_3__ring_packet_fifo.N18
11 1
.names wrapper.fifos_3__ring_packet_fifo.N23 wrapper.fifos_3__ring_packet_fifo.N24 wrapper.fifos_3__ring_packet_fifo.N8
1- 1
-1 1
.names wrapper.fifos_3__ring_packet_fifo.N21 wrapper.fifos_0__ring_packet_fifo.N22 wrapper.fifos_3__ring_packet_fifo.N23
11 1
.names wrapper.fifo_valid_vec[3] wrapper.fifos_3__ring_packet_fifo.N5 wrapper.fifos_3__ring_packet_fifo.N21
11 1
.names wrapper.fifos_3__ring_packet_fifo.full_r wrapper.fifos_0__ring_packet_fifo.N22 wrapper.fifos_3__ring_packet_fifo.N24
11 1
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[48] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[0]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[49] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[1]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[50] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[2]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[51] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[3]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[52] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[4]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[53] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[5]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[54] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[6]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[55] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[7]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[56] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[8]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[57] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[9]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[58] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[10]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[59] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[11]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[60] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[12]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[61] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[13]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[62] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[14]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[63] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[15]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[48] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[16]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[49] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[17]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[50] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[18]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[51] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[19]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[52] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[20]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[53] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[21]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[54] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[22]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[55] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[23]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[56] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[24]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[57] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[25]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[58] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[26]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[59] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[27]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[60] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[28]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[61] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[29]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[62] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[30]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[63] E=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[31]
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[15] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[31] wrapper.fifos_3__ring_packet_fifo.head_r data_o[63]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[14] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[30] wrapper.fifos_3__ring_packet_fifo.head_r data_o[62]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[13] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[29] wrapper.fifos_3__ring_packet_fifo.head_r data_o[61]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[12] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[28] wrapper.fifos_3__ring_packet_fifo.head_r data_o[60]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[11] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[27] wrapper.fifos_3__ring_packet_fifo.head_r data_o[59]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[10] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[26] wrapper.fifos_3__ring_packet_fifo.head_r data_o[58]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[9] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[25] wrapper.fifos_3__ring_packet_fifo.head_r data_o[57]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[8] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[24] wrapper.fifos_3__ring_packet_fifo.head_r data_o[56]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[7] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[23] wrapper.fifos_3__ring_packet_fifo.head_r data_o[55]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[6] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[22] wrapper.fifos_3__ring_packet_fifo.head_r data_o[54]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[5] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[21] wrapper.fifos_3__ring_packet_fifo.head_r data_o[53]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[4] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[20] wrapper.fifos_3__ring_packet_fifo.head_r data_o[52]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[3] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[19] wrapper.fifos_3__ring_packet_fifo.head_r data_o[51]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[2] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[18] wrapper.fifos_3__ring_packet_fifo.head_r data_o[50]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[1] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[17] wrapper.fifos_3__ring_packet_fifo.head_r data_o[49]
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[0] wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.mem[16] wrapper.fifos_3__ring_packet_fifo.head_r data_o[48]
1-0 1
-11 1
.names $false wrapper.fifos_3__ring_packet_fifo.N4 wrapper.fifos_3__ring_packet_fifo.N5 wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N7
1-0 1
-11 1
.names $false wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.w_addr_i wrapper.fifos_3__ring_packet_fifo.N5 wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.N8
1-0 1
-11 1
.names wrapper.fifos_3__ring_packet_fifo.mem_1r1w.synth.w_addr_i wrapper.fifos_3__ring_packet_fifo.N4
0 1
.subckt $_SDFF_PP0_ C=clk D=wrapper.fifos_4__ring_packet_fifo.N8 Q=wrapper.fifos_4__ring_packet_fifo.full_r R=reset
.subckt $_SDFF_PP1_ C=clk D=wrapper.fifos_4__ring_packet_fifo.N7 Q=wrapper.fifos_4__ring_packet_fifo.empty_r R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=wrapper.fifos_4__ring_packet_fifo.N4 E=wrapper.fifos_4__ring_packet_fifo.N9 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.w_addr_i R=reset
.subckt $_SDFFCE_PP0P_ C=clk D=wrapper.fifos_4__ring_packet_fifo.N6 E=wrapper.fifos_0__ring_packet_fifo.N11 Q=wrapper.fifos_4__ring_packet_fifo.head_r R=reset
.names wrapper.fifos_4__ring_packet_fifo.N5 $true reset wrapper.fifos_4__ring_packet_fifo.N9
1-0 1
-11 1
.names yumi_i $true reset wrapper.fifos_0__ring_packet_fifo.N11
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.full_r wrapper.fifo_not_full_vec[4]
0 1
.names wrapper.fifos_4__ring_packet_fifo.head_r wrapper.fifos_4__ring_packet_fifo.N6
0 1
.names wrapper.fifos_4__ring_packet_fifo.N5 wrapper.fifos_4__ring_packet_fifo.N16
0 1
.names wrapper.fifos_4__ring_packet_fifo.empty_r wrapper.fifo_valid_vec[4]
0 1
.names yumi_i wrapper.fifos_0__ring_packet_fifo.N22
0 1
.names wrapper.fifo_enq_vec[4] wrapper.fifo_not_full_vec[4] wrapper.fifos_4__ring_packet_fifo.N5
11 1
.names wrapper.fifos_4__ring_packet_fifo.N17 wrapper.fifos_4__ring_packet_fifo.N19 wrapper.fifos_4__ring_packet_fifo.N7
1- 1
-1 1
.names wrapper.fifos_4__ring_packet_fifo.empty_r wrapper.fifos_4__ring_packet_fifo.N16 wrapper.fifos_4__ring_packet_fifo.N17
11 1
.names wrapper.fifos_4__ring_packet_fifo.N18 wrapper.fifos_4__ring_packet_fifo.N16 wrapper.fifos_4__ring_packet_fifo.N19
11 1
.names wrapper.fifo_not_full_vec[4] yumi_i wrapper.fifos_4__ring_packet_fifo.N18
11 1
.names wrapper.fifos_4__ring_packet_fifo.N23 wrapper.fifos_4__ring_packet_fifo.N24 wrapper.fifos_4__ring_packet_fifo.N8
1- 1
-1 1
.names wrapper.fifos_4__ring_packet_fifo.N21 wrapper.fifos_0__ring_packet_fifo.N22 wrapper.fifos_4__ring_packet_fifo.N23
11 1
.names wrapper.fifo_valid_vec[4] wrapper.fifos_4__ring_packet_fifo.N5 wrapper.fifos_4__ring_packet_fifo.N21
11 1
.names wrapper.fifos_4__ring_packet_fifo.full_r wrapper.fifos_0__ring_packet_fifo.N22 wrapper.fifos_4__ring_packet_fifo.N24
11 1
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[64] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[0]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[65] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[1]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[66] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[2]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[67] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[3]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[68] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[4]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[69] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[5]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[70] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[6]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[71] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[7]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[72] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[8]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[73] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[9]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[74] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[10]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[75] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[11]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[76] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[12]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[77] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[13]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[78] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[14]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[79] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[15]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[64] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[16]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[65] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[17]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[66] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[18]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[67] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[19]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[68] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[20]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[69] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[21]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[70] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[22]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[71] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[23]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[72] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[24]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[73] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[25]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[74] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[26]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[75] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[27]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[76] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[28]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[77] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[29]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[78] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[30]
.subckt $_DFFE_PP_ C=clk D=wrapper.fifo_data_vec[79] E=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8 Q=wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[31]
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[15] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[31] wrapper.fifos_4__ring_packet_fifo.head_r data_o[79]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[14] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[30] wrapper.fifos_4__ring_packet_fifo.head_r data_o[78]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[13] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[29] wrapper.fifos_4__ring_packet_fifo.head_r data_o[77]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[12] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[28] wrapper.fifos_4__ring_packet_fifo.head_r data_o[76]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[11] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[27] wrapper.fifos_4__ring_packet_fifo.head_r data_o[75]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[10] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[26] wrapper.fifos_4__ring_packet_fifo.head_r data_o[74]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[9] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[25] wrapper.fifos_4__ring_packet_fifo.head_r data_o[73]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[8] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[24] wrapper.fifos_4__ring_packet_fifo.head_r data_o[72]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[7] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[23] wrapper.fifos_4__ring_packet_fifo.head_r data_o[71]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[6] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[22] wrapper.fifos_4__ring_packet_fifo.head_r data_o[70]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[5] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[21] wrapper.fifos_4__ring_packet_fifo.head_r data_o[69]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[4] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[20] wrapper.fifos_4__ring_packet_fifo.head_r data_o[68]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[3] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[19] wrapper.fifos_4__ring_packet_fifo.head_r data_o[67]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[2] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[18] wrapper.fifos_4__ring_packet_fifo.head_r data_o[66]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[1] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[17] wrapper.fifos_4__ring_packet_fifo.head_r data_o[65]
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[0] wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.mem[16] wrapper.fifos_4__ring_packet_fifo.head_r data_o[64]
1-0 1
-11 1
.names $false wrapper.fifos_4__ring_packet_fifo.N4 wrapper.fifos_4__ring_packet_fifo.N5 wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N7
1-0 1
-11 1
.names $false wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.w_addr_i wrapper.fifos_4__ring_packet_fifo.N5 wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.N8
1-0 1
-11 1
.names wrapper.fifos_4__ring_packet_fifo.mem_1r1w.synth.w_addr_i wrapper.fifos_4__ring_packet_fifo.N4
0 1
.names $false wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[4] out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1156$293_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1156$293_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1155$294_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1155$294_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1154$295_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1154$295_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1153$296_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1153$296_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_enq_vec[4]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[3] out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1166$298_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1166$298_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1165$299_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1165$299_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1164$300_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1164$300_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1163$301_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1163$301_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_enq_vec[3]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[2] out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1171$303_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1171$303_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1170$304_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1170$304_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1169$305_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1169$305_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1168$306_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1168$306_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_enq_vec[2]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[1] out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1176$308_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1176$308_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1175$309_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1175$309_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1174$310_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1174$310_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1173$311_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1173$311_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_enq_vec[1]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[0] out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1181$313_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1181$313_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1180$314_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1180$314_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1179$315_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1179$315_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1178$316_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1178$316_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_enq_vec[0]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__79_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1186$318_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1186$318_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1185$319_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1185$319_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1184$320_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1184$320_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1183$321_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1183$321_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[79]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__78_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1191$323_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1191$323_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1190$324_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1190$324_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1189$325_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1189$325_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1188$326_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1188$326_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[78]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__77_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1196$328_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1196$328_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1195$329_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1195$329_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1194$330_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1194$330_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1193$331_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1193$331_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[77]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__76_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1201$333_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1201$333_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1200$334_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1200$334_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1199$335_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1199$335_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1198$336_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1198$336_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[76]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__75_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1206$338_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1206$338_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1205$339_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1205$339_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1204$340_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1204$340_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1203$341_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1203$341_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[75]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__74_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1211$343_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1211$343_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1210$344_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1210$344_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1209$345_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1209$345_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1208$346_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1208$346_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[74]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__73_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1216$348_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1216$348_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1215$349_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1215$349_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1214$350_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1214$350_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1213$351_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1213$351_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[73]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__72_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1221$353_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1221$353_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1220$354_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1220$354_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1219$355_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1219$355_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1218$356_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1218$356_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[72]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__71_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1226$358_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1226$358_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1225$359_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1225$359_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1224$360_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1224$360_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1223$361_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1223$361_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[71]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__70_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1231$363_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1231$363_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1230$364_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1230$364_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1229$365_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1229$365_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1228$366_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1228$366_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[70]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__69_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1236$368_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1236$368_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1235$369_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1235$369_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1234$370_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1234$370_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1233$371_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1233$371_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[69]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__68_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1241$373_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1241$373_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1240$374_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1240$374_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1239$375_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1239$375_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1238$376_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1238$376_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[68]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__67_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1246$378_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1246$378_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1245$379_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1245$379_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1244$380_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1244$380_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1243$381_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1243$381_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[67]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__66_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1251$383_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1251$383_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1250$384_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1250$384_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1249$385_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1249$385_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1248$386_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1248$386_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[66]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__65_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1256$388_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1256$388_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1255$389_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1255$389_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1254$390_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1254$390_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1253$391_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1253$391_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[65]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__64_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1261$393_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1261$393_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1260$394_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1260$394_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1259$395_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1259$395_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1258$396_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1258$396_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[64]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__63_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1266$398_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1266$398_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1265$399_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1265$399_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1264$400_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1264$400_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1263$401_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1263$401_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[63]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__62_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1271$403_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1271$403_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1270$404_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1270$404_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1269$405_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1269$405_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1268$406_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1268$406_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[62]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__61_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1276$408_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1276$408_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1275$409_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1275$409_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1274$410_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1274$410_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1273$411_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1273$411_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[61]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__60_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1281$413_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1281$413_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1280$414_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1280$414_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1279$415_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1279$415_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1278$416_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1278$416_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[60]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__59_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1286$418_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1286$418_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1285$419_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1285$419_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1284$420_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1284$420_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1283$421_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1283$421_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[59]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__58_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1291$423_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1291$423_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1290$424_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1290$424_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1289$425_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1289$425_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1288$426_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1288$426_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[58]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__57_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1296$428_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1296$428_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1295$429_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1295$429_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1294$430_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1294$430_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1293$431_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1293$431_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[57]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__56_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1301$433_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1301$433_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1300$434_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1300$434_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1299$435_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1299$435_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1298$436_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1298$436_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[56]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__55_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1306$438_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1306$438_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1305$439_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1305$439_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1304$440_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1304$440_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1303$441_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1303$441_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[55]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__54_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1311$443_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1311$443_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1310$444_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1310$444_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1309$445_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1309$445_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1308$446_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1308$446_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[54]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__53_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1316$448_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1316$448_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1315$449_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1315$449_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1314$450_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1314$450_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1313$451_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1313$451_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[53]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__52_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1321$453_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1321$453_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1320$454_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1320$454_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1319$455_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1319$455_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1318$456_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1318$456_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[52]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__51_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1326$458_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1326$458_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1325$459_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1325$459_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1324$460_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1324$460_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1323$461_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1323$461_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[51]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__50_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1331$463_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1331$463_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1330$464_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1330$464_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1329$465_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1329$465_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1328$466_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1328$466_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[50]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__49_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1336$468_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1336$468_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1335$469_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1335$469_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1334$470_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1334$470_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1333$471_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1333$471_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[49]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__48_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1341$473_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1341$473_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1340$474_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1340$474_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1339$475_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1339$475_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1338$476_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1338$476_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[48]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__47_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1346$478_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1346$478_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1345$479_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1345$479_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1344$480_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1344$480_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1343$481_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1343$481_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[47]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__46_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1351$483_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1351$483_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1350$484_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1350$484_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1349$485_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1349$485_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1348$486_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1348$486_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[46]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__45_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1356$488_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1356$488_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1355$489_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1355$489_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1354$490_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1354$490_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1353$491_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1353$491_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[45]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__44_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1361$493_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1361$493_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1360$494_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1360$494_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1359$495_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1359$495_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1358$496_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1358$496_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[44]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__43_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1366$498_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1366$498_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1365$499_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1365$499_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1364$500_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1364$500_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1363$501_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1363$501_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[43]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__42_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1371$503_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1371$503_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1370$504_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1370$504_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1369$505_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1369$505_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1368$506_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1368$506_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[42]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__41_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1376$508_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1376$508_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1375$509_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1375$509_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1374$510_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1374$510_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1373$511_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1373$511_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[41]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__40_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1381$513_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1381$513_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1380$514_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1380$514_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1379$515_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1379$515_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1378$516_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1378$516_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[40]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__39_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1386$518_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1386$518_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1385$519_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1385$519_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1384$520_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1384$520_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1383$521_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1383$521_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[39]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__38_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1391$523_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1391$523_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1390$524_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1390$524_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1389$525_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1389$525_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1388$526_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1388$526_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[38]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__37_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1396$528_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1396$528_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1395$529_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1395$529_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1394$530_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1394$530_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1393$531_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1393$531_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[37]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__36_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1401$533_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1401$533_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1400$534_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1400$534_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1399$535_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1399$535_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1398$536_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1398$536_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[36]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__35_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1406$538_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1406$538_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1405$539_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1405$539_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1404$540_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1404$540_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1403$541_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1403$541_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[35]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__34_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1411$543_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1411$543_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1410$544_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1410$544_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1409$545_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1409$545_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1408$546_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1408$546_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[34]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__33_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1416$548_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1416$548_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1415$549_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1415$549_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1414$550_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1414$550_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1413$551_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1413$551_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[33]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__32_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1421$553_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1421$553_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1420$554_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1420$554_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1419$555_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1419$555_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1418$556_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1418$556_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[32]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__31_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1426$558_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1426$558_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1425$559_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1425$559_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1424$560_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1424$560_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1423$561_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1423$561_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[31]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__30_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1431$563_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1431$563_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1430$564_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1430$564_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1429$565_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1429$565_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1428$566_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1428$566_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[30]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__29_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1436$568_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1436$568_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1435$569_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1435$569_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1434$570_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1434$570_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1433$571_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1433$571_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[29]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__28_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1441$573_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1441$573_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1440$574_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1440$574_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1439$575_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1439$575_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1438$576_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1438$576_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[28]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__27_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1446$578_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1446$578_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1445$579_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1445$579_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1444$580_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1444$580_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1443$581_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1443$581_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[27]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__26_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1451$583_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1451$583_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1450$584_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1450$584_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1449$585_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1449$585_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1448$586_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1448$586_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[26]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__25_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1456$588_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1456$588_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1455$589_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1455$589_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1454$590_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1454$590_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1453$591_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1453$591_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[25]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__24_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1461$593_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1461$593_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1460$594_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1460$594_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1459$595_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1459$595_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1458$596_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1458$596_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[24]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__23_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1466$598_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1466$598_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1465$599_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1465$599_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1464$600_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1464$600_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1463$601_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1463$601_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[23]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__22_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1471$603_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1471$603_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1470$604_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1470$604_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1469$605_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1469$605_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1468$606_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1468$606_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[22]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__21_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1476$608_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1476$608_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1475$609_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1475$609_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1474$610_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1474$610_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1473$611_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1473$611_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[21]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__20_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1481$613_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1481$613_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1480$614_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1480$614_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1479$615_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1479$615_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1478$616_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1478$616_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[20]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__19_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1486$618_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1486$618_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1485$619_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1485$619_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1484$620_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1484$620_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1483$621_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1483$621_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[19]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__18_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1491$623_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1491$623_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1490$624_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1490$624_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1489$625_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1489$625_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1488$626_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1488$626_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[18]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__17_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1496$628_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1496$628_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1495$629_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1495$629_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1494$630_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1494$630_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1493$631_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1493$631_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[17]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__16_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1501$633_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1501$633_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1500$634_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1500$634_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1499$635_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1499$635_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1498$636_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1498$636_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[16]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__15_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1506$638_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1506$638_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1505$639_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1505$639_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1504$640_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1504$640_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1503$641_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1503$641_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[15]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__14_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1511$643_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1511$643_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1510$644_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1510$644_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1509$645_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1509$645_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1508$646_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1508$646_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[14]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__13_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1516$648_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1516$648_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1515$649_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1515$649_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1514$650_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1514$650_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1513$651_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1513$651_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[13]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__12_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1521$653_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1521$653_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1520$654_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1520$654_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1519$655_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1519$655_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1518$656_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1518$656_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[12]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__11_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1526$658_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1526$658_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1525$659_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1525$659_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1524$660_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1524$660_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1523$661_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1523$661_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[11]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__10_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1531$663_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1531$663_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1530$664_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1530$664_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1529$665_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1529$665_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1528$666_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1528$666_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[10]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__9_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1536$668_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1536$668_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1535$669_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1535$669_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1534$670_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1534$670_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1533$671_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1533$671_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[9]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__8_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1541$673_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1541$673_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1540$674_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1540$674_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1539$675_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1539$675_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1538$676_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1538$676_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[8]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__7_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1546$678_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1546$678_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1545$679_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1545$679_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1544$680_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1544$680_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1543$681_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1543$681_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[7]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__6_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1551$683_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1551$683_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1550$684_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1550$684_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1549$685_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1549$685_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1548$686_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1548$686_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[6]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__5_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1556$688_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1556$688_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1555$689_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1555$689_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1554$690_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1554$690_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1553$691_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1553$691_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[5]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__4_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1561$693_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1561$693_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1560$694_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1560$694_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1559$695_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1559$695_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1558$696_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1558$696_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[4]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__3_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1566$698_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1566$698_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1565$699_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1565$699_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1564$700_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1564$700_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1563$701_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1563$701_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[3]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__2_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1571$703_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1571$703_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1570$704_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1570$704_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1569$705_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1569$705_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1568$706_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1568$706_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[2]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__1_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1576$708_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1576$708_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1575$709_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1575$709_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1574$710_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1574$710_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1573$711_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1573$711_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[1]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_int_o_4__0_ out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1581$713_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1581$713_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1580$714_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1580$714_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1579$715_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1579$715_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1578$716_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1578$716_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.fifo_data_vec[0]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[4] out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1586$718_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1586$718_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1585$719_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1585$719_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1584$720_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1584$720_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1583$721_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1583$721_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.rr_fifo_to_fifo.brrf2fm.ready_head_i[4]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[3] out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1591$723_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1591$723_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1590$724_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1590$724_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1589$725_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1589$725_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1588$726_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1588$726_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.rr_fifo_to_fifo.brrf2fm.ready_head_i[3]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[2] out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1596$728_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1596$728_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1595$729_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1595$729_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1594$730_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1594$730_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1593$731_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1593$731_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.rr_fifo_to_fifo.brrf2fm.ready_head_i[2]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[1] out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1601$733_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1601$733_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1600$734_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1600$734_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1599$735_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1599$735_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1598$736_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1598$736_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.rr_fifo_to_fifo.brrf2fm.ready_head_i[1]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[0] out_top_channel_i[2] $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1606$738_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1606$738_Y $false wrapper.rr_fifo_to_fifo.N23 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1605$739_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1605$739_Y $false wrapper.rr_fifo_to_fifo.N22 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1604$740_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1604$740_Y $false wrapper.rr_fifo_to_fifo.N21 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1603$741_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1603$741_Y $false wrapper.rr_fifo_to_fifo.N20 wrapper.rr_fifo_to_fifo.brrf2fm.ready_head_i[0]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[9] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1616$743_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1616$743_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1615$744_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1615$744_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1614$745_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1614$745_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1613$746_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1613$746_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1612$747_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1612$747_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1611$748_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1611$748_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1610$749_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1610$749_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1609$750_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1609$750_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1608$751_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1608$751_Y $false wrapper.rr_fifo_to_fifo.N25 yumi_o[9]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[8] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1636$753_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1636$753_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1635$754_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1635$754_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1634$755_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1634$755_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1633$756_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1633$756_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1632$757_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1632$757_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1631$758_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1631$758_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1630$759_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1630$759_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1629$760_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1629$760_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1628$761_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1628$761_Y $false wrapper.rr_fifo_to_fifo.N25 yumi_o[8]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[7] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1646$763_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1646$763_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1645$764_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1645$764_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1644$765_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1644$765_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1643$766_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1643$766_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1642$767_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1642$767_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1641$768_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1641$768_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1640$769_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1640$769_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1639$770_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1639$770_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1638$771_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1638$771_Y $false wrapper.rr_fifo_to_fifo.N25 yumi_o[7]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[6] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1656$773_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1656$773_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1655$774_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1655$774_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1654$775_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1654$775_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1653$776_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1653$776_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1652$777_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1652$777_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1651$778_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1651$778_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1650$779_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1650$779_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1649$780_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1649$780_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1648$781_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1648$781_Y $false wrapper.rr_fifo_to_fifo.N25 yumi_o[6]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[5] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1666$783_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1666$783_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1665$784_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1665$784_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1664$785_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1664$785_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1663$786_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1663$786_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1662$787_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1662$787_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1661$788_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1661$788_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1660$789_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1660$789_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1659$790_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1659$790_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1658$791_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1658$791_Y $false wrapper.rr_fifo_to_fifo.N25 yumi_o[5]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[4] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1676$793_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1676$793_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1675$794_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1675$794_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1674$795_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1674$795_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1673$796_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1673$796_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1672$797_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1672$797_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1671$798_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1671$798_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1670$799_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1670$799_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1669$800_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1669$800_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1668$801_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1668$801_Y $false wrapper.rr_fifo_to_fifo.N25 yumi_o[4]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[3] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1686$803_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1686$803_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1685$804_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1685$804_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1684$805_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1684$805_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1683$806_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1683$806_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1682$807_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1682$807_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1681$808_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1681$808_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1680$809_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1680$809_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1679$810_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1679$810_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1678$811_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1678$811_Y $false wrapper.rr_fifo_to_fifo.N25 yumi_o[3]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[2] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1696$813_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1696$813_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1695$814_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1695$814_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1694$815_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1694$815_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1693$816_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1693$816_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1692$817_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1692$817_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1691$818_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1691$818_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1690$819_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1690$819_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1689$820_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1689$820_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1688$821_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1688$821_Y $false wrapper.rr_fifo_to_fifo.N25 yumi_o[2]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[1] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1706$823_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1706$823_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1705$824_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1705$824_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1704$825_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1704$825_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1703$826_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1703$826_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1702$827_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1702$827_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1701$828_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1701$828_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1700$829_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1700$829_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1699$830_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1699$830_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1698$831_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1698$831_Y $false wrapper.rr_fifo_to_fifo.N25 yumi_o[1]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[0] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1716$833_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1716$833_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1715$834_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1715$834_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1714$835_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1714$835_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1713$836_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1713$836_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1712$837_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1712$837_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1711$838_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1711$838_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1710$839_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1710$839_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1709$840_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1709$840_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1708$841_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1708$841_Y $false wrapper.rr_fifo_to_fifo.N25 yumi_o[0]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[4] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1726$843_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1726$843_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1725$844_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1725$844_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1724$845_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1724$845_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1723$846_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1723$846_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1722$847_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1722$847_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1721$848_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1721$848_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1720$849_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1720$849_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1719$850_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1719$850_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1718$851_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1718$851_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.brrf2fm.valid_head_i[4]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[3] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1736$853_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1736$853_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1735$854_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1735$854_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1734$855_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1734$855_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1733$856_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1733$856_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1732$857_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1732$857_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1731$858_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1731$858_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1730$859_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1730$859_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1729$860_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1729$860_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1728$861_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1728$861_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.brrf2fm.valid_head_i[3]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[2] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1746$863_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1746$863_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1745$864_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1745$864_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1744$865_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1744$865_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1743$866_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1743$866_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1742$867_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1742$867_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1741$868_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1741$868_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1740$869_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1740$869_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1739$870_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1739$870_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1738$871_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1738$871_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.brrf2fm.valid_head_i[2]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[1] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1756$873_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1756$873_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1755$874_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1755$874_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1754$875_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1754$875_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1753$876_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1753$876_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1752$877_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1752$877_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1751$878_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1751$878_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1750$879_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1750$879_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1749$880_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1749$880_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1748$881_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1748$881_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.brrf2fm.valid_head_i[1]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[0] wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1766$883_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1766$883_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1765$884_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1765$884_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1764$885_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1764$885_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1763$886_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1763$886_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1762$887_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1762$887_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1761$888_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1761$888_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1760$889_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1760$889_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1759$890_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1759$890_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1758$891_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1758$891_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.brrf2fm.valid_head_i[0]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__79_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1776$893_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1776$893_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1775$894_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1775$894_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1774$895_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1774$895_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1773$896_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1773$896_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1772$897_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1772$897_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1771$898_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1771$898_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1770$899_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1770$899_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1769$900_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1769$900_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1768$901_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1768$901_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__79_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__78_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1786$903_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1786$903_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1785$904_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1785$904_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1784$905_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1784$905_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1783$906_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1783$906_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1782$907_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1782$907_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1781$908_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1781$908_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1780$909_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1780$909_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1779$910_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1779$910_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1778$911_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1778$911_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__78_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__77_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1796$913_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1796$913_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1795$914_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1795$914_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1794$915_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1794$915_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1793$916_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1793$916_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1792$917_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1792$917_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1791$918_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1791$918_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1790$919_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1790$919_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1789$920_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1789$920_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1788$921_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1788$921_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__77_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__76_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1806$923_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1806$923_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1805$924_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1805$924_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1804$925_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1804$925_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1803$926_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1803$926_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1802$927_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1802$927_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1801$928_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1801$928_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1800$929_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1800$929_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1799$930_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1799$930_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1798$931_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1798$931_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__76_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__75_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1816$933_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1816$933_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1815$934_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1815$934_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1814$935_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1814$935_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1813$936_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1813$936_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1812$937_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1812$937_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1811$938_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1811$938_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1810$939_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1810$939_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1809$940_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1809$940_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1808$941_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1808$941_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__75_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__74_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1826$943_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1826$943_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1825$944_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1825$944_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1824$945_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1824$945_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1823$946_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1823$946_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1822$947_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1822$947_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1821$948_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1821$948_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1820$949_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1820$949_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1819$950_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1819$950_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1818$951_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1818$951_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__74_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__73_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1836$953_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1836$953_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1835$954_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1835$954_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1834$955_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1834$955_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1833$956_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1833$956_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1832$957_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1832$957_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1831$958_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1831$958_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1830$959_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1830$959_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1829$960_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1829$960_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1828$961_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1828$961_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__73_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__72_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1846$963_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1846$963_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1845$964_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1845$964_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1844$965_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1844$965_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1843$966_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1843$966_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1842$967_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1842$967_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1841$968_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1841$968_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1840$969_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1840$969_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1839$970_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1839$970_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1838$971_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1838$971_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__72_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__71_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1856$973_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1856$973_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1855$974_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1855$974_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1854$975_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1854$975_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1853$976_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1853$976_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1852$977_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1852$977_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1851$978_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1851$978_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1850$979_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1850$979_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1849$980_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1849$980_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1848$981_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1848$981_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__71_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__70_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1866$983_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1866$983_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1865$984_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1865$984_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1864$985_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1864$985_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1863$986_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1863$986_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1862$987_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1862$987_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1861$988_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1861$988_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1860$989_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1860$989_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1859$990_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1859$990_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1858$991_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1858$991_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__70_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__69_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1876$993_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1876$993_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1875$994_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1875$994_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1874$995_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1874$995_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1873$996_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1873$996_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1872$997_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1872$997_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1871$998_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1871$998_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1870$999_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1870$999_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1869$1000_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1869$1000_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1868$1001_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1868$1001_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__69_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__68_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1886$1003_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1886$1003_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1885$1004_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1885$1004_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1884$1005_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1884$1005_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1883$1006_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1883$1006_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1882$1007_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1882$1007_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1881$1008_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1881$1008_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1880$1009_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1880$1009_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1879$1010_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1879$1010_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1878$1011_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1878$1011_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__68_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__67_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1896$1013_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1896$1013_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1895$1014_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1895$1014_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1894$1015_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1894$1015_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1893$1016_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1893$1016_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1892$1017_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1892$1017_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1891$1018_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1891$1018_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1890$1019_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1890$1019_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1889$1020_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1889$1020_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1888$1021_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1888$1021_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__67_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__66_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1906$1023_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1906$1023_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1905$1024_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1905$1024_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1904$1025_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1904$1025_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1903$1026_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1903$1026_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1902$1027_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1902$1027_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1901$1028_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1901$1028_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1900$1029_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1900$1029_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1899$1030_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1899$1030_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1898$1031_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1898$1031_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__66_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__65_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1916$1033_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1916$1033_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1915$1034_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1915$1034_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1914$1035_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1914$1035_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1913$1036_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1913$1036_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1912$1037_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1912$1037_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1911$1038_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1911$1038_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1910$1039_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1910$1039_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1909$1040_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1909$1040_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1908$1041_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1908$1041_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__65_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__64_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1926$1043_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1926$1043_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1925$1044_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1925$1044_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1924$1045_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1924$1045_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1923$1046_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1923$1046_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1922$1047_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1922$1047_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1921$1048_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1921$1048_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1920$1049_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1920$1049_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1919$1050_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1919$1050_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1918$1051_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1918$1051_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__64_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__63_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1936$1053_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1936$1053_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1935$1054_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1935$1054_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1934$1055_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1934$1055_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1933$1056_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1933$1056_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1932$1057_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1932$1057_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1931$1058_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1931$1058_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1930$1059_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1930$1059_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1929$1060_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1929$1060_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1928$1061_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1928$1061_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__63_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__62_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1946$1063_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1946$1063_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1945$1064_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1945$1064_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1944$1065_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1944$1065_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1943$1066_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1943$1066_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1942$1067_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1942$1067_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1941$1068_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1941$1068_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1940$1069_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1940$1069_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1939$1070_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1939$1070_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1938$1071_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1938$1071_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__62_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__61_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1956$1073_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1956$1073_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1955$1074_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1955$1074_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1954$1075_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1954$1075_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1953$1076_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1953$1076_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1952$1077_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1952$1077_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1951$1078_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1951$1078_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1950$1079_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1950$1079_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1949$1080_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1949$1080_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1948$1081_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1948$1081_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__61_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__60_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1966$1083_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1966$1083_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1965$1084_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1965$1084_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1964$1085_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1964$1085_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1963$1086_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1963$1086_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1962$1087_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1962$1087_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1961$1088_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1961$1088_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1960$1089_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1960$1089_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1959$1090_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1959$1090_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1958$1091_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1958$1091_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__60_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__59_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1976$1093_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1976$1093_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1975$1094_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1975$1094_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1974$1095_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1974$1095_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1973$1096_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1973$1096_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1972$1097_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1972$1097_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1971$1098_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1971$1098_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1970$1099_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1970$1099_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1969$1100_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1969$1100_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1968$1101_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1968$1101_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__59_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__58_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1986$1103_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1986$1103_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1985$1104_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1985$1104_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1984$1105_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1984$1105_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1983$1106_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1983$1106_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1982$1107_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1982$1107_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1981$1108_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1981$1108_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1980$1109_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1980$1109_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1979$1110_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1979$1110_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1978$1111_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1978$1111_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__58_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__57_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1996$1113_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1996$1113_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1995$1114_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1995$1114_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1994$1115_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1994$1115_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1993$1116_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1993$1116_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1992$1117_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1992$1117_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1991$1118_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1991$1118_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1990$1119_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1990$1119_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1989$1120_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1989$1120_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1988$1121_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1988$1121_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__57_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__56_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2006$1123_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2006$1123_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2005$1124_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2005$1124_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2004$1125_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2004$1125_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2003$1126_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2003$1126_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2002$1127_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2002$1127_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2001$1128_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2001$1128_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2000$1129_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2000$1129_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1999$1130_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1999$1130_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1998$1131_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:1998$1131_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__56_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__55_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2016$1133_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2016$1133_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2015$1134_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2015$1134_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2014$1135_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2014$1135_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2013$1136_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2013$1136_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2012$1137_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2012$1137_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2011$1138_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2011$1138_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2010$1139_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2010$1139_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2009$1140_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2009$1140_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2008$1141_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2008$1141_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__55_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__54_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2026$1143_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2026$1143_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2025$1144_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2025$1144_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2024$1145_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2024$1145_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2023$1146_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2023$1146_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2022$1147_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2022$1147_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2021$1148_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2021$1148_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2020$1149_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2020$1149_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2019$1150_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2019$1150_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2018$1151_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2018$1151_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__54_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__53_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2036$1153_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2036$1153_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2035$1154_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2035$1154_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2034$1155_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2034$1155_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2033$1156_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2033$1156_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2032$1157_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2032$1157_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2031$1158_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2031$1158_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2030$1159_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2030$1159_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2029$1160_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2029$1160_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2028$1161_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2028$1161_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__53_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__52_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2046$1163_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2046$1163_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2045$1164_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2045$1164_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2044$1165_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2044$1165_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2043$1166_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2043$1166_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2042$1167_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2042$1167_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2041$1168_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2041$1168_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2040$1169_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2040$1169_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2039$1170_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2039$1170_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2038$1171_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2038$1171_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__52_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__51_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2056$1173_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2056$1173_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2055$1174_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2055$1174_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2054$1175_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2054$1175_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2053$1176_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2053$1176_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2052$1177_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2052$1177_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2051$1178_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2051$1178_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2050$1179_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2050$1179_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2049$1180_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2049$1180_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2048$1181_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2048$1181_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__51_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__50_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2066$1183_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2066$1183_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2065$1184_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2065$1184_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2064$1185_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2064$1185_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2063$1186_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2063$1186_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2062$1187_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2062$1187_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2061$1188_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2061$1188_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2060$1189_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2060$1189_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2059$1190_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2059$1190_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2058$1191_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2058$1191_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__50_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__49_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2076$1193_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2076$1193_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2075$1194_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2075$1194_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2074$1195_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2074$1195_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2073$1196_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2073$1196_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2072$1197_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2072$1197_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2071$1198_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2071$1198_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2070$1199_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2070$1199_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2069$1200_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2069$1200_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2068$1201_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2068$1201_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__49_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__48_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2086$1203_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2086$1203_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2085$1204_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2085$1204_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2084$1205_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2084$1205_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2083$1206_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2083$1206_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2082$1207_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2082$1207_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2081$1208_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2081$1208_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2080$1209_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2080$1209_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2079$1210_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2079$1210_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2078$1211_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2078$1211_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__48_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__47_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2096$1213_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2096$1213_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2095$1214_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2095$1214_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2094$1215_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2094$1215_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2093$1216_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2093$1216_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2092$1217_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2092$1217_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2091$1218_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2091$1218_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2090$1219_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2090$1219_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2089$1220_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2089$1220_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2088$1221_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2088$1221_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__47_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__46_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2106$1223_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2106$1223_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2105$1224_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2105$1224_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2104$1225_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2104$1225_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2103$1226_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2103$1226_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2102$1227_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2102$1227_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2101$1228_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2101$1228_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2100$1229_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2100$1229_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2099$1230_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2099$1230_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2098$1231_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2098$1231_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__46_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__45_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2116$1233_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2116$1233_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2115$1234_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2115$1234_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2114$1235_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2114$1235_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2113$1236_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2113$1236_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2112$1237_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2112$1237_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2111$1238_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2111$1238_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2110$1239_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2110$1239_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2109$1240_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2109$1240_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2108$1241_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2108$1241_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__45_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__44_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2126$1243_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2126$1243_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2125$1244_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2125$1244_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2124$1245_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2124$1245_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2123$1246_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2123$1246_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2122$1247_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2122$1247_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2121$1248_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2121$1248_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2120$1249_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2120$1249_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2119$1250_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2119$1250_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2118$1251_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2118$1251_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__44_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__43_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2136$1253_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2136$1253_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2135$1254_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2135$1254_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2134$1255_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2134$1255_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2133$1256_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2133$1256_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2132$1257_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2132$1257_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2131$1258_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2131$1258_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2130$1259_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2130$1259_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2129$1260_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2129$1260_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2128$1261_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2128$1261_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__43_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__42_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2146$1263_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2146$1263_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2145$1264_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2145$1264_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2144$1265_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2144$1265_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2143$1266_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2143$1266_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2142$1267_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2142$1267_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2141$1268_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2141$1268_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2140$1269_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2140$1269_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2139$1270_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2139$1270_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2138$1271_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2138$1271_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__42_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__41_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2156$1273_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2156$1273_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2155$1274_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2155$1274_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2154$1275_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2154$1275_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2153$1276_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2153$1276_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2152$1277_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2152$1277_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2151$1278_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2151$1278_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2150$1279_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2150$1279_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2149$1280_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2149$1280_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2148$1281_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2148$1281_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__41_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__40_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2166$1283_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2166$1283_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2165$1284_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2165$1284_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2164$1285_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2164$1285_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2163$1286_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2163$1286_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2162$1287_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2162$1287_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2161$1288_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2161$1288_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2160$1289_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2160$1289_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2159$1290_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2159$1290_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2158$1291_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2158$1291_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__40_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__39_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2176$1293_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2176$1293_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2175$1294_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2175$1294_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2174$1295_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2174$1295_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2173$1296_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2173$1296_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2172$1297_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2172$1297_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2171$1298_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2171$1298_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2170$1299_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2170$1299_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2169$1300_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2169$1300_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2168$1301_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2168$1301_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__39_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__38_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2186$1303_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2186$1303_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2185$1304_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2185$1304_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2184$1305_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2184$1305_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2183$1306_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2183$1306_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2182$1307_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2182$1307_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2181$1308_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2181$1308_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2180$1309_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2180$1309_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2179$1310_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2179$1310_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2178$1311_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2178$1311_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__38_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__37_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2196$1313_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2196$1313_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2195$1314_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2195$1314_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2194$1315_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2194$1315_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2193$1316_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2193$1316_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2192$1317_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2192$1317_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2191$1318_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2191$1318_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2190$1319_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2190$1319_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2189$1320_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2189$1320_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2188$1321_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2188$1321_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__37_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__36_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2206$1323_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2206$1323_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2205$1324_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2205$1324_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2204$1325_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2204$1325_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2203$1326_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2203$1326_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2202$1327_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2202$1327_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2201$1328_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2201$1328_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2200$1329_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2200$1329_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2199$1330_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2199$1330_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2198$1331_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2198$1331_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__36_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__35_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2216$1333_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2216$1333_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2215$1334_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2215$1334_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2214$1335_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2214$1335_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2213$1336_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2213$1336_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2212$1337_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2212$1337_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2211$1338_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2211$1338_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2210$1339_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2210$1339_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2209$1340_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2209$1340_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2208$1341_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2208$1341_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__35_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__34_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2226$1343_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2226$1343_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2225$1344_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2225$1344_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2224$1345_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2224$1345_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2223$1346_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2223$1346_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2222$1347_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2222$1347_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2221$1348_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2221$1348_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2220$1349_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2220$1349_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2219$1350_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2219$1350_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2218$1351_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2218$1351_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__34_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__33_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2236$1353_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2236$1353_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2235$1354_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2235$1354_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2234$1355_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2234$1355_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2233$1356_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2233$1356_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2232$1357_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2232$1357_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2231$1358_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2231$1358_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2230$1359_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2230$1359_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2229$1360_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2229$1360_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2228$1361_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2228$1361_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__33_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__32_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2246$1363_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2246$1363_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2245$1364_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2245$1364_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2244$1365_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2244$1365_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2243$1366_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2243$1366_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2242$1367_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2242$1367_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2241$1368_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2241$1368_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2240$1369_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2240$1369_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2239$1370_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2239$1370_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2238$1371_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2238$1371_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__32_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__31_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2256$1373_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2256$1373_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2255$1374_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2255$1374_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2254$1375_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2254$1375_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2253$1376_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2253$1376_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2252$1377_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2252$1377_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2251$1378_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2251$1378_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2250$1379_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2250$1379_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2249$1380_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2249$1380_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2248$1381_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2248$1381_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__31_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__30_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2266$1383_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2266$1383_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2265$1384_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2265$1384_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2264$1385_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2264$1385_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2263$1386_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2263$1386_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2262$1387_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2262$1387_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2261$1388_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2261$1388_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2260$1389_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2260$1389_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2259$1390_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2259$1390_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2258$1391_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2258$1391_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__30_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__29_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2276$1393_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2276$1393_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2275$1394_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2275$1394_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2274$1395_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2274$1395_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2273$1396_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2273$1396_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2272$1397_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2272$1397_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2271$1398_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2271$1398_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2270$1399_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2270$1399_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2269$1400_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2269$1400_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2268$1401_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2268$1401_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__29_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__28_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2286$1403_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2286$1403_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2285$1404_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2285$1404_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2284$1405_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2284$1405_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2283$1406_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2283$1406_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2282$1407_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2282$1407_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2281$1408_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2281$1408_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2280$1409_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2280$1409_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2279$1410_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2279$1410_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2278$1411_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2278$1411_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__28_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__27_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2296$1413_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2296$1413_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2295$1414_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2295$1414_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2294$1415_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2294$1415_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2293$1416_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2293$1416_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2292$1417_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2292$1417_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2291$1418_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2291$1418_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2290$1419_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2290$1419_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2289$1420_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2289$1420_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2288$1421_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2288$1421_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__27_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__26_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2306$1423_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2306$1423_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2305$1424_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2305$1424_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2304$1425_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2304$1425_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2303$1426_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2303$1426_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2302$1427_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2302$1427_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2301$1428_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2301$1428_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2300$1429_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2300$1429_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2299$1430_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2299$1430_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2298$1431_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2298$1431_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__26_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__25_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2316$1433_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2316$1433_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2315$1434_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2315$1434_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2314$1435_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2314$1435_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2313$1436_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2313$1436_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2312$1437_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2312$1437_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2311$1438_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2311$1438_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2310$1439_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2310$1439_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2309$1440_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2309$1440_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2308$1441_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2308$1441_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__25_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__24_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2326$1443_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2326$1443_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2325$1444_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2325$1444_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2324$1445_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2324$1445_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2323$1446_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2323$1446_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2322$1447_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2322$1447_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2321$1448_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2321$1448_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2320$1449_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2320$1449_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2319$1450_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2319$1450_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2318$1451_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2318$1451_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__24_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__23_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2336$1453_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2336$1453_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2335$1454_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2335$1454_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2334$1455_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2334$1455_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2333$1456_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2333$1456_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2332$1457_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2332$1457_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2331$1458_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2331$1458_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2330$1459_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2330$1459_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2329$1460_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2329$1460_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2328$1461_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2328$1461_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__23_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__22_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2346$1463_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2346$1463_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2345$1464_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2345$1464_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2344$1465_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2344$1465_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2343$1466_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2343$1466_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2342$1467_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2342$1467_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2341$1468_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2341$1468_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2340$1469_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2340$1469_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2339$1470_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2339$1470_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2338$1471_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2338$1471_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__22_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__21_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2356$1473_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2356$1473_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2355$1474_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2355$1474_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2354$1475_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2354$1475_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2353$1476_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2353$1476_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2352$1477_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2352$1477_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2351$1478_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2351$1478_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2350$1479_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2350$1479_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2349$1480_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2349$1480_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2348$1481_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2348$1481_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__21_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__20_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2366$1483_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2366$1483_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2365$1484_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2365$1484_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2364$1485_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2364$1485_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2363$1486_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2363$1486_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2362$1487_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2362$1487_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2361$1488_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2361$1488_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2360$1489_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2360$1489_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2359$1490_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2359$1490_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2358$1491_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2358$1491_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__20_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__19_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2376$1493_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2376$1493_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2375$1494_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2375$1494_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2374$1495_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2374$1495_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2373$1496_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2373$1496_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2372$1497_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2372$1497_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2371$1498_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2371$1498_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2370$1499_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2370$1499_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2369$1500_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2369$1500_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2368$1501_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2368$1501_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__19_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__18_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2386$1503_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2386$1503_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2385$1504_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2385$1504_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2384$1505_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2384$1505_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2383$1506_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2383$1506_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2382$1507_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2382$1507_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2381$1508_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2381$1508_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2380$1509_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2380$1509_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2379$1510_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2379$1510_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2378$1511_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2378$1511_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__18_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__17_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2396$1513_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2396$1513_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2395$1514_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2395$1514_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2394$1515_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2394$1515_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2393$1516_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2393$1516_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2392$1517_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2392$1517_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2391$1518_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2391$1518_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2390$1519_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2390$1519_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2389$1520_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2389$1520_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2388$1521_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2388$1521_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__17_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__16_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2406$1523_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2406$1523_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2405$1524_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2405$1524_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2404$1525_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2404$1525_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2403$1526_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2403$1526_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2402$1527_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2402$1527_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2401$1528_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2401$1528_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2400$1529_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2400$1529_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2399$1530_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2399$1530_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2398$1531_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2398$1531_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__16_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__15_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2416$1533_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2416$1533_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2415$1534_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2415$1534_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2414$1535_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2414$1535_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2413$1536_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2413$1536_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2412$1537_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2412$1537_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2411$1538_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2411$1538_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2410$1539_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2410$1539_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2409$1540_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2409$1540_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2408$1541_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2408$1541_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__15_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__14_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2426$1543_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2426$1543_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2425$1544_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2425$1544_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2424$1545_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2424$1545_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2423$1546_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2423$1546_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2422$1547_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2422$1547_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2421$1548_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2421$1548_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2420$1549_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2420$1549_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2419$1550_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2419$1550_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2418$1551_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2418$1551_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__14_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__13_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2436$1553_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2436$1553_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2435$1554_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2435$1554_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2434$1555_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2434$1555_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2433$1556_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2433$1556_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2432$1557_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2432$1557_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2431$1558_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2431$1558_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2430$1559_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2430$1559_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2429$1560_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2429$1560_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2428$1561_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2428$1561_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__13_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__12_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2446$1563_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2446$1563_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2445$1564_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2445$1564_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2444$1565_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2444$1565_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2443$1566_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2443$1566_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2442$1567_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2442$1567_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2441$1568_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2441$1568_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2440$1569_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2440$1569_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2439$1570_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2439$1570_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2438$1571_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2438$1571_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__12_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__11_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2456$1573_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2456$1573_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2455$1574_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2455$1574_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2454$1575_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2454$1575_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2453$1576_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2453$1576_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2452$1577_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2452$1577_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2451$1578_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2451$1578_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2450$1579_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2450$1579_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2449$1580_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2449$1580_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2448$1581_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2448$1581_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__11_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__10_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2466$1583_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2466$1583_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2465$1584_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2465$1584_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2464$1585_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2464$1585_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2463$1586_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2463$1586_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2462$1587_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2462$1587_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2461$1588_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2461$1588_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2460$1589_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2460$1589_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2459$1590_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2459$1590_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2458$1591_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2458$1591_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__10_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__9_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2476$1593_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2476$1593_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2475$1594_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2475$1594_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2474$1595_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2474$1595_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2473$1596_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2473$1596_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2472$1597_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2472$1597_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2471$1598_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2471$1598_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2470$1599_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2470$1599_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2469$1600_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2469$1600_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2468$1601_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2468$1601_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__9_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__8_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2486$1603_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2486$1603_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2485$1604_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2485$1604_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2484$1605_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2484$1605_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2483$1606_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2483$1606_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2482$1607_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2482$1607_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2481$1608_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2481$1608_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2480$1609_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2480$1609_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2479$1610_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2479$1610_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2478$1611_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2478$1611_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__8_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__7_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2496$1613_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2496$1613_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2495$1614_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2495$1614_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2494$1615_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2494$1615_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2493$1616_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2493$1616_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2492$1617_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2492$1617_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2491$1618_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2491$1618_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2490$1619_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2490$1619_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2489$1620_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2489$1620_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2488$1621_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2488$1621_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__7_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__6_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2506$1623_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2506$1623_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2505$1624_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2505$1624_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2504$1625_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2504$1625_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2503$1626_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2503$1626_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2502$1627_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2502$1627_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2501$1628_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2501$1628_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2500$1629_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2500$1629_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2499$1630_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2499$1630_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2498$1631_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2498$1631_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__6_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__5_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2516$1633_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2516$1633_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2515$1634_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2515$1634_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2514$1635_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2514$1635_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2513$1636_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2513$1636_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2512$1637_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2512$1637_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2511$1638_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2511$1638_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2510$1639_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2510$1639_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2509$1640_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2509$1640_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2508$1641_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2508$1641_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__5_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__4_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2526$1643_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2526$1643_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2525$1644_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2525$1644_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2524$1645_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2524$1645_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2523$1646_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2523$1646_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2522$1647_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2522$1647_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2521$1648_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2521$1648_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2520$1649_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2520$1649_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2519$1650_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2519$1650_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2518$1651_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2518$1651_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__4_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__3_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2536$1653_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2536$1653_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2535$1654_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2535$1654_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2534$1655_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2534$1655_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2533$1656_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2533$1656_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2532$1657_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2532$1657_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2531$1658_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2531$1658_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2530$1659_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2530$1659_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2529$1660_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2529$1660_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2528$1661_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2528$1661_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__3_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__2_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2546$1663_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2546$1663_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2545$1664_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2545$1664_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2544$1665_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2544$1665_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2543$1666_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2543$1666_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2542$1667_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2542$1667_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2541$1668_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2541$1668_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2540$1669_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2540$1669_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2539$1670_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2539$1670_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2538$1671_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2538$1671_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__2_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__1_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2556$1673_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2556$1673_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2555$1674_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2555$1674_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2554$1675_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2554$1675_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2553$1676_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2553$1676_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2552$1677_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2552$1677_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2551$1678_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2551$1678_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2550$1679_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2550$1679_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2549$1680_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2549$1680_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2548$1681_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2548$1681_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__1_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.data_head_9__0_ wrapper.rr_fifo_to_fifo.N34 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2566$1683_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2566$1683_Y $false wrapper.rr_fifo_to_fifo.N33 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2565$1684_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2565$1684_Y $false wrapper.rr_fifo_to_fifo.N32 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2564$1685_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2564$1685_Y $false wrapper.rr_fifo_to_fifo.N31 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2563$1686_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2563$1686_Y $false wrapper.rr_fifo_to_fifo.N30 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2562$1687_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2562$1687_Y $false wrapper.rr_fifo_to_fifo.N29 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2561$1688_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2561$1688_Y $false wrapper.rr_fifo_to_fifo.N28 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2560$1689_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2560$1689_Y $false wrapper.rr_fifo_to_fifo.N27 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2559$1690_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2559$1690_Y $false wrapper.rr_fifo_to_fifo.N26 $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2558$1691_Y
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$ternary$verilog/bsg_assembler.v:2558$1691_Y $false wrapper.rr_fifo_to_fifo.N25 wrapper.rr_fifo_to_fifo.n_4_net__0_
1-0 1
-11 1
.names out_top_channel_i[2] wrapper.rr_fifo_to_fifo.N0
0 1
.names out_top_channel_i[1] wrapper.rr_fifo_to_fifo.N2
0 1
.names out_top_channel_i[0] wrapper.rr_fifo_to_fifo.N1
0 1
.names in_top_channel_i[3] wrapper.rr_fifo_to_fifo.N10
0 1
.names in_top_channel_i[2] wrapper.rr_fifo_to_fifo.N11
0 1
.names in_top_channel_i[1] wrapper.rr_fifo_to_fifo.N12
0 1
.names in_top_channel_i[0] wrapper.rr_fifo_to_fifo.N14
0 1
.names in_top_channel_i[2] wrapper.rr_fifo_to_fifo.N10 wrapper.rr_fifo_to_fifo.N51
1- 1
-1 1
.names in_top_channel_i[1] wrapper.rr_fifo_to_fifo.N51 wrapper.rr_fifo_to_fifo.N52
1- 1
-1 1
.names wrapper.rr_fifo_to_fifo.N14 wrapper.rr_fifo_to_fifo.N52 wrapper.rr_fifo_to_fifo.N53
1- 1
-1 1
.names out_top_channel_i[1] wrapper.rr_fifo_to_fifo.N0 wrapper.rr_fifo_to_fifo.N55
1- 1
-1 1
.names out_top_channel_i[0] wrapper.rr_fifo_to_fifo.N55 wrapper.rr_fifo_to_fifo.N56
1- 1
-1 1
.names wrapper.rr_fifo_to_fifo.N0 wrapper.rr_fifo_to_fifo.N1 $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1118$248_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1118$248_Y wrapper.rr_fifo_to_fifo.N2 wrapper.rr_fifo_to_fifo.N20
11 1
.names out_top_channel_i[0] wrapper.rr_fifo_to_fifo.N2 wrapper.rr_fifo_to_fifo.N21
11 1
.names wrapper.rr_fifo_to_fifo.N1 out_top_channel_i[1] wrapper.rr_fifo_to_fifo.N22
11 1
.names out_top_channel_i[0] out_top_channel_i[1] wrapper.rr_fifo_to_fifo.N23
11 1
.names wrapper.rr_fifo_to_fifo.N14 wrapper.rr_fifo_to_fifo.N12 $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1127$259_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1127$258_Y $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1127$259_Y wrapper.rr_fifo_to_fifo.N25
11 1
.names in_top_channel_i[3] wrapper.rr_fifo_to_fifo.N14 wrapper.rr_fifo_to_fifo.N33
11 1
.names wrapper.rr_fifo_to_fifo.N10 wrapper.rr_fifo_to_fifo.N11 $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1127$258_Y
11 1
.names in_top_channel_i[0] wrapper.rr_fifo_to_fifo.N12 $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1134$268_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1127$258_Y $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1134$268_Y wrapper.rr_fifo_to_fifo.N26
11 1
.names wrapper.rr_fifo_to_fifo.N11 wrapper.rr_fifo_to_fifo.N14 $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1138$273_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1138$273_Y in_top_channel_i[1] wrapper.rr_fifo_to_fifo.N27
11 1
.names wrapper.rr_fifo_to_fifo.N11 in_top_channel_i[0] $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1141$277_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1141$277_Y in_top_channel_i[1] wrapper.rr_fifo_to_fifo.N28
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1143$280_Y wrapper.rr_fifo_to_fifo.N12 wrapper.rr_fifo_to_fifo.N29
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1146$284_Y wrapper.rr_fifo_to_fifo.N12 wrapper.rr_fifo_to_fifo.N30
11 1
.names in_top_channel_i[2] wrapper.rr_fifo_to_fifo.N14 $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1143$280_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1143$280_Y in_top_channel_i[1] wrapper.rr_fifo_to_fifo.N31
11 1
.names in_top_channel_i[2] in_top_channel_i[0] $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1146$284_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.$and$verilog/bsg_assembler.v:1146$284_Y in_top_channel_i[1] wrapper.rr_fifo_to_fifo.N32
11 1
.names in_top_channel_i[3] in_top_channel_i[0] wrapper.rr_fifo_to_fifo.N34
11 1
.names reset wrapper.rr_fifo_to_fifo.N53 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
1- 1
-1 1
.names reset wrapper.rr_fifo_to_fifo.N56 wrapper.rr_fifo_to_fifo.n_5_net_
1- 1
-1 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.valid_head_i[4] wrapper.rr_fifo_to_fifo.brrf2fm.ready_head_i[4] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[4]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.valid_head_i[3] wrapper.rr_fifo_to_fifo.brrf2fm.ready_head_i[3] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[3]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.valid_head_i[2] wrapper.rr_fifo_to_fifo.brrf2fm.ready_head_i[2] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[2]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.valid_head_i[1] wrapper.rr_fifo_to_fifo.brrf2fm.ready_head_i[1] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[1]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.valid_head_i[0] wrapper.rr_fifo_to_fifo.brrf2fm.ready_head_i[0] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[0]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[1] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[0] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[1]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[2] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[1] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.t_1__2_
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[3] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[2] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.t_1__1_
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[4] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[3] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.t_1__0_
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.t_1__2_ wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[0] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[2]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.t_1__1_ wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[1] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[3]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.t_1__0_ wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.t_1__2_ wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.t_2__0_
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.t_2__0_ wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[0] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[4]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[4] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N0
0 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[3] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N1
0 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[2] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N2
0 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[1] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N3
0 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N0 wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[3] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[4]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N1 wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[2] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[3]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N2 wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[1] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[2]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.N3 wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[0] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[1]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.unaligned_align.aligned_addrs[0] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[4] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0]
1- 1
-1 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[1] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[3] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.unaligned_align.aligned_addrs[0]
1- 1
-1 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[3] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[2] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1]
1- 1
-1 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[4] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.i[4] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][10] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][12] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][11] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][13] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][12] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][14] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][13] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][15] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][14] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][16] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][15] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][17] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][16] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][18] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][17] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][19] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][18] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][10] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][19] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][11] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.yumi_o[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][0] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][16] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][11] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][17] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][12] $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][13] $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][14] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][15] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][11] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][16] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][12] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][16]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][17] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][13] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][17]
1-0 1
-11 1
.names $false $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][14] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][18]
1-0 1
-11 1
.names $false $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][15] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$5\buffer[19:0][19]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][15] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][13] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][15]
1-0 1
-11 1
.names $false $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][15] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][17]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][0] $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][11] $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][12] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][13] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][11] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][14] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][12] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][14]
1-0 1
-11 1
.names $false $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][14] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$3\buffer[19:0][16]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[4] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][15]
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[0] $false wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][0]
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[1] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][11]
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[2] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][12]
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[3] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][13]
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[4] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shl$verilog/bsg_assembler.v:333$15.$1\buffer[19:0][14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][0] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][128] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__0_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][161] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][129] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__1_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][162] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][130] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__2_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][163] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][131] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__3_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][164] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][132] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__4_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][165] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][133] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__5_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][166] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][134] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__6_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][167] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][135] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__7_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][168] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][136] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__8_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][169] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][137] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__9_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][10] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][138] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__10_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][11] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][139] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__11_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][12] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][140] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__12_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][13] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][141] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__13_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][14] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][142] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__14_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][15] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][143] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__15_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][16] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][144] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__16_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][177] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][145] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__17_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][178] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][146] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__18_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][179] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][147] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__19_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][180] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][148] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__20_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][181] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][149] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__21_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][182] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][150] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__22_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][183] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][151] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__23_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][184] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][152] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__24_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][185] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][153] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__25_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][186] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][154] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__26_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][187] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][155] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__27_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][188] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][156] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__28_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][189] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][157] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__29_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][190] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][158] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__30_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][191] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][159] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__31_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][192] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__32_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][193] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][161] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__33_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][194] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][162] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__34_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][195] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][163] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__35_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][196] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][164] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__36_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][197] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][165] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__37_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][198] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][166] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__38_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][199] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][167] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__39_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][200] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][168] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__40_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][201] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][169] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__41_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][202] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][10] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__42_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][203] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][11] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__43_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][204] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][12] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__44_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][205] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][13] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__45_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][206] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][14] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__46_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][207] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][15] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__47_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][48] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][16] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__48_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][49] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][177] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__49_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][50] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][178] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__50_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][51] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][179] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__51_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][52] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][180] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__52_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][53] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][181] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__53_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][54] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][182] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__54_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][55] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][183] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__55_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][56] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][184] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__56_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][57] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][185] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__57_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][58] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][186] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__58_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][59] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][187] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__59_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][60] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][188] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__60_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][61] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][189] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__61_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][62] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][190] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__62_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][63] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][191] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__63_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][64] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][192] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__64_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][65] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][193] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__65_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][66] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][194] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__66_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][67] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][195] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__67_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][68] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][196] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__68_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][69] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][197] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__69_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][70] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][198] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__70_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][71] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][199] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__71_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][72] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][200] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__72_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][73] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][201] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__73_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][74] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][202] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__74_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][75] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][203] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__75_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][76] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][204] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__76_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][77] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][205] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__77_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][78] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][206] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__78_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][79] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][207] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.data_head_9__79_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][208] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][112] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][48]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][209] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][113] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][49]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][210] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][114] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][50]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][211] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][115] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][51]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][212] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][116] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][52]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][213] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][117] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][53]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][214] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][118] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][54]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][215] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][119] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][55]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][216] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][120] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][56]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][217] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][121] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][57]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][218] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][122] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][58]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][219] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][123] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][59]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][220] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][124] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][60]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][221] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][125] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][61]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][222] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][126] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][62]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][223] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][127] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][63]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][224] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][128] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][64]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][225] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][129] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][65]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][226] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][130] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][66]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][227] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][131] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][67]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][228] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][132] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][68]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][229] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][133] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][69]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][230] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][134] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][70]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][231] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][135] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][71]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][232] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][136] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][72]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][233] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][137] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][73]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][234] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][138] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][74]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][235] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][139] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][75]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][236] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][140] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][76]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][237] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][141] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][77]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][238] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][142] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][78]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][239] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][143] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][79]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][128] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][192] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][128]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][129] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][193] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][129]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][130] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][194] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][130]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][131] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][195] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][131]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][132] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][196] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][132]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][133] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][197] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][133]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][134] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][198] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][134]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][135] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][199] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][135]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][136] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][200] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][136]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][137] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][201] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][137]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][138] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][202] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][138]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][139] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][203] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][139]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][140] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][204] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][140]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][141] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][205] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][141]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][142] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][206] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][142]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][143] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][207] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][143]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][144] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][208] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][144]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][145] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][209] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][145]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][146] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][210] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][146]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][147] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][211] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][147]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][148] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][212] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][148]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][149] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][213] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][149]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][150] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][214] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][150]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][151] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][215] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][151]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][152] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][216] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][152]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][153] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][217] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][153]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][154] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][218] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][154]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][155] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][219] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][155]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][156] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][220] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][156]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][157] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][221] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][157]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][158] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][222] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][158]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][159] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][223] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][159]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][0] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][224] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][161] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][225] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][161]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][162] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][226] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][162]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][163] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][227] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][163]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][164] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][228] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][164]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][165] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][229] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][165]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][166] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][230] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][166]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][167] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][231] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][167]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][168] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][232] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][168]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][169] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][233] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][169]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][10] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][234] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][11] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][235] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][12] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][236] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][13] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][237] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][14] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][238] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][15] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][239] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][16] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][240] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][16]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][177] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][241] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][177]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][178] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][242] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][178]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][179] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][243] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][179]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][180] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][244] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][180]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][181] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][245] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][181]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][182] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][246] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][182]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][183] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][247] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][183]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][184] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][248] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][184]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][185] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][249] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][185]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][186] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][250] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][186]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][187] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][251] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][187]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][188] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][252] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][188]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][189] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][253] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][189]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][190] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][254] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][190]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][191] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][255] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][191]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][192] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][256] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][192]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][193] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][257] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][193]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][194] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][258] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][194]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][195] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][259] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][195]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][196] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][100] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][196]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][197] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][101] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][197]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][198] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][102] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][198]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][199] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][103] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][199]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][200] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][104] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][200]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][201] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][105] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][201]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][202] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][106] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][202]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][203] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][107] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][203]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][204] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][108] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][204]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][205] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][109] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][205]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][206] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][110] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][206]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][207] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][111] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$19\buffer[319:0][207]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][112] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][144] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][112]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][113] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][145] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][113]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][114] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][146] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][114]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][115] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][147] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][115]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][116] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][148] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][116]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][117] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][149] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][117]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][118] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][150] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][118]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][119] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][151] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][119]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][120] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][152] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][120]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][121] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][153] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][121]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][122] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][154] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][122]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][123] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][155] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][123]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][124] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][156] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][124]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][125] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][157] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][125]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][126] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][158] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][126]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][127] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][159] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][127]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][128] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][128]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][129] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][161] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][129]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][130] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][162] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][130]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][131] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][163] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][131]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][132] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][164] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][132]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][133] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][165] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][133]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][134] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][166] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][134]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][135] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][167] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][135]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][136] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][168] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][136]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][137] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][169] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][137]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][138] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][10] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][138]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][139] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][11] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][139]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][140] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][12] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][140]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][141] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][13] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][141]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][142] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][14] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][142]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][143] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][15] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][143]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][144] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][16] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][144]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][145] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][177] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][145]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][146] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][178] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][146]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][147] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][179] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][147]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][148] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][180] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][148]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][149] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][181] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][149]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][150] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][182] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][150]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][151] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][183] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][151]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][152] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][184] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][152]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][153] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][185] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][153]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][154] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][186] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][154]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][155] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][187] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][155]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][156] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][188] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][156]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][157] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][189] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][157]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][158] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][190] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][158]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][159] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][191] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][159]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][0] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][192] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][161] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][193] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][161]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][162] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][194] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][162]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][163] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][195] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][163]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][164] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][196] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][164]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][165] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][197] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][165]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][166] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][198] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][166]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][167] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][199] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][167]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][168] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][200] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][168]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][169] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][201] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][169]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][10] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][202] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][11] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][203] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][12] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][204] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][13] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][205] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][14] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][206] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][15] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][207] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][16] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][208] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][16]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][177] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][209] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][177]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][178] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][210] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][178]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][179] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][211] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][179]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][180] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][212] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][180]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][181] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][213] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][181]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][182] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][214] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][182]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][183] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][215] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][183]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][184] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][216] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][184]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][185] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][217] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][185]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][186] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][218] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][186]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][187] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][219] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][187]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][188] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][220] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][188]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][189] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][221] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][189]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][190] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][222] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][190]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][191] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][223] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][191]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][192] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][224] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][192]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][193] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][225] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][193]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][194] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][226] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][194]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][195] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][227] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][195]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][196] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][228] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][196]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][197] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][229] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][197]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][198] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][230] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][198]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][199] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][231] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][199]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][200] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][232] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][200]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][201] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][233] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][201]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][202] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][234] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][202]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][203] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][235] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][203]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][204] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][236] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][204]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][205] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][237] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][205]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][206] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][238] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][206]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][207] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][239] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][207]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][208] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][240] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][208]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][209] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][241] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][209]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][210] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][242] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][210]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][211] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][243] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][211]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][212] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][244] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][212]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][213] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][245] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][213]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][214] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][246] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][214]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][215] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][247] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][215]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][216] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][248] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][216]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][217] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][249] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][217]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][218] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][250] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][218]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][219] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][251] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][219]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][220] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][252] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][220]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][221] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][253] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][221]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][222] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][254] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][222]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][223] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][255] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][223]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][224] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][256] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][224]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][225] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][257] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][225]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][226] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][258] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][226]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][227] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][259] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][227]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][228] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][100] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][228]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][229] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][101] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][229]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][230] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][102] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][230]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][231] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][103] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][231]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][232] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][104] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][232]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][233] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][105] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][233]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][234] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][106] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][234]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][235] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][107] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][235]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][236] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][108] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][236]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][237] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][109] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][237]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][238] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][110] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][238]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][239] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][111] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][239]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][240] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][112] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][240]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][241] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][113] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][241]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][242] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][114] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][242]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][243] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][115] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][243]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][244] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][116] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][244]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][245] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][117] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][245]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][246] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][118] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][246]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][247] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][119] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][247]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][248] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][120] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][248]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][249] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][121] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][249]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][250] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][122] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][250]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][251] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][123] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][251]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][252] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][124] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][252]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][253] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][125] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][253]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][254] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][126] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][254]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][255] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][127] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][255]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][256] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][128] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][256]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][257] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][129] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][257]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][258] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][130] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][258]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][259] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][131] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][259]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][100] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][132] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][100]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][101] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][133] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][101]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][102] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][134] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][102]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][103] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][135] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][103]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][104] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][136] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][104]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][105] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][137] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][105]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][106] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][138] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][106]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][107] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][139] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][107]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][108] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][140] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][108]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][109] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][141] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][109]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][110] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][142] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][110]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][111] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][143] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$16\buffer[319:0][111]
1-0 1
-11 1
.names data_i[144] data_i[0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][144]
1-0 1
-11 1
.names data_i[145] data_i[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][145]
1-0 1
-11 1
.names data_i[146] data_i[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][146]
1-0 1
-11 1
.names data_i[147] data_i[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][147]
1-0 1
-11 1
.names data_i[148] data_i[4] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][148]
1-0 1
-11 1
.names data_i[149] data_i[5] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][149]
1-0 1
-11 1
.names data_i[150] data_i[6] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][150]
1-0 1
-11 1
.names data_i[151] data_i[7] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][151]
1-0 1
-11 1
.names data_i[152] data_i[8] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][152]
1-0 1
-11 1
.names data_i[153] data_i[9] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][153]
1-0 1
-11 1
.names data_i[154] data_i[10] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][154]
1-0 1
-11 1
.names data_i[155] data_i[11] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][155]
1-0 1
-11 1
.names data_i[156] data_i[12] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][156]
1-0 1
-11 1
.names data_i[157] data_i[13] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][157]
1-0 1
-11 1
.names data_i[158] data_i[14] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][158]
1-0 1
-11 1
.names data_i[159] data_i[15] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][159]
1-0 1
-11 1
.names data_i[0] data_i[16] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][0]
1-0 1
-11 1
.names data_i[1] data_i[17] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][161]
1-0 1
-11 1
.names data_i[2] data_i[18] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][162]
1-0 1
-11 1
.names data_i[3] data_i[19] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][163]
1-0 1
-11 1
.names data_i[4] data_i[20] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][164]
1-0 1
-11 1
.names data_i[5] data_i[21] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][165]
1-0 1
-11 1
.names data_i[6] data_i[22] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][166]
1-0 1
-11 1
.names data_i[7] data_i[23] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][167]
1-0 1
-11 1
.names data_i[8] data_i[24] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][168]
1-0 1
-11 1
.names data_i[9] data_i[25] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][169]
1-0 1
-11 1
.names data_i[10] data_i[26] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][10]
1-0 1
-11 1
.names data_i[11] data_i[27] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][11]
1-0 1
-11 1
.names data_i[12] data_i[28] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][12]
1-0 1
-11 1
.names data_i[13] data_i[29] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][13]
1-0 1
-11 1
.names data_i[14] data_i[30] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][14]
1-0 1
-11 1
.names data_i[15] data_i[31] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][15]
1-0 1
-11 1
.names data_i[16] data_i[32] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][16]
1-0 1
-11 1
.names data_i[17] data_i[33] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][177]
1-0 1
-11 1
.names data_i[18] data_i[34] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][178]
1-0 1
-11 1
.names data_i[19] data_i[35] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][179]
1-0 1
-11 1
.names data_i[20] data_i[36] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][180]
1-0 1
-11 1
.names data_i[21] data_i[37] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][181]
1-0 1
-11 1
.names data_i[22] data_i[38] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][182]
1-0 1
-11 1
.names data_i[23] data_i[39] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][183]
1-0 1
-11 1
.names data_i[24] data_i[40] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][184]
1-0 1
-11 1
.names data_i[25] data_i[41] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][185]
1-0 1
-11 1
.names data_i[26] data_i[42] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][186]
1-0 1
-11 1
.names data_i[27] data_i[43] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][187]
1-0 1
-11 1
.names data_i[28] data_i[44] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][188]
1-0 1
-11 1
.names data_i[29] data_i[45] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][189]
1-0 1
-11 1
.names data_i[30] data_i[46] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][190]
1-0 1
-11 1
.names data_i[31] data_i[47] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][191]
1-0 1
-11 1
.names data_i[32] data_i[48] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][192]
1-0 1
-11 1
.names data_i[33] data_i[49] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][193]
1-0 1
-11 1
.names data_i[34] data_i[50] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][194]
1-0 1
-11 1
.names data_i[35] data_i[51] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][195]
1-0 1
-11 1
.names data_i[36] data_i[52] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][196]
1-0 1
-11 1
.names data_i[37] data_i[53] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][197]
1-0 1
-11 1
.names data_i[38] data_i[54] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][198]
1-0 1
-11 1
.names data_i[39] data_i[55] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][199]
1-0 1
-11 1
.names data_i[40] data_i[56] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][200]
1-0 1
-11 1
.names data_i[41] data_i[57] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][201]
1-0 1
-11 1
.names data_i[42] data_i[58] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][202]
1-0 1
-11 1
.names data_i[43] data_i[59] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][203]
1-0 1
-11 1
.names data_i[44] data_i[60] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][204]
1-0 1
-11 1
.names data_i[45] data_i[61] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][205]
1-0 1
-11 1
.names data_i[46] data_i[62] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][206]
1-0 1
-11 1
.names data_i[47] data_i[63] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][207]
1-0 1
-11 1
.names data_i[48] data_i[64] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][208]
1-0 1
-11 1
.names data_i[49] data_i[65] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][209]
1-0 1
-11 1
.names data_i[50] data_i[66] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][210]
1-0 1
-11 1
.names data_i[51] data_i[67] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][211]
1-0 1
-11 1
.names data_i[52] data_i[68] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][212]
1-0 1
-11 1
.names data_i[53] data_i[69] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][213]
1-0 1
-11 1
.names data_i[54] data_i[70] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][214]
1-0 1
-11 1
.names data_i[55] data_i[71] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][215]
1-0 1
-11 1
.names data_i[56] data_i[72] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][216]
1-0 1
-11 1
.names data_i[57] data_i[73] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][217]
1-0 1
-11 1
.names data_i[58] data_i[74] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][218]
1-0 1
-11 1
.names data_i[59] data_i[75] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][219]
1-0 1
-11 1
.names data_i[60] data_i[76] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][220]
1-0 1
-11 1
.names data_i[61] data_i[77] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][221]
1-0 1
-11 1
.names data_i[62] data_i[78] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][222]
1-0 1
-11 1
.names data_i[63] data_i[79] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][223]
1-0 1
-11 1
.names data_i[64] data_i[80] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][224]
1-0 1
-11 1
.names data_i[65] data_i[81] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][225]
1-0 1
-11 1
.names data_i[66] data_i[82] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][226]
1-0 1
-11 1
.names data_i[67] data_i[83] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][227]
1-0 1
-11 1
.names data_i[68] data_i[84] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][228]
1-0 1
-11 1
.names data_i[69] data_i[85] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][229]
1-0 1
-11 1
.names data_i[70] data_i[86] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][230]
1-0 1
-11 1
.names data_i[71] data_i[87] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][231]
1-0 1
-11 1
.names data_i[72] data_i[88] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][232]
1-0 1
-11 1
.names data_i[73] data_i[89] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][233]
1-0 1
-11 1
.names data_i[74] data_i[90] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][234]
1-0 1
-11 1
.names data_i[75] data_i[91] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][235]
1-0 1
-11 1
.names data_i[76] data_i[92] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][236]
1-0 1
-11 1
.names data_i[77] data_i[93] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][237]
1-0 1
-11 1
.names data_i[78] data_i[94] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][238]
1-0 1
-11 1
.names data_i[79] data_i[95] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][239]
1-0 1
-11 1
.names data_i[80] data_i[96] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][240]
1-0 1
-11 1
.names data_i[81] data_i[97] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][241]
1-0 1
-11 1
.names data_i[82] data_i[98] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][242]
1-0 1
-11 1
.names data_i[83] data_i[99] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][243]
1-0 1
-11 1
.names data_i[84] data_i[100] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][244]
1-0 1
-11 1
.names data_i[85] data_i[101] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][245]
1-0 1
-11 1
.names data_i[86] data_i[102] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][246]
1-0 1
-11 1
.names data_i[87] data_i[103] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][247]
1-0 1
-11 1
.names data_i[88] data_i[104] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][248]
1-0 1
-11 1
.names data_i[89] data_i[105] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][249]
1-0 1
-11 1
.names data_i[90] data_i[106] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][250]
1-0 1
-11 1
.names data_i[91] data_i[107] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][251]
1-0 1
-11 1
.names data_i[92] data_i[108] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][252]
1-0 1
-11 1
.names data_i[93] data_i[109] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][253]
1-0 1
-11 1
.names data_i[94] data_i[110] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][254]
1-0 1
-11 1
.names data_i[95] data_i[111] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][255]
1-0 1
-11 1
.names data_i[96] data_i[112] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][256]
1-0 1
-11 1
.names data_i[97] data_i[113] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][257]
1-0 1
-11 1
.names data_i[98] data_i[114] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][258]
1-0 1
-11 1
.names data_i[99] data_i[115] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][259]
1-0 1
-11 1
.names data_i[100] data_i[116] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][100]
1-0 1
-11 1
.names data_i[101] data_i[117] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][101]
1-0 1
-11 1
.names data_i[102] data_i[118] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][102]
1-0 1
-11 1
.names data_i[103] data_i[119] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][103]
1-0 1
-11 1
.names data_i[104] data_i[120] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][104]
1-0 1
-11 1
.names data_i[105] data_i[121] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][105]
1-0 1
-11 1
.names data_i[106] data_i[122] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][106]
1-0 1
-11 1
.names data_i[107] data_i[123] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][107]
1-0 1
-11 1
.names data_i[108] data_i[124] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][108]
1-0 1
-11 1
.names data_i[109] data_i[125] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][109]
1-0 1
-11 1
.names data_i[110] data_i[126] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][110]
1-0 1
-11 1
.names data_i[111] data_i[127] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][111]
1-0 1
-11 1
.names data_i[112] data_i[128] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][112]
1-0 1
-11 1
.names data_i[113] data_i[129] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][113]
1-0 1
-11 1
.names data_i[114] data_i[130] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][114]
1-0 1
-11 1
.names data_i[115] data_i[131] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][115]
1-0 1
-11 1
.names data_i[116] data_i[132] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][116]
1-0 1
-11 1
.names data_i[117] data_i[133] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][117]
1-0 1
-11 1
.names data_i[118] data_i[134] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][118]
1-0 1
-11 1
.names data_i[119] data_i[135] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][119]
1-0 1
-11 1
.names data_i[120] data_i[136] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][120]
1-0 1
-11 1
.names data_i[121] data_i[137] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][121]
1-0 1
-11 1
.names data_i[122] data_i[138] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][122]
1-0 1
-11 1
.names data_i[123] data_i[139] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][123]
1-0 1
-11 1
.names data_i[124] data_i[140] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][124]
1-0 1
-11 1
.names data_i[125] data_i[141] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][125]
1-0 1
-11 1
.names data_i[126] data_i[142] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][126]
1-0 1
-11 1
.names data_i[127] data_i[143] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][127]
1-0 1
-11 1
.names data_i[128] data_i[144] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][128]
1-0 1
-11 1
.names data_i[129] data_i[145] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][129]
1-0 1
-11 1
.names data_i[130] data_i[146] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][130]
1-0 1
-11 1
.names data_i[131] data_i[147] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][131]
1-0 1
-11 1
.names data_i[132] data_i[148] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][132]
1-0 1
-11 1
.names data_i[133] data_i[149] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][133]
1-0 1
-11 1
.names data_i[134] data_i[150] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][134]
1-0 1
-11 1
.names data_i[135] data_i[151] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][135]
1-0 1
-11 1
.names data_i[136] data_i[152] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][136]
1-0 1
-11 1
.names data_i[137] data_i[153] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][137]
1-0 1
-11 1
.names data_i[138] data_i[154] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][138]
1-0 1
-11 1
.names data_i[139] data_i[155] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][139]
1-0 1
-11 1
.names data_i[140] data_i[156] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][140]
1-0 1
-11 1
.names data_i[141] data_i[157] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][141]
1-0 1
-11 1
.names data_i[142] data_i[158] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][142]
1-0 1
-11 1
.names data_i[143] data_i[159] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.$techmap$shr$verilog/bsg_assembler.v:332$14.$13\buffer[319:0][143]
1-0 1
-11 1
.subckt $_SDFF_PP0_ C=clk D=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_254 Q=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 R=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_253 Q=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] R=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_252 Q=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] R=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_251 Q=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] R=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2]
0 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N13
0 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N10
0 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N15 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N3 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_253
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N16 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N3 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_252
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N17 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N3 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_251
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N15
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N16
10 1
01 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N17
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N11
10 1
01 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N12
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[1]
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[2]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N12 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.ptr_wrap[3]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N13 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N3
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_254
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N10 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N11 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N10 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N11 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2]
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3]
1- 1
-1 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y
11 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N12 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N12 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2]
1- 1
-1 1
.subckt $_SDFF_PP0_ C=clk D=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_258 Q=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 R=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_257 Q=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] R=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_256 Q=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] R=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.subckt $_SDFF_PP0_ C=clk D=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_255 Q=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] R=wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N0
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2]
0 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N13
0 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N10
0 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N15 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N3 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_257
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N16 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N3 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_256
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N17 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N3 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_255
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N15
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N16
10 1
01 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N17
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N11
10 1
01 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N12
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[1]
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[2]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N12 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.ptr_wrap[3]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N13 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N3
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N9 wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.SYNOPSYS_UNCONNECTED_258
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N10 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N11 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N10 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N11 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2]
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[3] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.X[2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[3]
1- 1
-1 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:184$3.$auto$alumacc.cc:485:replace_alu$12588.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:183$2.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y
11 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N12 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y
11 1
.names wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr_data.N12 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$12657_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12652_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12655_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12658_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[3]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.G[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12661_Y $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:185$4.$auto$alumacc.cc:485:replace_alu$12591.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][1] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][3] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][4] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[3] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.valid_head_o[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][7] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$7\buffer[19:0][4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][9] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][0] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][11] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][15] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][16] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$11\buffer[19:0][4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18] wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$4\buffer[19:0][16]
1-0 1
-11 1
.names wrapper.n_0_net__9_ wrapper.n_0_net__0_ wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][9]
1-0 1
-11 1
.names wrapper.n_0_net__0_ wrapper.n_0_net__1_ wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][0]
1-0 1
-11 1
.names wrapper.n_0_net__1_ wrapper.n_0_net__2_ wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][11]
1-0 1
-11 1
.names wrapper.n_0_net__2_ wrapper.n_0_net__3_ wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][12]
1-0 1
-11 1
.names wrapper.n_0_net__3_ wrapper.n_0_net__4_ wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][13]
1-0 1
-11 1
.names wrapper.n_0_net__4_ wrapper.n_0_net__5_ wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][14]
1-0 1
-11 1
.names wrapper.n_0_net__5_ wrapper.n_0_net__6_ wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][15]
1-0 1
-11 1
.names wrapper.n_0_net__6_ wrapper.n_0_net__7_ wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][16]
1-0 1
-11 1
.names wrapper.n_0_net__7_ wrapper.n_0_net__8_ wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][17]
1-0 1
-11 1
.names wrapper.n_0_net__8_ wrapper.n_0_net__9_ wrapper.rr_fifo_to_fifo.ic_9__in_chan_bsg_rr_ff_in.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\ic_9__in_chan_bsg_rr_ff_in.\valid_rr.$techmap$shr$verilog/bsg_assembler.v:159$1.$1\buffer[19:0][18]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__0_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[0]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__1_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[1]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__2_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[2]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__3_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[3]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__4_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[4]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__5_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[5]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__6_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[6]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__7_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[7]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__8_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[8]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__9_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[9]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__10_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[10]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__11_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[11]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__12_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[12]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__13_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[13]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__14_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[14]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__15_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__64_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__65_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__66_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__67_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__68_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__69_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__70_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__71_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__72_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__73_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__74_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__75_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__76_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__77_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__78_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:894$199_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__79_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__48_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__49_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__50_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__51_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__52_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__53_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__54_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__55_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__56_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__57_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__58_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__59_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__60_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__61_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__62_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:893$200_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__63_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__32_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__33_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__34_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__35_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__36_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__37_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__38_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__39_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__40_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__41_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__42_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__43_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__44_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__45_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__46_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:892$201_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__47_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__16_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__17_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__18_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__19_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__20_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__21_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__22_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__23_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__24_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__25_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__26_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__27_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__28_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__29_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__30_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:891$202_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__31_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__0_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__0_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__1_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__1_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__2_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__2_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__3_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__3_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__4_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__4_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__5_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__5_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__6_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__6_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__7_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__7_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__8_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__8_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__9_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__9_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__10_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__10_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__11_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__11_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__12_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__12_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__13_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__13_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__14_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__14_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:890$203_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__15_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 wrapper.rr_fifo_to_fifo.data_int_o_4__15_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__16_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[0]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__17_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[1]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__18_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[2]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__19_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[3]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__20_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[4]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__21_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[5]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__22_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[6]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__23_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[7]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__24_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[8]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__25_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[9]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__26_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[10]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__27_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[11]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__28_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[12]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__29_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[13]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__30_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[14]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__31_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__0_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__1_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__2_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__3_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__4_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__5_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__6_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__7_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__8_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__9_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__10_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__11_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__12_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__13_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__14_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:907$206_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__15_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__64_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__65_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__66_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__67_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__68_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__69_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__70_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__71_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__72_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__73_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__74_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__75_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__76_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__77_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__78_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:906$207_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__79_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__48_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__49_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__50_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__51_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__52_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__53_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__54_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__55_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__56_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__57_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__58_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__59_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__60_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__61_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__62_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:905$208_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__63_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__32_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__33_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__34_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__35_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__36_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__37_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__38_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__39_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__40_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__41_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__42_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__43_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__44_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__45_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__46_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:904$209_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__47_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__16_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__17_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__18_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__19_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__20_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__21_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__22_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__23_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__24_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__25_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__26_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__27_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__28_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__29_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__30_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:903$210_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__31_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__0_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__16_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__1_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__17_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__2_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__18_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__3_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__19_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__4_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__20_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__5_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__21_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__6_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__22_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__7_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__23_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__8_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__24_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__9_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__25_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__10_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__26_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__11_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__27_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__12_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__28_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__13_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__29_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__14_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__30_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:902$211_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__15_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 wrapper.rr_fifo_to_fifo.data_int_o_4__31_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__32_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[0]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__33_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[1]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__34_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[2]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__35_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[3]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__36_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[4]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__37_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[5]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__38_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[6]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__39_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[7]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__40_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[8]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__41_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[9]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__42_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[10]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__43_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[11]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__44_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[12]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__45_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[13]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__46_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[14]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__47_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__16_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__17_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__18_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__19_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__20_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__21_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__22_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__23_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__24_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__25_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__26_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__27_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__28_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__29_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__30_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:922$214_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__31_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__0_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__1_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__2_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__3_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__4_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__5_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__6_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__7_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__8_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__9_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__10_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__11_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__12_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__13_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__14_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:921$215_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__15_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__64_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__65_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__66_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__67_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__68_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__69_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__70_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__71_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__72_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__73_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__74_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__75_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__76_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__77_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__78_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:920$216_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__79_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__48_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__49_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__50_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__51_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__52_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__53_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__54_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__55_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__56_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__57_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__58_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__59_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__60_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__61_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__62_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:919$217_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__63_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__32_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__33_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__34_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__35_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__36_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__37_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__38_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__39_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__40_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__41_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__42_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__43_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__44_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__45_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__46_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:918$218_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__47_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__16_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__17_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__18_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__19_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__20_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__21_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__22_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__23_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__24_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__25_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__26_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__27_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__28_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__29_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__30_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:917$219_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__31_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__0_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__32_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__1_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__33_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__2_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__34_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__3_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__35_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__4_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__36_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__5_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__37_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__6_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__38_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__7_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__39_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__8_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__40_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__9_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__41_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__10_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__42_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__11_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__43_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__12_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__44_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__13_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__45_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__14_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__46_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:916$220_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__15_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__47_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__48_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[0]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__49_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[1]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__50_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[2]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__51_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[3]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__52_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[4]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__53_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[5]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__54_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[6]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__55_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[7]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__56_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[8]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__57_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[9]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__58_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[10]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__59_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[11]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__60_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[12]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__61_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[13]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__62_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[14]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__63_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__32_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__33_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__34_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__35_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__36_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__37_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__38_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__39_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__40_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__41_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__42_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__43_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__44_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__45_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__46_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:938$223_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__47_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__16_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__17_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__18_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__19_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__20_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__21_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__22_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__23_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__24_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__25_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__26_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__27_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__28_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__29_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__30_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:937$224_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__31_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__0_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__1_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__2_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__3_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__4_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__5_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__6_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__7_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__8_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__9_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__10_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__11_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__12_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__13_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__14_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:936$225_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__15_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__64_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__65_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__66_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__67_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__68_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__69_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__70_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__71_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__72_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__73_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__74_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__75_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__76_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__77_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__78_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:935$226_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__79_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__48_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__49_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__50_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__51_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__52_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__53_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__54_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__55_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__56_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__57_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__58_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__59_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__60_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__61_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__62_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:934$227_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__63_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__32_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__33_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__34_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__35_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__36_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__37_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__38_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__39_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__40_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__41_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__42_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__43_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__44_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__45_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__46_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:933$228_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__47_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__16_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__48_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__17_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__49_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__18_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__50_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__19_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__51_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__20_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__52_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__21_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__53_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__22_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__54_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__23_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__55_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__24_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__56_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__25_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__57_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__26_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__58_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__27_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__59_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__28_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__60_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__29_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__61_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__30_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__62_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:932$229_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__31_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__63_
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__64_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[0]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__65_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[1]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__66_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[2]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__67_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[3]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__68_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[4]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__69_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[5]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__70_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[6]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__71_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[7]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__72_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[8]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__73_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[9]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__74_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[10]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__75_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[11]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__76_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[12]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__77_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[13]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__78_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[14]
1-0 1
-11 1
.names $false wrapper.rr_fifo_to_fifo.n_4_net__79_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__48_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__49_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__50_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__51_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__52_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__53_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__54_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__55_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__56_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__57_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__58_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__59_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__60_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__61_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__62_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:954$232_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__63_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__32_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__33_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__34_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__35_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__36_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__37_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__38_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__39_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__40_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__41_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__42_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__43_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__44_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__45_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__46_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:953$233_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__47_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__16_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__17_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__18_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__19_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__20_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__21_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__22_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__23_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__24_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__25_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__26_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__27_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__28_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__29_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__30_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:952$234_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__31_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__0_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__1_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__2_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__3_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__4_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__5_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__6_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__7_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__8_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__9_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__10_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__11_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__12_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__13_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__14_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:951$235_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__15_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__64_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__65_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__66_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__67_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__68_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__69_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__70_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__71_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__72_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__73_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__74_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__75_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__76_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__77_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__78_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:950$236_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__79_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__48_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__49_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__50_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__51_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__52_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__53_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__54_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__55_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__56_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[8]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__57_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[9]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__58_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[10]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__59_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[11]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__60_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[12]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__61_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[13]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__62_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[14]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:949$237_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__63_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[15]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[0] wrapper.rr_fifo_to_fifo.n_4_net__32_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__64_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[1] wrapper.rr_fifo_to_fifo.n_4_net__33_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__65_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[2] wrapper.rr_fifo_to_fifo.n_4_net__34_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__66_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[3] wrapper.rr_fifo_to_fifo.n_4_net__35_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__67_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[4] wrapper.rr_fifo_to_fifo.n_4_net__36_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__68_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[5] wrapper.rr_fifo_to_fifo.n_4_net__37_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__69_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[6] wrapper.rr_fifo_to_fifo.n_4_net__38_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__70_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[7] wrapper.rr_fifo_to_fifo.n_4_net__39_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__71_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[8] wrapper.rr_fifo_to_fifo.n_4_net__40_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__72_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[9] wrapper.rr_fifo_to_fifo.n_4_net__41_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__73_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[10] wrapper.rr_fifo_to_fifo.n_4_net__42_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__74_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[11] wrapper.rr_fifo_to_fifo.n_4_net__43_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__75_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[12] wrapper.rr_fifo_to_fifo.n_4_net__44_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__76_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[13] wrapper.rr_fifo_to_fifo.n_4_net__45_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__77_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[14] wrapper.rr_fifo_to_fifo.n_4_net__46_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__78_
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$ternary$verilog/bsg_assembler.v:948$238_Y[15] wrapper.rr_fifo_to_fifo.n_4_net__47_ wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116 wrapper.rr_fifo_to_fifo.data_int_o_4__79_
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N1
0 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N0
0 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N10
0 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N136 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N108
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N133 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N101
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N134 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N100
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N135 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N10 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N105
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N136 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N10 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N104
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N133 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N10 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N103
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N134 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N10 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N102
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N135 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N116
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N135
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N1 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N136
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N0 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N133
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N1 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N0 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N134
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[0] $false wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][0]
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[0] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[4] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][5]
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[1] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.i[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1]
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[2] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2]
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[3] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][3]
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[4] wrapper.rr_fifo_to_fifo.brrf2fm.and_scan.o[3] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1] $false wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][5] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][3] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][5]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][4] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][6]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][5] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][3] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][4] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$1\buffer[9:0][2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][5] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][6] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][7] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][3] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][3] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][4] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][4] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.$techmap$shl$verilog/bsg_assembler.v:733$64.$3\buffer[9:0][5] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.valid_o[4]
1-0 1
-11 1
.subckt $_SDFF_PP0_ C=clk D=wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_8 Q=wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] R=wrapper.rr_fifo_to_fifo.n_5_net_
.subckt $_SDFF_PP0_ C=clk D=wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_7 Q=wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] R=wrapper.rr_fifo_to_fifo.n_5_net_
.subckt $_SDFF_PP0_ C=clk D=wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_6 Q=wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] R=wrapper.rr_fifo_to_fifo.n_5_net_
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N8
0 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1]
0 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N11
0 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N12 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N3 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_8
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N13 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N3 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_7
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N14 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N3 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_6
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N13
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N14
10 1
01 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N12
10 1
01 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0]
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1]
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N9
10 1
01 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N10
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[1]
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[2]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N11 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N3
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N8 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.ptr_wrap[0]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N10 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N8 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N9 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.N10 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.X[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2]
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.subckt $_SDFF_PP0_ C=clk D=wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_11 Q=wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] R=wrapper.rr_fifo_to_fifo.n_5_net_
.subckt $_SDFF_PP0_ C=clk D=wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_10 Q=wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] R=wrapper.rr_fifo_to_fifo.n_5_net_
.subckt $_SDFF_PP0_ C=clk D=wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_9 Q=wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] R=wrapper.rr_fifo_to_fifo.n_5_net_
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N11
0 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N12 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N3 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_11
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N13 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N3 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_10
1-0 1
-11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N14 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N3 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.SYNOPSYS_UNCONNECTED_9
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N13
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N14
10 1
01 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N12
10 1
01 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[2]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0]
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1]
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N0 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N9
10 1
01 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N10
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[1]
10 1
01 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[2]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N11 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N3
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N1 wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.ptr_wrap[0]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N10 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2]
10 1
01 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N1 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N9 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1]
11 1
.names wrapper.rr_fifo_to_fifo.brrf2fm.genblk1_genblk1_thermo.big_encode_one_hot.addr_o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.N10 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2]
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.G[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12491_Y $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:661$52.$auto$alumacc.cc:485:replace_alu$12448.CO[1]
1- 1
-1 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[2]
11 1
.names wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr_data.o[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.N133 $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$sub$verilog/bsg_assembler.v:662$53.$auto$alumacc.cc:485:replace_alu$12451.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.X[2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y
11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$12519_Y $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[1]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.G[2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$12528_Y $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\c_ptr_data.$techmap$add$verilog/bsg_assembler.v:663$54.$auto$alumacc.cc:485:replace_alu$12454.CO[2]
1- 1
-1 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][3] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][7] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][8] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.ready_head_o[4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][2]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][3]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][4]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][0]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][1]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][9] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][7]
1-0 1
-11 1
.names $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3] $false wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[1] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$4\buffer[9:0][8]
1-0 1
-11 1
.names wrapper.fifo_not_full_vec[4] wrapper.fifo_not_full_vec[0] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][4]
1-0 1
-11 1
.names wrapper.fifo_not_full_vec[0] wrapper.fifo_not_full_vec[1] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][0]
1-0 1
-11 1
.names wrapper.fifo_not_full_vec[1] wrapper.fifo_not_full_vec[2] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][1]
1-0 1
-11 1
.names wrapper.fifo_not_full_vec[2] wrapper.fifo_not_full_vec[3] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][2]
1-0 1
-11 1
.names wrapper.fifo_not_full_vec[3] wrapper.fifo_not_full_vec[4] wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][3]
1-0 1
-11 1
.names wrapper.fifo_not_full_vec[4] $false wrapper.rr_fifo_to_fifo.oc_4__out_chan_bsg_rr_ff_out.c_ptr.o[0] $flatten\wrapper.\rr_fifo_to_fifo.\oc_4__out_chan_bsg_rr_ff_out.\ready_rr.$techmap$shr$verilog/bsg_assembler.v:637$51.$1\buffer[9:0][9]
1-0 1
-11 1
.end
