Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : breakout

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../breakout.vhd" into library work
Parsing entity <breakout>.
Parsing architecture <Behavioral> of entity <breakout>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../uMem.vhd" into library work
Parsing entity <uMem>.
Parsing architecture <Behavioral> of entity <umem>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../pMem.vhd" into library work
Parsing entity <pMem>.
Parsing architecture <Behavioral> of entity <pmem>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../ultra.vhd" into library work
Parsing entity <ultra>.
Parsing architecture <ultra_behavior> of entity <ultra>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../VGA_MOTOR.vhd" into library work
Parsing entity <VGA_MOTOR>.
Parsing architecture <Behavioral> of entity <vga_motor>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../PICT_MEM.vhd" into library work
Parsing entity <PICT_MEM>.
Parsing architecture <Behavioral> of entity <pict_mem>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../grx.vhd" into library work
Parsing entity <grx>.
Parsing architecture <Behavioral> of entity <grx>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../instrDec.vhd" into library work
Parsing entity <instrDec>.
Parsing architecture <Behavioral> of entity <instrdec>.
Parsing VHDL file "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <Behavioral> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <breakout> (architecture <Behavioral>) from library <work>.

Elaborating entity <instrDec> (architecture <Behavioral>) from library <work>.

Elaborating entity <grx> (architecture <Behavioral>) from library <work>.

Elaborating entity <uMem> (architecture <Behavioral>) from library <work>.

Elaborating entity <pMem> (architecture <Behavioral>) from library <work>.

Elaborating entity <ultra> (architecture <ultra_behavior>) from library <work>.

Elaborating entity <PICT_MEM> (architecture <Behavioral>) from library <work>.

Elaborating entity <VGA_MOTOR> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout-synthdir/xst/synth/../../../VGA_MOTOR.vhd" Line 466: Using initial value ("000011111111","000011111111","000011111111","000011111111") for paddlesprite since it is never assigned

Elaborating entity <alu> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <breakout>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/breakout.vhd".
    Found 32-bit register for signal <PMin>.
    Found 1-bit register for signal <PMrw>.
    Found 8-bit register for signal <data_s>.
    Found 1-bit register for signal <we_s>.
    Found 32-bit register for signal <PC>.
    Found 1-bit register for signal <spaceSelect>.
    Found 32-bit register for signal <ASR>.
    Found 11-bit register for signal <ASR_PICT>.
    Found 32-bit register for signal <grxDataIn>.
    Found 1-bit register for signal <grxRW>.
    Found 7-bit register for signal <uPC>.
    Found 1-bit register for signal <brt_flag>.
    Found 32-bit register for signal <tick_counter_s>.
    Found 1-bit register for signal <tick_flag_s>.
    Found 1-bit register for signal <collision_reset_s>.
    Found 1-bit register for signal <coll_s>.
    Found 32-bit register for signal <IR>.
    Found 32-bit adder for signal <PC[31]_GND_4_o_add_15_OUT> created at line 1241.
    Found 7-bit adder for signal <uPC[6]_GND_4_o_add_54_OUT> created at line 1241.
    Found 32-bit adder for signal <tick_counter_s[31]_GND_4_o_add_64_OUT> created at line 1241.
    Found 11-bit subtractor for signal <GND_4_o_GND_4_o_sub_24_OUT<10:0>> created at line 302.
    Found 7-bit 8-to-1 multiplexer for signal <uPC[6]_uAddr[6]_mux_61_OUT> created at line 332.
    Found 32-bit comparator greater for signal <DATA_BUS[31]_GND_4_o_LessThan_22_o> created at line 298
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 226 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  25 Multiplexer(s).
Unit <breakout> synthesized.

Synthesizing Unit <instrDec>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/instrDec.vhd".
    Found 32x7-bit Read Only RAM for signal <uProg>
    Found 4x7-bit Read Only RAM for signal <uMode>
    Summary:
	inferred   2 RAM(s).
	inferred  10 Multiplexer(s).
Unit <instrDec> synthesized.

Synthesizing Unit <grx>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/grx.vhd".
    Found 32-bit register for signal <grx_RW_s<0>>.
    Found 32-bit register for signal <grx_RW_s<1>>.
    Found 32-bit register for signal <grx_RW_s<2>>.
    Found 32-bit register for signal <grx_RW_s<3>>.
    Found 32-bit register for signal <grx_RW_s<4>>.
    Found 32-bit register for signal <grx_RW_s<5>>.
    Found 32-bit register for signal <grx_RW_s<6>>.
    Found 32-bit register for signal <grx_RW_s<7>>.
    Found 32-bit register for signal <grx_RW_s<8>>.
    Found 32-bit register for signal <index>.
INFO:Xst:3019 - HDL ADVISOR - 512 flip-flops were inferred for signal <grx_RW_s>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 9-to-1 multiplexer for signal <grxAddr[3]_X_6_o_wide_mux_13_OUT> created at line 55.
    Found 32-bit 6-to-1 multiplexer for signal <grxAddr[3]_X_6_o_wide_mux_15_OUT> created at line 54.
    Found 4-bit comparator greater for signal <PWR_7_o_grxAddr[3]_LessThan_13_o> created at line 54
    Summary:
	inferred 320 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <grx> synthesized.

Synthesizing Unit <uMem>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/uMem.vhd".
WARNING:Xst:647 - Input <uAddr<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'u_mem', unconnected in block 'uMem', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <u_mem>, simulation mismatch.
    Found 54x25-bit single-port Read Only RAM <Mram_u_mem> for signal <u_mem>.
    Summary:
	inferred   1 RAM(s).
Unit <uMem> synthesized.

Synthesizing Unit <pMem>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/pMem.vhd".
WARNING:Xst:647 - Input <pAddr<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <p_mem>, simulation mismatch.
    Found 543x32-bit single-port RAM <Mram_p_mem> for signal <p_mem>.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <pMem> synthesized.

Synthesizing Unit <ultra>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/ultra.vhd".
    Found 16-bit register for signal <us>.
    Found 1-bit register for signal <trigger>.
    Found 2-bit register for signal <q>.
    Found 16-bit register for signal <us_time>.
    Found 1-bit register for signal <us_rst>.
    Found 12-bit register for signal <avg_sum>.
    Found 12-bit register for signal <avg1>.
    Found 12-bit register for signal <avg2>.
    Found 12-bit register for signal <avg3>.
    Found 12-bit register for signal <avg4>.
    Found 12-bit register for signal <avg5>.
    Found 12-bit register for signal <avg6>.
    Found 12-bit register for signal <avg7>.
    Found 12-bit register for signal <avg8>.
    Found 10-bit register for signal <Xpixel>.
    Found 7-bit register for signal <us_counter>.
    Found finite state machine <FSM_0> for signal <q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | q_trig                                         |
    | Power Up State     | q_trig                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <us[15]_GND_9_o_add_1_OUT> created at line 1241.
    Found 7-bit adder for signal <us_counter[6]_GND_9_o_add_2_OUT> created at line 1241.
    Found 12-bit adder for signal <n0177> created at line 132.
    Found 12-bit adder for signal <n0180> created at line 132.
    Found 12-bit adder for signal <n0183> created at line 132.
    Found 12-bit adder for signal <n0186> created at line 132.
    Found 12-bit adder for signal <n0189> created at line 132.
    Found 12-bit adder for signal <n0192> created at line 132.
    Found 12-bit adder for signal <avg1[11]_avg8[11]_add_44_OUT> created at line 132.
    Found 10-bit adder for signal <GND_9_o_GND_9_o_add_54_OUT> created at line 1241.
    Found 12-bit subtractor for signal <GND_9_o_GND_9_o_sub_78_OUT<11:0>> created at line 141.
    Found 12-bit subtractor for signal <GND_9_o_GND_9_o_sub_79_OUT<11:0>> created at line 141.
    Found 12-bit comparator lessequal for signal <diff[11]_GND_9_o_LessThan_38_o> created at line 123
    Found 12-bit comparator greater for signal <Xpixel_temp[11]_temp_sum[11]_LessThan_77_o> created at line 141
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred 159 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ultra> synthesized.

Synthesizing Unit <PICT_MEM>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/PICT_MEM.vhd".
WARNING:Xst:647 - Input <addr1<10:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr2<10:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <pictMem>, simulation mismatch.
    Found 300x8-bit dual-port RAM <Mram_pictMem> for signal <pictMem>.
    Found 8-bit register for signal <data_out2>.
    Found 8-bit register for signal <data_out1>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <PICT_MEM> synthesized.

Synthesizing Unit <VGA_MOTOR>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/VGA_MOTOR.vhd".
WARNING:Xst:647 - Input <data<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'tileMem', unconnected in block 'VGA_MOTOR', is tied to its initial value.
WARNING:Xst:2999 - Signal 'ballSprite', unconnected in block 'VGA_MOTOR', is tied to its initial value.
    Found 64x12-bit dual-port Read Only RAM <Mram_ballSprite> for signal <ballSprite>.
INFO:Xst:3019 - HDL ADVISOR - 2048 flip-flops were inferred for signal <tileMem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 10-bit register for signal <Xpixel>.
    Found 10-bit register for signal <Ypixel>.
    Found 4-bit register for signal <collision_one>.
    Found 11-bit register for signal <collision_addr_one>.
    Found 4-bit register for signal <collision_two>.
    Found 11-bit register for signal <collision_addr_two>.
    Found 8-bit register for signal <outPixel>.
    Found 2-bit register for signal <ClkDiv>.
    Found 2-bit adder for signal <ClkDiv[1]_GND_20_o_add_0_OUT> created at line 1241.
    Found 10-bit adder for signal <Xpixel[9]_GND_20_o_add_5_OUT> created at line 1241.
    Found 10-bit adder for signal <Ypixel[9]_GND_20_o_add_14_OUT> created at line 1241.
    Found 11-bit adder for signal <addr> created at line 579.
    Found 10-bit adder for signal <paddle_one_pos_end> created at line 1241.
    Found 10-bit adder for signal <paddle_two_pos_end> created at line 1241.
    Found 10-bit adder for signal <ball_one_posX_end> created at line 1241.
    Found 10-bit adder for signal <ball_one_posY_end> created at line 1241.
    Found 10-bit adder for signal <ball_two_posX_end> created at line 1241.
    Found 10-bit adder for signal <ball_two_posY_end> created at line 1241.
    Found 3-bit subtractor for signal <sub_oneY<2:0>> created at line 69.
    Found 3-bit subtractor for signal <sub_oneX<2:0>> created at line 70.
    Found 3-bit subtractor for signal <sub_twoY<2:0>> created at line 71.
    Found 3-bit subtractor for signal <sub_twoX<2:0>> created at line 72.
    Found 5x4-bit multiplier for signal <PWR_14_o_Ypixel[8]_MuLt_25_OUT> created at line 579.
    Found 32768x1-bit Read Only RAM for signal <tileAddr[10]_read_port_58_OUT<0>>
    Found 2048x12-bit Read Only RAM for signal <n0188>
    Found 10-bit comparator lessequal for signal <n0010> created at line 525
    Found 10-bit comparator greater for signal <Xpixel[9]_PWR_14_o_LessThan_12_o> created at line 525
    Found 10-bit comparator lessequal for signal <n0022> created at line 560
    Found 10-bit comparator greater for signal <Ypixel[9]_GND_20_o_LessThan_22_o> created at line 560
    Found 10-bit comparator lessequal for signal <n0027> created at line 572
    Found 10-bit comparator lessequal for signal <n0029> created at line 572
    Found 10-bit comparator lessequal for signal <n0044> created at line 598
    Found 10-bit comparator lessequal for signal <n0046> created at line 598
    Found 10-bit comparator lessequal for signal <n0048> created at line 598
    Found 10-bit comparator lessequal for signal <n0053> created at line 602
    Found 10-bit comparator lessequal for signal <n0055> created at line 602
    Found 10-bit comparator lessequal for signal <n0057> created at line 602
    Found 10-bit comparator lessequal for signal <n0059> created at line 602
    Found 10-bit comparator lessequal for signal <n0066> created at line 607
    Found 10-bit comparator lessequal for signal <n0068> created at line 607
    Found 10-bit comparator lessequal for signal <n0070> created at line 607
    Found 10-bit comparator lessequal for signal <n0072> created at line 607
    Found 10-bit comparator lessequal for signal <n0079> created at line 612
    Found 10-bit comparator lessequal for signal <n0081> created at line 612
    Found 10-bit comparator lessequal for signal <n0083> created at line 612
    Found 10-bit comparator lessequal for signal <n0085> created at line 612
    Summary:
	inferred   3 RAM(s).
	inferred   1 Multiplier(s).
	inferred  14 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred  21 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <VGA_MOTOR> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/edu/andry954/TSEA83/BREAKOUT-DUAL/cpu_embryo/alu.vhd".
WARNING:Xst:653 - Signal <status<6:2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <status<1>>.
    Found 1-bit register for signal <status<0>>.
    Found 32-bit register for signal <ar>.
    Found 33-bit subtractor for signal <n0094> created at line 51.
    Found 32-bit adder for signal <K_add> created at line 41.
    Found 10-bit adder for signal <alu_data[21]_GND_22_o_add_33_OUT> created at line 113.
    Found 10-bit adder for signal <alu_data[31]_GND_22_o_add_55_OUT> created at line 123.
    Found 3-bit adder for signal <PWR_16_o_normal[2]_add_72_OUT> created at line 1247.
    Found 10-bit subtractor for signal <GND_22_o_GND_22_o_sub_41_OUT<9:0>> created at line 109.
    Found 10-bit subtractor for signal <GND_22_o_GND_22_o_sub_59_OUT<9:0>> created at line 121.
    Found 3-bit subtractor for signal <diff> created at line 27.
    Found 3-bit adder for signal <_n0227> created at line 26.
    Found 3-bit subtractor for signal <reflected> created at line 26.
    Found 3-bit comparator greater for signal <GND_22_o_diff[2]_LessThan_9_o> created at line 57
    Found 32-bit comparator equal for signal <equal> created at line 136
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <alu> synthesized.
RTL-Simplification CPUSTAT: 0.31 
RTL-BasicInf CPUSTAT: 2.57 
RTL-BasicOpt CPUSTAT: 0.01 
RTL-Remain-Bus CPUSTAT: 0.01 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 2048x12-bit single-port Read Only RAM                 : 1
 300x8-bit dual-port RAM                               : 1
 32768x1-bit single-port Read Only RAM                 : 1
 32x7-bit single-port Read Only RAM                    : 1
 4x7-bit single-port Read Only RAM                     : 1
 543x32-bit single-port RAM                            : 1
 54x25-bit single-port Read Only RAM                   : 1
 64x12-bit dual-port Read Only RAM                     : 1
# Multipliers                                          : 1
 5x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 50
 10-bit adder                                          : 12
 10-bit subtractor                                     : 2
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 14
 12-bit subtractor                                     : 2
 16-bit adder                                          : 2
 2-bit adder                                           : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 6
 32-bit adder                                          : 3
 33-bit subtractor                                     : 1
 7-bit adder                                           : 3
# Registers                                            : 70
 1-bit register                                        : 14
 10-bit register                                       : 4
 11-bit register                                       : 3
 12-bit register                                       : 18
 16-bit register                                       : 4
 2-bit register                                        : 1
 32-bit register                                       : 17
 4-bit register                                        : 2
 7-bit register                                        : 3
 8-bit register                                        : 4
# Comparators                                          : 29
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 19
 12-bit comparator greater                             : 2
 12-bit comparator lessequal                           : 2
 3-bit comparator greater                              : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 88
 1-bit 2-to-1 multiplexer                              : 12
 10-bit 2-to-1 multiplexer                             : 12
 12-bit 2-to-1 multiplexer                             : 14
 16-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 28
 32-bit 6-to-1 multiplexer                             : 1
 32-bit 9-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 8
 7-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <avg8<11:9>> (without init value) have a constant value of 0 in block <ultra>.
WARNING:Xst:2404 -  FFs/Latches <avg7<11:9>> (without init value) have a constant value of 0 in block <ultra>.
WARNING:Xst:2404 -  FFs/Latches <avg6<11:9>> (without init value) have a constant value of 0 in block <ultra>.

Synthesizing (advanced) Unit <VGA_MOTOR>.
The following registers are absorbed into counter <Xpixel>: 1 register on signal <Xpixel>.
The following registers are absorbed into counter <ClkDiv>: 1 register on signal <ClkDiv>.
The following registers are absorbed into counter <Ypixel>: 1 register on signal <Ypixel>.
	Multiplier <Mmult_PWR_14_o_Ypixel[8]_MuLt_25_OUT> in block <VGA_MOTOR> and adder/subtractor <Madd_addr> in block <VGA_MOTOR> are combined into a MAC<Maddsub_PWR_14_o_Ypixel[8]_MuLt_25_OUT>.
Unit <VGA_MOTOR> synthesized (advanced).

Synthesizing (advanced) Unit <breakout>.
The following registers are absorbed into counter <tick_counter_s>: 1 register on signal <tick_counter_s>.
The following registers are absorbed into counter <PC>: 1 register on signal <PC>.
INFO:Xst:3040 - The RAM <U3/Mram_pictMem> will be implemented as a BLOCK RAM, absorbing the following register(s): <U3/data_out1> <U3/data_out2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 300-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we_s>          | high     |
    |     addrA          | connected to signal <ASR_PICT>      |          |
    |     diA            | connected to signal <data_s>        |          |
    |     doA            | connected to signal <data_out_s>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 300-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <addr2_s<8:0>>  |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to signal <data_out2_s>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3039 - The RAM <U1/Mram_p_mem> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 543-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <PMrw>          | low      |
    |     addrA          | connected to signal <ASR<9:0>>      |          |
    |     diA            | connected to signal <PMin>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 543-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <DATA_BUS<9:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <U4/Mram_ballSprite> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(U4/sub_twoY,U4/sub_twoX)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     weB            | connected to signal <GND>           | high     |
    |     addrB          | connected to signal <(U4/sub_oneY,U4/sub_oneX)> |          |
    |     diB            | connected to signal <GND>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <U4/Mram_n0188> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 12-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(data_out2_s,U4/Ypixel<4:2>,U4/Xpixel<4:2>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <U4/Mram_tileAddr[10]_read_port_58_OUT<0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 1-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(data_out2_s,U4/Ypixel<4:2>,U4/Xpixel<4:2>,"1011")> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <breakout> synthesized (advanced).

Synthesizing (advanced) Unit <instrDec>.
INFO:Xst:3048 - The small RAM <Mram_uProg> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <instruction<31:27>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <uProg>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_uMode> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <instruction<26:25>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <uMode>         |          |
    -----------------------------------------------------------------------
Unit <instrDec> synthesized (advanced).

Synthesizing (advanced) Unit <uMem>.
INFO:Xst:3048 - The small RAM <Mram_u_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 54-word x 25-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <uAddr>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <uMem> synthesized (advanced).

Synthesizing (advanced) Unit <ultra>.
The following registers are absorbed into counter <us>: 1 register on signal <us>.
	The following adders/subtractors are grouped into adder tree <Madd_avg1[11]_avg8[11]_add_44_OUT1> :
 	<Madd_n0177> in block <ultra>, 	<Madd_n0180> in block <ultra>, 	<Madd_n0183> in block <ultra>, 	<Madd_n0186> in block <ultra>, 	<Madd_n0189> in block <ultra>, 	<Madd_n0192> in block <ultra>, 	<Madd_avg1[11]_avg8[11]_add_44_OUT> in block <ultra>.
Unit <ultra> synthesized (advanced).
WARNING:Xst:2677 - Node <ASR_PICT_9> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <ASR_PICT_10> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL2/us_time_0> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL2/us_time_1> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL2/us_time_11> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL2/us_time_12> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL2/us_time_13> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL2/us_time_14> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL2/us_time_15> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL1/us_time_0> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL1/us_time_1> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL1/us_time_11> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL1/us_time_12> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL1/us_time_13> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL1/us_time_14> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL1/us_time_15> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL2/avg_sum_0> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL2/avg_sum_1> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL2/avg_sum_2> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL1/avg_sum_0> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL1/avg_sum_1> of sequential type is unconnected in block <breakout>.
WARNING:Xst:2677 - Node <UL1/avg_sum_2> of sequential type is unconnected in block <breakout>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 2048x12-bit single-port distributed Read Only RAM     : 1
 300x8-bit dual-port block RAM                         : 1
 32768x1-bit single-port distributed Read Only RAM     : 1
 32x7-bit single-port distributed Read Only RAM        : 1
 4x7-bit single-port distributed Read Only RAM         : 1
 543x32-bit dual-port block RAM                        : 1
 54x25-bit single-port distributed Read Only RAM       : 1
 64x12-bit dual-port distributed Read Only RAM         : 1
# MACs                                                 : 1
 5x4-to-11-bit MAC                                     : 1
# Adders/Subtractors                                   : 28
 10-bit adder                                          : 10
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 12-bit subtractor                                     : 2
 3-bit adder                                           : 2
 3-bit subtractor                                      : 6
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 7-bit adder                                           : 3
# Adder Trees                                          : 2
 12-bit / 8-inputs adder tree                          : 2
# Counters                                             : 7
 10-bit up counter                                     : 2
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 2
# Registers                                            : 800
 Flip-Flops                                            : 800
# Comparators                                          : 29
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 19
 12-bit comparator greater                             : 2
 12-bit comparator lessequal                           : 2
 3-bit comparator greater                              : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 144
 1-bit 2-to-1 multiplexer                              : 44
 1-bit 9-to-1 multiplexer                              : 32
 10-bit 2-to-1 multiplexer                             : 10
 12-bit 2-to-1 multiplexer                             : 14
 32-bit 2-to-1 multiplexer                             : 25
 32-bit 6-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 8
 7-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 2
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <UL2/avg5_9> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL2/avg5_10> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL2/avg5_11> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL1/avg5_9> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL1/avg5_10> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL1/avg5_11> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <q[1:2]> with gray encoding.
Optimizing FSM <FSM_0> on signal <q[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 q_trig  | 00
 q_wait1 | 01
 q_echo  | 11
 q_wait2 | 10
---------------------
WARNING:Xst:1710 - FF/Latch <UL1/avg1_11> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL1/avg1_10> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL1/avg1_9> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL2/avg1_11> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL2/avg1_10> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL2/avg1_9> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL1/avg2_11> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL1/avg2_10> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL1/avg2_9> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL2/avg2_11> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL2/avg2_10> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL2/avg2_9> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL1/avg3_11> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL1/avg3_10> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL1/avg3_9> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL2/avg3_11> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL2/avg3_10> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL2/avg3_9> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL1/avg4_11> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL1/avg4_10> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL1/avg4_9> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL2/avg4_11> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL2/avg4_10> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UL2/avg4_9> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U4/collision_addr_two_10> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U4/collision_addr_one_10> (without init value) has a constant value of 0 in block <breakout>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <uPC_6> of sequential type is unconnected in block <breakout>.

Optimizing unit <breakout> ...

Optimizing unit <grx> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block breakout, actual ratio is 23.
FlipFlop uPC_0 has been replicated 2 time(s)
FlipFlop uPC_1 has been replicated 2 time(s)
FlipFlop uPC_2 has been replicated 2 time(s)
FlipFlop uPC_3 has been replicated 2 time(s)
FlipFlop uPC_4 has been replicated 2 time(s)
FlipFlop uPC_5 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 901
 Flip-Flops                                            : 901

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2637
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 6
#      LUT2                        : 157
#      LUT3                        : 240
#      LUT4                        : 468
#      LUT5                        : 156
#      LUT6                        : 783
#      MUXCY                       : 418
#      MUXF7                       : 45
#      VCC                         : 1
#      XORCY                       : 348
# FlipFlops/Latches                : 901
#      FD                          : 94
#      FDE                         : 482
#      FDR                         : 123
#      FDRE                        : 197
#      FDS                         : 5
# RAMS                             : 3
#      RAMB16BWER                  : 2
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 5
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             901  out of  18224     4%  
 Number of Slice LUTs:                 1824  out of   9112    20%  
    Number used as Logic:              1824  out of   9112    20%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2307
   Number with an unused Flip Flop:    1406  out of   2307    60%  
   Number with an unused LUT:           483  out of   2307    20%  
   Number of fully used LUT-FF pairs:   418  out of   2307    18%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of     32     9%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 904   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.985ns (Maximum Frequency: 91.030MHz)
   Minimum input arrival time before clock: 5.679ns
   Maximum output required time after clock: 6.149ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.985ns (frequency: 91.030MHz)
  Total number of paths / destination ports: 2935472 / 1690
-------------------------------------------------------------------------
Delay:               10.985ns (Levels of Logic = 13)
  Source:            IR_31 (FF)
  Destination:       U1/Mram_p_mem1 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: IR_31 to U1/Mram_p_mem1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   1.147  IR_31 (IR_31)
     LUT5:I0->O           19   0.203   1.176  ID/_n0090<31>1 (ID/_n0090)
     LUT6:I4->O           27   0.203   1.221  Mmux_grxAddr31_2 (Mmux_grxAddr311)
     LUT6:I5->O            1   0.205   0.808  mux1012516 (mux1012515)
     LUT6:I3->O            4   0.205   0.684  mux1012518 (mux1012517)
     LUT6:I5->O           18   0.205   1.278  mux10125110 (DATA_BUS<5>)
     LUT5:I2->O            1   0.205   0.000  Mcompar_DATA_BUS[31]_GND_4_o_LessThan_22_o_lut<0> (Mcompar_DATA_BUS[31]_GND_4_o_LessThan_22_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_DATA_BUS[31]_GND_4_o_LessThan_22_o_cy<0> (Mcompar_DATA_BUS[31]_GND_4_o_LessThan_22_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_DATA_BUS[31]_GND_4_o_LessThan_22_o_cy<1> (Mcompar_DATA_BUS[31]_GND_4_o_LessThan_22_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_DATA_BUS[31]_GND_4_o_LessThan_22_o_cy<2> (Mcompar_DATA_BUS[31]_GND_4_o_LessThan_22_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_DATA_BUS[31]_GND_4_o_LessThan_22_o_cy<3> (Mcompar_DATA_BUS[31]_GND_4_o_LessThan_22_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_DATA_BUS[31]_GND_4_o_LessThan_22_o_cy<4> (Mcompar_DATA_BUS[31]_GND_4_o_LessThan_22_o_cy<4>)
     MUXCY:CI->O          52   0.019   1.561  Mcompar_DATA_BUS[31]_GND_4_o_LessThan_22_o_cy<5> (Mcompar_DATA_BUS[31]_GND_4_o_LessThan_22_o_cy<5>)
     LUT6:I5->O            2   0.205   0.616  DATA_BUS<0>_01 (DATA_BUS<0>_0_0)
     RAMB16BWER:ADDRB4         0.350          U1/Mram_p_mem1
    ----------------------------------------
    Total                     10.985ns (2.495ns logic, 8.490ns route)
                                       (22.7% logic, 77.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 733 / 535
-------------------------------------------------------------------------
Offset:              5.679ns (Levels of Logic = 3)
  Source:            btns (PAD)
  Destination:       UL2/avg8_0 (FF)
  Destination Clock: clk rising

  Data Path: btns to UL2/avg8_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           403   1.222   2.444  btns_IBUF (btns_IBUF)
     LUT6:I0->O            1   0.203   0.000  UL2/_n0237_inv1_G (N1082)
     MUXF7:I1->O          36   0.140   1.348  UL2/_n0237_inv1 (UL2/_n0237_inv)
     FDE:CE                    0.322          UL2/avg8_0
    ----------------------------------------
    Total                      5.679ns (1.887ns logic, 3.792ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 25 / 12
-------------------------------------------------------------------------
Offset:              6.149ns (Levels of Logic = 3)
  Source:            U4/Ypixel_5 (FF)
  Destination:       Vsync (PAD)
  Source Clock:      clk rising

  Data Path: U4/Ypixel_5 to Vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.447   1.319  U4/Ypixel_5 (U4/Ypixel_5)
     LUT4:I0->O            1   0.203   0.827  U4/Vsync_SW0 (N342)
     LUT6:I2->O            1   0.203   0.579  U4/Vsync (Vsync_OBUF)
     OBUF:I->O                 2.571          Vsync_OBUF (Vsync)
    ----------------------------------------
    Total                      6.149ns (3.424ns logic, 2.725ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.985|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 41.06 secs
 
--> 


Total memory usage is 487796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   72 (   0 filtered)
Number of infos    :   11 (   0 filtered)

