#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Apr 22 23:33:08 2022
# Process ID: 21060
# Current directory: D:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8020 D:\studia_zadania\Systemy_Rekonfigurowalne\lab6\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: D:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo/vivado.log
# Journal file: D:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo\vivado.jou
# Running On: DESKTOP-948FMA1, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 17053 MB
#-----------------------------------------------------------
start_gui
open_project D:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo/hdmi_vga_zybo.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {d:/studia_zadania/SR/Systemy_Rekonfigurowalne/lab5/vivado-library D:/studia_zadania/SR/ip_repo} [current_project]
update_ip_catalog
create_ip -name rgb2ycbcr -vendor xilinx.com -library user -version 1.0 -module_name rgb2ycbcr_0
generate_target {instantiation_template} [get_files d:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
generate_target all [get_files  d:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci]
export_ip_user_files -of_objects [get_files d:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_0/rgb2ycbcr_0.xci] -directory D:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir D:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir D:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=D:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=D:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=D:/studia_zadania/Systemy_Rekonfigurowalne/lab6/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
source tb_hdmi.tcl
close_sim
launch_simulation
source tb_hdmi.tcl
close_sim
launch_simulation
source tb_hdmi.tcl
close_sim
launch_simulation
source tb_hdmi.tcl
close_sim
launch_simulation
source tb_hdmi.tcl
close_sim
launch_simulation
source tb_hdmi.tcl
close_sim
