Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jul  2 20:13:31 2023
| Host         : DESKTOP-TKP11SS running 64-bit major release  (build 9200)
| Command      : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
| Design       : system_top
| Device       : xcku040ffva1156-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 15093 |     0 |    242400 |  6.23 |
|   LUT as Logic             | 14943 |     0 |    242400 |  6.16 |
|   LUT as Memory            |   150 |     0 |    112800 |  0.13 |
|     LUT as Distributed RAM |    80 |     0 |           |       |
|     LUT as Shift Register  |    70 |     0 |           |       |
| CLB Registers              |  8769 |    33 |    484800 |  1.81 |
|   Register as Flip Flop    |  8769 |    33 |    484800 |  1.81 |
|   Register as Latch        |     0 |     0 |    484800 |  0.00 |
| CARRY8                     |   416 |     0 |     30300 |  1.37 |
| F7 Muxes                   |  2585 |     0 |    121200 |  2.13 |
| F8 Muxes                   |  1270 |     0 |     60600 |  2.10 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 8550  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 186   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 21.5 |     0 |       600 |  3.58 |
|   RAMB36/FIFO*    |   18 |     0 |       600 |  3.00 |
|     RAMB36E2 only |   18 |       |           |       |
|   RAMB18          |    7 |     0 |      1200 |  0.58 |
|     RAMB18E2 only |    7 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  120 |     0 |      1920 |  6.25 |
|   DSP48E2 only |  120 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   69 |     0 |       520 | 13.27 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       480 |  0.42 |
|   BUFGCE             |    2 |     0 |       240 |  0.83 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        10 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+-----------+------+---------------------+
|  Ref Name | Used | Functional Category |
+-----------+------+---------------------+
| LUT6      | 9145 |                 CLB |
| FDCE      | 8550 |            Register |
| LUT2      | 2969 |                 CLB |
| LUT5      | 2945 |                 CLB |
| MUXF7     | 2585 |                 CLB |
| LUT4      | 2106 |                 CLB |
| MUXF8     | 1270 |                 CLB |
| CARRY8    |  416 |                 CLB |
| LUT3      |  323 |                 CLB |
| FDRE      |  186 |            Register |
| DSP48E2   |  120 |          Arithmetic |
| RAMD64E   |   80 |                 CLB |
| SRL16E    |   70 |                 CLB |
| LUT1      |   41 |                 CLB |
| FDPE      |   33 |            Register |
| OBUF      |   32 |                 I/O |
| IBUFCTRL  |   30 |              Others |
| INBUF     |   29 |                 I/O |
| RAMB36E2  |   18 |           Block Ram |
| RAMB18E2  |    7 |           Block Ram |
| OBUFT     |    6 |                 I/O |
| BUFGCE    |    2 |               Clock |
| DIFFINBUF |    1 |                 I/O |
+-----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+
| pll_main |    1 |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


