digraph "FPGAModule::entry"
{
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=record];
  rankdir="LR";
  Node3 [label="FPGAModule::entry",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black"];
  Node3 -> Node4 [color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node4 [label="LockedStruct::lock",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$struct_locked_struct.html#aa207b98a1cd6c569a96e7d1d5565478f",tooltip="Lock this struct. "];
  Node3 -> Node5 [color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node5 [label="FPGA::set_duty_get_enc",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$class_f_p_g_a.html#af0c136e99ee9117b264291ea7390a7ed",tooltip="Sets the duty cycles and read the encoders for all motors Also resets the watchdog on the fpga..."];
}
