//
//  cg_psindata.c
//  plassemble
//
//  Created by Noah Wooten on 2/7/22.
//

#include "codegen.h"
#include "../psin/psin.h"

void cgi_loadintructions(void) {
	psin_declare("SET = 0x00, // Set Register (SET [R:(4,4),DEST] [R:(4,4),SRC]):16");
	psin_declare("LDWM = 0x01, // Load Register Word from Memory (LDWM [R:(4,4),DEST] [R:(4,4),SRC_PTR]):16");
	psin_declare("STWM = 0x02, // Store Register Word in Memory (STWM [R:(4,4),DEST] [R:(4,4),SRC_PTR]):16");
	psin_declare("LDBM = 0x03, // Load Register Byte from Memory (LDBM [R:(4,4),DEST] [R:(4,4),SRC_PTR]):16");
	psin_declare("STBM = 0x04, // Store Register Byte in Memory (STBM [R:(4,4),DEST] [R:(4,4),SRC_PTR]):16");
	psin_declare("OR = 0x05, // Logical OR (OR [R:(4,4),DEST] [R:(4,4),SRC]):16");
	psin_declare("AND = 0x06, // Logical AND (AND [R:(4,4),DEST] [R:(4,4),SRC]):16");
	psin_declare("XOR = 0x07, // Logical XOR (XOR [R:(4,4),DEST] [R:(4,4),SRC]):16");
	psin_declare("NOT = 0x08, // Logical NOT (NOT [R:(4,4),DEST] [R:(4,4),SRC]):16");
	psin_declare("ADD = 0x09, // Summate Registers (ADD [R:(4,4),DEST] [R:(4,4),SRC]):16");
	psin_declare("SUB = 0x0A, // Subtract Registers (SUB [R:(4,4),DEST] [R:(4,4),SRC]):16");
	psin_declare("MUL = 0x0B, // Multiply Registers (MUL [R:(4,4),DEST] [R:(4,4),SRC]):16");
	psin_declare("DIV = 0x0C, // Divide Registers (DIV [R:(4,4),DEST] [R:(4,4),SRC]):16");
	psin_declare("SETI = 0x0D, // Set Register Immediate (SETI [R:(4,8),DEST] [I:(64,64),SRC]):80");
	psin_declare("LDWMI = 0x0E, // Load Register Word from Memory Immediate (LDWMI [R:(4,8),DEST] [I:(64,64),SRC_PTR]):80");
	psin_declare("STWMI = 0x0F, // Store Register Word in Memory Immediate (STWMI [R:(4,8),DEST] [I:(64,64),SRC_PTR]):80");
	psin_declare("LDBMI = 0x10, // Load Register Byte from Memory Immediate (LDBMI [R:(4,8),DEST] [I:(64,64),SRC_PTR]):80");
	psin_declare("STBMI = 0x11, // Store Register Byte in Memory Immediate (STBMI [R:(4,8),DEST] [I:(64,64),SRC_PTR]):80");
	psin_declare("ORI = 0x12, // Logical OR Immediate (ORI [R:(4,8),DEST] [I:(64,64),SRC]):80");
	psin_declare("ANDI = 0x13, // Logical AND Immediate (ANDI [R:(4,8),DEST] [I:(64,64),SRC]):80");
	psin_declare("XORI = 0x14, // Logical XOR Immediate (XORI [R:(4,8),DEST] [I:(64,64),SRC]):80");
	psin_declare("ADDI = 0x15, // Sum Register and Immediate (ADDI [R:(4,8),DEST] [I:(64,64),SRC]):80");
	psin_declare("SUBI = 0x16, // Subtract Immediate from Register (SUBI [R:(4,8),DEST] [I:(64,64),SRC]):80");
	psin_declare("MULI = 0x17, // Multiply Register by Immediate (MULI [R:(4,8),DEST] [I:(64,64),SRC]):80");
	psin_declare("DIVI = 0x18, // Divide Register By Immediate (DIVI [R:(4,8),DEST] [I:(64,64),SRC]):80");
	psin_declare("SL = 0x19, // Shift Left (SL [R:(4,4),DEST] [R:(4,4),AMT]):16");
	psin_declare("SR = 0x1A, // Shift Right (SR [R:(4,4),DEST] [R:(4,4),AMT]):16");
	psin_declare("SLI = 0x1B, // Shift Left Immediate (SLI [R:(4,8),SRC] [I:(6,8),AMT]):24");
	psin_declare("SRI = 0x1C, // Shift Right Immediate (SRI [R:(4,8),SRC] [I:(6,8,AMT]):24");
	psin_declare("SA = 0x1D, // Stack Add (Push) (SA [R:(4,8),SRC]):16");
	psin_declare("SP = 0x1E, // Stack Pull (SP [R:(4,8),DEST]):16");
	psin_declare("SAI = 0x1F, // Stack Add (Push) Immediate (SAI [I:(64, 64)]):72");
	psin_declare("GO = 0x20, // Go (Jump) (GO [R:(4,8),LOCATION]):16");
	psin_declare("ENT = 0x21, // Enter (Call) (GO [R:(4,8),LOCATION]):16");
	psin_declare("RT = 0x22, // Return (RT):8");
	psin_declare("RTF = 0x23, // Return if Flag (RTF [R:(4,8),FLAG]):16");
	psin_declare("RTFI = 0x24, // Return if Flag Immediate (RTFI [I:(64,64),FLAG]):72");
	psin_declare("GOI = 0x25, // Go (Jump) Immediate (GOI [I:(64,64),LOCATION]):72");
	psin_declare("ENTI = 0x26, // Enter (Call) Immediate (ENTI [I:(64,64),LOCATION]):72");
	psin_declare("CMP = 0x27, // Compare Registers (CMP [R:(4,4),COMPARE0] [R:(4,4),COMPARE1]):16");
	psin_declare("CMPI = 0x28, // Compare Register with Immediate (CMPI [R:(4,8),COMPARE0] [I:(64,64),COMPARE1]):80");
	psin_declare("GOF = 0x29, // Go if Flag (GOF [R:(4,4),LOCATION] [R:(4,4),FLAG]):16");
	psin_declare("ENTF = 0x2A, // Enter if Flag (ENTF [R:(4,4),LOCATION] [R:(4,4),FLAG]):16");
	psin_declare("GOFI = 0x2B, // Go if Flag Immediate (GOFI [R:(4,8),LOCATION] [I:(64,64),FLAG]):80");
	psin_declare("ENTFI = 0x2C, // Enter if Flag Immediate (ENTFI [R:(4,8),LOCATION] [I:(64,64),FLAG]):80");
	psin_declare("GOFII = 0x2D, // Go if Flag Immediate Immediate  (GOFII [I:(64,64),LOCATION] [I:(64,64),FLAG]):136");
	psin_declare("ENTFII = 0x2E, // Enter if Flag Immediate Immediate (ENTFII [I:(64,64),LOCATION] [I:(64,64),FLAG]):136");
	psin_declare("NEG = 0x2F, // Signed Negate Register (NEG [R:(4,8)]):16");
	psin_declare("NOP = 0x30, // No Operation (NOP):8");
	psin_declare("EIH = 0x31, // Enable Interrupt Handling (EIH):8");
	psin_declare("DIH = 0x32, // Disable Interrupt Handling (DIH):8");
	psin_declare("HLT = 0x33, // Enter Halt State (HLT):8");
	psin_declare("INT = 0x34, // Call Interrupt (INT [R:(4,8),INTERRUPT]):8");
	psin_declare("INTI = 0x35, // Call Interrupt Immediate (INTI [I:(8,8),INTERRUPT]):16");
	psin_declare("HND = 0x36, // Handle Interrupt (HND [R:(4,4),INTERRUPT] [R:(4,4),LOCATION]):16");
	psin_declare("HNDI = 0x37, // Handle Interrupt Immediate (HNDI [I:(8,8),INTERRUPT] [R:(4,8),LOCATION]):24");
	psin_declare("HNDII = 0x38, // Handle Interrupt Immediate Immediate (HNDII [I:(8,8),INTERRUPT] [I:(64,64),LOCATION]):80");
	psin_declare("SPA = 0x39, // Stack Pull All (SPA):8");
	psin_declare("SPG = 0x3A, // Stack Pull General (SPG):8");
	psin_declare("SAA = 0x3B, // Stack Add (Push) All (SAA):8");
	psin_declare("SAG = 0x3C, // Stack Add (Push) General (SAG):8");
	psin_declare("LDSD = 0x3D, // Load System Descriptor (LDSD [R:(4,4),PART0] [R:(4,4),PART1]):16");
	psin_declare("LDSDI = 0x3E, // Load System Descriptor Immediate (LDSDI [I:(64,64),PART0] [I:(64,64),PART1]):136");
	psin_declare("STSD = 0x3F, // Store System Descriptor to Registers (STSD [R:(4,4),PART0] [R:(4,4),PART1]):16");
	psin_declare("LDVM = 0x40, // Load Virtual Descriptor from Registers (LDVM [R:(4,4),PART0] [R:(4,4),PART1]):16");
	psin_declare("LDVMI = 0x41, // Load Virtual Descriptor from Immediates (LDVMI [I:(64,64),PART0] [I:(64,64),PART1]):136");
	psin_declare("STVM = 0x42, // Store Virtual Descriptor to Registers (STVM [R:(4,4),PART0] [R:(4,4),PART1]):16");
	psin_declare("SPN = 0x43, // Stack Pull No Operand (SPN):8");
	psin_declare("MSP = 0x44, // Multiply Stack Pointer (DATA is multiplied by IMM) (MSP [R:(4,4),DATA] [I:(20,20),IMM]):32");
	psin_declare("SSP = 0x45, // Subtract Stack Pointer (DATA is multiplied by IMM) (SSP [R:(4,4),DATA] [I:(20,20),IMM]):32");
	psin_declare("ASP = 0x47, // Add Stack Pointer (DATA is multiplied by IMM) (ASP [R:(4,4),DATA] [I:(20,20),IMM]):32");
	psin_declare("SPB = 0x48, // Stack Pull Byte (SPB [R:(4,8),DEST]):16");
	psin_declare("SAB = 0x49, // Stack Add Byte (SAB [R:(4,8),SRC]):16");
	psin_declare("SAII = 0x4A, // Stack Add Byte Immediate (SAII [I:(8,8),SRC]):16");
	psin_declare("INC = 0x4B, // Increment (INC [R:(4,8),SRC]):16");
	psin_declare("DEC = 0x4C, // Decrement (DEC [R:(4,8),SRC]):16");
	psin_declare("SBN = 0x4D, // Stack Pull Byte No Operand (SBN):8");
	psin_declare("IOB = 0x4E, // I/O Output Byte (IOB [R:(4,4),PORT] [R:(4,4),DATA]):16");
	psin_declare("IIB = 0x4F, // I/O Input Byte (IIB [R:(4,4),PORT] [R:(4,4),DATA]):16");
	psin_declare("IOW = 0x50, // I/O Output Word (IOW [R:(4,4),PORT] [R:(4,4),DATA]):16");
	psin_declare("IIW = 0x51, // I/O Input Word (IIW [R:(4,4),PORT] [R:(4,4),DATA]):16");
	psin_declare("IOS = 0x52, // I/O Output String (IOB [R:(4,4),PORT] [R:(4,4),DATA] [R:(4,8),LEN]):24");
	psin_declare("IIS = 0x53, // I/O Input String (IOB [R:(4,4),PORT] [R:(4,4),STR] [R:(4,8),LEN]):24");
	psin_declare("LDHM = 0x54, // Load Register Half-Word from Memory (LDHM [R:(4,4),DEST] [R:(4,4),SRC_PTR]):16");
	psin_declare("STHM = 0x55, // Store Register Half-Word in Memory (STHM [R:(4,4),DEST] [R:(4,4),SRC_PTR]):16");
	psin_declare("LDHMI = 0x56, // Load Immediate Half-Word from Memory (LDHM [R:(4,8),DEST] [I:(32,32),SRC]):48");
	psin_declare("STHMI = 0x57, // Store Immediate Half-Word in Memory (STHM [R:(4,8),DEST] [I:(32,32),SRC):48");
	psin_declare("LDQM = 0x58, // Load Register Quarter-Word from Memory (LDQM [R:(4,4),DEST] [R:(4,4),SRC_PTR]):16");
	psin_declare("STQM = 0x59, // Store Register Quarter-Word from Memory (STQM [R:(4,4),DEST] [R:(4,4),SRC_PTR]):16");
	psin_declare("LDQMI = 0x5A, // Load Immediate Quarter-Word from Memory (LDQM [R:(4,8),DEST] [I:(16,16),SRC]):32");
	psin_declare("STQMI = 0x5B, // Store Immediate Quarter-Word from Memory (STQM [R:(4,8),DEST] [I:(16,16),SRC]):32");
	psin_declare("STWMII = 0x5C, // Store Immediate Immediate Word in Memory (STWMII [I:(64,64),DEST] [I:(64,64),SRC]):136");
	psin_declare("STHMII = 0x5D, // Store Immediate Immediate Half Word in Memory (STHMII [I:(64,64),DEST] [I:(32,32),SRC]):104");
	psin_declare("STQMII = 0x5E, // Store Immediate Immediate Quarter Word in Memory (STQMII [I:(64,64),DEST] [I:(16,16),SRC]):88");
	psin_declare("STBMII = 0x5F, // Store Immediate Immediate Byte in Memory (STBMII [I:(64,64),DEST] [I:(8,8),SRC]):80");
	psin_declare("GFCPS = 0x60, // Get Floating CoProcessor Status (GFCPS [R:(4,8),DEST]):16");
	psin_declare("SFDP = 0x61, // Set Floating Double Precision (SFDP):8");
	psin_declare("CFDP = 0x62, // Clear Floating Double Precision (CFDP):8");
	psin_declare("TFRX = 0x63, // Exchange Floating with Regular Register (TFRX [F:(4,4),FP_REG] [R:(4,4),INT_REG]):16");
	psin_declare("CFRI = 0x64, // Convert Floating to Regular Integer (CFRI [F:(4,4),FP_REG] [R:(4,4),INT_REG]):16");
	psin_declare("CFFI = 0x65, // Convert Floating to Floating Integer (CFFI [F:(4,4),FP_REG0] [F:(4,4),FP_REG1]):16");
	psin_declare("LSFR = 0x66, // Load Single Precision Float from Register (LSFR [F:(4,4),FP_DEST] [R:(4,4),INT_SRC]):16");
	psin_declare("LDFR = 0x67, // Load Double Precision Float from Register (LSFR [F:(4,4),FP_DEST] [R:(4,4),INT_SRC]):16");
	psin_declare("FABS = 0x68, // Floating Absolute Value (FABS [F:(4,8),SRC]):16");
	psin_declare("FADD = 0x69, // Floating Addition (FADD [F:(4,4),SRC] [F:(4,4),ADDER]):16");
	psin_declare("FADDT = 0x6A, // Floating Addition To (FADDT [F:(4,4),SRC] [F:(4,4),ADDER] [F:(4,8),DST]):24");
	psin_declare("FSUB = 0x6B, // Floating Subtraction (FSUB [F:(4,4),SRC] [F:(4,4),SUBBER]):16");
	psin_declare("FSUBT = 0x6C, // Floating Subtraction To (FSUBT [F:(4,4),SRC] [F:(4,4),SUBBER], [F:(4,8),DEST]):24");
	psin_declare("FMUL = 0x6D, // Floating Multiply (FMUL [F:(4,4),SRC] [F:(4,4),FACTOR]):16");
	psin_declare("FMULT = 0x6E, // Floating Multiply To (FMULT [F:(4,4),SRC] [F:(4,4),FACTOR] [F:(4,8),DEST]):24");
	psin_declare("FDIV = 0x6F, // Floating Divide (FDIV [F:(4,4),SRC] [F:(4,4),DIVISOR]):16");
	psin_declare("FDIVT = 0x70, // Floating Divide To (FDIVT [F:(4,4),SRC] [F:(4,4),DIVISOR] [F:(4,8),DEST]):24");
	psin_declare("FMOD = 0x71, // Floating Modulo (FMOD [F:(4,4),SRC] [F:(4,4),DIVISOR]):16");
	psin_declare("FMODT = 0x72, // Floating Modulo To (FMODT [F:(4,4),SRC] [F:(4,4),DIVISOR] [F:(4,8),DEST]):24");
	psin_declare("FSIN = 0x73, // Floating Sine{x} (FSIN [F:(4,8),SRC]):16");
	psin_declare("FSINT = 0x74, // Floating Sine{x} To (FSINT [F:(4,4),SRC] [F:(4,4),DEST]):16");
	psin_declare("FCOS = 0x75, // Floating CoSine{x} (FCOS [F:(4,8),SRC]):16");
	psin_declare("FCOST = 0x76, // Floating CoSine{x} To (FCOST [F:(4,4),SRC] [F:(4,4),DEST]):16");
	psin_declare("FTAN = 0x77, // Floating Tangent{x} (FTAN [F:(4,8),SRC]):16");
	psin_declare("FTANT = 0x78, // Floating Tangnet{x} To (FTANT [F:(4,4),SRC] [F:(4,4),DEST]):16");
	psin_declare("FSEC = 0x79, // Floating Secant{x} (FSEC [F:(4,8),SRC]):16");
	psin_declare("FSECT = 0x7A, // Floating Secant{x} To (FSECT [F:(4,4),SRC] [F:(4,4),DEST]):16");
	psin_declare("FCSC = 0x7B, // Floating CoSecant{x} (FCSC [F:(4,8),SRC]):16");
	psin_declare("FCSCT = 0x7C, // Floating CoSecant{x} To (FCSCT [F:(4,4),SRC] [F:(4,4),DEST]):16");
	psin_declare("FEXP = 0x7D, // Floating Exponent (FEXP [F:(4,4),BASE] [F:(4,4),EXPONENT]):16");
	psin_declare("FEXPI = 0x7E, // Floating Exponent Integer (FEXPI [F:(4,4),BASE] [R:(4,4),EXPONENT]):16");
	psin_declare("FEXPII = 0x7F, // Floating Exponent Immediate Integer (FEXPII [F:(4,8),BASE] [I:(16,16),EXPONENT]):32");
	psin_declare("FEXPT = 0x80, // Floating Exponent To (FEXPT [F:(4,4),BASE] [F:(4,4),EXPONENT] [F:(4,8),DEST]):24");
	psin_declare("FEXPIT = 0x81, // Floating Exponent Integer To (FEXPIT [F:(4,4),BASE] [R:(4,4),EXPONENT] [F:(4,8),DEST]):24");
	psin_declare("FEXPIIT = 0x82, // Floating Exponent Immediate To Integer (FEXPIIT [F:(4,8),BASE] [I:(16,16),EXPONENT] [F:(4,8),DEST]):40");
	psin_declare("FNSIN = 0x83, // Floating Inverse Sine{x} (FNSIN [F:(4,8),SRC]):16");
	psin_declare("FNSINT = 0x84, // Floating Inverse Sine{x} To (FNSINT [F:(4,4),SRC] [F:(4,4),DEST]):16");
	psin_declare("FNCOS = 0x85, // Floating Inverse CoSine{x} (FNCOS [F:(4,8),SRC]):16");
	psin_declare("FNCOST = 0x86, // Floating Inverse CoSine{x} To (FNCOST [F:(4,4),SRC] [F:(4,4),DEST]):16");
	psin_declare("FNTAN = 0x87, // Floating Inverse Tangent{x} (FNTAN [F:(4,8),SRC]):16");
	psin_declare("FNTANT = 0x88, // Floating Inverse Tangent{x} To (FNTANT [F:(4,4),SRC] [F:(4,4),DEST]):16");
	psin_declare("FNSEC = 0x89, // Floating Inverse Secant{x} (FNSEC [F:(4,8),SRC]):16");
	psin_declare("FNCSC = 0x8A, // Floating Inverse CoSecant{x} (FNCSC [F:(4,8),SRC]):16");
	psin_declare("FNCOT = 0x8B, // Floating Inverse CoTangent{x} (FNCOT [F:(4,8),SRC]):16");
	psin_declare("FNSECT = 0x8C, // Floating Inverse Secant{x} To (FNSECT [F:(4,4),SRC] [F:(4,4),DEST]):16");
	psin_declare("FNCSCT = 0x8D, // Floating Inverse CoSecant{x} To (FNCSCT [F:(4,4),SRC] [F:(4,4),DEST]):16");
	psin_declare("FNCOTT = 0x8E, // Floating Inverse CoTangent{x} To (FNCOTT [F:(4,4),SRC] [F:(4,4),DEST]):16");
	psin_declare("FINC = 0x8F, // Floating Increment (FINC [F:(4,8),REG]):16");
	psin_declare("FDEC = 0x90, // Floating Decrement (FDEC [F:(4,8),REG]):16");
	psin_declare("FNEG = 0x91, // Floating Negate (FNEG [F:(4,8),REG]):16");
	psin_declare("F1OX = 0x92, // Floating 1/x (F1OX [F:(4,8),REG]):16");
	psin_declare("FFCT = 0x93, // Floating Factorial (FFCT [F:(4,8),REG]):16");
	psin_declare("FFSF = 0x94, // Floating Flip Sign (FFSF [F:(4,8),REG]):16");
	psin_declare("FAIF = 0x95, // Floating Add Floating With Regular (FAIF [F:(4,4),SRC] [R:(4,4),REG]):16");
	psin_declare("FSIF = 0x96, // Floating Sub Floating With Regular (FSIF [F:(4,4),SRC] [R:(4,4),REG]):16");
	psin_declare("FMIF = 0x97, // Floating Multiply Floating With Regular (FMIF [F:(4,4),SRC] [R:(4,4),REG]):16");
	psin_declare("FDIF = 0x98, // Floating Divison Floating With Regular (FDIF [F:(4,4),SRC] [R:(4,4),REG]):16");
	psin_declare("FMODIF = 0x99, // Floating Modulo Floating With Regular (FMODIF [F:(4,4),SRC] [R:(4,4),REG]):16");
	psin_declare("FAIFI = 0x9A, // Floating Add Floating with Regular (FAIFI [F:(4,8), SRC] [I:(64,64),IMMT]):80");
	psin_declare("FSIFI = 0x9B, // Floating Subtract Floating with Regular (FSIFI [F:(4,8),SRC] [I:(64,64),IMMT]):80");
	psin_declare("FMIFI = 0x9C, // Floating Multiply Floating with Regular (FMIFI [F:(4,8),SRC] [I:(64,64),IMMT]):80");
	psin_declare("FDIFI = 0x9D, // Floating Division Floating with Regular (FDIFI [F:(4,8),SRC] [I:(64,64),IMMT]):80");
	psin_declare("FMODIFI = 0x9E, // Floating Modulo Floating with Regular (FMODIFI [F:(4,8),SRC] [I:(64,64),IMMT]):80");
	psin_declare("FLOG2 = 0x9F, // Floating Log2{x} (FLOG2 [F:(4,4),SRC] [F:(4,4),VAL]):16");
	psin_declare("FLOG10 = 0xA0, // Floating Log10{x} (FLOG10 [F:(4,4),SRC] [F:(4,4),VAL]):16");
	psin_declare("FLOGE = 0xA1, // Floating Ln{x} (FLOGE [F:(4,4),SRC] [F:(4,4),VAL]):16");
	psin_declare("FE10X = 0xA2, // Floating 10^x (FE10X [F:(4,4),SRC] [F:(4,4),VAL]):16");
	psin_declare("FNOP = 0xA3, // Floating No Operation (FNOP):8");
	psin_declare("F2XM1 = 0xA4, // Flating {2^x}-1 (F2XM1 [F:(4,4),SRC] [F:(4,4),VAL]):16");
	psin_declare("FCMPFR = 0xA5, // Floating Compare Float Regular (FCMPFR [F:(4,4),VAL0] [R:(4,4),VAL1]):16");
	psin_declare("FCMPFF = 0xA6, // Floating Compare Float Float (FCMPFF [F:(4,4),VAL0] [F:(4,4),VAL1]):16");
	psin_declare("FCMPFRI = 0xA7, // Floating Compare Float Regular{Imm} (FCMPFRI [F:(4,8),VAL0] [I:(64,64),VAL1]):80");
	psin_declare("FCMPFFI = 0xA8, // Floating Compare Float Float{Imm} (FCMPFFI [F:(4,8),VAL0] [I:(64,64),VAL1]):80");
	psin_declare("FEEX = 0xA9, // Floating e^x (FEEX [F:(4,8),SRC]):16");
	psin_declare("CFFT = 0xAA, // Copy Floating Flags to System Flags (CFFT):8");
	psin_declare("FSQRT = 0xAB, // Floating square root (FSQRT [F:(4,8),SRC]):16");
	psin_declare("FCBRT = 0xAC, // Floating cubic root (FCBRT [F:(4,8),SRC]):16");
	psin_declare("FNRTI = 0xAD, // Floating nth-root (FNRT [I:(4,4),ROOT] [F:(4,4),SRC]):16");
	psin_declare("FLOG2I = 0xAE, // Floating Log2{x}{Imm} (FLOG2I [F:(4,8),DEST] [I:(64,64),VALUE]):80");
	psin_declare("FLOG10I = 0xAF, // Floating Log10{x}{Imm} (FLOG10I [F:(4,8),DEST] [I:(64,64),VALUE]):80");
	psin_declare("FLOGEI = 0xB0, // Floating Ln{x}{Imm} (FLOGEI [F:(4,8),DEST] [I:(64,64),VALUE]):80");
	psin_declare("FLOG2R = 0xB1, // Floating Log2{x} with Regular (FLOG2R [F:(4,4),DEST] [R:(4,4),VALUE]):16");
	psin_declare("FLOG10R = 0xB2, // Floating Log10{x} with Regular (FLOG10R [F:(4,4),DEST] [R:(4,4),VALUE]):16");
	psin_declare("FLOGER = 0xB3, // Floating Ln{x} with Regular (FLOGER [F:(4,4),DEST] [R:(4,4),VALUE]):16");
	psin_declare("FNRTX = 0xB4, // Floating nth-root with large root (FNRTX [I:(32,32),ROOT] [F:(4,8),SRC]):48");
	psin_declare("FCOT = 0xB5, // Floating CoTangent{x} (FCOT [F:(4,8),SRC]):16");
	psin_declare("FCOTT = 0xB6, // Floating CoTangent{x} To (FCOTT [F:(4,4),SRC] [F:(4,4),DEST]):16");
	psin_declare("FABST = 0xB7, // Floating Absolute Value To (FABS [F:(4,4),SRC] [F:(4,4),DEST]):16");
	psin_declare("CPUFQ = 0xB8, // CPU Feature Query (CPUFQ [R:(4,4),FEATURE] [R:(4,4),DEST]):16");
	psin_declare("CPUFS = 0xB9, // CPU Feature Set {Enabled} (CPUFQ [R:(4,8),FEATURE]):16");
	psin_declare("CPUFC = 0xBA, // CPU Feature Clear {Disabled} (CPUFQ [R:(4,8),FEATURE]):16");
	psin_declare("CPUFDB = 0xBB, // CPU Feature SendData Byte (CPUFDB [R:(4,4),FEATURE] [R:(4,4),DATA]):16");
	psin_declare("CPUFDQ = 0xBC, // CPU Feature SendData QuarterWord (CPUFDQ [R:(4,4),FEATURE] [R:(4,4),DATA]):16");
	psin_declare("CPUFDH = 0xBD, // CPU Feature SendData HalfWord (CPUFDH [R:(4,4),FEATURE] [R:(4,4),DATA]):16");
	psin_declare("CPUFDW = 0xBE, // CPU Feature SendData Word (CPUFDW [R:(4,4),FEATURE] [R:(4,4),DATA]):16");
	psin_declare("CPUFRB = 0xBF, // CPU Feature RecvData Byte (CPUFRB [R:(4,4),FEATURE] [R:(4,4),DEST]):16");
	psin_declare("CPUFRQ = 0xC0, // CPU Feature RecvData QuarterWord (CPUFRQ [R:(4,4),FEATURE] [R:(4,4),DEST]):16");
	psin_declare("CPUFRH = 0xC1, // CPU Feature RecvData HalfWord (CPUFRH [R:(4,4),FEATURE] [R:(4,4),DEST]):16");
	psin_declare("CPUFRW = 0xC2, // CPU Feature RecvData Word (CPUFRW [R:(4,4),FEATURE] [R:(4,4),DEST]):16");

	return;
}