module bpl2 (e1,s1);
	input [3:0] e1;
	output [3:0] s1;
	
	always @* begin 
		case (e1)
		4'b0000: s1 = 4'b1110
		4'b0001: s1 = 4'b1101
		4'b0010: s1 = 4'b1011
		4'b0011: s1 = 4'b0111
	end 
	
endmodule