##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Pin_SClk(0)_PAD
		4.3::Critical Path Report for SPI_S_IntClock
		4.4::Critical Path Report for UART_CT_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_CT_IntClock:R)
		5.2::Critical Path Report for (SPI_S_IntClock:R vs. SPI_S_IntClock:R)
		5.3::Critical Path Report for (UART_CT_IntClock:R vs. UART_CT_IntClock:R)
		5.4::Critical Path Report for (Pin_SClk(0)_PAD:R vs. Pin_SClk(0)_PAD:F)
		5.5::Critical Path Report for (Pin_SClk(0)_PAD:F vs. Pin_SClk(0)_PAD:F)
		5.6::Critical Path Report for (Pin_SClk(0)_PAD:F vs. Pin_SClk(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK         | Frequency: 53.87 MHz  | Target: 24.00 MHz   | 
Clock: CyILO             | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO             | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK      | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT         | N/A                   | Target: 24.00 MHz   | 
Clock: Pin_SClk(0)_PAD   | Frequency: 39.43 MHz  | Target: 100.00 MHz  | 
Clock: SPI_S_IntClock    | Frequency: 78.16 MHz  | Target: 2.00 MHz    | 
Clock: UART_CT_IntClock  | Frequency: 53.58 MHz  | Target: 0.46 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK         UART_CT_IntClock  41666.7          23102       N/A              N/A         N/A              N/A         N/A              N/A         
Pin_SClk(0)_PAD   Pin_SClk(0)_PAD   N/A              N/A         5000             -7681       10000            -3404       5000             -7171       
SPI_S_IntClock    SPI_S_IntClock    500000           487206      N/A              N/A         N/A              N/A         N/A              N/A         
UART_CT_IntClock  UART_CT_IntClock  2.16667e+006     2148002     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase   
---------------  ------------  -----------------  
Pin_MOSI(0)_PAD  8816          Pin_SClk(0)_PAD:F  
Pin_MOSI(0)_PAD  3189          Pin_SClk(0)_PAD:R  


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase    
---------------  ------------  ------------------  
Pin_MISO(0)_PAD  47961         Pin_SClk(0)_PAD:F   
Tx_CT(0)_PAD     33687         UART_CT_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 53.87 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23102p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15095
-------------------------------------   ----- 
End-of-path arrival time (ps)           15095
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell6         2009   2009  23102  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell13     7442   9451  23102  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell13     3350  12801  23102  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2294  15095  23102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Pin_SClk(0)_PAD
*********************************************
Clock: Pin_SClk(0)_PAD
Frequency: 39.43 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_S:BSPIS:mosi_tmp\/q
Path End       : \SPI_S:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPI_S:BSPIS:sR8:Dp:u0\/clock
Path slack     : -7681p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             15024
+ Cycle adjust (Pin_SClk(0)_PAD:R#1 vs. Pin_SClk(0)_PAD:F#1)       0
- Setup time                                                   -1970
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 18054

Launch Clock Arrival Time                       0
+ Clock path delay                      15931
+ Data path delay                        9804
-------------------------------------   ----- 
End-of-path arrival time (ps)           25735
 
Launch Clock Path
pin name                                             model name         delay     AT  edge  Fanout
---------------------------------------------------  -----------------  -----  -----  ----  ------
Pin_SClk(0)_PAD                                      Opgave2_SPI_Slave      0      0  RISE       1
Pin_SClk(0)/pad_in                                   iocell2                0      0  RISE       1
Pin_SClk(0)/fb                                       iocell2             7735   7735  RISE       1
\SPI_S:BSPIS:mosi_tmp\/clock_0                       macrocell19         8196  15931  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_S:BSPIS:mosi_tmp\/q          macrocell19     1250  17181  -7681  RISE       1
\SPI_S:BSPIS:mosi_to_dp\/main_4   macrocell7      2295  19476  -7681  RISE       1
\SPI_S:BSPIS:mosi_to_dp\/q        macrocell7      3350  22826  -7681  RISE       1
\SPI_S:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2909  25735  -7681  RISE       1

Capture Clock Path
pin name                                             model name         delay     AT  edge  Fanout
---------------------------------------------------  -----------------  -----  -----  ----  ------
Pin_SClk(0)_PAD                                      Opgave2_SPI_Slave      0   5000  FALL       1
Pin_SClk(0)/pad_in                                   iocell2                0   5000  FALL       1
Pin_SClk(0)/fb                                       iocell2             7735  12735  FALL       1
\SPI_S:BSPIS:sR8:Dp:u0\/clock                        datapathcell1       7289  20024  FALL       1


===================================================================== 
4.3::Critical Path Report for SPI_S_IntClock
********************************************
Clock: SPI_S_IntClock
Frequency: 78.16 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_S:BSPIS:sync_2\/out
Path End       : \SPI_S:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPI_S:BSPIS:TxStsReg\/clock
Path slack     : 487206p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_S_IntClock:R#1 vs. SPI_S_IntClock:R#2)   500000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12294
-------------------------------------   ----- 
End-of-path arrival time (ps)           12294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_S:BSPIS:sync_2\/clock                                 synccell            0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_S:BSPIS:sync_2\/out          synccell       1020   1020  487206  RISE       1
\SPI_S:BSPIS:tx_status_0\/main_2  macrocell5     3764   4784  487206  RISE       1
\SPI_S:BSPIS:tx_status_0\/q       macrocell5     3350   8134  487206  RISE       1
\SPI_S:BSPIS:TxStsReg\/status_0   statusicell1   4160  12294  487206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_S:BSPIS:TxStsReg\/clock                               statusicell1        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_CT_IntClock
**********************************************
Clock: UART_CT_IntClock
Frequency: 53.58 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148002p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12474
-------------------------------------   ----- 
End-of-path arrival time (ps)           12474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q                      macrocell21     1250   1250  2148002  RISE       1
\UART_CT:BUART:counter_load_not\/main_0           macrocell9      4974   6224  2148002  RISE       1
\UART_CT:BUART:counter_load_not\/q                macrocell9      3350   9574  2148002  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2900  12474  2148002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_CT_IntClock:R)
******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23102p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15095
-------------------------------------   ----- 
End-of-path arrival time (ps)           15095
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell6         2009   2009  23102  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell13     7442   9451  23102  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell13     3350  12801  23102  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2294  15095  23102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (SPI_S_IntClock:R vs. SPI_S_IntClock:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_S:BSPIS:sync_2\/out
Path End       : \SPI_S:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPI_S:BSPIS:TxStsReg\/clock
Path slack     : 487206p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_S_IntClock:R#1 vs. SPI_S_IntClock:R#2)   500000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12294
-------------------------------------   ----- 
End-of-path arrival time (ps)           12294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_S:BSPIS:sync_2\/clock                                 synccell            0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_S:BSPIS:sync_2\/out          synccell       1020   1020  487206  RISE       1
\SPI_S:BSPIS:tx_status_0\/main_2  macrocell5     3764   4784  487206  RISE       1
\SPI_S:BSPIS:tx_status_0\/q       macrocell5     3350   8134  487206  RISE       1
\SPI_S:BSPIS:TxStsReg\/status_0   statusicell1   4160  12294  487206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_S:BSPIS:TxStsReg\/clock                               statusicell1        0      0  RISE       1


5.3::Critical Path Report for (UART_CT_IntClock:R vs. UART_CT_IntClock:R)
*************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148002p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12474
-------------------------------------   ----- 
End-of-path arrival time (ps)           12474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q                      macrocell21     1250   1250  2148002  RISE       1
\UART_CT:BUART:counter_load_not\/main_0           macrocell9      4974   6224  2148002  RISE       1
\UART_CT:BUART:counter_load_not\/q                macrocell9      3350   9574  2148002  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2900  12474  2148002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (Pin_SClk(0)_PAD:R vs. Pin_SClk(0)_PAD:F)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_S:BSPIS:mosi_tmp\/q
Path End       : \SPI_S:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPI_S:BSPIS:sR8:Dp:u0\/clock
Path slack     : -7681p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             15024
+ Cycle adjust (Pin_SClk(0)_PAD:R#1 vs. Pin_SClk(0)_PAD:F#1)       0
- Setup time                                                   -1970
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 18054

Launch Clock Arrival Time                       0
+ Clock path delay                      15931
+ Data path delay                        9804
-------------------------------------   ----- 
End-of-path arrival time (ps)           25735
 
Launch Clock Path
pin name                                             model name         delay     AT  edge  Fanout
---------------------------------------------------  -----------------  -----  -----  ----  ------
Pin_SClk(0)_PAD                                      Opgave2_SPI_Slave      0      0  RISE       1
Pin_SClk(0)/pad_in                                   iocell2                0      0  RISE       1
Pin_SClk(0)/fb                                       iocell2             7735   7735  RISE       1
\SPI_S:BSPIS:mosi_tmp\/clock_0                       macrocell19         8196  15931  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_S:BSPIS:mosi_tmp\/q          macrocell19     1250  17181  -7681  RISE       1
\SPI_S:BSPIS:mosi_to_dp\/main_4   macrocell7      2295  19476  -7681  RISE       1
\SPI_S:BSPIS:mosi_to_dp\/q        macrocell7      3350  22826  -7681  RISE       1
\SPI_S:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2909  25735  -7681  RISE       1

Capture Clock Path
pin name                                             model name         delay     AT  edge  Fanout
---------------------------------------------------  -----------------  -----  -----  ----  ------
Pin_SClk(0)_PAD                                      Opgave2_SPI_Slave      0   5000  FALL       1
Pin_SClk(0)/pad_in                                   iocell2                0   5000  FALL       1
Pin_SClk(0)/fb                                       iocell2             7735  12735  FALL       1
\SPI_S:BSPIS:sR8:Dp:u0\/clock                        datapathcell1       7289  20024  FALL       1


5.5::Critical Path Report for (Pin_SClk(0)_PAD:F vs. Pin_SClk(0)_PAD:F)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_S:BSPIS:BitCounter\/count_1
Path End       : \SPI_S:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPI_S:BSPIS:sR8:Dp:u0\/clock
Path slack     : -3404p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             15024
+ Cycle adjust (Pin_SClk(0)_PAD:F#1 vs. Pin_SClk(0)_PAD:F#2)   10000
- Setup time                                                   -1970
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28054

Launch Clock Arrival Time                    5000
+ Clock path delay                      15931
+ Data path delay                       10527
-------------------------------------   ----- 
End-of-path arrival time (ps)           31458
 
Launch Clock Path
pin name                                             model name         delay     AT  edge  Fanout
---------------------------------------------------  -----------------  -----  -----  ----  ------
Pin_SClk(0)_PAD                                      Opgave2_SPI_Slave      0   5000  FALL       1
Pin_SClk(0)/pad_in                                   iocell2                0   5000  FALL       1
Pin_SClk(0)/fb                                       iocell2             7735  12735  FALL       1
\SPI_S:BSPIS:BitCounter\/clock_n                     count7cell          8196  20931  FALL       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_S:BSPIS:BitCounter\/count_1  count7cell      1940  22871  -3404  RISE       1
\SPI_S:BSPIS:mosi_to_dp\/main_2   macrocell7      2328  25199  -3404  RISE       1
\SPI_S:BSPIS:mosi_to_dp\/q        macrocell7      3350  28549  -3404  RISE       1
\SPI_S:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2909  31458  -3404  RISE       1

Capture Clock Path
pin name                                             model name         delay     AT  edge  Fanout
---------------------------------------------------  -----------------  -----  -----  ----  ------
Pin_SClk(0)_PAD                                      Opgave2_SPI_Slave      0   5000  FALL       1
Pin_SClk(0)/pad_in                                   iocell2                0   5000  FALL       1
Pin_SClk(0)/fb                                       iocell2             7735  12735  FALL       1
\SPI_S:BSPIS:sR8:Dp:u0\/clock                        datapathcell1       7289  20024  FALL       1


5.6::Critical Path Report for (Pin_SClk(0)_PAD:F vs. Pin_SClk(0)_PAD:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_S:BSPIS:BitCounter\/count_1
Path End       : \SPI_S:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_S:BSPIS:sR8:Dp:u0\/clock
Path slack     : -7171p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15024
+ Cycle adjust (Pin_SClk(0)_PAD:F#1 vs. Pin_SClk(0)_PAD:R#2)   10000
- Setup time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 25024

Launch Clock Arrival Time                    5000
+ Clock path delay                      15931
+ Data path delay                       11264
-------------------------------------   ----- 
End-of-path arrival time (ps)           32195
 
Launch Clock Path
pin name                                             model name         delay     AT  edge  Fanout
---------------------------------------------------  -----------------  -----  -----  ----  ------
Pin_SClk(0)_PAD                                      Opgave2_SPI_Slave      0   5000  FALL       1
Pin_SClk(0)/pad_in                                   iocell2                0   5000  FALL       1
Pin_SClk(0)/fb                                       iocell2             7735  12735  FALL       1
\SPI_S:BSPIS:BitCounter\/clock_n                     count7cell          8196  20931  FALL       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_S:BSPIS:BitCounter\/count_1  count7cell      1940  22871  -7171  RISE       1
\SPI_S:BSPIS:tx_load\/main_2      macrocell1      3196  26067  -7171  RISE       1
\SPI_S:BSPIS:tx_load\/q           macrocell1      3350  29417  -7171  RISE       1
\SPI_S:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   2778  32195  -7171  RISE       1

Capture Clock Path
pin name                                             model name         delay     AT  edge  Fanout
---------------------------------------------------  -----------------  -----  -----  ----  ------
Pin_SClk(0)_PAD                                      Opgave2_SPI_Slave      0      0  RISE       1
Pin_SClk(0)/pad_in                                   iocell2                0      0  RISE       1
Pin_SClk(0)/fb                                       iocell2             7735   7735  RISE       1
\SPI_S:BSPIS:sR8:Dp:u0\/clock                        datapathcell1       7289  15024  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_S:BSPIS:mosi_tmp\/q
Path End       : \SPI_S:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPI_S:BSPIS:sR8:Dp:u0\/clock
Path slack     : -7681p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             15024
+ Cycle adjust (Pin_SClk(0)_PAD:R#1 vs. Pin_SClk(0)_PAD:F#1)       0
- Setup time                                                   -1970
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 18054

Launch Clock Arrival Time                       0
+ Clock path delay                      15931
+ Data path delay                        9804
-------------------------------------   ----- 
End-of-path arrival time (ps)           25735
 
Launch Clock Path
pin name                                             model name         delay     AT  edge  Fanout
---------------------------------------------------  -----------------  -----  -----  ----  ------
Pin_SClk(0)_PAD                                      Opgave2_SPI_Slave      0      0  RISE       1
Pin_SClk(0)/pad_in                                   iocell2                0      0  RISE       1
Pin_SClk(0)/fb                                       iocell2             7735   7735  RISE       1
\SPI_S:BSPIS:mosi_tmp\/clock_0                       macrocell19         8196  15931  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_S:BSPIS:mosi_tmp\/q          macrocell19     1250  17181  -7681  RISE       1
\SPI_S:BSPIS:mosi_to_dp\/main_4   macrocell7      2295  19476  -7681  RISE       1
\SPI_S:BSPIS:mosi_to_dp\/q        macrocell7      3350  22826  -7681  RISE       1
\SPI_S:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2909  25735  -7681  RISE       1

Capture Clock Path
pin name                                             model name         delay     AT  edge  Fanout
---------------------------------------------------  -----------------  -----  -----  ----  ------
Pin_SClk(0)_PAD                                      Opgave2_SPI_Slave      0   5000  FALL       1
Pin_SClk(0)/pad_in                                   iocell2                0   5000  FALL       1
Pin_SClk(0)/fb                                       iocell2             7735  12735  FALL       1
\SPI_S:BSPIS:sR8:Dp:u0\/clock                        datapathcell1       7289  20024  FALL       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_S:BSPIS:BitCounter\/count_1
Path End       : \SPI_S:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_S:BSPIS:sR8:Dp:u0\/clock
Path slack     : -7171p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             15024
+ Cycle adjust (Pin_SClk(0)_PAD:F#1 vs. Pin_SClk(0)_PAD:R#2)   10000
- Setup time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 25024

Launch Clock Arrival Time                    5000
+ Clock path delay                      15931
+ Data path delay                       11264
-------------------------------------   ----- 
End-of-path arrival time (ps)           32195
 
Launch Clock Path
pin name                                             model name         delay     AT  edge  Fanout
---------------------------------------------------  -----------------  -----  -----  ----  ------
Pin_SClk(0)_PAD                                      Opgave2_SPI_Slave      0   5000  FALL       1
Pin_SClk(0)/pad_in                                   iocell2                0   5000  FALL       1
Pin_SClk(0)/fb                                       iocell2             7735  12735  FALL       1
\SPI_S:BSPIS:BitCounter\/clock_n                     count7cell          8196  20931  FALL       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_S:BSPIS:BitCounter\/count_1  count7cell      1940  22871  -7171  RISE       1
\SPI_S:BSPIS:tx_load\/main_2      macrocell1      3196  26067  -7171  RISE       1
\SPI_S:BSPIS:tx_load\/q           macrocell1      3350  29417  -7171  RISE       1
\SPI_S:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   2778  32195  -7171  RISE       1

Capture Clock Path
pin name                                             model name         delay     AT  edge  Fanout
---------------------------------------------------  -----------------  -----  -----  ----  ------
Pin_SClk(0)_PAD                                      Opgave2_SPI_Slave      0      0  RISE       1
Pin_SClk(0)/pad_in                                   iocell2                0      0  RISE       1
Pin_SClk(0)/fb                                       iocell2             7735   7735  RISE       1
\SPI_S:BSPIS:sR8:Dp:u0\/clock                        datapathcell1       7289  15024  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_S:BSPIS:BitCounter\/count_1
Path End       : \SPI_S:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_S:BSPIS:sR8:Dp:u0\/clock
Path slack     : -2301p

Capture Clock Arrival Time                                      5000
+ Clock path delay                                             15024
+ Cycle adjust (Pin_SClk(0)_PAD:F#1 vs. Pin_SClk(0)_PAD:F#2)   10000
- Setup time                                                    -130
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29894

Launch Clock Arrival Time                    5000
+ Clock path delay                      15931
+ Data path delay                       11264
-------------------------------------   ----- 
End-of-path arrival time (ps)           32195
 
Launch Clock Path
pin name                                             model name         delay     AT  edge  Fanout
---------------------------------------------------  -----------------  -----  -----  ----  ------
Pin_SClk(0)_PAD                                      Opgave2_SPI_Slave      0   5000  FALL       1
Pin_SClk(0)/pad_in                                   iocell2                0   5000  FALL       1
Pin_SClk(0)/fb                                       iocell2             7735  12735  FALL       1
\SPI_S:BSPIS:BitCounter\/clock_n                     count7cell          8196  20931  FALL       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_S:BSPIS:BitCounter\/count_1   count7cell      1940  22871  -3404  RISE       1
\SPI_S:BSPIS:tx_load\/main_2       macrocell1      3196  26067  -2301  RISE       1
\SPI_S:BSPIS:tx_load\/q            macrocell1      3350  29417  -2301  RISE       1
\SPI_S:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell1   2778  32195  -2301  RISE       1

Capture Clock Path
pin name                                             model name         delay     AT  edge  Fanout
---------------------------------------------------  -----------------  -----  -----  ----  ------
Pin_SClk(0)_PAD                                      Opgave2_SPI_Slave      0   5000  FALL       1
Pin_SClk(0)/pad_in                                   iocell2                0   5000  FALL       1
Pin_SClk(0)/fb                                       iocell2             7735  12735  FALL       1
\SPI_S:BSPIS:sR8:Dp:u0\/clock                        datapathcell1       7289  20024  FALL       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23102p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15095
-------------------------------------   ----- 
End-of-path arrival time (ps)           15095
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                                iocell6         2009   2009  23102  RISE       1
\UART_CT:BUART:rx_postpoll\/main_1         macrocell13     7442   9451  23102  RISE       1
\UART_CT:BUART:rx_postpoll\/q              macrocell13     3350  12801  23102  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2294  15095  23102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:pollcount_0\/main_2
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 27787p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10369
-------------------------------------   ----- 
End-of-path arrival time (ps)           10369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell6       2009   2009  23102  RISE       1
\UART_CT:BUART:pollcount_0\/main_2  macrocell33   8360  10369  27787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_last\/main_0
Capture Clock  : \UART_CT:BUART:rx_last\/clock_0
Path slack     : 27787p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10369
-------------------------------------   ----- 
End-of-path arrival time (ps)           10369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                     iocell6       2009   2009  23102  RISE       1
\UART_CT:BUART:rx_last\/main_0  macrocell35   8360  10369  27787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_last\/clock_0                            macrocell35         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_status_3\/main_6
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 29533p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8624
-------------------------------------   ---- 
End-of-path arrival time (ps)           8624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell6       2009   2009  23102  RISE       1
\UART_CT:BUART:rx_status_3\/main_6  macrocell34   6615   8624  29533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_state_0\/main_9
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 29541p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                        iocell6       2009   2009  23102  RISE       1
\UART_CT:BUART:rx_state_0\/main_9  macrocell26   6606   8615  29541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:rx_state_2\/main_8
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 29541p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                        iocell6       2009   2009  23102  RISE       1
\UART_CT:BUART:rx_state_2\/main_8  macrocell29   6606   8615  29541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_CT(0)/fb
Path End       : \UART_CT:BUART:pollcount_1\/main_3
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 29545p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_CT_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8611
-------------------------------------   ---- 
End-of-path arrival time (ps)           8611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_CT(0)/in_clock                                           iocell6             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_CT(0)/fb                         iocell6       2009   2009  23102  RISE       1
\UART_CT:BUART:pollcount_1\/main_3  macrocell32   6602   8611  29545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_S:BSPIS:sync_2\/out
Path End       : \SPI_S:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPI_S:BSPIS:TxStsReg\/clock
Path slack     : 487206p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_S_IntClock:R#1 vs. SPI_S_IntClock:R#2)   500000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12294
-------------------------------------   ----- 
End-of-path arrival time (ps)           12294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_S:BSPIS:sync_2\/clock                                 synccell            0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_S:BSPIS:sync_2\/out          synccell       1020   1020  487206  RISE       1
\SPI_S:BSPIS:tx_status_0\/main_2  macrocell5     3764   4784  487206  RISE       1
\SPI_S:BSPIS:tx_status_0\/q       macrocell5     3350   8134  487206  RISE       1
\SPI_S:BSPIS:TxStsReg\/status_0   statusicell1   4160  12294  487206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_S:BSPIS:TxStsReg\/clock                               statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_S:BSPIS:sync_3\/out
Path End       : \SPI_S:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPI_S:BSPIS:RxStsReg\/clock
Path slack     : 489641p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_S_IntClock:R#1 vs. SPI_S_IntClock:R#2)   500000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_S:BSPIS:sync_3\/clock                                 synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_S:BSPIS:sync_3\/out             synccell       1020   1020  489641  RISE       1
\SPI_S:BSPIS:rx_buf_overrun\/main_0  macrocell3     3173   4193  489641  RISE       1
\SPI_S:BSPIS:rx_buf_overrun\/q       macrocell3     3350   7543  489641  RISE       1
\SPI_S:BSPIS:RxStsReg\/status_5      statusicell2   2316   9859  489641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_S:BSPIS:RxStsReg\/clock                               statusicell2        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_S:BSPIS:dpcounter_one_reg\/q
Path End       : \SPI_S:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPI_S:BSPIS:TxStsReg\/clock
Path slack     : 490290p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_S_IntClock:R#1 vs. SPI_S_IntClock:R#2)   500000
- Setup time                                                   -500
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9210
-------------------------------------   ---- 
End-of-path arrival time (ps)           9210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_S:BSPIS:dpcounter_one_reg\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\SPI_S:BSPIS:dpcounter_one_reg\/q   macrocell17    1250   1250  488436  RISE       1
\SPI_S:BSPIS:byte_complete\/main_1  macrocell2     2305   3555  490290  RISE       1
\SPI_S:BSPIS:byte_complete\/q       macrocell2     3350   6905  490290  RISE       1
\SPI_S:BSPIS:TxStsReg\/status_6     statusicell1   2306   9210  490290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_S:BSPIS:TxStsReg\/clock                               statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_S:BSPIS:sync_1\/out
Path End       : \SPI_S:BSPIS:dpcounter_one_reg\/main_0
Capture Clock  : \SPI_S:BSPIS:dpcounter_one_reg\/clock_0
Path slack     : 493156p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_S_IntClock:R#1 vs. SPI_S_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3334
-------------------------------------   ---- 
End-of-path arrival time (ps)           3334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_S:BSPIS:sync_1\/clock                                 synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_S:BSPIS:sync_1\/out                synccell      1020   1020  488657  RISE       1
\SPI_S:BSPIS:dpcounter_one_reg\/main_0  macrocell17   2314   3334  493156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_S:BSPIS:dpcounter_one_reg\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_S:BSPIS:sync_3\/out
Path End       : \SPI_S:BSPIS:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPI_S:BSPIS:mosi_buf_overrun_fin\/clock_0
Path slack     : 493160p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (SPI_S_IntClock:R#1 vs. SPI_S_IntClock:R#2)   500000
- Setup time                                                  -3510
----------------------------------------------------------   ------ 
End-of-path required time (ps)                               496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3330
-------------------------------------   ---- 
End-of-path arrival time (ps)           3330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_S:BSPIS:sync_3\/clock                                 synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\SPI_S:BSPIS:sync_3\/out                   synccell      1020   1020  489641  RISE       1
\SPI_S:BSPIS:mosi_buf_overrun_fin\/main_0  macrocell18   2310   3330  493160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_S:BSPIS:mosi_buf_overrun_fin\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148002p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12474
-------------------------------------   ----- 
End-of-path arrival time (ps)           12474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q                      macrocell21     1250   1250  2148002  RISE       1
\UART_CT:BUART:counter_load_not\/main_0           macrocell9      4974   6224  2148002  RISE       1
\UART_CT:BUART:counter_load_not\/q                macrocell9      3350   9574  2148002  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2900  12474  2148002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_CT:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149807p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11499
-------------------------------------   ----- 
End-of-path arrival time (ps)           11499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q     macrocell25   1250   1250  2149807  RISE       1
\UART_CT:BUART:rx_counter_load\/main_0  macrocell12   4649   5899  2149807  RISE       1
\UART_CT:BUART:rx_counter_load\/q       macrocell12   3350   9249  2149807  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/load   count7cell    2250  11499  2149807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CT:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_CT:BUART:sTX:TxSts\/clock
Path slack     : 2152194p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13973
-------------------------------------   ----- 
End-of-path arrival time (ps)           13973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  2152194  RISE       1
\UART_CT:BUART:tx_status_0\/main_3                 macrocell10     4732   8312  2152194  RISE       1
\UART_CT:BUART:tx_status_0\/q                      macrocell10     3350  11662  2152194  RISE       1
\UART_CT:BUART:sTX:TxSts\/status_0                 statusicell3    2311  13973  2152194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxSts\/clock                            statusicell3        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153166p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7491
-------------------------------------   ---- 
End-of-path arrival time (ps)           7491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q          macrocell30     1250   1250  2153166  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   6241   7491  2153166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153728p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6929
-------------------------------------   ---- 
End-of-path arrival time (ps)           6929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q                macrocell21     1250   1250  2148002  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   5679   6929  2153728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153789p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6867
-------------------------------------   ---- 
End-of-path arrival time (ps)           6867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q                macrocell26     1250   1250  2150961  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   5617   6867  2153789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CT:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_CT:BUART:sRX:RxSts\/clock
Path slack     : 2154065p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12101
-------------------------------------   ----- 
End-of-path arrival time (ps)           12101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2154065  RISE       1
\UART_CT:BUART:rx_status_4\/main_1                 macrocell14     2306   5886  2154065  RISE       1
\UART_CT:BUART:rx_status_4\/q                      macrocell14     3350   9236  2154065  RISE       1
\UART_CT:BUART:sRX:RxSts\/status_4                 statusicell4    2865  12101  2154065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_7
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2154067p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9090
-------------------------------------   ---- 
End-of-path arrival time (ps)           9090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell33   1250   1250  2153095  RISE       1
\UART_CT:BUART:rx_status_3\/main_7  macrocell34   7840   9090  2154067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_10
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2154594p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8562
-------------------------------------   ---- 
End-of-path arrival time (ps)           8562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell33   1250   1250  2153095  RISE       1
\UART_CT:BUART:rx_state_0\/main_10  macrocell26   7312   8562  2154594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_CT:BUART:tx_state_0\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2154845p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8312
-------------------------------------   ---- 
End-of-path arrival time (ps)           8312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  2152194  RISE       1
\UART_CT:BUART:tx_state_0\/main_3                  macrocell22     4732   8312  2154845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2155109p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8048
-------------------------------------   ---- 
End-of-path arrival time (ps)           8048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q   macrocell30   1250   1250  2153166  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_2  macrocell27   6798   8048  2155109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155290p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150528  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   5176   5366  2155290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2155315p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7842
-------------------------------------   ---- 
End-of-path arrival time (ps)           7842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q         macrocell26   1250   1250  2150961  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_1  macrocell27   6592   7842  2155315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_0\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2155431p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7725
-------------------------------------   ---- 
End-of-path arrival time (ps)           7725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155431  RISE       1
\UART_CT:BUART:rx_state_0\/main_5         macrocell26   5785   7725  2155431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_2\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2155431p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7725
-------------------------------------   ---- 
End-of-path arrival time (ps)           7725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155431  RISE       1
\UART_CT:BUART:rx_state_2\/main_5         macrocell29   5785   7725  2155431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155881p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7276
-------------------------------------   ---- 
End-of-path arrival time (ps)           7276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q               macrocell26   1250   1250  2150961  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_1  macrocell31   6026   7276  2155881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2155885p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155431  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_5       macrocell27   5331   7271  2155885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_CT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156006p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q                macrocell22     1250   1250  2148955  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3400   4650  2156006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2156156p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7000
-------------------------------------   ---- 
End-of-path arrival time (ps)           7000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  2153166  RISE       1
\UART_CT:BUART:rx_state_3\/main_2   macrocell28   5750   7000  2156156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_2
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2156156p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7000
-------------------------------------   ---- 
End-of-path arrival time (ps)           7000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  2153166  RISE       1
\UART_CT:BUART:rx_status_3\/main_2  macrocell34   5750   7000  2156156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2156196p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6961
-------------------------------------   ---- 
End-of-path arrival time (ps)           6961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell21   1250   1250  2148002  RISE       1
\UART_CT:BUART:tx_state_1\/main_0  macrocell21   5711   6961  2156196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2156196p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6961
-------------------------------------   ---- 
End-of-path arrival time (ps)           6961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell21   1250   1250  2148002  RISE       1
\UART_CT:BUART:tx_state_0\/main_0  macrocell22   5711   6961  2156196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_0
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2156196p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q       macrocell21   1250   1250  2148002  RISE       1
\UART_CT:BUART:tx_state_2\/main_0  macrocell23   5710   6960  2156196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_CT:BUART:txn\/main_3
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2156482p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6675
-------------------------------------   ---- 
End-of-path arrival time (ps)           6675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  2156482  RISE       1
\UART_CT:BUART:txn\/main_3                macrocell20     2305   6675  2156482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156486p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q         macrocell25     1250   1250  2149807  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   2920   4170  2156486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:pollcount_1\/main_4
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2156680p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell33   1250   1250  2153095  RISE       1
\UART_CT:BUART:pollcount_1\/main_4  macrocell32   5226   6476  2156680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2156728p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6428
-------------------------------------   ---- 
End-of-path arrival time (ps)           6428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  2149807  RISE       1
\UART_CT:BUART:rx_state_3\/main_0    macrocell28   5178   6428  2156728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_0
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2156728p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6428
-------------------------------------   ---- 
End-of-path arrival time (ps)           6428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  2149807  RISE       1
\UART_CT:BUART:rx_status_3\/main_0   macrocell34   5178   6428  2156728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2156842p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q         macrocell28   1250   1250  2151779  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_3  macrocell27   5065   6315  2156842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2156972p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q         macrocell29   1250   1250  2151927  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_4  macrocell27   4935   6185  2156972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:pollcount_0\/main_1
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2157016p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6141
-------------------------------------   ---- 
End-of-path arrival time (ps)           6141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157016  RISE       1
\UART_CT:BUART:pollcount_0\/main_1        macrocell33   4201   6141  2157016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:pollcount_0\/main_0
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2157047p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157047  RISE       1
\UART_CT:BUART:pollcount_0\/main_0        macrocell33   4169   6109  2157047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2157257p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  2149807  RISE       1
\UART_CT:BUART:rx_state_0\/main_0    macrocell26   4649   5899  2157257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2157257p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  2149807  RISE       1
\UART_CT:BUART:rx_state_2\/main_0    macrocell29   4649   5899  2157257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157399p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q               macrocell28   1250   1250  2151779  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_2  macrocell31   4507   5757  2157399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157543p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5613
-------------------------------------   ---- 
End-of-path arrival time (ps)           5613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q               macrocell29   1250   1250  2151927  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_3  macrocell31   4363   5613  2157543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_CT:BUART:rx_state_3\/main_5
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2157596p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5560
-------------------------------------   ---- 
End-of-path arrival time (ps)           5560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2155431  RISE       1
\UART_CT:BUART:rx_state_3\/main_5         macrocell28   3620   5560  2157596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2157612p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  2153166  RISE       1
\UART_CT:BUART:rx_state_0\/main_2   macrocell26   4294   5544  2157612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_bitclk_enable\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_2
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2157612p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_bitclk_enable\/q  macrocell30   1250   1250  2153166  RISE       1
\UART_CT:BUART:rx_state_2\/main_2   macrocell29   4294   5544  2157612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2157629p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5528
-------------------------------------   ---- 
End-of-path arrival time (ps)           5528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157629  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_7       macrocell27   3588   5528  2157629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2157657p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5500
-------------------------------------   ---- 
End-of-path arrival time (ps)           5500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157657  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_6       macrocell27   3560   5500  2157657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:tx_state_1\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2157663p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2157663  RISE       1
\UART_CT:BUART:tx_state_1\/main_4               macrocell21     5304   5494  2157663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2157793p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150528  RISE       1
\UART_CT:BUART:tx_bitclk\/main_2                macrocell24     5173   5363  2157793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:txn\/main_1
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2157803p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q  macrocell21   1250   1250  2148002  RISE       1
\UART_CT:BUART:txn\/main_1    macrocell20   4104   5354  2157803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_1\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2157803p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_1\/q      macrocell21   1250   1250  2148002  RISE       1
\UART_CT:BUART:tx_bitclk\/main_0  macrocell24   4104   5354  2157803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_1\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2157817p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150528  RISE       1
\UART_CT:BUART:tx_state_1\/main_2               macrocell21     5149   5339  2157817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_0\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2157817p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5339
-------------------------------------   ---- 
End-of-path arrival time (ps)           5339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150528  RISE       1
\UART_CT:BUART:tx_state_0\/main_2               macrocell22     5149   5339  2157817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2157883p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5274
-------------------------------------   ---- 
End-of-path arrival time (ps)           5274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell26   1250   1250  2150961  RISE       1
\UART_CT:BUART:rx_state_3\/main_1  macrocell28   4024   5274  2157883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_1
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2157883p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5274
-------------------------------------   ---- 
End-of-path arrival time (ps)           5274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q        macrocell26   1250   1250  2150961  RISE       1
\UART_CT:BUART:rx_status_3\/main_1  macrocell34   4024   5274  2157883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:txn\/main_5
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2158225p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2157663  RISE       1
\UART_CT:BUART:txn\/main_5                      macrocell20     4742   4932  2158225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_last\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_9
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158274p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_last\/clock_0                            macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_last\/q          macrocell35   1250   1250  2158274  RISE       1
\UART_CT:BUART:rx_state_2\/main_9  macrocell29   3633   4883  2158274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158411p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell26   1250   1250  2150961  RISE       1
\UART_CT:BUART:rx_state_0\/main_1  macrocell26   3495   4745  2158411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_0\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_1
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158411p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_0\/q       macrocell26   1250   1250  2150961  RISE       1
\UART_CT:BUART:rx_state_2\/main_1  macrocell29   3495   4745  2158411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_3\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158493p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157629  RISE       1
\UART_CT:BUART:rx_state_3\/main_7         macrocell28   2723   4663  2158493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_0\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158504p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157629  RISE       1
\UART_CT:BUART:rx_state_0\/main_7         macrocell26   2713   4653  2158504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_CT:BUART:rx_state_2\/main_7
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158504p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157629  RISE       1
\UART_CT:BUART:rx_state_2\/main_7         macrocell29   2713   4653  2158504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:txn\/main_2
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2158513p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q  macrocell22   1250   1250  2148955  RISE       1
\UART_CT:BUART:txn\/main_2    macrocell20   3394   4644  2158513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2158513p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q      macrocell22   1250   1250  2148955  RISE       1
\UART_CT:BUART:tx_bitclk\/main_1  macrocell24   3394   4644  2158513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_3\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2158515p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157657  RISE       1
\UART_CT:BUART:rx_state_3\/main_6         macrocell28   2702   4642  2158515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_0\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157657  RISE       1
\UART_CT:BUART:rx_state_0\/main_6         macrocell26   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_CT:BUART:rx_state_2\/main_6
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157657  RISE       1
\UART_CT:BUART:rx_state_2\/main_6         macrocell29   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2158521p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell22   1250   1250  2148955  RISE       1
\UART_CT:BUART:tx_state_2\/main_1  macrocell23   3386   4636  2158521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158635p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157016  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_1   macrocell30   2582   4522  2158635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_CT:BUART:pollcount_1\/main_1
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2158643p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157016  RISE       1
\UART_CT:BUART:pollcount_1\/main_1        macrocell32   2574   4514  2158643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158657p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157047  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_0   macrocell30   2560   4500  2158657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_CT:BUART:pollcount_1\/main_0
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2158666p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157047  RISE       1
\UART_CT:BUART:pollcount_1\/main_0        macrocell32   2551   4491  2158666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_CT:BUART:tx_state_2\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2158670p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2157663  RISE       1
\UART_CT:BUART:tx_state_2\/main_4               macrocell23     4297   4487  2158670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2158798p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell22   1250   1250  2148955  RISE       1
\UART_CT:BUART:tx_state_1\/main_1  macrocell21   3109   4359  2158798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_0\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_1
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2158798p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_0\/q       macrocell22   1250   1250  2148955  RISE       1
\UART_CT:BUART:tx_state_0\/main_1  macrocell22   3109   4359  2158798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:txn\/main_6
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2158816p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q  macrocell24   1250   1250  2158816  RISE       1
\UART_CT:BUART:txn\/main_6   macrocell20   3090   4340  2158816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2158818p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell24   1250   1250  2158816  RISE       1
\UART_CT:BUART:tx_state_2\/main_5  macrocell23   3088   4338  2158818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_CT:BUART:tx_state_2\/main_2
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2158830p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2150528  RISE       1
\UART_CT:BUART:tx_state_2\/main_2               macrocell23     4137   4327  2158830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:pollcount_1\/main_2
Capture Clock  : \UART_CT:BUART:pollcount_1\/clock_0
Path slack     : 2158915p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4241
-------------------------------------   ---- 
End-of-path arrival time (ps)           4241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q       macrocell32   1250   1250  2152396  RISE       1
\UART_CT:BUART:pollcount_1\/main_2  macrocell32   2991   4241  2158915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_5
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2158916p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4240
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q       macrocell32   1250   1250  2152396  RISE       1
\UART_CT:BUART:rx_status_3\/main_5  macrocell34   2990   4240  2158916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_CT:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_CT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158944p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158944  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/main_2   macrocell30   2272   4212  2158944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_bitclk_enable\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2158964p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell24   1250   1250  2158816  RISE       1
\UART_CT:BUART:tx_state_1\/main_5  macrocell21   2943   4193  2158964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_bitclk\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_5
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2158964p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_bitclk\/q        macrocell24   1250   1250  2158816  RISE       1
\UART_CT:BUART:tx_state_0\/main_5  macrocell22   2943   4193  2158964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_CT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158998p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q        macrocell25   1250   1250  2149807  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/main_0  macrocell31   2908   4158  2158998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_stop1_reg\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_CT:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_CT:BUART:rx_load_fifo\/clock_0
Path slack     : 2159005p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_ctrl_mark_last\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_ctrl_mark_last\/q  macrocell25   1250   1250  2149807  RISE       1
\UART_CT:BUART:rx_load_fifo\/main_0  macrocell27   2902   4152  2159005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_1\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_1\/clock_0
Path slack     : 2159014p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell23   1250   1250  2149169  RISE       1
\UART_CT:BUART:tx_state_1\/main_3  macrocell21   2893   4143  2159014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_0\/main_4
Capture Clock  : \UART_CT:BUART:tx_state_0\/clock_0
Path slack     : 2159014p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell23   1250   1250  2149169  RISE       1
\UART_CT:BUART:tx_state_0\/main_4  macrocell22   2893   4143  2159014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_state_2\/main_3
Capture Clock  : \UART_CT:BUART:tx_state_2\/clock_0
Path slack     : 2159015p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q       macrocell23   1250   1250  2149169  RISE       1
\UART_CT:BUART:tx_state_2\/main_3  macrocell23   2891   4141  2159015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:txn\/main_4
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2159017p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q  macrocell23   1250   1250  2149169  RISE       1
\UART_CT:BUART:txn\/main_4    macrocell20   2889   4139  2159017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:tx_state_2\/q
Path End       : \UART_CT:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_CT:BUART:tx_bitclk\/clock_0
Path slack     : 2159017p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:tx_state_2\/q      macrocell23   1250   1250  2149169  RISE       1
\UART_CT:BUART:tx_bitclk\/main_3  macrocell24   2889   4139  2159017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_1\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_8
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2159043p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_1\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_1\/q      macrocell32   1250   1250  2152396  RISE       1
\UART_CT:BUART:rx_state_0\/main_8  macrocell26   2864   4114  2159043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell28   1250   1250  2151779  RISE       1
\UART_CT:BUART:rx_state_3\/main_3  macrocell28   2692   3942  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_3
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3942
-------------------------------------   ---- 
End-of-path arrival time (ps)           3942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q        macrocell28   1250   1250  2151779  RISE       1
\UART_CT:BUART:rx_status_3\/main_3  macrocell34   2692   3942  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2159229p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell28   1250   1250  2151779  RISE       1
\UART_CT:BUART:rx_state_0\/main_3  macrocell26   2678   3928  2159229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_3\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_3
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2159229p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_3\/q       macrocell28   1250   1250  2151779  RISE       1
\UART_CT:BUART:rx_state_2\/main_3  macrocell29   2678   3928  2159229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_0\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_0\/clock_0
Path slack     : 2159377p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell29   1250   1250  2151927  RISE       1
\UART_CT:BUART:rx_state_0\/main_4  macrocell26   2530   3780  2159377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_0\/clock_0                         macrocell26         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_2\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_2\/clock_0
Path slack     : 2159377p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell29   1250   1250  2151927  RISE       1
\UART_CT:BUART:rx_state_2\/main_4  macrocell29   2530   3780  2159377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_state_3\/main_4
Capture Clock  : \UART_CT:BUART:rx_state_3\/clock_0
Path slack     : 2159378p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q       macrocell29   1250   1250  2151927  RISE       1
\UART_CT:BUART:rx_state_3\/main_4  macrocell28   2529   3779  2159378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_3\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_state_2\/q
Path End       : \UART_CT:BUART:rx_status_3\/main_4
Capture Clock  : \UART_CT:BUART:rx_status_3\/clock_0
Path slack     : 2159378p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_state_2\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_state_2\/q        macrocell29   1250   1250  2151927  RISE       1
\UART_CT:BUART:rx_status_3\/main_4  macrocell34   2529   3779  2159378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell34         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:txn\/q
Path End       : \UART_CT:BUART:txn\/main_0
Capture Clock  : \UART_CT:BUART:txn\/clock_0
Path slack     : 2159597p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:txn\/q       macrocell20   1250   1250  2159597  RISE       1
\UART_CT:BUART:txn\/main_0  macrocell20   2310   3560  2159597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:pollcount_0\/q
Path End       : \UART_CT:BUART:pollcount_0\/main_3
Capture Clock  : \UART_CT:BUART:pollcount_0\/clock_0
Path slack     : 2159605p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_CT:BUART:pollcount_0\/q       macrocell33   1250   1250  2153095  RISE       1
\UART_CT:BUART:pollcount_0\/main_3  macrocell33   2302   3552  2159605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:pollcount_0\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_load_fifo\/q
Path End       : \UART_CT:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_CT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159696p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_load_fifo\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_load_fifo\/q            macrocell27     1250   1250  2156120  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   2591   3841  2159696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_CT:BUART:rx_status_3\/q
Path End       : \UART_CT:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_CT:BUART:sRX:RxSts\/clock
Path slack     : 2162651p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_CT_IntClock:R#1 vs. UART_CT_IntClock:R#2)   2166667
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3516
-------------------------------------   ---- 
End-of-path arrival time (ps)           3516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:rx_status_3\/clock_0                        macrocell34         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_CT:BUART:rx_status_3\/q       macrocell34    1250   1250  2162651  RISE       1
\UART_CT:BUART:sRX:RxSts\/status_3  statusicell4   2266   3516  2162651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_CT:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

