Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 21 10:53:29 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys4DDR_control_sets_placed.rpt
| Design       : nexys4DDR
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------+------------------------------+------------------+----------------+
|              Clock Signal             |             Enable Signal             |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------------------------------+------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG                  | U_RECEIVER/U_FSM/ferr_i_1_n_0         | BTNC_IBUF                    |                1 |              1 |
|  U_RECEIVER/U_FSM/next_reg[2]_i_2_n_0 |                                       |                              |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG                  | U_RECEIVER/U_FSM/bit_count[3]_i_1_n_0 | BTNC_IBUF                    |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                  | U_RECEIVER/U_FSM/count[4]_i_1_n_0     | BTNC_IBUF                    |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG                  | U_RECEIVER/U_FSM/data_en              | BTNC_IBUF                    |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                  |                                       | U_RECEIVER/U_FSM/q_reg[0][0] |                4 |             11 |
|  CLK100MHZ_IBUF_BUFG                  |                                       | BTNC_IBUF                    |                8 |             25 |
+---------------------------------------+---------------------------------------+------------------------------+------------------+----------------+


