Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb  5 11:03:42 2021
| Host         : spdy18695-Inspiron-5490 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               6 |            1 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                    | FIFO2/SR[0]                          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                    | FIFO2/FSM_onehot_pr_state[5]_i_1_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | FIFO2/Q[1]                         | FIFO2/SR[0]                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | FIFO2/FSM_onehot_pr_state_reg[2]_0 | FIFO2/FSM_onehot_pr_state_reg[1]_0   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | FIFO2/Q[0]                         | FIFO2/SR[0]                          |                2 |              8 |         4.00 |
+----------------+------------------------------------+--------------------------------------+------------------+----------------+--------------+


