#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May  3 02:21:07 2018
# Process ID: 26064
# Current directory: C:/Users/Aiden/Desktop/CISC24
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23556 C:\Users\Aiden\Desktop\CISC24\CISC24.xpr
# Log file: C:/Users/Aiden/Desktop/CISC24/vivado.log
# Journal file: C:/Users/Aiden/Desktop/CISC24\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Aiden/Desktop/CISC24/CISC24.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 896.984 ; gain = 183.008
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu May  3 02:24:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
open_bd_design {C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd}
Adding cell -- xilinx.com:module_ref:ALU_Shift_Unit:1.0 - ALU_Shift_Unit_0
Adding cell -- xilinx.com:module_ref:Demux1to2:1.0 - Demux1to2_0
Adding cell -- xilinx.com:module_ref:MUXALU:1.0 - MUXALU_0
Adding cell -- xilinx.com:module_ref:Multiplier_VHDL:1.0 - Multiplier_VHDL_0
Adding cell -- xilinx.com:module_ref:Mux2to1:1.0 - Mux2to1_0
Adding cell -- xilinx.com:module_ref:Mux2to1:1.0 - Mux2to1_1
Adding cell -- xilinx.com:module_ref:Mux4to1:1.0 - Mux4to1_0
Adding cell -- xilinx.com:module_ref:RegSelMux:1.0 - RegSelMux_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:module_ref:ALUMuxB:1.0 - ALUMuxB_0
Adding cell -- xilinx.com:module_ref:clockdivider18:1.0 - clockdivider18_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_8
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_9
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_10
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_11
Adding cell -- xilinx.com:module_ref:AccumReg:1.0 - AccumReg_0
Adding cell -- xilinx.com:module_ref:ExecReg:1.0 - ExecReg_0
Adding cell -- xilinx.com:module_ref:divider:1.0 - divider_0
Adding cell -- xilinx.com:module_ref:debugmux:1.0 - debugmux_0
Adding cell -- xilinx.com:module_ref:Arith_Unit:1.0 - Arith_Unit_0
Adding cell -- xilinx.com:module_ref:Logic_Unit:1.0 - Logic_Unit_0
Adding cell -- xilinx.com:module_ref:RegDebugMux:1.0 - RegDebugMux_0
Adding cell -- xilinx.com:module_ref:Mux2to1:1.0 - Mux2to1_2
Adding cell -- xilinx.com:module_ref:MemDebugMux:1.0 - MemDebugMux_0
Adding cell -- xilinx.com:module_ref:AMAMux:1.0 - AMAMux_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_12
Adding cell -- xilinx.com:module_ref:InterruptHandler:1.0 - InterruptHandler_0
Adding cell -- xilinx.com:module_ref:RamAddAMux:1.0 - RamAddAMux_0
Adding cell -- xilinx.com:module_ref:RamAddBMux:1.0 - RamAddBMux_0
Adding cell -- xilinx.com:module_ref:PCAddressMux:1.0 - PCAddressMux_0
Adding cell -- xilinx.com:module_ref:RegisterBank:1.0 - RegisterBank_0
Adding cell -- xilinx.com:module_ref:RamDataMux:1.0 - RamDataMux_0
Adding cell -- xilinx.com:module_ref:shiftregister:1.0 - shiftregister_0
Adding cell -- xilinx.com:module_ref:ScanToAscii:1.0 - ScanToAscii_0
Adding cell -- xilinx.com:module_ref:decoder:1.0 - decoder_0
Adding cell -- xilinx.com:module_ref:DynamicMux:1.0 - DynamicMux_1
Adding cell -- xilinx.com:module_ref:DecodeUnit:1.0 - DecodeUnit_0
Adding cell -- xilinx.com:module_ref:PS2Timeout:1.0 - PS2Timeout_0
Adding cell -- xilinx.com:module_ref:ps2Controller:1.0 - ps2Controller_0
Adding cell -- xilinx.com:module_ref:BranchUnit:1.0 - BranchUnit_0
Adding cell -- xilinx.com:module_ref:PCounter:1.0 - PCounter_0
Adding cell -- xilinx.com:module_ref:FSMController:1.0 - FSMController_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clockdivider18_0/clk_out(undef) and /decoder_0/CLK(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /CLK(clk) and /clockdivider18_0/clk_in(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /FSMController_0/ClrCCR(undef) and /BranchUnit_0/Rst(rst)
Successfully read diagram <CISC24HW> from BD file <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1170.754 ; gain = 126.438
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ALUMuxB_0_0/CISC24HW_ALUMuxB_0_0.dcp' for cell 'CISC24HW_i/ALUMuxB_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ALU_Shift_Unit_0_0/CISC24HW_ALU_Shift_Unit_0_0.dcp' for cell 'CISC24HW_i/ALU_Shift_Unit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_AMAMux_0_0/CISC24HW_AMAMux_0_0.dcp' for cell 'CISC24HW_i/AMAMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_AccumReg_0_0/CISC24HW_AccumReg_0_0.dcp' for cell 'CISC24HW_i/AccumReg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Arith_Unit_0_0/CISC24HW_Arith_Unit_0_0.dcp' for cell 'CISC24HW_i/Arith_Unit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_BranchUnit_0_0/CISC24HW_BranchUnit_0_0.dcp' for cell 'CISC24HW_i/BranchUnit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_DecodeUnit_0_0/CISC24HW_DecodeUnit_0_0.dcp' for cell 'CISC24HW_i/DecodeUnit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Demux1to2_0_0/CISC24HW_Demux1to2_0_0.dcp' for cell 'CISC24HW_i/Demux1to2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_DynamicMux_1_0/CISC24HW_DynamicMux_1_0.dcp' for cell 'CISC24HW_i/DynamicMux_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ExecReg_0_0/CISC24HW_ExecReg_0_0.dcp' for cell 'CISC24HW_i/ExecReg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_FSMController_0_0/CISC24HW_FSMController_0_0.dcp' for cell 'CISC24HW_i/FSMController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_InterruptHandler_0_0/CISC24HW_InterruptHandler_0_0.dcp' for cell 'CISC24HW_i/InterruptHandler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Logic_Unit_0_0/CISC24HW_Logic_Unit_0_0.dcp' for cell 'CISC24HW_i/Logic_Unit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_MUXALU_0_0/CISC24HW_MUXALU_0_0.dcp' for cell 'CISC24HW_i/MUXALU_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_MemDebugMux_0_0/CISC24HW_MemDebugMux_0_0.dcp' for cell 'CISC24HW_i/MemDebugMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Multiplier_VHDL_0_0/CISC24HW_Multiplier_VHDL_0_0.dcp' for cell 'CISC24HW_i/Multiplier_VHDL_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Mux2to1_0_0/CISC24HW_Mux2to1_0_0.dcp' for cell 'CISC24HW_i/Mux2to1_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Mux2to1_1_0/CISC24HW_Mux2to1_1_0.dcp' for cell 'CISC24HW_i/Mux2to1_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Mux2to1_0_1/CISC24HW_Mux2to1_0_1.dcp' for cell 'CISC24HW_i/Mux2to1_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Mux4to1_0_0/CISC24HW_Mux4to1_0_0.dcp' for cell 'CISC24HW_i/Mux4to1_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_PCAddressMux_0_0/CISC24HW_PCAddressMux_0_0.dcp' for cell 'CISC24HW_i/PCAddressMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_PCounter_0_0/CISC24HW_PCounter_0_0.dcp' for cell 'CISC24HW_i/PCounter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_PS2Timeout_0_0/CISC24HW_PS2Timeout_0_0.dcp' for cell 'CISC24HW_i/PS2Timeout_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RamAddAMux_0_0/CISC24HW_RamAddAMux_0_0.dcp' for cell 'CISC24HW_i/RamAddAMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RamAddBMux_0_0/CISC24HW_RamAddBMux_0_0.dcp' for cell 'CISC24HW_i/RamAddBMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RamDataMux_0_0/CISC24HW_RamDataMux_0_0.dcp' for cell 'CISC24HW_i/RamDataMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RegDebugMux_0_0/CISC24HW_RegDebugMux_0_0.dcp' for cell 'CISC24HW_i/RegDebugMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RegSelMux_0_0/CISC24HW_RegSelMux_0_0.dcp' for cell 'CISC24HW_i/RegSelMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RegisterBank_0_0/CISC24HW_RegisterBank_0_0.dcp' for cell 'CISC24HW_i/RegisterBank_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ScanToAscii_0_0/CISC24HW_ScanToAscii_0_0.dcp' for cell 'CISC24HW_i/ScanToAscii_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_0_0/CISC24HW_blk_mem_gen_0_0.dcp' for cell 'CISC24HW_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_1_0/CISC24HW_blk_mem_gen_1_0.dcp' for cell 'CISC24HW_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_clockdivider18_0_0/CISC24HW_clockdivider18_0_0.dcp' for cell 'CISC24HW_i/clockdivider18_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_debugmux_0_0/CISC24HW_debugmux_0_0.dcp' for cell 'CISC24HW_i/debugmux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_decoder_0_0/CISC24HW_decoder_0_0.dcp' for cell 'CISC24HW_i/decoder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_divider_0_0/CISC24HW_divider_0_0.dcp' for cell 'CISC24HW_i/divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ps2Controller_0_0/CISC24HW_ps2Controller_0_0.dcp' for cell 'CISC24HW_i/ps2Controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_shiftregister_0_0/CISC24HW_shiftregister_0_0.dcp' for cell 'CISC24HW_i/shiftregister_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlconcat_0_0/CISC24HW_xlconcat_0_0.dcp' for cell 'CISC24HW_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_0_0/CISC24HW_xlslice_0_0.dcp' for cell 'CISC24HW_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_1_0/CISC24HW_xlslice_1_0.dcp' for cell 'CISC24HW_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_4/CISC24HW_xlslice_6_4.dcp' for cell 'CISC24HW_i/xlslice_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_5/CISC24HW_xlslice_6_5.dcp' for cell 'CISC24HW_i/xlslice_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_12_0/CISC24HW_xlslice_12_0.dcp' for cell 'CISC24HW_i/xlslice_12'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_2_0/CISC24HW_xlslice_2_0.dcp' for cell 'CISC24HW_i/xlslice_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_3_0/CISC24HW_xlslice_3_0.dcp' for cell 'CISC24HW_i/xlslice_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_0/CISC24HW_xlslice_6_0.dcp' for cell 'CISC24HW_i/xlslice_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_1/CISC24HW_xlslice_6_1.dcp' for cell 'CISC24HW_i/xlslice_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_2/CISC24HW_xlslice_6_2.dcp' for cell 'CISC24HW_i/xlslice_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_3/CISC24HW_xlslice_6_3.dcp' for cell 'CISC24HW_i/xlslice_9'
INFO: [Netlist 29-17] Analyzing 331 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1637.313 ; gain = 225.613
launch_runs impl_1 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1639.473 ; gain = 0.000
[Thu May  3 02:37:59 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3403] Dropping logic core with cellname:'u_ila_0' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:47:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:48:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:48:31
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:48:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:48:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:48:45
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-May-03 02:48:46
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:48:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:48:47
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:48:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:48:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:48:49
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:48:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:48:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:48:53
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 02:48:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtools 27-3312] Data read from hw_ila [hw_ila_1] is corrupted. Unable to upload waveform.
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2273.813 ; gain = 0.000
[Thu May  3 02:49:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu May  3 02:50:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
close_design
open_bd_design {C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Coe_File {c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_0_0/test.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_0_0/test.coe' provided. It will be converted relative to IP Instance files 'test.coe'
endgroup
reset_run synth_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Coe_File {c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_0_0/test.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_0_0/test.coe' provided. It will be converted relative to IP Instance files 'test.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ui/bd_e9a46247.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /clockdivider18_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /DecodeUnit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /PS2Timeout_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /BranchUnit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /FSMController_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
[Thu May  3 02:56:45 2018] Launched CISC24HW_blk_mem_gen_0_0_synth_1, synth_1...
Run output will be captured here:
CISC24HW_blk_mem_gen_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_blk_mem_gen_0_0_synth_1/runme.log
synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Thu May  3 02:56:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:04:00 . Memory (MB): peak = 2276.191 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd}
open_bd_design {C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Coe_File {c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_0_0/test.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_0_0/test.coe' provided. It will be converted relative to IP Instance files 'test.coe'
endgroup
save_bd_design
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /clockdivider18_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /DecodeUnit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /PS2Timeout_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /BranchUnit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /FSMController_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP CISC24HW_blk_mem_gen_0_0, cache-ID = 8e4804d4a4d768d3; cache size = 0.148 MB.
[Thu May  3 03:29:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:02:48 . Memory (MB): peak = 2295.141 ; gain = 12.141
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_0_0/test.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_0_0/test.coe' provided. It will be converted relative to IP Instance files 'test.coe'
endgroup
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ALUMuxB_0_0/CISC24HW_ALUMuxB_0_0.dcp' for cell 'CISC24HW_i/ALUMuxB_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ALU_Shift_Unit_0_0/CISC24HW_ALU_Shift_Unit_0_0.dcp' for cell 'CISC24HW_i/ALU_Shift_Unit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_AMAMux_0_0/CISC24HW_AMAMux_0_0.dcp' for cell 'CISC24HW_i/AMAMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_AccumReg_0_0/CISC24HW_AccumReg_0_0.dcp' for cell 'CISC24HW_i/AccumReg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Arith_Unit_0_0/CISC24HW_Arith_Unit_0_0.dcp' for cell 'CISC24HW_i/Arith_Unit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_BranchUnit_0_0/CISC24HW_BranchUnit_0_0.dcp' for cell 'CISC24HW_i/BranchUnit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_DecodeUnit_0_0/CISC24HW_DecodeUnit_0_0.dcp' for cell 'CISC24HW_i/DecodeUnit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Demux1to2_0_0/CISC24HW_Demux1to2_0_0.dcp' for cell 'CISC24HW_i/Demux1to2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_DynamicMux_1_0/CISC24HW_DynamicMux_1_0.dcp' for cell 'CISC24HW_i/DynamicMux_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ExecReg_0_0/CISC24HW_ExecReg_0_0.dcp' for cell 'CISC24HW_i/ExecReg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_FSMController_0_0/CISC24HW_FSMController_0_0.dcp' for cell 'CISC24HW_i/FSMController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_InterruptHandler_0_0/CISC24HW_InterruptHandler_0_0.dcp' for cell 'CISC24HW_i/InterruptHandler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Logic_Unit_0_0/CISC24HW_Logic_Unit_0_0.dcp' for cell 'CISC24HW_i/Logic_Unit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_MUXALU_0_0/CISC24HW_MUXALU_0_0.dcp' for cell 'CISC24HW_i/MUXALU_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_MemDebugMux_0_0/CISC24HW_MemDebugMux_0_0.dcp' for cell 'CISC24HW_i/MemDebugMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Multiplier_VHDL_0_0/CISC24HW_Multiplier_VHDL_0_0.dcp' for cell 'CISC24HW_i/Multiplier_VHDL_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Mux2to1_0_0/CISC24HW_Mux2to1_0_0.dcp' for cell 'CISC24HW_i/Mux2to1_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Mux2to1_1_0/CISC24HW_Mux2to1_1_0.dcp' for cell 'CISC24HW_i/Mux2to1_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Mux2to1_0_1/CISC24HW_Mux2to1_0_1.dcp' for cell 'CISC24HW_i/Mux2to1_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Mux4to1_0_0/CISC24HW_Mux4to1_0_0.dcp' for cell 'CISC24HW_i/Mux4to1_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_PCAddressMux_0_0/CISC24HW_PCAddressMux_0_0.dcp' for cell 'CISC24HW_i/PCAddressMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_PCounter_0_0/CISC24HW_PCounter_0_0.dcp' for cell 'CISC24HW_i/PCounter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_PS2Timeout_0_0/CISC24HW_PS2Timeout_0_0.dcp' for cell 'CISC24HW_i/PS2Timeout_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RamAddAMux_0_0/CISC24HW_RamAddAMux_0_0.dcp' for cell 'CISC24HW_i/RamAddAMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RamAddBMux_0_0/CISC24HW_RamAddBMux_0_0.dcp' for cell 'CISC24HW_i/RamAddBMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RamDataMux_0_0/CISC24HW_RamDataMux_0_0.dcp' for cell 'CISC24HW_i/RamDataMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RegDebugMux_0_0/CISC24HW_RegDebugMux_0_0.dcp' for cell 'CISC24HW_i/RegDebugMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RegSelMux_0_0/CISC24HW_RegSelMux_0_0.dcp' for cell 'CISC24HW_i/RegSelMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RegisterBank_0_0/CISC24HW_RegisterBank_0_0.dcp' for cell 'CISC24HW_i/RegisterBank_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ScanToAscii_0_0/CISC24HW_ScanToAscii_0_0.dcp' for cell 'CISC24HW_i/ScanToAscii_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_0_0/CISC24HW_blk_mem_gen_0_0.dcp' for cell 'CISC24HW_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_1_0/CISC24HW_blk_mem_gen_1_0.dcp' for cell 'CISC24HW_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_clockdivider18_0_0/CISC24HW_clockdivider18_0_0.dcp' for cell 'CISC24HW_i/clockdivider18_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_debugmux_0_0/CISC24HW_debugmux_0_0.dcp' for cell 'CISC24HW_i/debugmux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_decoder_0_0/CISC24HW_decoder_0_0.dcp' for cell 'CISC24HW_i/decoder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_divider_0_0/CISC24HW_divider_0_0.dcp' for cell 'CISC24HW_i/divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ps2Controller_0_0/CISC24HW_ps2Controller_0_0.dcp' for cell 'CISC24HW_i/ps2Controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_shiftregister_0_0/CISC24HW_shiftregister_0_0.dcp' for cell 'CISC24HW_i/shiftregister_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlconcat_0_0/CISC24HW_xlconcat_0_0.dcp' for cell 'CISC24HW_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_0_0/CISC24HW_xlslice_0_0.dcp' for cell 'CISC24HW_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_1_0/CISC24HW_xlslice_1_0.dcp' for cell 'CISC24HW_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_4/CISC24HW_xlslice_6_4.dcp' for cell 'CISC24HW_i/xlslice_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_5/CISC24HW_xlslice_6_5.dcp' for cell 'CISC24HW_i/xlslice_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_12_0/CISC24HW_xlslice_12_0.dcp' for cell 'CISC24HW_i/xlslice_12'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_2_0/CISC24HW_xlslice_2_0.dcp' for cell 'CISC24HW_i/xlslice_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_3_0/CISC24HW_xlslice_3_0.dcp' for cell 'CISC24HW_i/xlslice_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_0/CISC24HW_xlslice_6_0.dcp' for cell 'CISC24HW_i/xlslice_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_1/CISC24HW_xlslice_6_1.dcp' for cell 'CISC24HW_i/xlslice_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_2/CISC24HW_xlslice_6_2.dcp' for cell 'CISC24HW_i/xlslice_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_3/CISC24HW_xlslice_6_3.dcp' for cell 'CISC24HW_i/xlslice_9'
INFO: [Netlist 29-17] Analyzing 331 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -hierarchical -filter {TYPE == "GLOBAL_CLOCK"}'.
WARNING: [Coretcl 2-1122] No objects found.
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list CLK_IBUF ]]
set_property port_width 24 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {CISC24HW_i/ALUMuxB_0_Dout[0]} {CISC24HW_i/ALUMuxB_0_Dout[1]} {CISC24HW_i/ALUMuxB_0_Dout[2]} {CISC24HW_i/ALUMuxB_0_Dout[3]} {CISC24HW_i/ALUMuxB_0_Dout[4]} {CISC24HW_i/ALUMuxB_0_Dout[5]} {CISC24HW_i/ALUMuxB_0_Dout[6]} {CISC24HW_i/ALUMuxB_0_Dout[7]} {CISC24HW_i/ALUMuxB_0_Dout[8]} {CISC24HW_i/ALUMuxB_0_Dout[9]} {CISC24HW_i/ALUMuxB_0_Dout[10]} {CISC24HW_i/ALUMuxB_0_Dout[11]} {CISC24HW_i/ALUMuxB_0_Dout[12]} {CISC24HW_i/ALUMuxB_0_Dout[13]} {CISC24HW_i/ALUMuxB_0_Dout[14]} {CISC24HW_i/ALUMuxB_0_Dout[15]} {CISC24HW_i/ALUMuxB_0_Dout[16]} {CISC24HW_i/ALUMuxB_0_Dout[17]} {CISC24HW_i/ALUMuxB_0_Dout[18]} {CISC24HW_i/ALUMuxB_0_Dout[19]} {CISC24HW_i/ALUMuxB_0_Dout[20]} {CISC24HW_i/ALUMuxB_0_Dout[21]} {CISC24HW_i/ALUMuxB_0_Dout[22]} {CISC24HW_i/ALUMuxB_0_Dout[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {CISC24HW_i/AccumReg_0_Accum_Out[0]} {CISC24HW_i/AccumReg_0_Accum_Out[1]} {CISC24HW_i/AccumReg_0_Accum_Out[2]} {CISC24HW_i/AccumReg_0_Accum_Out[3]} {CISC24HW_i/AccumReg_0_Accum_Out[4]} {CISC24HW_i/AccumReg_0_Accum_Out[5]} {CISC24HW_i/AccumReg_0_Accum_Out[6]} {CISC24HW_i/AccumReg_0_Accum_Out[7]} {CISC24HW_i/AccumReg_0_Accum_Out[8]} {CISC24HW_i/AccumReg_0_Accum_Out[9]} {CISC24HW_i/AccumReg_0_Accum_Out[10]} {CISC24HW_i/AccumReg_0_Accum_Out[11]} {CISC24HW_i/AccumReg_0_Accum_Out[12]} {CISC24HW_i/AccumReg_0_Accum_Out[13]} {CISC24HW_i/AccumReg_0_Accum_Out[14]} {CISC24HW_i/AccumReg_0_Accum_Out[15]} {CISC24HW_i/AccumReg_0_Accum_Out[16]} {CISC24HW_i/AccumReg_0_Accum_Out[17]} {CISC24HW_i/AccumReg_0_Accum_Out[18]} {CISC24HW_i/AccumReg_0_Accum_Out[19]} {CISC24HW_i/AccumReg_0_Accum_Out[20]} {CISC24HW_i/AccumReg_0_Accum_Out[21]} {CISC24HW_i/AccumReg_0_Accum_Out[22]} {CISC24HW_i/AccumReg_0_Accum_Out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {CISC24HW_i/ExecReg_0_DoutA[0]} {CISC24HW_i/ExecReg_0_DoutA[1]} {CISC24HW_i/ExecReg_0_DoutA[2]} {CISC24HW_i/ExecReg_0_DoutA[3]} {CISC24HW_i/ExecReg_0_DoutA[4]} {CISC24HW_i/ExecReg_0_DoutA[5]} {CISC24HW_i/ExecReg_0_DoutA[6]} {CISC24HW_i/ExecReg_0_DoutA[7]} {CISC24HW_i/ExecReg_0_DoutA[8]} {CISC24HW_i/ExecReg_0_DoutA[9]} {CISC24HW_i/ExecReg_0_DoutA[10]} {CISC24HW_i/ExecReg_0_DoutA[11]} {CISC24HW_i/ExecReg_0_DoutA[12]} {CISC24HW_i/ExecReg_0_DoutA[13]} {CISC24HW_i/ExecReg_0_DoutA[14]} {CISC24HW_i/ExecReg_0_DoutA[15]} {CISC24HW_i/ExecReg_0_DoutA[16]} {CISC24HW_i/ExecReg_0_DoutA[17]} {CISC24HW_i/ExecReg_0_DoutA[18]} {CISC24HW_i/ExecReg_0_DoutA[19]} {CISC24HW_i/ExecReg_0_DoutA[20]} {CISC24HW_i/ExecReg_0_DoutA[21]} {CISC24HW_i/ExecReg_0_DoutA[22]} {CISC24HW_i/ExecReg_0_DoutA[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {CISC24HW_i/ExecReg_0_DoutB[0]} {CISC24HW_i/ExecReg_0_DoutB[1]} {CISC24HW_i/ExecReg_0_DoutB[2]} {CISC24HW_i/ExecReg_0_DoutB[3]} {CISC24HW_i/ExecReg_0_DoutB[4]} {CISC24HW_i/ExecReg_0_DoutB[5]} {CISC24HW_i/ExecReg_0_DoutB[6]} {CISC24HW_i/ExecReg_0_DoutB[7]} {CISC24HW_i/ExecReg_0_DoutB[8]} {CISC24HW_i/ExecReg_0_DoutB[9]} {CISC24HW_i/ExecReg_0_DoutB[10]} {CISC24HW_i/ExecReg_0_DoutB[11]} {CISC24HW_i/ExecReg_0_DoutB[12]} {CISC24HW_i/ExecReg_0_DoutB[13]} {CISC24HW_i/ExecReg_0_DoutB[14]} {CISC24HW_i/ExecReg_0_DoutB[15]} {CISC24HW_i/ExecReg_0_DoutB[16]} {CISC24HW_i/ExecReg_0_DoutB[17]} {CISC24HW_i/ExecReg_0_DoutB[18]} {CISC24HW_i/ExecReg_0_DoutB[19]} {CISC24HW_i/ExecReg_0_DoutB[20]} {CISC24HW_i/ExecReg_0_DoutB[21]} {CISC24HW_i/ExecReg_0_DoutB[22]} {CISC24HW_i/ExecReg_0_DoutB[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {CISC24HW_i/blk_mem_gen_0_douta[0]} {CISC24HW_i/blk_mem_gen_0_douta[1]} {CISC24HW_i/blk_mem_gen_0_douta[2]} {CISC24HW_i/blk_mem_gen_0_douta[3]} {CISC24HW_i/blk_mem_gen_0_douta[4]} {CISC24HW_i/blk_mem_gen_0_douta[5]} {CISC24HW_i/blk_mem_gen_0_douta[6]} {CISC24HW_i/blk_mem_gen_0_douta[7]} {CISC24HW_i/blk_mem_gen_0_douta[8]} {CISC24HW_i/blk_mem_gen_0_douta[9]} {CISC24HW_i/blk_mem_gen_0_douta[10]} {CISC24HW_i/blk_mem_gen_0_douta[11]} {CISC24HW_i/blk_mem_gen_0_douta[12]} {CISC24HW_i/blk_mem_gen_0_douta[13]} {CISC24HW_i/blk_mem_gen_0_douta[14]} {CISC24HW_i/blk_mem_gen_0_douta[15]} {CISC24HW_i/blk_mem_gen_0_douta[16]} {CISC24HW_i/blk_mem_gen_0_douta[17]} {CISC24HW_i/blk_mem_gen_0_douta[18]} {CISC24HW_i/blk_mem_gen_0_douta[19]} {CISC24HW_i/blk_mem_gen_0_douta[20]} {CISC24HW_i/blk_mem_gen_0_douta[21]} {CISC24HW_i/blk_mem_gen_0_douta[22]} {CISC24HW_i/blk_mem_gen_0_douta[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {CISC24HW_i/PCounter_0_Address[0]} {CISC24HW_i/PCounter_0_Address[1]} {CISC24HW_i/PCounter_0_Address[2]} {CISC24HW_i/PCounter_0_Address[3]} {CISC24HW_i/PCounter_0_Address[4]} {CISC24HW_i/PCounter_0_Address[5]} {CISC24HW_i/PCounter_0_Address[6]} {CISC24HW_i/PCounter_0_Address[7]} {CISC24HW_i/PCounter_0_Address[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {CISC24HW_i/RegSelMux_0_OutA[0]} {CISC24HW_i/RegSelMux_0_OutA[1]} {CISC24HW_i/RegSelMux_0_OutA[2]} {CISC24HW_i/RegSelMux_0_OutA[3]} {CISC24HW_i/RegSelMux_0_OutA[4]} {CISC24HW_i/RegSelMux_0_OutA[5]} {CISC24HW_i/RegSelMux_0_OutA[6]} {CISC24HW_i/RegSelMux_0_OutA[7]} {CISC24HW_i/RegSelMux_0_OutA[8]} {CISC24HW_i/RegSelMux_0_OutA[9]} {CISC24HW_i/RegSelMux_0_OutA[10]} {CISC24HW_i/RegSelMux_0_OutA[11]} {CISC24HW_i/RegSelMux_0_OutA[12]} {CISC24HW_i/RegSelMux_0_OutA[13]} {CISC24HW_i/RegSelMux_0_OutA[14]} {CISC24HW_i/RegSelMux_0_OutA[15]} {CISC24HW_i/RegSelMux_0_OutA[16]} {CISC24HW_i/RegSelMux_0_OutA[17]} {CISC24HW_i/RegSelMux_0_OutA[18]} {CISC24HW_i/RegSelMux_0_OutA[19]} {CISC24HW_i/RegSelMux_0_OutA[20]} {CISC24HW_i/RegSelMux_0_OutA[21]} {CISC24HW_i/RegSelMux_0_OutA[22]} {CISC24HW_i/RegSelMux_0_OutA[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {CISC24HW_i/FSMController_0_RamAddSelB[0]} {CISC24HW_i/FSMController_0_RamAddSelB[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {CISC24HW_i/Mux2to1_0_Dout[0]} {CISC24HW_i/Mux2to1_0_Dout[1]} {CISC24HW_i/Mux2to1_0_Dout[2]} {CISC24HW_i/Mux2to1_0_Dout[3]} {CISC24HW_i/Mux2to1_0_Dout[4]} {CISC24HW_i/Mux2to1_0_Dout[5]} {CISC24HW_i/Mux2to1_0_Dout[6]} {CISC24HW_i/Mux2to1_0_Dout[7]} {CISC24HW_i/Mux2to1_0_Dout[8]} {CISC24HW_i/Mux2to1_0_Dout[9]} {CISC24HW_i/Mux2to1_0_Dout[10]} {CISC24HW_i/Mux2to1_0_Dout[11]} {CISC24HW_i/Mux2to1_0_Dout[12]} {CISC24HW_i/Mux2to1_0_Dout[13]} {CISC24HW_i/Mux2to1_0_Dout[14]} {CISC24HW_i/Mux2to1_0_Dout[15]} {CISC24HW_i/Mux2to1_0_Dout[16]} {CISC24HW_i/Mux2to1_0_Dout[17]} {CISC24HW_i/Mux2to1_0_Dout[18]} {CISC24HW_i/Mux2to1_0_Dout[19]} {CISC24HW_i/Mux2to1_0_Dout[20]} {CISC24HW_i/Mux2to1_0_Dout[21]} {CISC24HW_i/Mux2to1_0_Dout[22]} {CISC24HW_i/Mux2to1_0_Dout[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {CISC24HW_i/RegSelMux_0_OutB[0]} {CISC24HW_i/RegSelMux_0_OutB[1]} {CISC24HW_i/RegSelMux_0_OutB[2]} {CISC24HW_i/RegSelMux_0_OutB[3]} {CISC24HW_i/RegSelMux_0_OutB[4]} {CISC24HW_i/RegSelMux_0_OutB[5]} {CISC24HW_i/RegSelMux_0_OutB[6]} {CISC24HW_i/RegSelMux_0_OutB[7]} {CISC24HW_i/RegSelMux_0_OutB[8]} {CISC24HW_i/RegSelMux_0_OutB[9]} {CISC24HW_i/RegSelMux_0_OutB[10]} {CISC24HW_i/RegSelMux_0_OutB[11]} {CISC24HW_i/RegSelMux_0_OutB[12]} {CISC24HW_i/RegSelMux_0_OutB[13]} {CISC24HW_i/RegSelMux_0_OutB[14]} {CISC24HW_i/RegSelMux_0_OutB[15]} {CISC24HW_i/RegSelMux_0_OutB[16]} {CISC24HW_i/RegSelMux_0_OutB[17]} {CISC24HW_i/RegSelMux_0_OutB[18]} {CISC24HW_i/RegSelMux_0_OutB[19]} {CISC24HW_i/RegSelMux_0_OutB[20]} {CISC24HW_i/RegSelMux_0_OutB[21]} {CISC24HW_i/RegSelMux_0_OutB[22]} {CISC24HW_i/RegSelMux_0_OutB[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {CISC24HW_i/MUXALU_0_ALU_OUT[0]} {CISC24HW_i/MUXALU_0_ALU_OUT[1]} {CISC24HW_i/MUXALU_0_ALU_OUT[2]} {CISC24HW_i/MUXALU_0_ALU_OUT[3]} {CISC24HW_i/MUXALU_0_ALU_OUT[4]} {CISC24HW_i/MUXALU_0_ALU_OUT[5]} {CISC24HW_i/MUXALU_0_ALU_OUT[6]} {CISC24HW_i/MUXALU_0_ALU_OUT[7]} {CISC24HW_i/MUXALU_0_ALU_OUT[8]} {CISC24HW_i/MUXALU_0_ALU_OUT[9]} {CISC24HW_i/MUXALU_0_ALU_OUT[10]} {CISC24HW_i/MUXALU_0_ALU_OUT[11]} {CISC24HW_i/MUXALU_0_ALU_OUT[12]} {CISC24HW_i/MUXALU_0_ALU_OUT[13]} {CISC24HW_i/MUXALU_0_ALU_OUT[14]} {CISC24HW_i/MUXALU_0_ALU_OUT[15]} {CISC24HW_i/MUXALU_0_ALU_OUT[16]} {CISC24HW_i/MUXALU_0_ALU_OUT[17]} {CISC24HW_i/MUXALU_0_ALU_OUT[18]} {CISC24HW_i/MUXALU_0_ALU_OUT[19]} {CISC24HW_i/MUXALU_0_ALU_OUT[20]} {CISC24HW_i/MUXALU_0_ALU_OUT[21]} {CISC24HW_i/MUXALU_0_ALU_OUT[22]} {CISC24HW_i/MUXALU_0_ALU_OUT[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {CISC24HW_i/FSMController_0_SBSel[0]} {CISC24HW_i/FSMController_0_SBSel[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {CISC24HW_i/RegisterBank_0_DoutA[0]} {CISC24HW_i/RegisterBank_0_DoutA[1]} {CISC24HW_i/RegisterBank_0_DoutA[2]} {CISC24HW_i/RegisterBank_0_DoutA[3]} {CISC24HW_i/RegisterBank_0_DoutA[4]} {CISC24HW_i/RegisterBank_0_DoutA[5]} {CISC24HW_i/RegisterBank_0_DoutA[6]} {CISC24HW_i/RegisterBank_0_DoutA[7]} {CISC24HW_i/RegisterBank_0_DoutA[8]} {CISC24HW_i/RegisterBank_0_DoutA[9]} {CISC24HW_i/RegisterBank_0_DoutA[10]} {CISC24HW_i/RegisterBank_0_DoutA[11]} {CISC24HW_i/RegisterBank_0_DoutA[12]} {CISC24HW_i/RegisterBank_0_DoutA[13]} {CISC24HW_i/RegisterBank_0_DoutA[14]} {CISC24HW_i/RegisterBank_0_DoutA[15]} {CISC24HW_i/RegisterBank_0_DoutA[16]} {CISC24HW_i/RegisterBank_0_DoutA[17]} {CISC24HW_i/RegisterBank_0_DoutA[18]} {CISC24HW_i/RegisterBank_0_DoutA[19]} {CISC24HW_i/RegisterBank_0_DoutA[20]} {CISC24HW_i/RegisterBank_0_DoutA[21]} {CISC24HW_i/RegisterBank_0_DoutA[22]} {CISC24HW_i/RegisterBank_0_DoutA[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {CISC24HW_i/FSMController_0_RegWriteSel[0]} {CISC24HW_i/FSMController_0_RegWriteSel[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {CISC24HW_i/FSMController_0_RamAddSelA[0]} {CISC24HW_i/FSMController_0_RamAddSelA[1]} {CISC24HW_i/FSMController_0_RamAddSelA[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list CISC24HW_i/FSMController_0_AccumEn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list CISC24HW_i/FSMController_0_ALUSELB ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list CISC24HW_i/FSMController_0_ExecEn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list CISC24HW_i/FSMController_0_IRWrite ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list CISC24HW_i/FSMController_0_Lprom ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list CISC24HW_i/FSMController_0_PCEN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list CISC24HW_i/FSMController_0_PCINC ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list CISC24HW_i/FSMController_0_RamWA ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list CISC24HW_i/FSMController_0_RamWB ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list CISC24HW_i/FSMController_0_RegEn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list CISC24HW_i/FSMController_0_RegRead ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list CISC24HW_i/FSMController_0_RegWA ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list CISC24HW_i/FSMController_0_RegWB ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list CISC24HW_i/ps2Controller_0_WriteEn ]]
save_bd_design
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2502.551 ; gain = 0.000
[Thu May  3 03:45:15 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:01:31 . Memory (MB): peak = 2505.875 ; gain = 3.324
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 03:54:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-03 03:54:34
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 03:56:45
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-03 03:56:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 03:57:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-03 03:57:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 03:57:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-03 03:57:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
update_module_reference {CISC24HW_FSMController_0_0 ControlUnit_FSMController_0_0}
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Adding cell -- xilinx.com:module_ref:DecodeUnit:1.0 - DecodeUnit_0
Adding cell -- xilinx.com:module_ref:FSMController:1.0 - FSMController_0
Successfully read diagram <ControlUnit> from BD file <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd>
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:01:37 . Memory (MB): peak = 2514.164 ; gain = 5.672
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /clockdivider18_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /DecodeUnit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /PS2Timeout_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /BranchUnit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  3 04:02:55 2018] Launched CISC24HW_FSMController_0_0_synth_1, synth_1...
Run output will be captured here:
CISC24HW_FSMController_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1/runme.log
synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Thu May  3 04:02:55 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:02:51 . Memory (MB): peak = 2577.016 ; gain = 58.785
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 04:34:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-03 04:34:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 04:35:23
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes CISC24HW_i/FSMController_0_PCINC -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 04:36:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-03 04:36:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CISC24HW_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24HW_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24_blk_mem_gen_0_0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/romint.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CISC24HW_wrapper_vlog.prj"
"xvhdl --incr --relax -prj CISC24HW_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CISC24HW_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 71f8400b339e4e2d9b46937fa712c29c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L xlconcat_v2_1_1 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CISC24HW_wrapper_behav xil_defaultlib.CISC24HW_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALUMuxB [alumuxb_default]
Compiling architecture cisc24hw_alumuxb_0_0_arch of entity xil_defaultlib.CISC24HW_ALUMuxB_0_0 [cisc24hw_alumuxb_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.ALU_Shift_Unit [alu_shift_unit_default]
Compiling architecture cisc24hw_alu_shift_unit_0_0_arch of entity xil_defaultlib.CISC24HW_ALU_Shift_Unit_0_0 [cisc24hw_alu_shift_unit_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AMAMux [amamux_default]
Compiling architecture cisc24hw_amamux_0_0_arch of entity xil_defaultlib.CISC24HW_AMAMux_0_0 [cisc24hw_amamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.AccumReg [accumreg_default]
Compiling architecture cisc24hw_accumreg_0_0_arch of entity xil_defaultlib.CISC24HW_AccumReg_0_0 [cisc24hw_accumreg_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.Arith_Unit [arith_unit_default]
Compiling architecture cisc24hw_arith_unit_0_0_arch of entity xil_defaultlib.CISC24HW_Arith_Unit_0_0 [cisc24hw_arith_unit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.BranchUnit [branchunit_default]
Compiling architecture cisc24hw_branchunit_0_0_arch of entity xil_defaultlib.CISC24HW_BranchUnit_0_0 [cisc24hw_branchunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DecodeUnit [decodeunit_default]
Compiling architecture cisc24hw_decodeunit_0_0_arch of entity xil_defaultlib.CISC24HW_DecodeUnit_0_0 [cisc24hw_decodeunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Demux1to2 [demux1to2_default]
Compiling architecture cisc24hw_demux1to2_0_0_arch of entity xil_defaultlib.CISC24HW_Demux1to2_0_0 [cisc24hw_demux1to2_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DynamicMux [dynamicmux_default]
Compiling architecture cisc24hw_dynamicmux_1_0_arch of entity xil_defaultlib.CISC24HW_DynamicMux_1_0 [cisc24hw_dynamicmux_1_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ExecReg [execreg_default]
Compiling architecture cisc24hw_execreg_0_0_arch of entity xil_defaultlib.CISC24HW_ExecReg_0_0 [cisc24hw_execreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMController [fsmcontroller_default]
Compiling architecture cisc24hw_fsmcontroller_0_0_arch of entity xil_defaultlib.CISC24HW_FSMController_0_0 [cisc24hw_fsmcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.InterruptHandler [interrupthandler_default]
Compiling architecture cisc24hw_interrupthandler_0_0_arch of entity xil_defaultlib.CISC24HW_InterruptHandler_0_0 [cisc24hw_interrupthandler_0_0_de...]
Compiling architecture combinational of entity xil_defaultlib.Logic_Unit [logic_unit_default]
Compiling architecture cisc24hw_logic_unit_0_0_arch of entity xil_defaultlib.CISC24HW_Logic_Unit_0_0 [cisc24hw_logic_unit_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.MUXALU [muxalu_default]
Compiling architecture cisc24hw_muxalu_0_0_arch of entity xil_defaultlib.CISC24HW_MUXALU_0_0 [cisc24hw_muxalu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDebugMux [memdebugmux_default]
Compiling architecture cisc24hw_memdebugmux_0_0_arch of entity xil_defaultlib.CISC24HW_MemDebugMux_0_0 [cisc24hw_memdebugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_VHDL [multiplier_vhdl_default]
Compiling architecture cisc24hw_multiplier_vhdl_0_0_arch of entity xil_defaultlib.CISC24HW_Multiplier_VHDL_0_0 [cisc24hw_multiplier_vhdl_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cisc24hw_mux2to1_0_0_arch of entity xil_defaultlib.CISC24HW_Mux2to1_0_0 [cisc24hw_mux2to1_0_0_default]
Compiling architecture cisc24hw_mux2to1_1_0_arch of entity xil_defaultlib.CISC24HW_Mux2to1_1_0 [cisc24hw_mux2to1_1_0_default]
Compiling architecture cisc24hw_mux2to1_0_1_arch of entity xil_defaultlib.CISC24HW_Mux2to1_0_1 [cisc24hw_mux2to1_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux4to1 [mux4to1_default]
Compiling architecture cisc24hw_mux4to1_0_0_arch of entity xil_defaultlib.CISC24HW_Mux4to1_0_0 [cisc24hw_mux4to1_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAddressMux [pcaddressmux_default]
Compiling architecture cisc24hw_pcaddressmux_0_0_arch of entity xil_defaultlib.CISC24HW_PCAddressMux_0_0 [cisc24hw_pcaddressmux_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.PCounter [pcounter_default]
Compiling architecture cisc24hw_pcounter_0_0_arch of entity xil_defaultlib.CISC24HW_PCounter_0_0 [cisc24hw_pcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PS2Timeout [ps2timeout_default]
Compiling architecture cisc24hw_ps2timeout_0_0_arch of entity xil_defaultlib.CISC24HW_PS2Timeout_0_0 [cisc24hw_ps2timeout_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamAddAMux [ramaddamux_default]
Compiling architecture cisc24hw_ramaddamux_0_0_arch of entity xil_defaultlib.CISC24HW_RamAddAMux_0_0 [cisc24hw_ramaddamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamAddBMux [ramaddbmux_default]
Compiling architecture cisc24hw_ramaddbmux_0_0_arch of entity xil_defaultlib.CISC24HW_RamAddBMux_0_0 [cisc24hw_ramaddbmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamDataMux [ramdatamux_default]
Compiling architecture cisc24hw_ramdatamux_0_0_arch of entity xil_defaultlib.CISC24HW_RamDataMux_0_0 [cisc24hw_ramdatamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegDebugMux [regdebugmux_default]
Compiling architecture cisc24hw_regdebugmux_0_0_arch of entity xil_defaultlib.CISC24HW_RegDebugMux_0_0 [cisc24hw_regdebugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegSelMux [regselmux_default]
Compiling architecture cisc24hw_regselmux_0_0_arch of entity xil_defaultlib.CISC24HW_RegSelMux_0_0 [cisc24hw_regselmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank [registerbank_default]
Compiling architecture cisc24hw_registerbank_0_0_arch of entity xil_defaultlib.CISC24HW_RegisterBank_0_0 [cisc24hw_registerbank_0_0_defaul...]
Compiling architecture dataflow of entity xil_defaultlib.ScanToAscii [scantoascii_default]
Compiling architecture cisc24hw_scantoascii_0_0_arch of entity xil_defaultlib.CISC24HW_ScanToAscii_0_0 [cisc24hw_scantoascii_0_0_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CISC24HW_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CISC24HW_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.clockdivider18 [clockdivider18_default]
Compiling architecture cisc24hw_clockdivider18_0_0_arch of entity xil_defaultlib.CISC24HW_clockdivider18_0_0 [cisc24hw_clockdivider18_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.debugmux [debugmux_default]
Compiling architecture cisc24hw_debugmux_0_0_arch of entity xil_defaultlib.CISC24HW_debugmux_0_0 [cisc24hw_debugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture cisc24hw_decoder_0_0_arch of entity xil_defaultlib.CISC24HW_decoder_0_0 [cisc24hw_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture cisc24hw_divider_0_0_arch of entity xil_defaultlib.CISC24HW_divider_0_0 [cisc24hw_divider_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ps2Controller [ps2controller_default]
Compiling architecture cisc24hw_ps2controller_0_0_arch of entity xil_defaultlib.CISC24HW_ps2Controller_0_0 [cisc24hw_ps2controller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.shiftregister [shiftregister_default]
Compiling architecture cisc24hw_shiftregister_0_0_arch of entity xil_defaultlib.CISC24HW_shiftregister_0_0 [cisc24hw_shiftregister_0_0_defau...]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.CISC24HW_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_1_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_4
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_12_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_2_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_3_0
Compiling module xil_defaultlib.CISC24HW_xlslice_6_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_2
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_3
Compiling architecture structure of entity xil_defaultlib.CISC24HW [cisc24hw_default]
Compiling architecture structure of entity xil_defaultlib.cisc24hw_wrapper
Built simulation snapshot CISC24HW_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2611.363 ; gain = 0.051
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CISC24HW_wrapper_behav -key {Behavioral:sim_1:Functional:CISC24HW_wrapper} -tclbatch {CISC24HW_wrapper.tcl} -view {C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg
source CISC24HW_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CISC24HW_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2648.203 ; gain = 39.371
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/CISC24HW_wrapper/DebugSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Rst} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Sel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/DinSw} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/RegSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 6250000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 6350000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 31650000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 31750000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 04:40:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-03 04:40:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May  3 04:41:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Common 17-70] Application Exception: CORE_LOCATION mismatch
probe_1=1:0-0 (CISC24HW_i/ALUMuxB_0_Dout[23:0])
probe_2=uuid_23E7D65A79BC59F7BC47406C1714DFAE (CISC24HW_i/ExecReg_0_DoutB[23:0])
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 04:42:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-03 04:42:59
ERROR: [Common 17-70] Application Exception: CORE_LOCATION mismatch
probe_1=1:0-0 (CISC24HW_i/ALUMuxB_0_Dout[23:0])
probe_2=uuid_23E7D65A79BC59F7BC47406C1714DFAE (CISC24HW_i/ExecReg_0_DoutB[23:0])
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Common 17-70] Application Exception: CORE_LOCATION mismatch
probe_1=1:0-0 (CISC24HW_i/ALUMuxB_0_Dout[23:0])
probe_2=uuid_23E7D65A79BC59F7BC47406C1714DFAE (CISC24HW_i/ExecReg_0_DoutB[23:0])
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May  3 04:43:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
open_bd_design {C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Common 17-70] Application Exception: CORE_LOCATION mismatch
probe_1=1:0-0 (CISC24HW_i/ALUMuxB_0_Dout[23:0])
probe_2=uuid_23E7D65A79BC59F7BC47406C1714DFAE (CISC24HW_i/ExecReg_0_DoutB[23:0])
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 04:44:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-03 04:44:43
ERROR: [Common 17-70] Application Exception: CORE_LOCATION mismatch
probe_1=1:0-0 (CISC24HW_i/ALUMuxB_0_Dout[23:0])
probe_2=uuid_23E7D65A79BC59F7BC47406C1714DFAE (CISC24HW_i/ExecReg_0_DoutB[23:0])
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 04:44:50
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-03 04:44:50
ERROR: [Common 17-70] Application Exception: CORE_LOCATION mismatch
probe_1=1:0-0 (CISC24HW_i/ALUMuxB_0_Dout[23:0])
probe_2=uuid_23E7D65A79BC59F7BC47406C1714DFAE (CISC24HW_i/ExecReg_0_DoutB[23:0])
update_module_reference {CISC24HW_FSMController_0_0 ControlUnit_FSMController_0_0}
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:01:37 . Memory (MB): peak = 2677.477 ; gain = 0.000
update_module_reference {CISC24HW_FSMController_0_0 ControlUnit_FSMController_0_0}
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [IP_Flow 19-3571] IP 'CISC24HW_FSMController_0_0' is restricted:
* Detected changes to module reference file(s).
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:02:04 . Memory (MB): peak = 2677.477 ; gain = 0.000
update_module_reference CISC24HW_FSMController_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:01:33 . Memory (MB): peak = 2849.504 ; gain = 172.027
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_0_0/romint.coe}] [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_0_0/romint.coe' provided. It will be converted relative to IP Instance files 'romint.coe'
endgroup
update_module_reference {CISC24HW_FSMController_0_0 ControlUnit_FSMController_0_0}
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:01:34 . Memory (MB): peak = 2885.234 ; gain = 0.000
update_module_reference {CISC24HW_FSMController_0_0 ControlUnit_FSMController_0_0}
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [IP_Flow 19-3571] IP 'ControlUnit_FSMController_0_0' is restricted:
* Detected changes to module reference file(s).
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
update_module_reference: Time (s): cpu = 00:00:15 ; elapsed = 00:02:53 . Memory (MB): peak = 2885.234 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
ERROR: [BD 41-1698] Source file(s) change detected for reference-cells in block-design 'CISC24HW'. 
Please update source file(s) for these cells as per recommendations, if required. After that refresh these reference-cells in this block-design.

List of reference-cells which need to be refreshed are:
 * /FSMController_0
	Detected change in top-Hdl file for block-Hdl based cell.

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
open_bd_design {C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd}
update_module_reference CISC24HW_FSMController_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /clockdivider18_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /DecodeUnit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /PS2Timeout_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /BranchUnit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  3 05:12:10 2018] Launched CISC24HW_blk_mem_gen_0_0_synth_1, CISC24HW_FSMController_0_0_synth_1, synth_1...
Run output will be captured here:
CISC24HW_blk_mem_gen_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_blk_mem_gen_0_0_synth_1/runme.log
CISC24HW_FSMController_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1/runme.log
synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Thu May  3 05:12:11 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:03:10 . Memory (MB): peak = 2985.520 ; gain = 56.816
update_module_reference ControlUnit_FSMController_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:01:22 . Memory (MB): peak = 3011.188 ; gain = 6.441
update_module_reference CISC24HW_PS2Timeout_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_PS2Timeout_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded CISC24HW_PS2Timeout_0_0 from PS2Timeout_v1_0 1.0 to PS2Timeout_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:01:37 . Memory (MB): peak = 3024.355 ; gain = 13.168
update_module_reference {CISC24HW_DecodeUnit_0_0 ControlUnit_DecodeUnit_0_0}
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_DecodeUnit_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded CISC24HW_DecodeUnit_0_0 from DecodeUnit_v1_0 1.0 to DecodeUnit_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ui/bd_e9a46247.ui> 
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_DecodeUnit_0_0 from DecodeUnit_v1_0 1.0 to DecodeUnit_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ui/bd_92b2a3a1.ui> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:01:35 . Memory (MB): peak = 3031.551 ; gain = 7.195
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /clockdivider18_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /BranchUnit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  3 05:39:30 2018] Launched CISC24HW_PS2Timeout_0_0_synth_1, CISC24HW_DecodeUnit_0_0_synth_1, synth_1...
Run output will be captured here:
CISC24HW_PS2Timeout_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_PS2Timeout_0_0_synth_1/runme.log
CISC24HW_DecodeUnit_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_DecodeUnit_0_0_synth_1/runme.log
synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Thu May  3 05:39:30 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:02:50 . Memory (MB): peak = 3103.426 ; gain = 65.555
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
update_module_reference {CISC24HW_FSMController_0_0 ControlUnit_FSMController_0_0}
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ui/bd_e9a46247.ui> 
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ui/bd_92b2a3a1.ui> 
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:01:38 . Memory (MB): peak = 3199.730 ; gain = 6.090
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /clockdivider18_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /BranchUnit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  3 06:17:41 2018] Launched CISC24HW_FSMController_0_0_synth_1, synth_1...
Run output will be captured here:
CISC24HW_FSMController_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1/runme.log
synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Thu May  3 06:17:41 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:02:54 . Memory (MB): peak = 3261.316 ; gain = 60.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_bd_design {C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CISC24HW_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24HW_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/romint.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24_blk_mem_gen_0_0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CISC24HW_wrapper_vlog.prj"
"xvhdl --incr --relax -prj CISC24HW_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/DecodeUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DecodeUnit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/imports/Desktop/PS2Timeout.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PS2Timeout
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CISC24HW_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 71f8400b339e4e2d9b46937fa712c29c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L xlconcat_v2_1_1 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CISC24HW_wrapper_behav xil_defaultlib.CISC24HW_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALUMuxB [alumuxb_default]
Compiling architecture cisc24hw_alumuxb_0_0_arch of entity xil_defaultlib.CISC24HW_ALUMuxB_0_0 [cisc24hw_alumuxb_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.ALU_Shift_Unit [alu_shift_unit_default]
Compiling architecture cisc24hw_alu_shift_unit_0_0_arch of entity xil_defaultlib.CISC24HW_ALU_Shift_Unit_0_0 [cisc24hw_alu_shift_unit_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AMAMux [amamux_default]
Compiling architecture cisc24hw_amamux_0_0_arch of entity xil_defaultlib.CISC24HW_AMAMux_0_0 [cisc24hw_amamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.AccumReg [accumreg_default]
Compiling architecture cisc24hw_accumreg_0_0_arch of entity xil_defaultlib.CISC24HW_AccumReg_0_0 [cisc24hw_accumreg_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.Arith_Unit [arith_unit_default]
Compiling architecture cisc24hw_arith_unit_0_0_arch of entity xil_defaultlib.CISC24HW_Arith_Unit_0_0 [cisc24hw_arith_unit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.BranchUnit [branchunit_default]
Compiling architecture cisc24hw_branchunit_0_0_arch of entity xil_defaultlib.CISC24HW_BranchUnit_0_0 [cisc24hw_branchunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DecodeUnit [decodeunit_default]
Compiling architecture cisc24hw_decodeunit_0_0_arch of entity xil_defaultlib.CISC24HW_DecodeUnit_0_0 [cisc24hw_decodeunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Demux1to2 [demux1to2_default]
Compiling architecture cisc24hw_demux1to2_0_0_arch of entity xil_defaultlib.CISC24HW_Demux1to2_0_0 [cisc24hw_demux1to2_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DynamicMux [dynamicmux_default]
Compiling architecture cisc24hw_dynamicmux_1_0_arch of entity xil_defaultlib.CISC24HW_DynamicMux_1_0 [cisc24hw_dynamicmux_1_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ExecReg [execreg_default]
Compiling architecture cisc24hw_execreg_0_0_arch of entity xil_defaultlib.CISC24HW_ExecReg_0_0 [cisc24hw_execreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMController [fsmcontroller_default]
Compiling architecture cisc24hw_fsmcontroller_0_0_arch of entity xil_defaultlib.CISC24HW_FSMController_0_0 [cisc24hw_fsmcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.InterruptHandler [interrupthandler_default]
Compiling architecture cisc24hw_interrupthandler_0_0_arch of entity xil_defaultlib.CISC24HW_InterruptHandler_0_0 [cisc24hw_interrupthandler_0_0_de...]
Compiling architecture combinational of entity xil_defaultlib.Logic_Unit [logic_unit_default]
Compiling architecture cisc24hw_logic_unit_0_0_arch of entity xil_defaultlib.CISC24HW_Logic_Unit_0_0 [cisc24hw_logic_unit_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.MUXALU [muxalu_default]
Compiling architecture cisc24hw_muxalu_0_0_arch of entity xil_defaultlib.CISC24HW_MUXALU_0_0 [cisc24hw_muxalu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDebugMux [memdebugmux_default]
Compiling architecture cisc24hw_memdebugmux_0_0_arch of entity xil_defaultlib.CISC24HW_MemDebugMux_0_0 [cisc24hw_memdebugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_VHDL [multiplier_vhdl_default]
Compiling architecture cisc24hw_multiplier_vhdl_0_0_arch of entity xil_defaultlib.CISC24HW_Multiplier_VHDL_0_0 [cisc24hw_multiplier_vhdl_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cisc24hw_mux2to1_0_0_arch of entity xil_defaultlib.CISC24HW_Mux2to1_0_0 [cisc24hw_mux2to1_0_0_default]
Compiling architecture cisc24hw_mux2to1_1_0_arch of entity xil_defaultlib.CISC24HW_Mux2to1_1_0 [cisc24hw_mux2to1_1_0_default]
Compiling architecture cisc24hw_mux2to1_0_1_arch of entity xil_defaultlib.CISC24HW_Mux2to1_0_1 [cisc24hw_mux2to1_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux4to1 [mux4to1_default]
Compiling architecture cisc24hw_mux4to1_0_0_arch of entity xil_defaultlib.CISC24HW_Mux4to1_0_0 [cisc24hw_mux4to1_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAddressMux [pcaddressmux_default]
Compiling architecture cisc24hw_pcaddressmux_0_0_arch of entity xil_defaultlib.CISC24HW_PCAddressMux_0_0 [cisc24hw_pcaddressmux_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.PCounter [pcounter_default]
Compiling architecture cisc24hw_pcounter_0_0_arch of entity xil_defaultlib.CISC24HW_PCounter_0_0 [cisc24hw_pcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PS2Timeout [ps2timeout_default]
Compiling architecture cisc24hw_ps2timeout_0_0_arch of entity xil_defaultlib.CISC24HW_PS2Timeout_0_0 [cisc24hw_ps2timeout_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamAddAMux [ramaddamux_default]
Compiling architecture cisc24hw_ramaddamux_0_0_arch of entity xil_defaultlib.CISC24HW_RamAddAMux_0_0 [cisc24hw_ramaddamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamAddBMux [ramaddbmux_default]
Compiling architecture cisc24hw_ramaddbmux_0_0_arch of entity xil_defaultlib.CISC24HW_RamAddBMux_0_0 [cisc24hw_ramaddbmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamDataMux [ramdatamux_default]
Compiling architecture cisc24hw_ramdatamux_0_0_arch of entity xil_defaultlib.CISC24HW_RamDataMux_0_0 [cisc24hw_ramdatamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegDebugMux [regdebugmux_default]
Compiling architecture cisc24hw_regdebugmux_0_0_arch of entity xil_defaultlib.CISC24HW_RegDebugMux_0_0 [cisc24hw_regdebugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegSelMux [regselmux_default]
Compiling architecture cisc24hw_regselmux_0_0_arch of entity xil_defaultlib.CISC24HW_RegSelMux_0_0 [cisc24hw_regselmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank [registerbank_default]
Compiling architecture cisc24hw_registerbank_0_0_arch of entity xil_defaultlib.CISC24HW_RegisterBank_0_0 [cisc24hw_registerbank_0_0_defaul...]
Compiling architecture dataflow of entity xil_defaultlib.ScanToAscii [scantoascii_default]
Compiling architecture cisc24hw_scantoascii_0_0_arch of entity xil_defaultlib.CISC24HW_ScanToAscii_0_0 [cisc24hw_scantoascii_0_0_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CISC24HW_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CISC24HW_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.clockdivider18 [clockdivider18_default]
Compiling architecture cisc24hw_clockdivider18_0_0_arch of entity xil_defaultlib.CISC24HW_clockdivider18_0_0 [cisc24hw_clockdivider18_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.debugmux [debugmux_default]
Compiling architecture cisc24hw_debugmux_0_0_arch of entity xil_defaultlib.CISC24HW_debugmux_0_0 [cisc24hw_debugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture cisc24hw_decoder_0_0_arch of entity xil_defaultlib.CISC24HW_decoder_0_0 [cisc24hw_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture cisc24hw_divider_0_0_arch of entity xil_defaultlib.CISC24HW_divider_0_0 [cisc24hw_divider_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ps2Controller [ps2controller_default]
Compiling architecture cisc24hw_ps2controller_0_0_arch of entity xil_defaultlib.CISC24HW_ps2Controller_0_0 [cisc24hw_ps2controller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.shiftregister [shiftregister_default]
Compiling architecture cisc24hw_shiftregister_0_0_arch of entity xil_defaultlib.CISC24HW_shiftregister_0_0 [cisc24hw_shiftregister_0_0_defau...]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.CISC24HW_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_1_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_4
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_12_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_2_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_3_0
Compiling module xil_defaultlib.CISC24HW_xlslice_6_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_2
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_3
Compiling architecture structure of entity xil_defaultlib.CISC24HW [cisc24hw_default]
Compiling architecture structure of entity xil_defaultlib.cisc24hw_wrapper
Built simulation snapshot CISC24HW_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3385.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CISC24HW_wrapper_behav -key {Behavioral:sim_1:Functional:CISC24HW_wrapper} -tclbatch {CISC24HW_wrapper.tcl} -view {C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg
source CISC24HW_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CISC24HW_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3385.961 ; gain = 0.000
add_force {/CISC24HW_wrapper/DebugSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Rst} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Sel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/DinSw} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/RegSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/CLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 100 us
blk_mem_gen_v8_4_1 collision detected at time: 1625000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 1635000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 4165000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 4175000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT0} -radix hex {1 0ns}
run 100 us
blk_mem_gen_v8_4_1 collision detected at time: 101445000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 101455000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
update_module_reference {CISC24HW_FSMController_0_0 ControlUnit_FSMController_0_0}
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:01:37 . Memory (MB): peak = 3388.641 ; gain = 2.680
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /clockdivider18_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /BranchUnit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  3 06:53:30 2018] Launched CISC24HW_FSMController_0_0_synth_1, synth_1...
Run output will be captured here:
CISC24HW_FSMController_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1/runme.log
synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Thu May  3 06:53:30 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:02:24 . Memory (MB): peak = 3450.129 ; gain = 56.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CISC24HW_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24HW_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/romint.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24_blk_mem_gen_0_0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CISC24HW_wrapper_vlog.prj"
"xvhdl --incr --relax -prj CISC24HW_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CISC24HW_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 71f8400b339e4e2d9b46937fa712c29c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L xlconcat_v2_1_1 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CISC24HW_wrapper_behav xil_defaultlib.CISC24HW_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALUMuxB [alumuxb_default]
Compiling architecture cisc24hw_alumuxb_0_0_arch of entity xil_defaultlib.CISC24HW_ALUMuxB_0_0 [cisc24hw_alumuxb_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.ALU_Shift_Unit [alu_shift_unit_default]
Compiling architecture cisc24hw_alu_shift_unit_0_0_arch of entity xil_defaultlib.CISC24HW_ALU_Shift_Unit_0_0 [cisc24hw_alu_shift_unit_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AMAMux [amamux_default]
Compiling architecture cisc24hw_amamux_0_0_arch of entity xil_defaultlib.CISC24HW_AMAMux_0_0 [cisc24hw_amamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.AccumReg [accumreg_default]
Compiling architecture cisc24hw_accumreg_0_0_arch of entity xil_defaultlib.CISC24HW_AccumReg_0_0 [cisc24hw_accumreg_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.Arith_Unit [arith_unit_default]
Compiling architecture cisc24hw_arith_unit_0_0_arch of entity xil_defaultlib.CISC24HW_Arith_Unit_0_0 [cisc24hw_arith_unit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.BranchUnit [branchunit_default]
Compiling architecture cisc24hw_branchunit_0_0_arch of entity xil_defaultlib.CISC24HW_BranchUnit_0_0 [cisc24hw_branchunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DecodeUnit [decodeunit_default]
Compiling architecture cisc24hw_decodeunit_0_0_arch of entity xil_defaultlib.CISC24HW_DecodeUnit_0_0 [cisc24hw_decodeunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Demux1to2 [demux1to2_default]
Compiling architecture cisc24hw_demux1to2_0_0_arch of entity xil_defaultlib.CISC24HW_Demux1to2_0_0 [cisc24hw_demux1to2_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DynamicMux [dynamicmux_default]
Compiling architecture cisc24hw_dynamicmux_1_0_arch of entity xil_defaultlib.CISC24HW_DynamicMux_1_0 [cisc24hw_dynamicmux_1_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ExecReg [execreg_default]
Compiling architecture cisc24hw_execreg_0_0_arch of entity xil_defaultlib.CISC24HW_ExecReg_0_0 [cisc24hw_execreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMController [fsmcontroller_default]
Compiling architecture cisc24hw_fsmcontroller_0_0_arch of entity xil_defaultlib.CISC24HW_FSMController_0_0 [cisc24hw_fsmcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.InterruptHandler [interrupthandler_default]
Compiling architecture cisc24hw_interrupthandler_0_0_arch of entity xil_defaultlib.CISC24HW_InterruptHandler_0_0 [cisc24hw_interrupthandler_0_0_de...]
Compiling architecture combinational of entity xil_defaultlib.Logic_Unit [logic_unit_default]
Compiling architecture cisc24hw_logic_unit_0_0_arch of entity xil_defaultlib.CISC24HW_Logic_Unit_0_0 [cisc24hw_logic_unit_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.MUXALU [muxalu_default]
Compiling architecture cisc24hw_muxalu_0_0_arch of entity xil_defaultlib.CISC24HW_MUXALU_0_0 [cisc24hw_muxalu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDebugMux [memdebugmux_default]
Compiling architecture cisc24hw_memdebugmux_0_0_arch of entity xil_defaultlib.CISC24HW_MemDebugMux_0_0 [cisc24hw_memdebugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_VHDL [multiplier_vhdl_default]
Compiling architecture cisc24hw_multiplier_vhdl_0_0_arch of entity xil_defaultlib.CISC24HW_Multiplier_VHDL_0_0 [cisc24hw_multiplier_vhdl_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cisc24hw_mux2to1_0_0_arch of entity xil_defaultlib.CISC24HW_Mux2to1_0_0 [cisc24hw_mux2to1_0_0_default]
Compiling architecture cisc24hw_mux2to1_1_0_arch of entity xil_defaultlib.CISC24HW_Mux2to1_1_0 [cisc24hw_mux2to1_1_0_default]
Compiling architecture cisc24hw_mux2to1_0_1_arch of entity xil_defaultlib.CISC24HW_Mux2to1_0_1 [cisc24hw_mux2to1_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux4to1 [mux4to1_default]
Compiling architecture cisc24hw_mux4to1_0_0_arch of entity xil_defaultlib.CISC24HW_Mux4to1_0_0 [cisc24hw_mux4to1_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAddressMux [pcaddressmux_default]
Compiling architecture cisc24hw_pcaddressmux_0_0_arch of entity xil_defaultlib.CISC24HW_PCAddressMux_0_0 [cisc24hw_pcaddressmux_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.PCounter [pcounter_default]
Compiling architecture cisc24hw_pcounter_0_0_arch of entity xil_defaultlib.CISC24HW_PCounter_0_0 [cisc24hw_pcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PS2Timeout [ps2timeout_default]
Compiling architecture cisc24hw_ps2timeout_0_0_arch of entity xil_defaultlib.CISC24HW_PS2Timeout_0_0 [cisc24hw_ps2timeout_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamAddAMux [ramaddamux_default]
Compiling architecture cisc24hw_ramaddamux_0_0_arch of entity xil_defaultlib.CISC24HW_RamAddAMux_0_0 [cisc24hw_ramaddamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamAddBMux [ramaddbmux_default]
Compiling architecture cisc24hw_ramaddbmux_0_0_arch of entity xil_defaultlib.CISC24HW_RamAddBMux_0_0 [cisc24hw_ramaddbmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamDataMux [ramdatamux_default]
Compiling architecture cisc24hw_ramdatamux_0_0_arch of entity xil_defaultlib.CISC24HW_RamDataMux_0_0 [cisc24hw_ramdatamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegDebugMux [regdebugmux_default]
Compiling architecture cisc24hw_regdebugmux_0_0_arch of entity xil_defaultlib.CISC24HW_RegDebugMux_0_0 [cisc24hw_regdebugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegSelMux [regselmux_default]
Compiling architecture cisc24hw_regselmux_0_0_arch of entity xil_defaultlib.CISC24HW_RegSelMux_0_0 [cisc24hw_regselmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank [registerbank_default]
Compiling architecture cisc24hw_registerbank_0_0_arch of entity xil_defaultlib.CISC24HW_RegisterBank_0_0 [cisc24hw_registerbank_0_0_defaul...]
Compiling architecture dataflow of entity xil_defaultlib.ScanToAscii [scantoascii_default]
Compiling architecture cisc24hw_scantoascii_0_0_arch of entity xil_defaultlib.CISC24HW_ScanToAscii_0_0 [cisc24hw_scantoascii_0_0_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CISC24HW_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CISC24HW_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.clockdivider18 [clockdivider18_default]
Compiling architecture cisc24hw_clockdivider18_0_0_arch of entity xil_defaultlib.CISC24HW_clockdivider18_0_0 [cisc24hw_clockdivider18_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.debugmux [debugmux_default]
Compiling architecture cisc24hw_debugmux_0_0_arch of entity xil_defaultlib.CISC24HW_debugmux_0_0 [cisc24hw_debugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture cisc24hw_decoder_0_0_arch of entity xil_defaultlib.CISC24HW_decoder_0_0 [cisc24hw_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture cisc24hw_divider_0_0_arch of entity xil_defaultlib.CISC24HW_divider_0_0 [cisc24hw_divider_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ps2Controller [ps2controller_default]
Compiling architecture cisc24hw_ps2controller_0_0_arch of entity xil_defaultlib.CISC24HW_ps2Controller_0_0 [cisc24hw_ps2controller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.shiftregister [shiftregister_default]
Compiling architecture cisc24hw_shiftregister_0_0_arch of entity xil_defaultlib.CISC24HW_shiftregister_0_0 [cisc24hw_shiftregister_0_0_defau...]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.CISC24HW_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_1_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_4
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_12_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_2_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_3_0
Compiling module xil_defaultlib.CISC24HW_xlslice_6_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_2
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_3
Compiling architecture structure of entity xil_defaultlib.CISC24HW [cisc24hw_default]
Compiling architecture structure of entity xil_defaultlib.cisc24hw_wrapper
Built simulation snapshot CISC24HW_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3460.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CISC24HW_wrapper_behav -key {Behavioral:sim_1:Functional:CISC24HW_wrapper} -tclbatch {CISC24HW_wrapper.tcl} -view {C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg
source CISC24HW_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CISC24HW_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3475.160 ; gain = 14.672
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/CISC24HW_wrapper/DebugSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Rst} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Sel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/DinSw} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/RegSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/CLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 3165000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 3175000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT0} -radix hex {1 0ns}
run 100 us
blk_mem_gen_v8_4_1 collision detected at time: 100445000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 100455000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
update_module_reference {CISC24HW_FSMController_0_0 ControlUnit_FSMController_0_0}
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:01:38 . Memory (MB): peak = 3487.441 ; gain = 2.109
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /clockdivider18_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /BranchUnit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  3 07:12:51 2018] Launched CISC24HW_FSMController_0_0_synth_1, synth_1...
Run output will be captured here:
CISC24HW_FSMController_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1/runme.log
synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Thu May  3 07:12:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:02:58 . Memory (MB): peak = 3542.535 ; gain = 55.094
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CISC24HW_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24HW_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/romint.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24_blk_mem_gen_0_0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CISC24HW_wrapper_vlog.prj"
"xvhdl --incr --relax -prj CISC24HW_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CISC24HW_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 71f8400b339e4e2d9b46937fa712c29c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L xlconcat_v2_1_1 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CISC24HW_wrapper_behav xil_defaultlib.CISC24HW_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALUMuxB [alumuxb_default]
Compiling architecture cisc24hw_alumuxb_0_0_arch of entity xil_defaultlib.CISC24HW_ALUMuxB_0_0 [cisc24hw_alumuxb_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.ALU_Shift_Unit [alu_shift_unit_default]
Compiling architecture cisc24hw_alu_shift_unit_0_0_arch of entity xil_defaultlib.CISC24HW_ALU_Shift_Unit_0_0 [cisc24hw_alu_shift_unit_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AMAMux [amamux_default]
Compiling architecture cisc24hw_amamux_0_0_arch of entity xil_defaultlib.CISC24HW_AMAMux_0_0 [cisc24hw_amamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.AccumReg [accumreg_default]
Compiling architecture cisc24hw_accumreg_0_0_arch of entity xil_defaultlib.CISC24HW_AccumReg_0_0 [cisc24hw_accumreg_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.Arith_Unit [arith_unit_default]
Compiling architecture cisc24hw_arith_unit_0_0_arch of entity xil_defaultlib.CISC24HW_Arith_Unit_0_0 [cisc24hw_arith_unit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.BranchUnit [branchunit_default]
Compiling architecture cisc24hw_branchunit_0_0_arch of entity xil_defaultlib.CISC24HW_BranchUnit_0_0 [cisc24hw_branchunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DecodeUnit [decodeunit_default]
Compiling architecture cisc24hw_decodeunit_0_0_arch of entity xil_defaultlib.CISC24HW_DecodeUnit_0_0 [cisc24hw_decodeunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Demux1to2 [demux1to2_default]
Compiling architecture cisc24hw_demux1to2_0_0_arch of entity xil_defaultlib.CISC24HW_Demux1to2_0_0 [cisc24hw_demux1to2_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DynamicMux [dynamicmux_default]
Compiling architecture cisc24hw_dynamicmux_1_0_arch of entity xil_defaultlib.CISC24HW_DynamicMux_1_0 [cisc24hw_dynamicmux_1_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ExecReg [execreg_default]
Compiling architecture cisc24hw_execreg_0_0_arch of entity xil_defaultlib.CISC24HW_ExecReg_0_0 [cisc24hw_execreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMController [fsmcontroller_default]
Compiling architecture cisc24hw_fsmcontroller_0_0_arch of entity xil_defaultlib.CISC24HW_FSMController_0_0 [cisc24hw_fsmcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.InterruptHandler [interrupthandler_default]
Compiling architecture cisc24hw_interrupthandler_0_0_arch of entity xil_defaultlib.CISC24HW_InterruptHandler_0_0 [cisc24hw_interrupthandler_0_0_de...]
Compiling architecture combinational of entity xil_defaultlib.Logic_Unit [logic_unit_default]
Compiling architecture cisc24hw_logic_unit_0_0_arch of entity xil_defaultlib.CISC24HW_Logic_Unit_0_0 [cisc24hw_logic_unit_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.MUXALU [muxalu_default]
Compiling architecture cisc24hw_muxalu_0_0_arch of entity xil_defaultlib.CISC24HW_MUXALU_0_0 [cisc24hw_muxalu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDebugMux [memdebugmux_default]
Compiling architecture cisc24hw_memdebugmux_0_0_arch of entity xil_defaultlib.CISC24HW_MemDebugMux_0_0 [cisc24hw_memdebugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_VHDL [multiplier_vhdl_default]
Compiling architecture cisc24hw_multiplier_vhdl_0_0_arch of entity xil_defaultlib.CISC24HW_Multiplier_VHDL_0_0 [cisc24hw_multiplier_vhdl_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cisc24hw_mux2to1_0_0_arch of entity xil_defaultlib.CISC24HW_Mux2to1_0_0 [cisc24hw_mux2to1_0_0_default]
Compiling architecture cisc24hw_mux2to1_1_0_arch of entity xil_defaultlib.CISC24HW_Mux2to1_1_0 [cisc24hw_mux2to1_1_0_default]
Compiling architecture cisc24hw_mux2to1_0_1_arch of entity xil_defaultlib.CISC24HW_Mux2to1_0_1 [cisc24hw_mux2to1_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux4to1 [mux4to1_default]
Compiling architecture cisc24hw_mux4to1_0_0_arch of entity xil_defaultlib.CISC24HW_Mux4to1_0_0 [cisc24hw_mux4to1_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAddressMux [pcaddressmux_default]
Compiling architecture cisc24hw_pcaddressmux_0_0_arch of entity xil_defaultlib.CISC24HW_PCAddressMux_0_0 [cisc24hw_pcaddressmux_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.PCounter [pcounter_default]
Compiling architecture cisc24hw_pcounter_0_0_arch of entity xil_defaultlib.CISC24HW_PCounter_0_0 [cisc24hw_pcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PS2Timeout [ps2timeout_default]
Compiling architecture cisc24hw_ps2timeout_0_0_arch of entity xil_defaultlib.CISC24HW_PS2Timeout_0_0 [cisc24hw_ps2timeout_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamAddAMux [ramaddamux_default]
Compiling architecture cisc24hw_ramaddamux_0_0_arch of entity xil_defaultlib.CISC24HW_RamAddAMux_0_0 [cisc24hw_ramaddamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamAddBMux [ramaddbmux_default]
Compiling architecture cisc24hw_ramaddbmux_0_0_arch of entity xil_defaultlib.CISC24HW_RamAddBMux_0_0 [cisc24hw_ramaddbmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamDataMux [ramdatamux_default]
Compiling architecture cisc24hw_ramdatamux_0_0_arch of entity xil_defaultlib.CISC24HW_RamDataMux_0_0 [cisc24hw_ramdatamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegDebugMux [regdebugmux_default]
Compiling architecture cisc24hw_regdebugmux_0_0_arch of entity xil_defaultlib.CISC24HW_RegDebugMux_0_0 [cisc24hw_regdebugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegSelMux [regselmux_default]
Compiling architecture cisc24hw_regselmux_0_0_arch of entity xil_defaultlib.CISC24HW_RegSelMux_0_0 [cisc24hw_regselmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank [registerbank_default]
Compiling architecture cisc24hw_registerbank_0_0_arch of entity xil_defaultlib.CISC24HW_RegisterBank_0_0 [cisc24hw_registerbank_0_0_defaul...]
Compiling architecture dataflow of entity xil_defaultlib.ScanToAscii [scantoascii_default]
Compiling architecture cisc24hw_scantoascii_0_0_arch of entity xil_defaultlib.CISC24HW_ScanToAscii_0_0 [cisc24hw_scantoascii_0_0_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CISC24HW_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CISC24HW_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.clockdivider18 [clockdivider18_default]
Compiling architecture cisc24hw_clockdivider18_0_0_arch of entity xil_defaultlib.CISC24HW_clockdivider18_0_0 [cisc24hw_clockdivider18_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.debugmux [debugmux_default]
Compiling architecture cisc24hw_debugmux_0_0_arch of entity xil_defaultlib.CISC24HW_debugmux_0_0 [cisc24hw_debugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture cisc24hw_decoder_0_0_arch of entity xil_defaultlib.CISC24HW_decoder_0_0 [cisc24hw_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture cisc24hw_divider_0_0_arch of entity xil_defaultlib.CISC24HW_divider_0_0 [cisc24hw_divider_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ps2Controller [ps2controller_default]
Compiling architecture cisc24hw_ps2controller_0_0_arch of entity xil_defaultlib.CISC24HW_ps2Controller_0_0 [cisc24hw_ps2controller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.shiftregister [shiftregister_default]
Compiling architecture cisc24hw_shiftregister_0_0_arch of entity xil_defaultlib.CISC24HW_shiftregister_0_0 [cisc24hw_shiftregister_0_0_defau...]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.CISC24HW_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_1_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_4
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_12_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_2_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_3_0
Compiling module xil_defaultlib.CISC24HW_xlslice_6_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_2
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_3
Compiling architecture structure of entity xil_defaultlib.CISC24HW [cisc24hw_default]
Compiling architecture structure of entity xil_defaultlib.cisc24hw_wrapper
Built simulation snapshot CISC24HW_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3551.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3551.457 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3551.797 ; gain = 0.340
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/CISC24HW_wrapper/DebugSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Rst} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Sel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/DinSw} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/RegSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/CLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 3165000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 3175000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT0} -radix hex {1 0ns}
run 100 us
blk_mem_gen_v8_4_1 collision detected at time: 100445000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 100455000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 07:51:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-03 07:51:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 07:52:23
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-03 07:52:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-03 07:53:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-03 07:53:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CISC24HW_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24HW_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/romint.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24_blk_mem_gen_0_0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CISC24HW_wrapper_vlog.prj"
"xvhdl --incr --relax -prj CISC24HW_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 71f8400b339e4e2d9b46937fa712c29c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L xlconcat_v2_1_1 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CISC24HW_wrapper_behav xil_defaultlib.CISC24HW_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CISC24HW_wrapper_behav -key {Behavioral:sim_1:Functional:CISC24HW_wrapper} -tclbatch {CISC24HW_wrapper.tcl} -view {C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg
source CISC24HW_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CISC24HW_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3566.531 ; gain = 5.613
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/CISC24HW_wrapper/DebugSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Rst} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Sel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/DinSw} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/RegSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 6250000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 6350000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 31650000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 31750000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/CISC24HW_wrapper/CLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 3165000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 3175000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT0} -radix hex {1 0ns}
run 100 us
blk_mem_gen_v8_4_1 collision detected at time: 100445000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 100455000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
run 100 us
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT0} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT1} -radix hex {1 0ns}
run 100 us
blk_mem_gen_v8_4_1 collision detected at time: 300385000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 300395000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT1} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT2} -radix hex {1 0ns}
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT1} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT2} -radix hex {1 0ns}
run 100 us
blk_mem_gen_v8_4_1 collision detected at time: 400405000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 400415000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT2} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT3} -radix hex {1 0ns}
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT2} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT3} -radix hex {1 0ns}
run 100 us
blk_mem_gen_v8_4_1 collision detected at time: 500385000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_1 collision detected at time: 500395000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 20, B read address: 20
update_module_reference {CISC24HW_FSMController_0_0 ControlUnit_FSMController_0_0}
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3582.125 ; gain = 1.047
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:01:40 . Memory (MB): peak = 3582.125 ; gain = 3.098
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /clockdivider18_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /BranchUnit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  3 18:37:07 2018] Launched CISC24HW_FSMController_0_0_synth_1, synth_1...
Run output will be captured here:
CISC24HW_FSMController_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1/runme.log
synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Thu May  3 18:37:07 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:02:17 . Memory (MB): peak = 3645.988 ; gain = 57.238
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
update_module_reference {CISC24HW_FSMController_0_0 ControlUnit_FSMController_0_0}
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3671.813 ; gain = 2.180
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:01:38 . Memory (MB): peak = 3671.813 ; gain = 8.750
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /clockdivider18_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /BranchUnit_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  3 19:36:16 2018] Launched CISC24HW_FSMController_0_0_synth_1, synth_1...
Run output will be captured here:
CISC24HW_FSMController_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1/runme.log
synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Thu May  3 19:36:16 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:01:37 . Memory (MB): peak = 3730.660 ; gain = 45.590
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
update_module_reference CISC24HW_BranchUnit_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Rst' as interface 'Rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_BranchUnit_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded CISC24HW_BranchUnit_0_0 from BranchUnit_v1_0 1.0 to BranchUnit_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /FSMController_0/ClrCCR(undef) and /BranchUnit_0_upgraded_ipi/Rst(rst)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:01:36 . Memory (MB): peak = 3811.668 ; gain = 10.391
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /clockdivider18_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  3 20:50:13 2018] Launched CISC24HW_BranchUnit_0_0_synth_1, synth_1...
Run output will be captured here:
CISC24HW_BranchUnit_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_BranchUnit_0_0_synth_1/runme.log
synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Thu May  3 20:50:14 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:01:38 . Memory (MB): peak = 3872.598 ; gain = 47.570
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/CISC24HW_wrapper/CLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 2500 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
run 10 ns
run 10 ns
run 10 ns
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT0} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 1000 ns
blk_mem_gen_v8_4_1 collision detected at time: 2955000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 2965000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2500 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
run 10 ns
run 10 ns
run 10 ns
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT0} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 1000 ns
blk_mem_gen_v8_4_1 collision detected at time: 2955000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 2965000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
open_bd_design {C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd}
open_bd_design {C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2500 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
run 10 ns
run 10 ns
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT0} -radix hex {1 0ns}
run 1000 ns
blk_mem_gen_v8_4_1 collision detected at time: 2955000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 2965000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2500 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
run 10 ns
run 10 ns
run 10 ns
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT0} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 1000 ns
blk_mem_gen_v8_4_1 collision detected at time: 2955000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 2965000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  3 22:19:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Thu May  3 22:19:22 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:01:21 . Memory (MB): peak = 3937.695 ; gain = 8.098
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CISC24HW_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24HW_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/romint.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24_blk_mem_gen_0_0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CISC24HW_wrapper_vlog.prj"
"xvhdl --incr --relax -prj CISC24HW_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMController
ERROR: [VRFC 10-91] crrreturn2 is not declared [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd:329]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd:80]
INFO: [VRFC 10-240] VHDL file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CISC24HW_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24HW_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/romint.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24_blk_mem_gen_0_0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CISC24HW_wrapper_vlog.prj"
"xvhdl --incr --relax -prj CISC24HW_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMController
ERROR: [VRFC 10-91] crrreturn2 is not declared [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd:329]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd:80]
INFO: [VRFC 10-240] VHDL file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference {CISC24HW_FSMController_0_0 ControlUnit_FSMController_0_0}
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
upgrade_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3941.465 ; gain = 1.113
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:01:38 . Memory (MB): peak = 3941.465 ; gain = 1.512
generate_target Simulation [get_files C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /clockdivider18_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd] -directory C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files -ipstatic_source_dir C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Aiden/Desktop/CISC24/CISC24.cache/compile_simlib/modelsim} {questa=C:/Users/Aiden/Desktop/CISC24/CISC24.cache/compile_simlib/questa} {riviera=C:/Users/Aiden/Desktop/CISC24/CISC24.cache/compile_simlib/riviera} {activehdl=C:/Users/Aiden/Desktop/CISC24/CISC24.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CISC24HW_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24HW_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/romint.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24_blk_mem_gen_0_0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CISC24HW_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_0_0/sim/CISC24HW_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CISC24HW_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_1_0/sim/CISC24HW_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CISC24HW_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_xlconcat_0_0/sim/CISC24HW_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CISC24HW_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_xlslice_0_0/sim/CISC24HW_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CISC24HW_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_xlslice_1_0/sim/CISC24HW_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CISC24HW_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_xlslice_2_0/sim/CISC24HW_xlslice_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CISC24HW_xlslice_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_xlslice_3_0/sim/CISC24HW_xlslice_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CISC24HW_xlslice_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_xlslice_6_0/sim/CISC24HW_xlslice_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CISC24HW_xlslice_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_xlslice_6_1/sim/CISC24HW_xlslice_6_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CISC24HW_xlslice_6_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_xlslice_6_2/sim/CISC24HW_xlslice_6_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CISC24HW_xlslice_6_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_xlslice_6_3/sim/CISC24HW_xlslice_6_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CISC24HW_xlslice_6_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_xlslice_6_4/sim/CISC24HW_xlslice_6_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CISC24HW_xlslice_6_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_xlslice_6_5/sim/CISC24HW_xlslice_6_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CISC24HW_xlslice_6_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_xlslice_12_0/sim/CISC24HW_xlslice_12_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CISC24HW_xlslice_12_0
"xvhdl --incr --relax -prj CISC24HW_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/BranchUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BranchUnit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_DecodeUnit_0_0/sim/CISC24HW_DecodeUnit_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CISC24HW_DecodeUnit_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_FSMController_0_0/sim/CISC24HW_FSMController_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CISC24HW_FSMController_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/sim/CISC24HW.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CISC24HW
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_BranchUnit_0_0/sim/CISC24HW_BranchUnit_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CISC24HW_BranchUnit_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.ip_user_files/bd/CISC24HW/ip/CISC24HW_PS2Timeout_0_0/sim/CISC24HW_PS2Timeout_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CISC24HW_PS2Timeout_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CISC24HW_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 71f8400b339e4e2d9b46937fa712c29c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L xlconcat_v2_1_1 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CISC24HW_wrapper_behav xil_defaultlib.CISC24HW_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALUMuxB [alumuxb_default]
Compiling architecture cisc24hw_alumuxb_0_0_arch of entity xil_defaultlib.CISC24HW_ALUMuxB_0_0 [cisc24hw_alumuxb_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.ALU_Shift_Unit [alu_shift_unit_default]
Compiling architecture cisc24hw_alu_shift_unit_0_0_arch of entity xil_defaultlib.CISC24HW_ALU_Shift_Unit_0_0 [cisc24hw_alu_shift_unit_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AMAMux [amamux_default]
Compiling architecture cisc24hw_amamux_0_0_arch of entity xil_defaultlib.CISC24HW_AMAMux_0_0 [cisc24hw_amamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.AccumReg [accumreg_default]
Compiling architecture cisc24hw_accumreg_0_0_arch of entity xil_defaultlib.CISC24HW_AccumReg_0_0 [cisc24hw_accumreg_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.Arith_Unit [arith_unit_default]
Compiling architecture cisc24hw_arith_unit_0_0_arch of entity xil_defaultlib.CISC24HW_Arith_Unit_0_0 [cisc24hw_arith_unit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.BranchUnit [branchunit_default]
Compiling architecture cisc24hw_branchunit_0_0_arch of entity xil_defaultlib.CISC24HW_BranchUnit_0_0 [cisc24hw_branchunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DecodeUnit [decodeunit_default]
Compiling architecture cisc24hw_decodeunit_0_0_arch of entity xil_defaultlib.CISC24HW_DecodeUnit_0_0 [cisc24hw_decodeunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Demux1to2 [demux1to2_default]
Compiling architecture cisc24hw_demux1to2_0_0_arch of entity xil_defaultlib.CISC24HW_Demux1to2_0_0 [cisc24hw_demux1to2_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DynamicMux [dynamicmux_default]
Compiling architecture cisc24hw_dynamicmux_1_0_arch of entity xil_defaultlib.CISC24HW_DynamicMux_1_0 [cisc24hw_dynamicmux_1_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ExecReg [execreg_default]
Compiling architecture cisc24hw_execreg_0_0_arch of entity xil_defaultlib.CISC24HW_ExecReg_0_0 [cisc24hw_execreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMController [fsmcontroller_default]
Compiling architecture cisc24hw_fsmcontroller_0_0_arch of entity xil_defaultlib.CISC24HW_FSMController_0_0 [cisc24hw_fsmcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.InterruptHandler [interrupthandler_default]
Compiling architecture cisc24hw_interrupthandler_0_0_arch of entity xil_defaultlib.CISC24HW_InterruptHandler_0_0 [cisc24hw_interrupthandler_0_0_de...]
Compiling architecture combinational of entity xil_defaultlib.Logic_Unit [logic_unit_default]
Compiling architecture cisc24hw_logic_unit_0_0_arch of entity xil_defaultlib.CISC24HW_Logic_Unit_0_0 [cisc24hw_logic_unit_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.MUXALU [muxalu_default]
Compiling architecture cisc24hw_muxalu_0_0_arch of entity xil_defaultlib.CISC24HW_MUXALU_0_0 [cisc24hw_muxalu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDebugMux [memdebugmux_default]
Compiling architecture cisc24hw_memdebugmux_0_0_arch of entity xil_defaultlib.CISC24HW_MemDebugMux_0_0 [cisc24hw_memdebugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_VHDL [multiplier_vhdl_default]
Compiling architecture cisc24hw_multiplier_vhdl_0_0_arch of entity xil_defaultlib.CISC24HW_Multiplier_VHDL_0_0 [cisc24hw_multiplier_vhdl_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cisc24hw_mux2to1_0_0_arch of entity xil_defaultlib.CISC24HW_Mux2to1_0_0 [cisc24hw_mux2to1_0_0_default]
Compiling architecture cisc24hw_mux2to1_1_0_arch of entity xil_defaultlib.CISC24HW_Mux2to1_1_0 [cisc24hw_mux2to1_1_0_default]
Compiling architecture cisc24hw_mux2to1_0_1_arch of entity xil_defaultlib.CISC24HW_Mux2to1_0_1 [cisc24hw_mux2to1_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux4to1 [mux4to1_default]
Compiling architecture cisc24hw_mux4to1_0_0_arch of entity xil_defaultlib.CISC24HW_Mux4to1_0_0 [cisc24hw_mux4to1_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAddressMux [pcaddressmux_default]
Compiling architecture cisc24hw_pcaddressmux_0_0_arch of entity xil_defaultlib.CISC24HW_PCAddressMux_0_0 [cisc24hw_pcaddressmux_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.PCounter [pcounter_default]
Compiling architecture cisc24hw_pcounter_0_0_arch of entity xil_defaultlib.CISC24HW_PCounter_0_0 [cisc24hw_pcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PS2Timeout [ps2timeout_default]
Compiling architecture cisc24hw_ps2timeout_0_0_arch of entity xil_defaultlib.CISC24HW_PS2Timeout_0_0 [cisc24hw_ps2timeout_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamAddAMux [ramaddamux_default]
Compiling architecture cisc24hw_ramaddamux_0_0_arch of entity xil_defaultlib.CISC24HW_RamAddAMux_0_0 [cisc24hw_ramaddamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamAddBMux [ramaddbmux_default]
Compiling architecture cisc24hw_ramaddbmux_0_0_arch of entity xil_defaultlib.CISC24HW_RamAddBMux_0_0 [cisc24hw_ramaddbmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamDataMux [ramdatamux_default]
Compiling architecture cisc24hw_ramdatamux_0_0_arch of entity xil_defaultlib.CISC24HW_RamDataMux_0_0 [cisc24hw_ramdatamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegDebugMux [regdebugmux_default]
Compiling architecture cisc24hw_regdebugmux_0_0_arch of entity xil_defaultlib.CISC24HW_RegDebugMux_0_0 [cisc24hw_regdebugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegSelMux [regselmux_default]
Compiling architecture cisc24hw_regselmux_0_0_arch of entity xil_defaultlib.CISC24HW_RegSelMux_0_0 [cisc24hw_regselmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank [registerbank_default]
Compiling architecture cisc24hw_registerbank_0_0_arch of entity xil_defaultlib.CISC24HW_RegisterBank_0_0 [cisc24hw_registerbank_0_0_defaul...]
Compiling architecture dataflow of entity xil_defaultlib.ScanToAscii [scantoascii_default]
Compiling architecture cisc24hw_scantoascii_0_0_arch of entity xil_defaultlib.CISC24HW_ScanToAscii_0_0 [cisc24hw_scantoascii_0_0_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CISC24HW_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CISC24HW_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.clockdivider18 [clockdivider18_default]
Compiling architecture cisc24hw_clockdivider18_0_0_arch of entity xil_defaultlib.CISC24HW_clockdivider18_0_0 [cisc24hw_clockdivider18_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.debugmux [debugmux_default]
Compiling architecture cisc24hw_debugmux_0_0_arch of entity xil_defaultlib.CISC24HW_debugmux_0_0 [cisc24hw_debugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture cisc24hw_decoder_0_0_arch of entity xil_defaultlib.CISC24HW_decoder_0_0 [cisc24hw_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture cisc24hw_divider_0_0_arch of entity xil_defaultlib.CISC24HW_divider_0_0 [cisc24hw_divider_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ps2Controller [ps2controller_default]
Compiling architecture cisc24hw_ps2controller_0_0_arch of entity xil_defaultlib.CISC24HW_ps2Controller_0_0 [cisc24hw_ps2controller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.shiftregister [shiftregister_default]
Compiling architecture cisc24hw_shiftregister_0_0_arch of entity xil_defaultlib.CISC24HW_shiftregister_0_0 [cisc24hw_shiftregister_0_0_defau...]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.CISC24HW_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_1_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_4
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_12_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_2_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_3_0
Compiling module xil_defaultlib.CISC24HW_xlslice_6_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_2
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_3
Compiling architecture structure of entity xil_defaultlib.CISC24HW [cisc24hw_default]
Compiling architecture structure of entity xil_defaultlib.cisc24hw_wrapper
Built simulation snapshot CISC24HW_wrapper_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/xsim.dir/CISC24HW_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/xsim.dir/CISC24HW_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu May  3 22:58:01 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu May  3 22:58:01 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3998.836 ; gain = 0.039
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CISC24HW_wrapper_behav -key {Behavioral:sim_1:Functional:CISC24HW_wrapper} -tclbatch {CISC24HW_wrapper.tcl} -view {C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg
source CISC24HW_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CISC24HW_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 4026.949 ; gain = 29.977
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/CISC24HW_wrapper/DebugSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Rst} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Sel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/DinSw} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/RegSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/CLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 2500 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
run 10 ns
run 10 ns
run 10 ns
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT0} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
blk_mem_gen_v8_4_1 collision detected at time: 2955000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 2965000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CISC24HW_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24HW_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/romint.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24_blk_mem_gen_0_0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CISC24HW_wrapper_vlog.prj"
"xvhdl --incr --relax -prj CISC24HW_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMController
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 71f8400b339e4e2d9b46937fa712c29c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L xlconcat_v2_1_1 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CISC24HW_wrapper_behav xil_defaultlib.CISC24HW_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALUMuxB [alumuxb_default]
Compiling architecture cisc24hw_alumuxb_0_0_arch of entity xil_defaultlib.CISC24HW_ALUMuxB_0_0 [cisc24hw_alumuxb_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.ALU_Shift_Unit [alu_shift_unit_default]
Compiling architecture cisc24hw_alu_shift_unit_0_0_arch of entity xil_defaultlib.CISC24HW_ALU_Shift_Unit_0_0 [cisc24hw_alu_shift_unit_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AMAMux [amamux_default]
Compiling architecture cisc24hw_amamux_0_0_arch of entity xil_defaultlib.CISC24HW_AMAMux_0_0 [cisc24hw_amamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.AccumReg [accumreg_default]
Compiling architecture cisc24hw_accumreg_0_0_arch of entity xil_defaultlib.CISC24HW_AccumReg_0_0 [cisc24hw_accumreg_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.Arith_Unit [arith_unit_default]
Compiling architecture cisc24hw_arith_unit_0_0_arch of entity xil_defaultlib.CISC24HW_Arith_Unit_0_0 [cisc24hw_arith_unit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.BranchUnit [branchunit_default]
Compiling architecture cisc24hw_branchunit_0_0_arch of entity xil_defaultlib.CISC24HW_BranchUnit_0_0 [cisc24hw_branchunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DecodeUnit [decodeunit_default]
Compiling architecture cisc24hw_decodeunit_0_0_arch of entity xil_defaultlib.CISC24HW_DecodeUnit_0_0 [cisc24hw_decodeunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Demux1to2 [demux1to2_default]
Compiling architecture cisc24hw_demux1to2_0_0_arch of entity xil_defaultlib.CISC24HW_Demux1to2_0_0 [cisc24hw_demux1to2_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DynamicMux [dynamicmux_default]
Compiling architecture cisc24hw_dynamicmux_1_0_arch of entity xil_defaultlib.CISC24HW_DynamicMux_1_0 [cisc24hw_dynamicmux_1_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ExecReg [execreg_default]
Compiling architecture cisc24hw_execreg_0_0_arch of entity xil_defaultlib.CISC24HW_ExecReg_0_0 [cisc24hw_execreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMController [fsmcontroller_default]
Compiling architecture cisc24hw_fsmcontroller_0_0_arch of entity xil_defaultlib.CISC24HW_FSMController_0_0 [cisc24hw_fsmcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.InterruptHandler [interrupthandler_default]
Compiling architecture cisc24hw_interrupthandler_0_0_arch of entity xil_defaultlib.CISC24HW_InterruptHandler_0_0 [cisc24hw_interrupthandler_0_0_de...]
Compiling architecture combinational of entity xil_defaultlib.Logic_Unit [logic_unit_default]
Compiling architecture cisc24hw_logic_unit_0_0_arch of entity xil_defaultlib.CISC24HW_Logic_Unit_0_0 [cisc24hw_logic_unit_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.MUXALU [muxalu_default]
Compiling architecture cisc24hw_muxalu_0_0_arch of entity xil_defaultlib.CISC24HW_MUXALU_0_0 [cisc24hw_muxalu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDebugMux [memdebugmux_default]
Compiling architecture cisc24hw_memdebugmux_0_0_arch of entity xil_defaultlib.CISC24HW_MemDebugMux_0_0 [cisc24hw_memdebugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_VHDL [multiplier_vhdl_default]
Compiling architecture cisc24hw_multiplier_vhdl_0_0_arch of entity xil_defaultlib.CISC24HW_Multiplier_VHDL_0_0 [cisc24hw_multiplier_vhdl_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cisc24hw_mux2to1_0_0_arch of entity xil_defaultlib.CISC24HW_Mux2to1_0_0 [cisc24hw_mux2to1_0_0_default]
Compiling architecture cisc24hw_mux2to1_1_0_arch of entity xil_defaultlib.CISC24HW_Mux2to1_1_0 [cisc24hw_mux2to1_1_0_default]
Compiling architecture cisc24hw_mux2to1_0_1_arch of entity xil_defaultlib.CISC24HW_Mux2to1_0_1 [cisc24hw_mux2to1_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux4to1 [mux4to1_default]
Compiling architecture cisc24hw_mux4to1_0_0_arch of entity xil_defaultlib.CISC24HW_Mux4to1_0_0 [cisc24hw_mux4to1_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAddressMux [pcaddressmux_default]
Compiling architecture cisc24hw_pcaddressmux_0_0_arch of entity xil_defaultlib.CISC24HW_PCAddressMux_0_0 [cisc24hw_pcaddressmux_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.PCounter [pcounter_default]
Compiling architecture cisc24hw_pcounter_0_0_arch of entity xil_defaultlib.CISC24HW_PCounter_0_0 [cisc24hw_pcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PS2Timeout [ps2timeout_default]
Compiling architecture cisc24hw_ps2timeout_0_0_arch of entity xil_defaultlib.CISC24HW_PS2Timeout_0_0 [cisc24hw_ps2timeout_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamAddAMux [ramaddamux_default]
Compiling architecture cisc24hw_ramaddamux_0_0_arch of entity xil_defaultlib.CISC24HW_RamAddAMux_0_0 [cisc24hw_ramaddamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamAddBMux [ramaddbmux_default]
Compiling architecture cisc24hw_ramaddbmux_0_0_arch of entity xil_defaultlib.CISC24HW_RamAddBMux_0_0 [cisc24hw_ramaddbmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamDataMux [ramdatamux_default]
Compiling architecture cisc24hw_ramdatamux_0_0_arch of entity xil_defaultlib.CISC24HW_RamDataMux_0_0 [cisc24hw_ramdatamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegDebugMux [regdebugmux_default]
Compiling architecture cisc24hw_regdebugmux_0_0_arch of entity xil_defaultlib.CISC24HW_RegDebugMux_0_0 [cisc24hw_regdebugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegSelMux [regselmux_default]
Compiling architecture cisc24hw_regselmux_0_0_arch of entity xil_defaultlib.CISC24HW_RegSelMux_0_0 [cisc24hw_regselmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank [registerbank_default]
Compiling architecture cisc24hw_registerbank_0_0_arch of entity xil_defaultlib.CISC24HW_RegisterBank_0_0 [cisc24hw_registerbank_0_0_defaul...]
Compiling architecture dataflow of entity xil_defaultlib.ScanToAscii [scantoascii_default]
Compiling architecture cisc24hw_scantoascii_0_0_arch of entity xil_defaultlib.CISC24HW_ScanToAscii_0_0 [cisc24hw_scantoascii_0_0_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CISC24HW_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CISC24HW_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.clockdivider18 [clockdivider18_default]
Compiling architecture cisc24hw_clockdivider18_0_0_arch of entity xil_defaultlib.CISC24HW_clockdivider18_0_0 [cisc24hw_clockdivider18_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.debugmux [debugmux_default]
Compiling architecture cisc24hw_debugmux_0_0_arch of entity xil_defaultlib.CISC24HW_debugmux_0_0 [cisc24hw_debugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture cisc24hw_decoder_0_0_arch of entity xil_defaultlib.CISC24HW_decoder_0_0 [cisc24hw_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture cisc24hw_divider_0_0_arch of entity xil_defaultlib.CISC24HW_divider_0_0 [cisc24hw_divider_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ps2Controller [ps2controller_default]
Compiling architecture cisc24hw_ps2controller_0_0_arch of entity xil_defaultlib.CISC24HW_ps2Controller_0_0 [cisc24hw_ps2controller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.shiftregister [shiftregister_default]
Compiling architecture cisc24hw_shiftregister_0_0_arch of entity xil_defaultlib.CISC24HW_shiftregister_0_0 [cisc24hw_shiftregister_0_0_defau...]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.CISC24HW_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_1_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_4
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_12_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_2_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_3_0
Compiling module xil_defaultlib.CISC24HW_xlslice_6_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_2
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_3
Compiling architecture structure of entity xil_defaultlib.CISC24HW [cisc24hw_default]
Compiling architecture structure of entity xil_defaultlib.cisc24hw_wrapper
Built simulation snapshot CISC24HW_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4031.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CISC24HW_wrapper_behav -key {Behavioral:sim_1:Functional:CISC24HW_wrapper} -tclbatch {CISC24HW_wrapper.tcl} -view {C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg
source CISC24HW_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CISC24HW_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 4031.961 ; gain = 0.207
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/CISC24HW_wrapper/DebugSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Rst} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Sel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/DinSw} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/RegSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 1500 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/CISC24HW_wrapper/CLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 2500 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2400 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT0} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2500 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 635000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
run 10 ns
add_force {/CISC24HW_wrapper/CISC24HW_i/InterruptHandler_0/INT0} -radix hex {1 0ns}
run 1000 ns
blk_mem_gen_v8_4_1 collision detected at time: 2955000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_1 collision detected at time: 2965000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 1e, B read address: 1e
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu May  3 23:29:34 2018] Launched CISC24HW_FSMController_0_0_synth_1, synth_1...
Run output will be captured here:
CISC24HW_FSMController_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1/runme.log
synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Thu May  3 23:29:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:01:37 . Memory (MB): peak = 4048.441 ; gain = 5.418
run 1000 ns
blk_mem_gen_v8_4_1 collision detected at time: 3995000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 4005000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

update_module_reference {CISC24HW_FSMController_0_0 ControlUnit_FSMController_0_0}
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /clockdivider18_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
[Thu May  3 23:48:40 2018] Launched CISC24HW_FSMController_0_0_synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1/runme.log
[Thu May  3 23:48:40 2018] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:01:37 . Memory (MB): peak = 4077.371 ; gain = 25.293
update_module_reference {CISC24HW_FSMController_0_0 ControlUnit_FSMController_0_0}
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'Reset' as interface 'Reset'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'Reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
INFO: [IP_Flow 19-1972] Upgraded CISC24HW_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /BranchUnit_0/Rst(rst) and /FSMController_0_upgraded_ipi/ClrCCR(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd'
INFO: [IP_Flow 19-1972] Upgraded ControlUnit_FSMController_0_0 from FSMController_v1_0 1.0 to FSMController_v1_0 1.0
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/ControlUnit/ControlUnit.bd> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 4101.473 ; gain = 1.262
update_module_reference: Time (s): cpu = 00:00:09 ; elapsed = 00:01:39 . Memory (MB): peak = 4101.473 ; gain = 1.730
import_files -norecurse {C:/Users/Aiden/Desktop/368_Lab3/368_Lab3.srcs/sources_1/new/tilememory.vhd C:/Users/Aiden/Desktop/368_Lab3/368_Lab3.srcs/sources_1/new/mux8to1.vhd}
close [ open C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/fontrom.vhd w ]
add_files C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/fontrom.vhd
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /clockdivider18_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May  4 00:04:54 2018] Launched CISC24HW_FSMController_0_0_synth_1, synth_1...
Run output will be captured here:
CISC24HW_FSMController_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_FSMController_0_0_synth_1/runme.log
synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Fri May  4 00:04:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:02:07 . Memory (MB): peak = 4179.109 ; gain = 68.844
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
close [ open C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/ps2vga.vhd w ]
add_files C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/ps2vga.vhd
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CISC24HW_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24HW_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/romint.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/CISC24_blk_mem_gen_0_0.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CISC24HW_wrapper_vlog.prj"
"xvhdl --incr --relax -prj CISC24HW_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMController
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CISC24HW_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 71f8400b339e4e2d9b46937fa712c29c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L xlconcat_v2_1_1 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CISC24HW_wrapper_behav xil_defaultlib.CISC24HW_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALUMuxB [alumuxb_default]
Compiling architecture cisc24hw_alumuxb_0_0_arch of entity xil_defaultlib.CISC24HW_ALUMuxB_0_0 [cisc24hw_alumuxb_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.ALU_Shift_Unit [alu_shift_unit_default]
Compiling architecture cisc24hw_alu_shift_unit_0_0_arch of entity xil_defaultlib.CISC24HW_ALU_Shift_Unit_0_0 [cisc24hw_alu_shift_unit_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.AMAMux [amamux_default]
Compiling architecture cisc24hw_amamux_0_0_arch of entity xil_defaultlib.CISC24HW_AMAMux_0_0 [cisc24hw_amamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.AccumReg [accumreg_default]
Compiling architecture cisc24hw_accumreg_0_0_arch of entity xil_defaultlib.CISC24HW_AccumReg_0_0 [cisc24hw_accumreg_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.Arith_Unit [arith_unit_default]
Compiling architecture cisc24hw_arith_unit_0_0_arch of entity xil_defaultlib.CISC24HW_Arith_Unit_0_0 [cisc24hw_arith_unit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.BranchUnit [branchunit_default]
Compiling architecture cisc24hw_branchunit_0_0_arch of entity xil_defaultlib.CISC24HW_BranchUnit_0_0 [cisc24hw_branchunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DecodeUnit [decodeunit_default]
Compiling architecture cisc24hw_decodeunit_0_0_arch of entity xil_defaultlib.CISC24HW_DecodeUnit_0_0 [cisc24hw_decodeunit_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Demux1to2 [demux1to2_default]
Compiling architecture cisc24hw_demux1to2_0_0_arch of entity xil_defaultlib.CISC24HW_Demux1to2_0_0 [cisc24hw_demux1to2_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DynamicMux [dynamicmux_default]
Compiling architecture cisc24hw_dynamicmux_1_0_arch of entity xil_defaultlib.CISC24HW_DynamicMux_1_0 [cisc24hw_dynamicmux_1_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ExecReg [execreg_default]
Compiling architecture cisc24hw_execreg_0_0_arch of entity xil_defaultlib.CISC24HW_ExecReg_0_0 [cisc24hw_execreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.FSMController [fsmcontroller_default]
Compiling architecture cisc24hw_fsmcontroller_0_0_arch of entity xil_defaultlib.CISC24HW_FSMController_0_0 [cisc24hw_fsmcontroller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.InterruptHandler [interrupthandler_default]
Compiling architecture cisc24hw_interrupthandler_0_0_arch of entity xil_defaultlib.CISC24HW_InterruptHandler_0_0 [cisc24hw_interrupthandler_0_0_de...]
Compiling architecture combinational of entity xil_defaultlib.Logic_Unit [logic_unit_default]
Compiling architecture cisc24hw_logic_unit_0_0_arch of entity xil_defaultlib.CISC24HW_Logic_Unit_0_0 [cisc24hw_logic_unit_0_0_default]
Compiling architecture combinational of entity xil_defaultlib.MUXALU [muxalu_default]
Compiling architecture cisc24hw_muxalu_0_0_arch of entity xil_defaultlib.CISC24HW_MUXALU_0_0 [cisc24hw_muxalu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDebugMux [memdebugmux_default]
Compiling architecture cisc24hw_memdebugmux_0_0_arch of entity xil_defaultlib.CISC24HW_MemDebugMux_0_0 [cisc24hw_memdebugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier_VHDL [multiplier_vhdl_default]
Compiling architecture cisc24hw_multiplier_vhdl_0_0_arch of entity xil_defaultlib.CISC24HW_Multiplier_VHDL_0_0 [cisc24hw_multiplier_vhdl_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cisc24hw_mux2to1_0_0_arch of entity xil_defaultlib.CISC24HW_Mux2to1_0_0 [cisc24hw_mux2to1_0_0_default]
Compiling architecture cisc24hw_mux2to1_1_0_arch of entity xil_defaultlib.CISC24HW_Mux2to1_1_0 [cisc24hw_mux2to1_1_0_default]
Compiling architecture cisc24hw_mux2to1_0_1_arch of entity xil_defaultlib.CISC24HW_Mux2to1_0_1 [cisc24hw_mux2to1_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux4to1 [mux4to1_default]
Compiling architecture cisc24hw_mux4to1_0_0_arch of entity xil_defaultlib.CISC24HW_Mux4to1_0_0 [cisc24hw_mux4to1_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAddressMux [pcaddressmux_default]
Compiling architecture cisc24hw_pcaddressmux_0_0_arch of entity xil_defaultlib.CISC24HW_PCAddressMux_0_0 [cisc24hw_pcaddressmux_0_0_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.PCounter [pcounter_default]
Compiling architecture cisc24hw_pcounter_0_0_arch of entity xil_defaultlib.CISC24HW_PCounter_0_0 [cisc24hw_pcounter_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PS2Timeout [ps2timeout_default]
Compiling architecture cisc24hw_ps2timeout_0_0_arch of entity xil_defaultlib.CISC24HW_PS2Timeout_0_0 [cisc24hw_ps2timeout_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamAddAMux [ramaddamux_default]
Compiling architecture cisc24hw_ramaddamux_0_0_arch of entity xil_defaultlib.CISC24HW_RamAddAMux_0_0 [cisc24hw_ramaddamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamAddBMux [ramaddbmux_default]
Compiling architecture cisc24hw_ramaddbmux_0_0_arch of entity xil_defaultlib.CISC24HW_RamAddBMux_0_0 [cisc24hw_ramaddbmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RamDataMux [ramdatamux_default]
Compiling architecture cisc24hw_ramdatamux_0_0_arch of entity xil_defaultlib.CISC24HW_RamDataMux_0_0 [cisc24hw_ramdatamux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegDebugMux [regdebugmux_default]
Compiling architecture cisc24hw_regdebugmux_0_0_arch of entity xil_defaultlib.CISC24HW_RegDebugMux_0_0 [cisc24hw_regdebugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegSelMux [regselmux_default]
Compiling architecture cisc24hw_regselmux_0_0_arch of entity xil_defaultlib.CISC24HW_RegSelMux_0_0 [cisc24hw_regselmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterBank [registerbank_default]
Compiling architecture cisc24hw_registerbank_0_0_arch of entity xil_defaultlib.CISC24HW_RegisterBank_0_0 [cisc24hw_registerbank_0_0_defaul...]
Compiling architecture dataflow of entity xil_defaultlib.ScanToAscii [scantoascii_default]
Compiling architecture cisc24hw_scantoascii_0_0_arch of entity xil_defaultlib.CISC24HW_ScanToAscii_0_0 [cisc24hw_scantoascii_0_0_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CISC24HW_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.CISC24HW_blk_mem_gen_1_0
Compiling architecture behavioral of entity xil_defaultlib.clockdivider18 [clockdivider18_default]
Compiling architecture cisc24hw_clockdivider18_0_0_arch of entity xil_defaultlib.CISC24HW_clockdivider18_0_0 [cisc24hw_clockdivider18_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.debugmux [debugmux_default]
Compiling architecture cisc24hw_debugmux_0_0_arch of entity xil_defaultlib.CISC24HW_debugmux_0_0 [cisc24hw_debugmux_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture cisc24hw_decoder_0_0_arch of entity xil_defaultlib.CISC24HW_decoder_0_0 [cisc24hw_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture cisc24hw_divider_0_0_arch of entity xil_defaultlib.CISC24HW_divider_0_0 [cisc24hw_divider_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.ps2Controller [ps2controller_default]
Compiling architecture cisc24hw_ps2controller_0_0_arch of entity xil_defaultlib.CISC24HW_ps2Controller_0_0 [cisc24hw_ps2controller_0_0_defau...]
Compiling architecture behavioral of entity xil_defaultlib.shiftregister [shiftregister_default]
Compiling architecture cisc24hw_shiftregister_0_0_arch of entity xil_defaultlib.CISC24HW_shiftregister_0_0 [cisc24hw_shiftregister_0_0_defau...]
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.CISC24HW_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_1_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_4
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_5
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_12_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_2_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_3_0
Compiling module xil_defaultlib.CISC24HW_xlslice_6_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_1
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_2
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.CISC24HW_xlslice_6_3
Compiling architecture structure of entity xil_defaultlib.CISC24HW [cisc24hw_default]
Compiling architecture structure of entity xil_defaultlib.cisc24hw_wrapper
Built simulation snapshot CISC24HW_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4216.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aiden/Desktop/CISC24/CISC24.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CISC24HW_wrapper_behav -key {Behavioral:sim_1:Functional:CISC24HW_wrapper} -tclbatch {CISC24HW_wrapper.tcl} -view {C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Aiden/Desktop/CISC24/CISC24HW_wrapper_behav.wcfg
source CISC24HW_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CISC24HW_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 4230.805 ; gain = 14.730
add_force {/CISC24HW_wrapper/DebugSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Rst} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Sel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/DinSw} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/RegSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/CLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/CISC24HW_wrapper/DebugSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/DebugSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Rst} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/Sel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/DinSw} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/RegSel} -radix hex {0 0ns}
add_force {/CISC24HW_wrapper/CLK} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 100 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_1 collision detected at time: 615000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 625000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_1 collision detected at time: 3075000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_1 collision detected at time: 3085000, Instance: CISC24HW_wrapper.CISC24HW_i.blk_mem_gen_1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst, A write address: 2, B read address: 2
import_files -force -norecurse {C:/Users/Aiden/Desktop/368_Lab3/368_Lab3.srcs/sources_1/new/ps2vga.vhd C:/Users/Aiden/Desktop/368_Lab3/368_Lab3.srcs/sources_1/new/vgasync.vhd C:/Users/Aiden/Desktop/368_Lab3/368_Lab3.srcs/sources_1/new/clockdiv.vhd}
update_module_reference CISC24HW_clockdivider18_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'reset' as interface 'reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_clockdivider18_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded CISC24HW_clockdivider18_0_0 from clockdivider18_v1_0 1.0 to clockdivider18_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /CLK(clk) and /clockdivider18_0_upgraded_ipi/clk_in(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /decoder_0/CLK(clk) and /clockdivider18_0_upgraded_ipi/clk_out(undef)
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ui/bd_e9a46247.ui> 
update_module_reference: Time (s): cpu = 00:00:05 ; elapsed = 00:01:08 . Memory (MB): peak = 4244.156 ; gain = 4.320
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/ps2vga.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/ps2vga.vhd
close [ open C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/VGA.vhd w ]
add_files C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/VGA.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/VGA.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/VGA.vhd
close [ open C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/vga_controller.vhd w ]
add_files C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/vga_controller.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/clock_divide.vhd w ]
add_files C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/clock_divide.vhd
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May  4 02:39:44 2018] Launched CISC24HW_clockdivider18_0_0_synth_1, synth_1...
Run output will be captured here:
CISC24HW_clockdivider18_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_clockdivider18_0_0_synth_1/runme.log
synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Fri May  4 02:39:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:01:38 . Memory (MB): peak = 4363.156 ; gain = 60.137
open_bd_design {C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd}
regenerate_bd_layout
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd}
update_module_reference CISC24HW_debugmux_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_debugmux_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded CISC24HW_debugmux_0_0 from debugmux_v1_0 1.0 to debugmux_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'Sel' width 2 differs from original width 3
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'Immed'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'MemB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'SrcA'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'SrcB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'SystemBus'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'CISC24HW_debugmux_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'MemB' is not found on the upgraded version of the cell '/debugmux_0'. Its connection to the net 'blk_mem_gen_1_doutb' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'SystemBus' is not found on the upgraded version of the cell '/debugmux_0'. Its connection to the net 'Mux2to1_1_Dout' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'Immed' is not found on the upgraded version of the cell '/debugmux_0'. Its connection to the net 'DecodeUnit_0_Immediate' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'SrcA' is not found on the upgraded version of the cell '/debugmux_0'. Its connection to the net 'RegDebugMux_0_Dout' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'SrcB' is not found on the upgraded version of the cell '/debugmux_0'. Its connection to the net 'DecodeUnit_0_SrcB' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'CISC24HW_debugmux_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ui/bd_e9a46247.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:01:36 . Memory (MB): peak = 4375.703 ; gain = 6.324
delete_bd_objs [get_bd_nets Sel_1] [get_bd_ports Sel]
create_bd_port -dir I -from 1 -to 0 -type data Sel
connect_bd_net [get_bd_ports Sel] [get_bd_pins debugmux_0/Sel]
delete_bd_objs [get_bd_nets RegSel_1]
delete_bd_objs [get_bd_ports RegSel]
create_bd_port -dir I -from 2 -to 0 RegSel
connect_bd_net [get_bd_ports RegSel] [get_bd_pins RegDebugMux_0/RegSw]
update_module_reference CISC24HW_RegDebugMux_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_RegDebugMux_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded CISC24HW_RegDebugMux_0_0 from RegDebugMux_v1_0 1.0 to RegDebugMux_v1_0 1.0
WARNING: [IP_Flow 19-4706] Upgraded port 'RegSw' width 3 differs from original width 2
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'CISC24HW_RegDebugMux_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'CISC24HW_RegDebugMux_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ui/bd_e9a46247.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:01:35 . Memory (MB): peak = 4401.453 ; gain = 6.168
open_bd_design {C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1367] The port name 'LOGIC' of cell '/MUXALU_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'Int' of cell '/PCAddressMux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /AccumReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ExecReg_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /divider_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /InterruptHandler_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /RegisterBank_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /shiftregister_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ScanToAscii_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
WARNING: [BD 41-927] Following properties on pin /ps2Controller_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/Rst have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /PCounter_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=CISC24HW_CLK 
Wrote  : <C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Immed'(9) to net 'DecodeUnit_0_Immediate'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/stack'(9) to net 'blk_mem_gen_1_douta'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddAMux_0/Immed8'(10) to net 'xlslice_3_Dout'(9) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/ALU_Shift_Unit_0/COUNT'(5) to net 'ExecReg_0_DoutB'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/MemDebugMux_0/DinReg'(24) to net 'RamAddAMux_0_Add'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/A'(24) to net 'RegDebugMux_0_Dout'(3) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RegisterBank_0/AddA'(3) to net 'Mux2to1_2_Dout'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/Mux2to1_2/B'(24) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RamAddBMux_0/Count'(9) to net 'FSMController_0_Count'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/PCAddressMux_0/Int'(9) to net 'FSMController_0_INTADD'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/sim/CISC24HW.vhd
VHDL Output written to : C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALUMuxB_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_Shift_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AccumReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Arith_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DecodeUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Demux1to2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ExecReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FSMController_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Logic_Unit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MUXALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Multiplier_VHDL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux4to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCounter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamAddBMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegSelMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegisterBank_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divider_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clockdivider18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block debugmux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MemDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegDebugMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BranchUnit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAddressMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InterruptHandler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RamDataMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AMAMux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2Controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ScanToAscii_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shiftregister_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DynamicMux_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS2Timeout_0 .
Exporting to file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW.hwh
Generated Block Design Tcl file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hw_handoff/CISC24HW_bd.tcl
Generated Hardware Definition File C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.hwdef
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May  4 03:25:03 2018] Launched CISC24HW_debugmux_0_0_synth_1, CISC24HW_RegDebugMux_0_0_synth_1, synth_1...
Run output will be captured here:
CISC24HW_debugmux_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_debugmux_0_0_synth_1/runme.log
CISC24HW_RegDebugMux_0_0_synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/CISC24HW_RegDebugMux_0_0_synth_1/runme.log
synth_1: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Fri May  4 03:25:03 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:01:47 . Memory (MB): peak = 4491.801 ; gain = 79.914
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri May  4 11:38:01 2018] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
[Fri May  4 11:38:01 2018] Launched impl_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
close_hw
close_hw: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4700.246 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
set_property PROGRAM.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-04 12:11:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-04 12:11:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-04 12:12:09
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-04 12:12:09
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-May-04 12:12:19
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-May-04 12:12:19
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Aiden/Desktop/CISC24/CISC24.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/CISC24HW.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: CISC24HW_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4802.539 ; gain = 101.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CISC24HW_wrapper' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:31]
INFO: [Synth 8-3491] module 'CISC24HW' declared at 'C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:14' bound to instance 'CISC24HW_i' of component 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'CISC24HW' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:35]
INFO: [Synth 8-3491] module 'CISC24HW_ALUMuxB_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:5' bound to instance 'ALUMuxB_0' of component 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:751]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALUMuxB_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_ALUMuxB_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_ALU_Shift_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:5' bound to instance 'ALU_Shift_Unit_0' of component 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:759]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ALU_Shift_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_ALU_Shift_Unit_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_AMAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:5' bound to instance 'AMAMux_0' of component 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:766]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AMAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_AMAMux_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_AccumReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:5' bound to instance 'AccumReg_0' of component 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:772]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_AccumReg_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_AccumReg_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_Arith_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:5' bound to instance 'Arith_Unit_0' of component 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:780]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Arith_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Arith_Unit_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_BranchUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:5' bound to instance 'BranchUnit_0' of component 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:789]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_BranchUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_BranchUnit_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_DecodeUnit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:5' bound to instance 'DecodeUnit_0' of component 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:802]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DecodeUnit_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_DecodeUnit_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_Demux1to2_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:5' bound to instance 'Demux1to2_0' of component 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:817]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Demux1to2_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Demux1to2_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_DynamicMux_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:5' bound to instance 'DynamicMux_1' of component 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:824]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_DynamicMux_1_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_DynamicMux_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_ExecReg_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:5' bound to instance 'ExecReg_0' of component 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:830]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ExecReg_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_ExecReg_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_FSMController_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:5' bound to instance 'FSMController_0' of component 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:840]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_FSMController_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_FSMController_0_0_stub.vhdl:57]
INFO: [Synth 8-3491] module 'CISC24HW_InterruptHandler_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:5' bound to instance 'InterruptHandler_0' of component 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:889]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_InterruptHandler_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_InterruptHandler_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_Logic_Unit_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:5' bound to instance 'Logic_Unit_0' of component 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:903]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Logic_Unit_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Logic_Unit_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_MUXALU_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:5' bound to instance 'MUXALU_0' of component 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:911]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MUXALU_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_MUXALU_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_MemDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:5' bound to instance 'MemDebugMux_0' of component 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:926]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_MemDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_MemDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Multiplier_VHDL_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:5' bound to instance 'Multiplier_VHDL_0' of component 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:934]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Multiplier_VHDL_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Multiplier_VHDL_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:5' bound to instance 'Mux2to1_0' of component 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:941]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:5' bound to instance 'Mux2to1_1' of component 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:948]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_1_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux2to1_0_1' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:5' bound to instance 'Mux2to1_2' of component 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:955]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux2to1_0_1' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux2to1_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_Mux4to1_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:5' bound to instance 'Mux4to1_0' of component 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:964]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_Mux4to1_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_Mux4to1_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCAddressMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:5' bound to instance 'PCAddressMux_0' of component 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:973]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCAddressMux_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_PCAddressMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_PCounter_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:5' bound to instance 'PCounter_0' of component 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:982]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PCounter_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_PCounter_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'CISC24HW_PS2Timeout_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_PS2Timeout_0_0_stub.vhdl:5' bound to instance 'PS2Timeout_0' of component 'CISC24HW_PS2Timeout_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:993]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_PS2Timeout_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_PS2Timeout_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddAMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:5' bound to instance 'RamAddAMux_0' of component 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:999]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddAMux_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddAMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamAddBMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:5' bound to instance 'RamAddBMux_0' of component 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1009]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamAddBMux_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_RamAddBMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RamDataMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:5' bound to instance 'RamDataMux_0' of component 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1018]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RamDataMux_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_RamDataMux_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_RegDebugMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:5' bound to instance 'RegDebugMux_0' of component 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1026]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegDebugMux_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_RegDebugMux_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CISC24HW_RegSelMux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:5' bound to instance 'RegSelMux_0' of component 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1033]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegSelMux_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_RegSelMux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_RegisterBank_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:5' bound to instance 'RegisterBank_0' of component 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1042]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_RegisterBank_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_RegisterBank_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'CISC24HW_ScanToAscii_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:5' bound to instance 'ScanToAscii_0' of component 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1057]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ScanToAscii_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_ScanToAscii_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1063]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_blk_mem_gen_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:5' bound to instance 'blk_mem_gen_1' of component 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1071]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_blk_mem_gen_1_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_blk_mem_gen_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'CISC24HW_clockdivider18_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:5' bound to instance 'clockdivider18_0' of component 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1084]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_clockdivider18_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_clockdivider18_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_debugmux_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:5' bound to instance 'debugmux_0' of component 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1090]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_debugmux_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_debugmux_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'CISC24HW_decoder_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:5' bound to instance 'decoder_0' of component 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1099]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_decoder_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_decoder_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'CISC24HW_divider_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:5' bound to instance 'divider_0' of component 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1111]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_divider_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_divider_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'CISC24HW_ps2Controller_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:5' bound to instance 'ps2Controller_0' of component 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1121]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_ps2Controller_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_ps2Controller_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'CISC24HW_shiftregister_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:5' bound to instance 'shiftregister_0' of component 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1135]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_shiftregister_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_shiftregister_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'CISC24HW_xlconcat_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1143]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlconcat_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_0_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1149]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_0_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_1_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_1' of component 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1154]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_1_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_4' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:5' bound to instance 'xlslice_10' of component 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1159]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_4' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_4_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_5' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:5' bound to instance 'xlslice_11' of component 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1164]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_5' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_5_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_12_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:5' bound to instance 'xlslice_12' of component 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1169]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_12_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_12_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_2_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:5' bound to instance 'xlslice_2' of component 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1174]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_2_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_2_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_3_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:5' bound to instance 'xlslice_3' of component 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1179]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_3_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_3_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_0' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:5' bound to instance 'xlslice_6' of component 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1184]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_0' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_1' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:5' bound to instance 'xlslice_7' of component 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1189]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_1' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_2' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:5' bound to instance 'xlslice_8' of component 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1194]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_2' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'CISC24HW_xlslice_6_3' declared at 'C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:5' bound to instance 'xlslice_9' of component 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:1199]
INFO: [Synth 8-638] synthesizing module 'CISC24HW_xlslice_6_3' [C:/Users/Aiden/Desktop/CISC24/.Xil/Vivado-26064-DESKTOP-T2T1KVN/realtime/CISC24HW_xlslice_6_3_stub.vhdl:13]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_A_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:717]
WARNING: [Synth 8-3848] Net NLW_Mux2to1_2_B_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:718]
WARNING: [Synth 8-3848] Net NLW_MemDebugMux_0_DinReg_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:716]
WARNING: [Synth 8-3848] Net NLW_RamAddAMux_0_Immed8_UNCONNECTED in module/entity CISC24HW does not have driver. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:719]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW' (1#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/synth/CISC24HW.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'CISC24HW_wrapper' (2#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4845.047 ; gain = 144.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4845.047 ; gain = 144.043
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ALUMuxB_0_0/CISC24HW_ALUMuxB_0_0.dcp' for cell 'CISC24HW_i/ALUMuxB_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ALU_Shift_Unit_0_0/CISC24HW_ALU_Shift_Unit_0_0.dcp' for cell 'CISC24HW_i/ALU_Shift_Unit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_AMAMux_0_0/CISC24HW_AMAMux_0_0.dcp' for cell 'CISC24HW_i/AMAMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_AccumReg_0_0/CISC24HW_AccumReg_0_0.dcp' for cell 'CISC24HW_i/AccumReg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Arith_Unit_0_0/CISC24HW_Arith_Unit_0_0.dcp' for cell 'CISC24HW_i/Arith_Unit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_BranchUnit_0_0/CISC24HW_BranchUnit_0_0.dcp' for cell 'CISC24HW_i/BranchUnit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_DecodeUnit_0_0/CISC24HW_DecodeUnit_0_0.dcp' for cell 'CISC24HW_i/DecodeUnit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Demux1to2_0_0/CISC24HW_Demux1to2_0_0.dcp' for cell 'CISC24HW_i/Demux1to2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_DynamicMux_1_0/CISC24HW_DynamicMux_1_0.dcp' for cell 'CISC24HW_i/DynamicMux_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ExecReg_0_0/CISC24HW_ExecReg_0_0.dcp' for cell 'CISC24HW_i/ExecReg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_FSMController_0_0/CISC24HW_FSMController_0_0.dcp' for cell 'CISC24HW_i/FSMController_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_InterruptHandler_0_0/CISC24HW_InterruptHandler_0_0.dcp' for cell 'CISC24HW_i/InterruptHandler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Logic_Unit_0_0/CISC24HW_Logic_Unit_0_0.dcp' for cell 'CISC24HW_i/Logic_Unit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_MUXALU_0_0/CISC24HW_MUXALU_0_0.dcp' for cell 'CISC24HW_i/MUXALU_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_MemDebugMux_0_0/CISC24HW_MemDebugMux_0_0.dcp' for cell 'CISC24HW_i/MemDebugMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Multiplier_VHDL_0_0/CISC24HW_Multiplier_VHDL_0_0.dcp' for cell 'CISC24HW_i/Multiplier_VHDL_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Mux2to1_0_0/CISC24HW_Mux2to1_0_0.dcp' for cell 'CISC24HW_i/Mux2to1_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Mux2to1_1_0/CISC24HW_Mux2to1_1_0.dcp' for cell 'CISC24HW_i/Mux2to1_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Mux2to1_0_1/CISC24HW_Mux2to1_0_1.dcp' for cell 'CISC24HW_i/Mux2to1_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_Mux4to1_0_0/CISC24HW_Mux4to1_0_0.dcp' for cell 'CISC24HW_i/Mux4to1_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_PCAddressMux_0_0/CISC24HW_PCAddressMux_0_0.dcp' for cell 'CISC24HW_i/PCAddressMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_PCounter_0_0/CISC24HW_PCounter_0_0.dcp' for cell 'CISC24HW_i/PCounter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_PS2Timeout_0_0/CISC24HW_PS2Timeout_0_0.dcp' for cell 'CISC24HW_i/PS2Timeout_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RamAddAMux_0_0/CISC24HW_RamAddAMux_0_0.dcp' for cell 'CISC24HW_i/RamAddAMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RamAddBMux_0_0/CISC24HW_RamAddBMux_0_0.dcp' for cell 'CISC24HW_i/RamAddBMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RamDataMux_0_0/CISC24HW_RamDataMux_0_0.dcp' for cell 'CISC24HW_i/RamDataMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RegDebugMux_0_0/CISC24HW_RegDebugMux_0_0.dcp' for cell 'CISC24HW_i/RegDebugMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RegSelMux_0_0/CISC24HW_RegSelMux_0_0.dcp' for cell 'CISC24HW_i/RegSelMux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_RegisterBank_0_0/CISC24HW_RegisterBank_0_0.dcp' for cell 'CISC24HW_i/RegisterBank_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ScanToAscii_0_0/CISC24HW_ScanToAscii_0_0.dcp' for cell 'CISC24HW_i/ScanToAscii_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_0_0/CISC24HW_blk_mem_gen_0_0.dcp' for cell 'CISC24HW_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_blk_mem_gen_1_0/CISC24HW_blk_mem_gen_1_0.dcp' for cell 'CISC24HW_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_clockdivider18_0_0/CISC24HW_clockdivider18_0_0.dcp' for cell 'CISC24HW_i/clockdivider18_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_debugmux_0_0/CISC24HW_debugmux_0_0.dcp' for cell 'CISC24HW_i/debugmux_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_decoder_0_0/CISC24HW_decoder_0_0.dcp' for cell 'CISC24HW_i/decoder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_divider_0_0/CISC24HW_divider_0_0.dcp' for cell 'CISC24HW_i/divider_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_ps2Controller_0_0/CISC24HW_ps2Controller_0_0.dcp' for cell 'CISC24HW_i/ps2Controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_shiftregister_0_0/CISC24HW_shiftregister_0_0.dcp' for cell 'CISC24HW_i/shiftregister_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlconcat_0_0/CISC24HW_xlconcat_0_0.dcp' for cell 'CISC24HW_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_0_0/CISC24HW_xlslice_0_0.dcp' for cell 'CISC24HW_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_1_0/CISC24HW_xlslice_1_0.dcp' for cell 'CISC24HW_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_4/CISC24HW_xlslice_6_4.dcp' for cell 'CISC24HW_i/xlslice_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_5/CISC24HW_xlslice_6_5.dcp' for cell 'CISC24HW_i/xlslice_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_12_0/CISC24HW_xlslice_12_0.dcp' for cell 'CISC24HW_i/xlslice_12'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_2_0/CISC24HW_xlslice_2_0.dcp' for cell 'CISC24HW_i/xlslice_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_3_0/CISC24HW_xlslice_3_0.dcp' for cell 'CISC24HW_i/xlslice_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_0/CISC24HW_xlslice_6_0.dcp' for cell 'CISC24HW_i/xlslice_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_1/CISC24HW_xlslice_6_1.dcp' for cell 'CISC24HW_i/xlslice_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_2/CISC24HW_xlslice_6_2.dcp' for cell 'CISC24HW_i/xlslice_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_xlslice_6_3/CISC24HW_xlslice_6_3.dcp' for cell 'CISC24HW_i/xlslice_9'
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 19 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 24 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CISC24HW_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CISC24HW_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 4977.500 ; gain = 276.496
164 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 4977.500 ; gain = 277.254
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
set_property top FSMController [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch Behavioral [current_fileset]
set_property top_file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri May  4 12:22:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5013.387 ; gain = 27.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FSMController' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'FSMController' (1#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd:80]
WARNING: [Synth 8-3331] design FSMController has unconnected port SrcB[23]
WARNING: [Synth 8-3331] design FSMController has unconnected port SrcB[22]
WARNING: [Synth 8-3331] design FSMController has unconnected port SrcB[21]
WARNING: [Synth 8-3331] design FSMController has unconnected port SrcB[20]
WARNING: [Synth 8-3331] design FSMController has unconnected port SrcB[19]
WARNING: [Synth 8-3331] design FSMController has unconnected port SrcB[18]
WARNING: [Synth 8-3331] design FSMController has unconnected port SrcB[17]
WARNING: [Synth 8-3331] design FSMController has unconnected port SrcB[16]
WARNING: [Synth 8-3331] design FSMController has unconnected port SrcB[15]
WARNING: [Synth 8-3331] design FSMController has unconnected port SrcB[14]
WARNING: [Synth 8-3331] design FSMController has unconnected port SrcB[13]
WARNING: [Synth 8-3331] design FSMController has unconnected port SrcB[12]
WARNING: [Synth 8-3331] design FSMController has unconnected port SrcB[11]
WARNING: [Synth 8-3331] design FSMController has unconnected port SrcB[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5048.805 ; gain = 63.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5048.805 ; gain = 63.273
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'Sel[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Sel[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DebugSel'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[4]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[5]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[6]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[7]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[8]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RegSel[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RegSel[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RegSel[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rst'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[7]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[6]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[5]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[4]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[4]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[5]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[6]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[7]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FSMController_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FSMController_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 5144.941 ; gain = 159.410
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/imports/new/tilememory.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/FSMController.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/imports/new/vgasync.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/DecodeUnit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/vga_controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/PCounter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/Divider_Clk.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/debugmux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/BranchUnit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/imports/new/clockdiv.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/RegDebugMux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/ip/CISC24HW_FSMController_0_0/synth/CISC24HW_FSMController_0_0.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/bd/CISC24HW/hdl/CISC24HW_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/clock_divide.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/ps2vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/imports/new/mux8to1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/imports/new/ps2vga.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/imports/Desktop/PS2Timeout.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/imports/Desktop/ps2Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/fontrom.vhd:]
set_property top DecodeUnit [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch Behavioral [current_fileset]
set_property top_file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/DecodeUnit.vhd [current_fileset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri May  4 12:28:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:03:02 . Memory (MB): peak = 5144.941 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5144.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DecodeUnit' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/DecodeUnit.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'DecodeUnit' (1#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/DecodeUnit.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5144.941 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5144.941 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'Sel[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Sel[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DebugSel'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[4]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[5]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[6]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[7]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[8]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RegSel[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RegSel[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RegSel[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rst'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[7]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[6]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[5]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[4]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[4]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[5]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[6]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[7]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DecodeUnit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DecodeUnit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 5172.352 ; gain = 27.410
set_property top InterruptHandler [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch behavioral [current_fileset]
set_property top_file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/InterruptHandler.vhd [current_fileset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri May  4 12:39:52 2018] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:03:07 . Memory (MB): peak = 5172.352 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5172.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'InterruptHandler' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/InterruptHandler.vhd:48]
WARNING: [Synth 8-614] signal 'IntEn' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/InterruptHandler.vhd:53]
WARNING: [Synth 8-614] signal 'IntEn' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/InterruptHandler.vhd:76]
WARNING: [Synth 8-614] signal 'IntEn' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/InterruptHandler.vhd:97]
WARNING: [Synth 8-614] signal 'IntEn' is read in the process but is not in the sensitivity list [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/InterruptHandler.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'InterruptHandler' (1#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/new/InterruptHandler.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5172.352 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5172.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'Sel[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Sel[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DebugSel'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[4]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[5]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[6]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[7]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[8]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RegSel[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RegSel[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RegSel[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rst'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[7]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[6]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[5]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[4]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[4]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[5]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[6]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[7]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/InterruptHandler_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/InterruptHandler_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 5175.473 ; gain = 3.121
set_property top ps2Controller [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch Behavioral [current_fileset]
set_property top_file C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/imports/Desktop/ps2Controller.vhd [current_fileset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri May  4 12:44:39 2018] Launched synth_1...
Run output will be captured here: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:03:08 . Memory (MB): peak = 5175.473 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5175.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ps2Controller' [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/imports/Desktop/ps2Controller.vhd:28]
WARNING: [Synth 8-6014] Unused sequential element internal3_reg was removed.  [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/imports/Desktop/ps2Controller.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'ps2Controller' (1#1) [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/sources_1/imports/Desktop/ps2Controller.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5175.473 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5175.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Sel[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Sel[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DebugSel'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[4]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[5]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[6]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[7]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DinSw[8]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RegSel[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RegSel[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RegSel[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rst'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'inttest[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CCR[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[7]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[6]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[5]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[4]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cathode[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[4]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[5]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[6]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[7]'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_CLK'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PS2_DATA'. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aiden/Desktop/CISC24/CISC24.srcs/constrs_1/imports/Desktop/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ps2Controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ps2Controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 5214.652 ; gain = 39.180
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EB0DA
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: C:/Users/Aiden/Desktop/CISC24/CISC24.runs/impl_1/CISC24HW_wrapper.ltx
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  4 12:54:46 2018...
