Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 12 10:14:05 2018
| Host         : DESKTOP-74JJDOE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lock_top_timing_summary_routed.rpt -pb lock_top_timing_summary_routed.pb -rpx lock_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lock_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.584        0.000                      0                  181        0.168        0.000                      0                  181        4.500        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.584        0.000                      0                  177        0.168        0.000                      0                  177        4.500        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.941        0.000                      0                    4        0.870        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 debounce_C/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/my_led_reg[15]_lopt_replica_8/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.704ns (16.783%)  route 3.491ns (83.217%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.615     5.136    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debounce_C/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.741     6.333    debounce_C/out[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.457 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          1.177     7.634    lock_unit/btnC_db
    SLICE_X5Y25          LUT5 (Prop_lut5_I1_O)        0.124     7.758 r  lock_unit/my_led[15]_i_1/O
                         net (fo=16, routed)          1.573     9.331    lock_unit/my_led0
    SLICE_X2Y41          FDRE                                         r  lock_unit/my_led_reg[15]_lopt_replica_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.518    14.859    lock_unit/CLK
    SLICE_X2Y41          FDRE                                         r  lock_unit/my_led_reg[15]_lopt_replica_8/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.169    14.915    lock_unit/my_led_reg[15]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 debounce_C/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/my_led_reg[15]_lopt_replica_4/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.704ns (17.393%)  route 3.344ns (82.607%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.615     5.136    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debounce_C/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.741     6.333    debounce_C/out[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.457 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          1.177     7.634    lock_unit/btnC_db
    SLICE_X5Y25          LUT5 (Prop_lut5_I1_O)        0.124     7.758 r  lock_unit/my_led[15]_i_1/O
                         net (fo=16, routed)          1.426     9.184    lock_unit/my_led0
    SLICE_X5Y41          FDRE                                         r  lock_unit/my_led_reg[15]_lopt_replica_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.857    lock_unit/CLK
    SLICE_X5Y41          FDRE                                         r  lock_unit/my_led_reg[15]_lopt_replica_4/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.877    lock_unit/my_led_reg[15]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 debounce_C/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/my_led_reg[15]_lopt_replica_5/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.704ns (17.393%)  route 3.344ns (82.607%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.615     5.136    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debounce_C/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.741     6.333    debounce_C/out[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.457 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          1.177     7.634    lock_unit/btnC_db
    SLICE_X5Y25          LUT5 (Prop_lut5_I1_O)        0.124     7.758 r  lock_unit/my_led[15]_i_1/O
                         net (fo=16, routed)          1.426     9.184    lock_unit/my_led0
    SLICE_X5Y41          FDRE                                         r  lock_unit/my_led_reg[15]_lopt_replica_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.857    lock_unit/CLK
    SLICE_X5Y41          FDRE                                         r  lock_unit/my_led_reg[15]_lopt_replica_5/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.877    lock_unit/my_led_reg[15]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 debounce_C/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/my_led_reg[15]_lopt_replica_6/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.704ns (17.393%)  route 3.344ns (82.607%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.615     5.136    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debounce_C/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.741     6.333    debounce_C/out[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.457 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          1.177     7.634    lock_unit/btnC_db
    SLICE_X5Y25          LUT5 (Prop_lut5_I1_O)        0.124     7.758 r  lock_unit/my_led[15]_i_1/O
                         net (fo=16, routed)          1.426     9.184    lock_unit/my_led0
    SLICE_X5Y41          FDRE                                         r  lock_unit/my_led_reg[15]_lopt_replica_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.857    lock_unit/CLK
    SLICE_X5Y41          FDRE                                         r  lock_unit/my_led_reg[15]_lopt_replica_6/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.877    lock_unit/my_led_reg[15]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             5.693ns  (required time - arrival time)
  Source:                 debounce_C/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/my_led_reg[15]_lopt_replica_7/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.704ns (17.393%)  route 3.344ns (82.607%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.615     5.136    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debounce_C/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.741     6.333    debounce_C/out[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.457 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          1.177     7.634    lock_unit/btnC_db
    SLICE_X5Y25          LUT5 (Prop_lut5_I1_O)        0.124     7.758 r  lock_unit/my_led[15]_i_1/O
                         net (fo=16, routed)          1.426     9.184    lock_unit/my_led0
    SLICE_X5Y41          FDRE                                         r  lock_unit/my_led_reg[15]_lopt_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.516    14.857    lock_unit/CLK
    SLICE_X5Y41          FDRE                                         r  lock_unit/my_led_reg[15]_lopt_replica_7/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.877    lock_unit/my_led_reg[15]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.693    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 lock_unit/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/FSM_sequential_next_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 1.378ns (35.533%)  route 2.500ns (64.467%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.617     5.138    lock_unit/CLK
    SLICE_X7Y26          FDRE                                         r  lock_unit/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  lock_unit/number_reg[5]/Q
                         net (fo=1, routed)           1.017     6.611    lock_unit/number[5]
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124     6.735 r  lock_unit/next_s1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.735    lock_unit/next_s1_carry_i_3_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.285 r  lock_unit/next_s1_carry/CO[3]
                         net (fo=2, routed)           1.153     8.439    lock_unit/next_s1_carry_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I1_O)        0.124     8.563 r  lock_unit/FSM_sequential_next_s[0]_i_3/O
                         net (fo=1, routed)           0.330     8.892    lock_unit/FSM_sequential_next_s[0]_i_3_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I1_O)        0.124     9.016 r  lock_unit/FSM_sequential_next_s[0]_i_1/O
                         net (fo=1, routed)           0.000     9.016    lock_unit/FSM_sequential_next_s[0]_i_1_n_0
    SLICE_X4Y25          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.500    14.841    lock_unit/CLK
    SLICE_X4Y25          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[0]/C
                         clock pessimism              0.273    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y25          FDCE (Setup_fdce_C_D)        0.029    15.108    lock_unit/FSM_sequential_next_s_reg[0]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 debounce_C/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/my_led_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.704ns (19.481%)  route 2.910ns (80.519%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.615     5.136    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debounce_C/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.741     6.333    debounce_C/out[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.457 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          1.177     7.634    lock_unit/btnC_db
    SLICE_X5Y25          LUT5 (Prop_lut5_I1_O)        0.124     7.758 r  lock_unit/my_led[15]_i_1/O
                         net (fo=16, routed)          0.992     8.750    lock_unit/my_led0
    SLICE_X5Y37          FDRE                                         r  lock_unit/my_led_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.513    14.854    lock_unit/CLK
    SLICE_X5Y37          FDRE                                         r  lock_unit/my_led_reg[15]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.874    lock_unit/my_led_reg[15]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 debounce_C/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/my_led_reg[15]_lopt_replica_2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.614ns  (logic 0.704ns (19.481%)  route 2.910ns (80.519%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.615     5.136    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debounce_C/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.741     6.333    debounce_C/out[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.457 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          1.177     7.634    lock_unit/btnC_db
    SLICE_X5Y25          LUT5 (Prop_lut5_I1_O)        0.124     7.758 r  lock_unit/my_led[15]_i_1/O
                         net (fo=16, routed)          0.992     8.750    lock_unit/my_led0
    SLICE_X5Y37          FDRE                                         r  lock_unit/my_led_reg[15]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.513    14.854    lock_unit/CLK
    SLICE_X5Y37          FDRE                                         r  lock_unit/my_led_reg[15]_lopt_replica_2/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.874    lock_unit/my_led_reg[15]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 lock_unit/FSM_sequential_next_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/key3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.642ns (18.522%)  route 2.824ns (81.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.620     5.141    lock_unit/CLK
    SLICE_X2Y26          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.518     5.659 f  lock_unit/FSM_sequential_next_s_reg[2]/Q
                         net (fo=31, routed)          1.809     7.468    lock_unit/next_s[2]
    SLICE_X6Y24          LUT6 (Prop_lut6_I0_O)        0.124     7.592 r  lock_unit/key3[3]_i_1/O
                         net (fo=4, routed)           1.015     8.607    lock_unit/key30
    SLICE_X9Y27          FDRE                                         r  lock_unit/key3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.436    14.777    lock_unit/CLK
    SLICE_X9Y27          FDRE                                         r  lock_unit/key3_reg[3]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.797    lock_unit/key3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 debounce_C/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/my_led_reg[15]_lopt_replica_10/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.704ns (19.770%)  route 2.857ns (80.230%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.615     5.136    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debounce_C/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.741     6.333    debounce_C/out[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.457 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          1.177     7.634    lock_unit/btnC_db
    SLICE_X5Y25          LUT5 (Prop_lut5_I1_O)        0.124     7.758 r  lock_unit/my_led[15]_i_1/O
                         net (fo=16, routed)          0.940     8.697    lock_unit/my_led0
    SLICE_X2Y19          FDRE                                         r  lock_unit/my_led_reg[15]_lopt_replica_10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.508    14.849    lock_unit/CLK
    SLICE_X2Y19          FDRE                                         r  lock_unit/my_led_reg[15]_lopt_replica_10/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y19          FDRE (Setup_fdre_C_CE)      -0.169    14.905    lock_unit/my_led_reg[15]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  6.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 lock_unit/num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/number_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.171%)  route 0.063ns (27.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.581     1.464    lock_unit/CLK
    SLICE_X6Y26          FDRE                                         r  lock_unit/num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  lock_unit/num1_reg[2]/Q
                         net (fo=2, routed)           0.063     1.691    lock_unit/num1_reg_n_0_[2]
    SLICE_X7Y26          FDRE                                         r  lock_unit/number_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.849     1.976    lock_unit/CLK
    SLICE_X7Y26          FDRE                                         r  lock_unit/number_reg[10]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.046     1.523    lock_unit/number_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 debounce_D/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_D/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.580     1.463    debounce_D/CLK
    SLICE_X4Y24          FDRE                                         r  debounce_D/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  debounce_D/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.131     1.735    debounce_D/out[0]
    SLICE_X5Y24          LUT3 (Prop_lut3_I2_O)        0.045     1.780 r  debounce_D/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.780    debounce_D/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X5Y24          FDRE                                         r  debounce_D/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.848     1.975    debounce_D/CLK
    SLICE_X5Y24          FDRE                                         r  debounce_D/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.091     1.567    debounce_D/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 debounce_D/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_D/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.580     1.463    debounce_D/CLK
    SLICE_X5Y24          FDRE                                         r  debounce_D/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  debounce_D/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.141     1.745    debounce_D/out[1]
    SLICE_X4Y24          LUT5 (Prop_lut5_I2_O)        0.045     1.790 r  debounce_D/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.790    debounce_D/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X4Y24          FDRE                                         r  debounce_D/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.848     1.975    debounce_D/CLK
    SLICE_X4Y24          FDRE                                         r  debounce_D/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.091     1.567    debounce_D/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 debounce_D/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_D/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.580     1.463    debounce_D/CLK
    SLICE_X5Y24          FDRE                                         r  debounce_D/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  debounce_D/FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.142     1.746    debounce_D/out[1]
    SLICE_X4Y24          LUT4 (Prop_lut4_I2_O)        0.045     1.791 r  debounce_D/FSM_sequential_state[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.791    debounce_D/FSM_sequential_state[2]_i_1__1_n_0
    SLICE_X4Y24          FDRE                                         r  debounce_D/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.848     1.975    debounce_D/CLK
    SLICE_X4Y24          FDRE                                         r  debounce_D/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.092     1.568    debounce_D/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 lock_unit/fail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/FSM_sequential_next_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.076%)  route 0.177ns (45.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.582     1.465    lock_unit/CLK
    SLICE_X2Y24          FDRE                                         r  lock_unit/fail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  lock_unit/fail_reg[1]/Q
                         net (fo=4, routed)           0.177     1.807    lock_unit/fail_reg_n_0_[1]
    SLICE_X2Y26          LUT5 (Prop_lut5_I2_O)        0.045     1.852 r  lock_unit/FSM_sequential_next_s[3]_i_2/O
                         net (fo=1, routed)           0.000     1.852    lock_unit/FSM_sequential_next_s[3]_i_2_n_0
    SLICE_X2Y26          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.851     1.978    lock_unit/CLK
    SLICE_X2Y26          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[3]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.121     1.621    lock_unit/FSM_sequential_next_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 lock_unit/fail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/FSM_sequential_next_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.797%)  route 0.179ns (46.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.582     1.465    lock_unit/CLK
    SLICE_X2Y24          FDRE                                         r  lock_unit/fail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.629 f  lock_unit/fail_reg[1]/Q
                         net (fo=4, routed)           0.179     1.809    lock_unit/fail_reg_n_0_[1]
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.045     1.854 r  lock_unit/FSM_sequential_next_s[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    lock_unit/FSM_sequential_next_s[2]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.851     1.978    lock_unit/CLK
    SLICE_X2Y26          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[2]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.120     1.620    lock_unit/FSM_sequential_next_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 lock_unit/fail_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/fail_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.582     1.465    lock_unit/CLK
    SLICE_X2Y24          FDRE                                         r  lock_unit/fail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  lock_unit/fail_reg[0]/Q
                         net (fo=2, routed)           0.148     1.777    lock_unit/fail_reg_n_0_[0]
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  lock_unit/fail[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    lock_unit/fail[0]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  lock_unit/fail_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.850     1.977    lock_unit/CLK
    SLICE_X2Y24          FDRE                                         r  lock_unit/fail_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     1.586    lock_unit/fail_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 debounce_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_U/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.458%)  route 0.143ns (43.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.581     1.464    debounce_U/CLK
    SLICE_X5Y23          FDRE                                         r  debounce_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  debounce_U/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.143     1.749    debounce_U/state[0]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.045     1.794 r  debounce_U/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.794    debounce_U/FSM_sequential_state[2]_i_1_n_0
    SLICE_X5Y23          FDRE                                         r  debounce_U/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.849     1.976    debounce_U/CLK
    SLICE_X5Y23          FDRE                                         r  debounce_U/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.092     1.556    debounce_U/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 lock_unit/num1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.581     1.464    lock_unit/CLK
    SLICE_X6Y26          FDRE                                         r  lock_unit/num1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  lock_unit/num1_reg[1]/Q
                         net (fo=2, routed)           0.170     1.798    lock_unit/num1_reg_n_0_[1]
    SLICE_X7Y26          FDRE                                         r  lock_unit/number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.849     1.976    lock_unit/CLK
    SLICE_X7Y26          FDRE                                         r  lock_unit/number_reg[9]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.076     1.553    lock_unit/number_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 disp/q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.584     1.467    disp/CLK
    SLICE_X6Y20          FDCE                                         r  disp/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.164     1.631 r  disp/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.114     1.746    disp/q_reg_reg_n_0_[10]
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.856 r  disp/q_reg_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.856    disp/q_reg_reg[8]_i_1__0_n_5
    SLICE_X6Y20          FDCE                                         r  disp/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.853     1.980    disp/CLK
    SLICE_X6Y20          FDCE                                         r  disp/q_reg_reg[10]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X6Y20          FDCE (Hold_fdce_C_D)         0.134     1.601    disp/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y24    debounce_C/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y24    debounce_C/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y24    debounce_C/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y24    debounce_D/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y24    debounce_D/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y24    debounce_D/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    debounce_R/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y24    debounce_R/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y24    debounce_R/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24    debounce_C/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24    debounce_C/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24    debounce_C/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    debounce_D/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    debounce_D/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    debounce_D/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    debounce_R/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    debounce_R/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    debounce_R/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    debounce_U/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24    debounce_C/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24    debounce_C/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y24    debounce_C/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    debounce_D/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    debounce_D/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    debounce_D/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    debounce_R/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    debounce_R/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    debounce_R/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    debounce_U/FSM_sequential_state_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 debounce_C/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/FSM_sequential_next_s_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.580ns (22.451%)  route 2.003ns (77.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.615     5.136    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debounce_C/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.741     6.333    debounce_C/out[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.457 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          1.263     7.720    lock_unit/btnC_db
    SLICE_X4Y25          FDCE                                         f  lock_unit/FSM_sequential_next_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.500    14.841    lock_unit/CLK
    SLICE_X4Y25          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[0]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.661    lock_unit/FSM_sequential_next_s_reg[0]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             6.941ns  (required time - arrival time)
  Source:                 debounce_C/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/FSM_sequential_next_s_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.580ns (22.451%)  route 2.003ns (77.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.615     5.136    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debounce_C/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.741     6.333    debounce_C/out[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.457 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          1.263     7.720    lock_unit/btnC_db
    SLICE_X4Y25          FDCE                                         f  lock_unit/FSM_sequential_next_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.500    14.841    lock_unit/CLK
    SLICE_X4Y25          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[1]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDCE (Recov_fdce_C_CLR)     -0.405    14.661    lock_unit/FSM_sequential_next_s_reg[1]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                  6.941    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 debounce_C/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/FSM_sequential_next_s_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.580ns (24.573%)  route 1.780ns (75.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.615     5.136    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debounce_C/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.741     6.333    debounce_C/out[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.457 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          1.040     7.497    lock_unit/btnC_db
    SLICE_X2Y26          FDCE                                         f  lock_unit/FSM_sequential_next_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.504    14.845    lock_unit/CLK
    SLICE_X2Y26          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.319    14.751    lock_unit/FSM_sequential_next_s_reg[2]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 debounce_C/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/FSM_sequential_next_s_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.580ns (24.573%)  route 1.780ns (75.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.615     5.136    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  debounce_C/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           0.741     6.333    debounce_C/out[1]
    SLICE_X7Y24          LUT3 (Prop_lut3_I1_O)        0.124     6.457 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          1.040     7.497    lock_unit/btnC_db
    SLICE_X2Y26          FDCE                                         f  lock_unit/FSM_sequential_next_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.504    14.845    lock_unit/CLK
    SLICE_X2Y26          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y26          FDCE (Recov_fdce_C_CLR)     -0.319    14.751    lock_unit/FSM_sequential_next_s_reg[3]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  7.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 debounce_C/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/FSM_sequential_next_s_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.144%)  route 0.654ns (77.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.580     1.463    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  debounce_C/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.231     1.835    debounce_C/out[0]
    SLICE_X7Y24          LUT3 (Prop_lut3_I0_O)        0.045     1.880 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          0.423     2.303    lock_unit/btnC_db
    SLICE_X2Y26          FDCE                                         f  lock_unit/FSM_sequential_next_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.851     1.978    lock_unit/CLK
    SLICE_X2Y26          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[2]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y26          FDCE (Remov_fdce_C_CLR)     -0.067     1.433    lock_unit/FSM_sequential_next_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 debounce_C/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/FSM_sequential_next_s_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.144%)  route 0.654ns (77.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.580     1.463    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  debounce_C/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.231     1.835    debounce_C/out[0]
    SLICE_X7Y24          LUT3 (Prop_lut3_I0_O)        0.045     1.880 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          0.423     2.303    lock_unit/btnC_db
    SLICE_X2Y26          FDCE                                         f  lock_unit/FSM_sequential_next_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.851     1.978    lock_unit/CLK
    SLICE_X2Y26          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[3]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y26          FDCE (Remov_fdce_C_CLR)     -0.067     1.433    lock_unit/FSM_sequential_next_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 debounce_C/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/FSM_sequential_next_s_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.998%)  route 0.744ns (80.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.580     1.463    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  debounce_C/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.231     1.835    debounce_C/out[0]
    SLICE_X7Y24          LUT3 (Prop_lut3_I0_O)        0.045     1.880 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          0.513     2.393    lock_unit/btnC_db
    SLICE_X4Y25          FDCE                                         f  lock_unit/FSM_sequential_next_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.848     1.975    lock_unit/CLK
    SLICE_X4Y25          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[0]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X4Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.405    lock_unit/FSM_sequential_next_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 debounce_C/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lock_unit/FSM_sequential_next_s_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (19.998%)  route 0.744ns (80.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.580     1.463    debounce_C/CLK
    SLICE_X7Y24          FDRE                                         r  debounce_C/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  debounce_C/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.231     1.835    debounce_C/out[0]
    SLICE_X7Y24          LUT3 (Prop_lut3_I0_O)        0.045     1.880 f  debounce_C/FSM_sequential_next_s[3]_i_3/O
                         net (fo=15, routed)          0.513     2.393    lock_unit/btnC_db
    SLICE_X4Y25          FDCE                                         f  lock_unit/FSM_sequential_next_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.848     1.975    lock_unit/CLK
    SLICE_X4Y25          FDCE                                         r  lock_unit/FSM_sequential_next_s_reg[1]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X4Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.405    lock_unit/FSM_sequential_next_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.988    





