INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:30:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 buffer93/dataReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.015ns period=6.030ns})
  Destination:            buffer33/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.015ns period=6.030ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.030ns  (clk rise@6.030ns - clk rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 1.296ns (23.047%)  route 4.327ns (76.953%))
  Logic Levels:           16  (CARRY4=2 LUT3=2 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.513 - 6.030 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2405, unset)         0.508     0.508    buffer93/clk
    SLICE_X18Y204        FDRE                                         r  buffer93/dataReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y204        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  buffer93/dataReg_reg[4]/Q
                         net (fo=4, routed)           0.377     1.117    buffer93/control/Q[4]
    SLICE_X15Y204        LUT3 (Prop_lut3_I0_O)        0.126     1.243 r  buffer93/control/Memory[0][4]_i_1__13/O
                         net (fo=12, routed)          0.348     1.590    buffer93/control/dataReg_reg[4]
    SLICE_X14Y204        LUT5 (Prop_lut5_I0_O)        0.043     1.633 r  buffer93/control/Memory[0][6]_i_2__3/O
                         net (fo=2, routed)           0.102     1.736    buffer93/control/Memory[0][6]_i_2__3_n_0
    SLICE_X14Y204        LUT6 (Prop_lut6_I5_O)        0.043     1.779 r  buffer93/control/Memory[0][7]_i_5/O
                         net (fo=3, routed)           0.101     1.879    buffer93/control/Memory[0][7]_i_5_n_0
    SLICE_X14Y204        LUT4 (Prop_lut4_I0_O)        0.043     1.922 f  buffer93/control/Memory[0][7]_i_2__7/O
                         net (fo=5, routed)           0.320     2.242    buffer261/fifo/ins[7]
    SLICE_X16Y204        LUT5 (Prop_lut5_I4_O)        0.043     2.285 r  buffer261/fifo/transmitValue_i_11__4/O
                         net (fo=1, routed)           0.000     2.285    cmpi1/S[2]
    SLICE_X16Y204        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     2.458 r  cmpi1/transmitValue_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.458    cmpi1/transmitValue_reg_i_6_n_0
    SLICE_X16Y205        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     2.580 f  cmpi1/transmitValue_reg_i_4/CO[0]
                         net (fo=123, routed)         0.468     3.048    buffer264/fifo/result[0]
    SLICE_X22Y205        LUT3 (Prop_lut3_I0_O)        0.127     3.175 f  buffer264/fifo/outputValid_i_3__24/O
                         net (fo=5, routed)           0.255     3.430    buffer276/fifo/dataReg_reg[0]
    SLICE_X23Y202        LUT6 (Prop_lut6_I0_O)        0.043     3.473 f  buffer276/fifo/dataReg[0]_i_2__0/O
                         net (fo=3, routed)           0.263     3.736    control_merge0/tehb/control/dataReg_reg[0]_0
    SLICE_X21Y200        LUT5 (Prop_lut5_I0_O)        0.043     3.779 f  control_merge0/tehb/control/transmitValue_i_4__40/O
                         net (fo=7, routed)           0.296     4.075    control_merge1/tehb/control/transmitValue_reg_2
    SLICE_X21Y201        LUT6 (Prop_lut6_I5_O)        0.043     4.118 r  control_merge1/tehb/control/fullReg_i_2__43/O
                         net (fo=10, routed)          0.371     4.489    control_merge1/tehb/control/dataReg_reg[0]
    SLICE_X22Y200        LUT6 (Prop_lut6_I3_O)        0.043     4.532 r  control_merge1/tehb/control/transmitValue_i_13__0/O
                         net (fo=1, routed)           0.429     4.961    fork12/control/generateBlocks[0].regblock/fullReg_i_4__8_2
    SLICE_X19Y199        LUT6 (Prop_lut6_I4_O)        0.043     5.004 f  fork12/control/generateBlocks[0].regblock/transmitValue_i_5__5/O
                         net (fo=5, routed)           0.259     5.263    fork51/control/generateBlocks[19].regblock/transmitValue_reg_12
    SLICE_X20Y199        LUT6 (Prop_lut6_I5_O)        0.043     5.306 r  fork51/control/generateBlocks[19].regblock/transmitValue_i_4__23/O
                         net (fo=5, routed)           0.195     5.502    fork51/control/generateBlocks[19].regblock/transmitValue_reg_3
    SLICE_X21Y199        LUT6 (Prop_lut6_I0_O)        0.043     5.545 r  fork51/control/generateBlocks[19].regblock/dataReg[7]_i_2/O
                         net (fo=2, routed)           0.180     5.725    buffer33/control/dataReg_reg[0]_3
    SLICE_X22Y199        LUT6 (Prop_lut6_I4_O)        0.043     5.768 r  buffer33/control/dataReg[7]_i_1__0/O
                         net (fo=8, routed)           0.363     6.131    buffer33/regEnable
    SLICE_X21Y201        FDRE                                         r  buffer33/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.030     6.030 r  
                                                      0.000     6.030 r  clk (IN)
                         net (fo=2405, unset)         0.483     6.513    buffer33/clk
    SLICE_X21Y201        FDRE                                         r  buffer33/dataReg_reg[0]/C
                         clock pessimism              0.000     6.513    
                         clock uncertainty           -0.035     6.477    
    SLICE_X21Y201        FDRE (Setup_fdre_C_CE)      -0.194     6.283    buffer33/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.283    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  0.152    




