From 00dca8cfd0ed658ca711ff1df05cd80195a40133 Mon Sep 17 00:00:00 2001
From: Josua Mayer <josua@solid-run.com>
Date: Wed, 12 Jun 2024 15:19:39 +0200
Subject: [PATCH 6/8] add configuration solidrun lx2160a-cex-7 on clearfog-cx
 board

Signed-off-by: Josua Mayer <josua@solid-run.com>
---
 GenerateSRConfigs.sh                          | 12 +++
 lx2160acex7/Makefile                          |  1 +
 lx2160acex7/README                            |  0
 .../rcw_2000_700_2400_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2400_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2400_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2400_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2400_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2400_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2400_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2400_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2400_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_2400_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2400_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2400_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2400_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2400_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2400_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_2600_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2600_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2600_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2600_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2600_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2600_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2600_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2600_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2600_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_2600_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2600_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2600_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2600_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2600_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2600_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_2666_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2666_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2666_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2666_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2666_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2666_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2666_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2666_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2666_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_2666_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2666_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2666_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2666_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2666_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2666_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_2900_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2900_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2900_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2900_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2900_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2900_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2900_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2900_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2900_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_2900_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2900_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2900_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2900_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2900_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2900_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_3200_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_3200_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_3200_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_3200_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_3200_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_3200_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_3200_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_3200_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_3200_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_3200_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_3200_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_3200_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_3200_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_3200_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_3200_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2400_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2400_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2400_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2400_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2400_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2400_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2400_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2400_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2400_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2400_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2400_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2400_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2400_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2400_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2400_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2600_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2600_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2600_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2600_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2600_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2600_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2600_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2600_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2600_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2600_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2600_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2600_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2600_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2600_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2600_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2666_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2666_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2666_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2666_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2666_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2666_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2666_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2666_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2666_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2666_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2666_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2666_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2666_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2666_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2666_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2900_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2900_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2900_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2900_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2900_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2900_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2900_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2900_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2900_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2900_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2900_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2900_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2900_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2900_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2900_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_3200_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_3200_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_3200_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_3200_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_3200_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_3200_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_3200_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_3200_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_3200_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_3200_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_3200_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_3200_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_3200_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_3200_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_3200_8_5_2_xspi.rcw          | 32 +++++++
 lx2160acex7/clearfog-cx/sd1_8_eq.rcwi         | 39 ++++++++
 lx2160acex7/include/SD1_18.rcwi               | 24 +++++
 lx2160acex7/include/SD1_20.rcwi               | 24 +++++
 lx2160acex7/include/SD1_4.rcwi                | 25 +++++
 lx2160acex7/include/SD1_8.rcwi                | 24 +++++
 lx2160acex7/include/SD1_8S.rcwi               | 24 +++++
 lx2160acex7/include/SD2_5.rcwi                | 30 ++++++
 lx2160acex7/include/SD3_2.rcwi                | 30 ++++++
 lx2160acex7/include/bootlocptr.rcwi           |  8 ++
 lx2160acex7/include/common.rcwi               | 91 +++++++++++++++++++
 lx2160acex7/include/common_pbi.rcwi           | 57 ++++++++++++
 lx2160acex7/include/pll_2000_700_xxxx.rcwi    | 14 +++
 lx2160acex7/include/pll_2200_750_xxxx.rcwi    | 14 +++
 lx2160acex7/include/pll_xxxx_xxx_2400.rcwi    | 12 +++
 lx2160acex7/include/pll_xxxx_xxx_2600.rcwi    | 12 +++
 lx2160acex7/include/pll_xxxx_xxx_2666.rcwi    | 12 +++
 lx2160acex7/include/pll_xxxx_xxx_2900.rcwi    | 12 +++
 lx2160acex7/include/pll_xxxx_xxx_3200.rcwi    | 12 +++
 lx2160acex7/include/xspi_limit_17M.rcwi       | 12 +++
 lx2160acex7_clearfog-cx.tmpl                  | 32 +++++++
 lx2160acex7_rev2/Makefile                     |  1 +
 lx2160acex7_rev2/README                       |  0
 .../rcw_2000_700_2400_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2400_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2400_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2400_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2400_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2400_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2400_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2400_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2400_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_2400_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2400_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2400_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2400_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2400_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2400_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_2600_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2600_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2600_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2600_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2600_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2600_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2600_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2600_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2600_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_2600_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2600_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2600_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2600_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2600_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2600_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_2666_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2666_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2666_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2666_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2666_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2666_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2666_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2666_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2666_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_2666_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2666_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2666_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2666_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2666_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2666_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_2900_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2900_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2900_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2900_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2900_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2900_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2900_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2900_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2900_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_2900_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_2900_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_2900_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_2900_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_2900_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_2900_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_3200_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_3200_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_3200_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_3200_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_3200_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_3200_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_3200_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_3200_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_3200_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2000_700_3200_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2000_700_3200_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2000_700_3200_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2000_700_3200_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2000_700_3200_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2000_700_3200_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2400_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2400_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2400_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2400_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2400_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2400_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2400_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2400_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2400_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2400_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2400_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2400_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2400_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2400_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2400_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2600_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2600_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2600_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2600_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2600_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2600_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2600_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2600_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2600_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2600_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2600_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2600_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2600_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2600_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2600_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2666_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2666_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2666_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2666_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2666_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2666_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2666_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2666_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2666_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2666_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2666_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2666_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2666_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2666_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2666_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2900_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2900_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2900_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2900_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2900_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2900_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2900_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2900_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2900_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_2900_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_2900_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_2900_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_2900_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_2900_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_2900_8_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_3200_18_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_3200_18_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_3200_18_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_3200_20_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_3200_20_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_3200_20_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_3200_4_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_3200_4_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_3200_4_5_2_xspi.rcw          | 32 +++++++
 .../rcw_2200_750_3200_8S_5_2_auto.rcw         | 32 +++++++
 .../rcw_2200_750_3200_8S_5_2_sdhc.rcw         | 32 +++++++
 .../rcw_2200_750_3200_8S_5_2_xspi.rcw         | 32 +++++++
 .../rcw_2200_750_3200_8_5_2_auto.rcw          | 32 +++++++
 .../rcw_2200_750_3200_8_5_2_sdhc.rcw          | 32 +++++++
 .../rcw_2200_750_3200_8_5_2_xspi.rcw          | 32 +++++++
 325 files changed, 10122 insertions(+)
 create mode 100644 lx2160acex7/Makefile
 create mode 100644 lx2160acex7/README
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7/clearfog-cx/sd1_8_eq.rcwi
 create mode 100644 lx2160acex7/include/SD1_18.rcwi
 create mode 100644 lx2160acex7/include/SD1_20.rcwi
 create mode 100644 lx2160acex7/include/SD1_4.rcwi
 create mode 100644 lx2160acex7/include/SD1_8.rcwi
 create mode 100644 lx2160acex7/include/SD1_8S.rcwi
 create mode 100644 lx2160acex7/include/SD2_5.rcwi
 create mode 100644 lx2160acex7/include/SD3_2.rcwi
 create mode 100644 lx2160acex7/include/bootlocptr.rcwi
 create mode 100644 lx2160acex7/include/common.rcwi
 create mode 100644 lx2160acex7/include/common_pbi.rcwi
 create mode 100644 lx2160acex7/include/pll_2000_700_xxxx.rcwi
 create mode 100644 lx2160acex7/include/pll_2200_750_xxxx.rcwi
 create mode 100644 lx2160acex7/include/pll_xxxx_xxx_2400.rcwi
 create mode 100644 lx2160acex7/include/pll_xxxx_xxx_2600.rcwi
 create mode 100644 lx2160acex7/include/pll_xxxx_xxx_2666.rcwi
 create mode 100644 lx2160acex7/include/pll_xxxx_xxx_2900.rcwi
 create mode 100644 lx2160acex7/include/pll_xxxx_xxx_3200.rcwi
 create mode 100644 lx2160acex7/include/xspi_limit_17M.rcwi
 create mode 100644 lx2160acex7_clearfog-cx.tmpl
 create mode 100644 lx2160acex7_rev2/Makefile
 create mode 100644 lx2160acex7_rev2/README
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw
 create mode 100644 lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw

diff --git a/GenerateSRConfigs.sh b/GenerateSRConfigs.sh
index d29471e..aa0ad68 100755
--- a/GenerateSRConfigs.sh
+++ b/GenerateSRConfigs.sh
@@ -48,3 +48,15 @@ generate() {
 		> "$rcw"
 	echo "Generated $rcw"
 }
+
+# generate LX2160A CEX-7 Clearfog-CX
+for DDR_SPEED in 2400 2600 2666 2900 3200; do
+	for SOC_REVISION in 1 2; do
+		for BOOTSOURCE in auto sdhc xspi; do
+			for SD1 in 4 8 8S 18 20; do
+				generate lx2160acex7_clearfog-cx.tmpl lx2160acex7 ${SOC_REVISION} clearfog-cx 2000 700 ${DDR_SPEED} ${SD1} 5 2 ${BOOTSOURCE}
+				generate lx2160acex7_clearfog-cx.tmpl lx2160acex7 ${SOC_REVISION} clearfog-cx 2200 750 ${DDR_SPEED} ${SD1} 5 2 ${BOOTSOURCE}
+			done
+		done
+	done
+done
diff --git a/lx2160acex7/Makefile b/lx2160acex7/Makefile
new file mode 100644
index 0000000..f77e46b
--- /dev/null
+++ b/lx2160acex7/Makefile
@@ -0,0 +1 @@
+include ../Makefile.inc
diff --git a/lx2160acex7/README b/lx2160acex7/README
new file mode 100644
index 0000000..e69de29
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw
new file mode 100644
index 0000000..0e87b94
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..18c1b44
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw
new file mode 100644
index 0000000..c1258c3
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw
new file mode 100644
index 0000000..4c1ba39
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..1a0d79a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw
new file mode 100644
index 0000000..ca90d84
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw
new file mode 100644
index 0000000..8d210df
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..564931f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw
new file mode 100644
index 0000000..718694c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw
new file mode 100644
index 0000000..c60fe8e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..1c4d4ff
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..cf214ad
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw
new file mode 100644
index 0000000..fe3f84b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..164f214
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw
new file mode 100644
index 0000000..c1842a8
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw
new file mode 100644
index 0000000..ba6591d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..602ef94
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw
new file mode 100644
index 0000000..4d029e8
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw
new file mode 100644
index 0000000..b919331
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..57f9031
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw
new file mode 100644
index 0000000..ba56454
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw
new file mode 100644
index 0000000..f4783ab
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..b4bbd2e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw
new file mode 100644
index 0000000..562982a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw
new file mode 100644
index 0000000..189e05b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..b8aa5d5
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..845a174
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw
new file mode 100644
index 0000000..d65e314
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..b0de1e4
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw
new file mode 100644
index 0000000..6891f3e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw
new file mode 100644
index 0000000..ca53bae
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..fc2fac9
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw
new file mode 100644
index 0000000..d7dca15
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw
new file mode 100644
index 0000000..f210bd9
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..f44d077
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw
new file mode 100644
index 0000000..19640f7
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw
new file mode 100644
index 0000000..1474cc2
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..ace309e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw
new file mode 100644
index 0000000..a69363a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw
new file mode 100644
index 0000000..0864fb9
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..3e9a732
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..6b665f9
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw
new file mode 100644
index 0000000..1f490d6
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..2d5fc48
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw
new file mode 100644
index 0000000..58b5bf3
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw
new file mode 100644
index 0000000..c21b02a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..367b482
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw
new file mode 100644
index 0000000..1c068b1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw
new file mode 100644
index 0000000..cb8ca8b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..e10bf4f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw
new file mode 100644
index 0000000..99ead0c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw
new file mode 100644
index 0000000..e377f75
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..dc334f0
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw
new file mode 100644
index 0000000..03c9e58
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw
new file mode 100644
index 0000000..91c9339
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..73d3f91
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..cb2a5c1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw
new file mode 100644
index 0000000..e4f6fdd
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..bbcc053
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw
new file mode 100644
index 0000000..6666165
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw
new file mode 100644
index 0000000..50697a1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..b0c945f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw
new file mode 100644
index 0000000..3c703ef
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw
new file mode 100644
index 0000000..11da58f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..680fb8a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw
new file mode 100644
index 0000000..7cd4e7c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw
new file mode 100644
index 0000000..6e96b47
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..79a6647
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw
new file mode 100644
index 0000000..28e413f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw
new file mode 100644
index 0000000..b38bdfe
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..d3db9ef
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..8bf7392
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw
new file mode 100644
index 0000000..6ebd5da
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..189bb73
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw
new file mode 100644
index 0000000..10e5e93
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw
new file mode 100644
index 0000000..f505973
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..f700416
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw
new file mode 100644
index 0000000..f768fe6
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw
new file mode 100644
index 0000000..03af125
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..1d48991
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw
new file mode 100644
index 0000000..979d5ca
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw
new file mode 100644
index 0000000..681d886
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..5658230
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw
new file mode 100644
index 0000000..1834172
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw
new file mode 100644
index 0000000..47e8331
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..2982aff
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..b33efb7
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw
new file mode 100644
index 0000000..872efab
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..0a6ab08
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw
new file mode 100644
index 0000000..25bc09d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw
new file mode 100644
index 0000000..dbe5ffc
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..673945b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw
new file mode 100644
index 0000000..85a2185
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw
new file mode 100644
index 0000000..56379b2
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..926562c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw
new file mode 100644
index 0000000..bed683c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw
new file mode 100644
index 0000000..1bf54d5
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..c68b913
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw
new file mode 100644
index 0000000..aab7390
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw
new file mode 100644
index 0000000..16f97e2
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..5b640ae
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..71d3eb1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw
new file mode 100644
index 0000000..4645151
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..74c6792
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw
new file mode 100644
index 0000000..eb42e66
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw
new file mode 100644
index 0000000..c0d8a7e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..d5f15af
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw
new file mode 100644
index 0000000..28facd6
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw
new file mode 100644
index 0000000..6319283
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..008dd01
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw
new file mode 100644
index 0000000..c14f729
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw
new file mode 100644
index 0000000..9cf4747
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..b2358dd
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw
new file mode 100644
index 0000000..b34c9b4
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw
new file mode 100644
index 0000000..e3d4b9b
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..5edce28
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..fb3da8d
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw
new file mode 100644
index 0000000..7a9fe9c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..30f5cca
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw
new file mode 100644
index 0000000..59657cb
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw
new file mode 100644
index 0000000..65a0df3
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..89d555c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw
new file mode 100644
index 0000000..73315af
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw
new file mode 100644
index 0000000..57dbaab
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..6771e9f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw
new file mode 100644
index 0000000..6c82f3a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw
new file mode 100644
index 0000000..bf42551
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..c2f8db2
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw
new file mode 100644
index 0000000..b154449
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw
new file mode 100644
index 0000000..5e5af93
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..b065da1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..995da05
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw
new file mode 100644
index 0000000..749134f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..3567f7f
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw
new file mode 100644
index 0000000..568a39e
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw
new file mode 100644
index 0000000..f85254c
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..c1ff008
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw
new file mode 100644
index 0000000..6aec786
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw
new file mode 100644
index 0000000..f49b8a1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..ed29dfa
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw
new file mode 100644
index 0000000..b571fd1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw
new file mode 100644
index 0000000..0e7b838
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..09744ed
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw
new file mode 100644
index 0000000..79a8f6a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw
new file mode 100644
index 0000000..f9f5e19
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..f9986b2
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..f9e7e49
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw
new file mode 100644
index 0000000..a96c853
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..cf7413a
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw
new file mode 100644
index 0000000..52f9e07
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 1.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 1
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7/clearfog-cx/sd1_8_eq.rcwi b/lx2160acex7/clearfog-cx/sd1_8_eq.rcwi
new file mode 100644
index 0000000..44961c1
--- /dev/null
+++ b/lx2160acex7/clearfog-cx/sd1_8_eq.rcwi
@@ -0,0 +1,39 @@
+/*
+ * SERDES tuning based on the following hardware -
+ * - SolidRun COM express type 7 revision 1.7 and newer
+ * - SolidRun ClearFog CX revision 1.3 with TI retimers and EPT COM express headers
+ */
+
+.pbi
+/* Lane E (SD1 TX/RX 3) */
+write 0x01EA0C28,0x00000000
+write 0x01EA0C30,0x20818120
+write 0x01EA0C34,0x23000000
+write 0x01EA0C68,0x80000000
+write 0x01EA0C74,0x00002020
+write 0x01EA0C80,0x00008000
+
+/* Lane F (SD1 TX/RX 2)*/
+write 0x01EA0D28,0x00000000
+write 0x01EA0D30,0x20818120
+write 0x01EA0D34,0x23000000
+write 0x01EA0D68,0x80000000
+write 0x01EA0D74,0x00002020
+write 0x01EA0D80,0x00008000
+
+/* Lane G (SD1 TX/RX 1)*/
+write 0x01EA0E28,0x00000000
+write 0x01EA0E30,0x20818120
+write 0x01EA0E34,0x23000000
+write 0x01EA0E68,0x80000000
+write 0x01EA0E74,0x00002020
+write 0x01EA0E80,0x00008000
+
+/* Lane H (SD1 TX/RX 0)*/
+write 0x01EA0F28,0x00000000
+write 0x01EA0F30,0x20818120
+write 0x01EA0F34,0x23000000
+write 0x01EA0F68,0x80000000
+write 0x01EA0F74,0x00002020
+write 0x01EA0F80,0x00008000
+.end
diff --git a/lx2160acex7/include/SD1_18.rcwi b/lx2160acex7/include/SD1_18.rcwi
new file mode 100644
index 0000000..cf67395
--- /dev/null
+++ b/lx2160acex7/include/SD1_18.rcwi
@@ -0,0 +1,24 @@
+/*
+ * Serdes 1 Reference Clocks:
+ * - PLLF = 161.1328125MHz
+ * - PLLS = 100MHz
+ */
+
+/* Serdes 1 Protocol 18: 6x10Gbps + 2x25Gbps */
+SRDS_PRTCL_S1=18
+
+/* Enable PLLF */
+SRDS_PLL_PD_PLL1=0
+
+/* Use PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S1=1
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL2=0
+
+/*
+ * Select PLLF frequency 161.1328125MH for 25G mode: Bit 0 = 0
+ * Select PLLS frequency 161.1328125MHz for 10G mode: Bit 1 = 1
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932-933)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=2
diff --git a/lx2160acex7/include/SD1_20.rcwi b/lx2160acex7/include/SD1_20.rcwi
new file mode 100644
index 0000000..f5c0c66
--- /dev/null
+++ b/lx2160acex7/include/SD1_20.rcwi
@@ -0,0 +1,24 @@
+/*
+ * Serdes 1 Reference Clocks:
+ * - PLLF = 161.1328125MHz
+ * - PLLS = 100MHz
+ */
+
+/* Serdes 1 Protocol 20: 2x40Gbps */
+SRDS_PRTCL_S1=20
+
+/* Disable PLLF */
+SRDS_PLL_PD_PLL1=1
+
+/* Use PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S1=1
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL2=0
+
+/*
+ * Select PLLF frequency 156.25MHz for 10G mode: Bit 0 = 0 (don't care)
+ * Select PLLS frequency 161.1328125MHz for 10G mode: Bit 1 = 1
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932-933)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=2
diff --git a/lx2160acex7/include/SD1_4.rcwi b/lx2160acex7/include/SD1_4.rcwi
new file mode 100644
index 0000000..3c6023a
--- /dev/null
+++ b/lx2160acex7/include/SD1_4.rcwi
@@ -0,0 +1,25 @@
+/*
+ * Serdes 1 Reference Clocks:
+ * - PLLF = 161.1328125MHz
+ * - PLLS = 100MHz
+ */
+
+/* Serdes 1 Protocol 4: 8x1Gbps */
+SRDS_PRTCL_S1=4
+
+/* Disable PLLF */
+SRDS_PLL_PD_PLL1=1
+SRDS_REFCLKF_DIS_S1=1
+
+/* Don't use PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S1=0
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL2=0
+
+/*
+ * Select PLLF frequency 100MHz (don't care): Bit 0 = 0
+ * Select PLLS frequency 100MHz: Bit 1 = 0
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932-933)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=0
diff --git a/lx2160acex7/include/SD1_8.rcwi b/lx2160acex7/include/SD1_8.rcwi
new file mode 100644
index 0000000..1646de8
--- /dev/null
+++ b/lx2160acex7/include/SD1_8.rcwi
@@ -0,0 +1,24 @@
+/*
+ * Serdes 1 Reference Clocks:
+ * - PLLF = 161.1328125MHz
+ * - PLLS = 100MHz
+ */
+
+/* Serdes 1 Protocol 8: 8x10Gbps */
+SRDS_PRTCL_S1=8
+
+/* Disable PLLF */
+SRDS_PLL_PD_PLL1=1
+
+/* Use PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S1=1
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL2=0
+
+/*
+ * Select PLLF frequency 100MHz (don't care): Bit 0 = 0
+ * Select PLLS frequency 161.1328125MHz: Bit 1 = 1
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932-933)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=2
diff --git a/lx2160acex7/include/SD1_8S.rcwi b/lx2160acex7/include/SD1_8S.rcwi
new file mode 100644
index 0000000..c043eef
--- /dev/null
+++ b/lx2160acex7/include/SD1_8S.rcwi
@@ -0,0 +1,24 @@
+/*
+ * Serdes 1 Reference Clocks:
+ * - PLLF = 100MHz
+ * - PLLS = 161.1328125MHz
+ */
+
+/* Serdes 1 Protocol 8: 8x10Gbps */
+SRDS_PRTCL_S1=8
+
+/* Enable PLLF (to support sgmii protocol switch) */
+SRDS_PLL_PD_PLL1=0
+
+/* Don't use PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S1=0
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL2=0
+
+/*
+ * Select PLLF frequency 100MHz (to support sgmii protocol switch): Bit 0 = 0
+ * Select PLLS frequency 161.1328125MHz: Bit 1 = 1
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932-933)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=2
diff --git a/lx2160acex7/include/SD2_5.rcwi b/lx2160acex7/include/SD2_5.rcwi
new file mode 100644
index 0000000..c01ed1f
--- /dev/null
+++ b/lx2160acex7/include/SD2_5.rcwi
@@ -0,0 +1,30 @@
+/*
+ * Serdes 2 Reference Clocks:
+ * - PLLF = 100MHz
+ * - PLLS = 100MHz
+ */
+
+/* Serdes 2 Protocol 5: 1x PCI-e x4 Gen 3 + 4x SATA */
+SRDS_PRTCL_S2=5
+
+/* Enable PLLF */
+SRDS_PLL_PD_PLL3=0
+
+/* Don't use PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S2=0
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL4=0
+
+/*
+ * Select PLLF frequency 100MHz: Bit 0 = 0
+ * Select PLLS frequency 100MHz: Bit 1 = 0
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 934-935)
+ */
+SRDS_PLL_REF_CLK_SEL_S2=0
+
+/* Support up to PCI-e Gen 3 */
+SRDS_DIV_PEX_S2=1
+
+/* indicate PCI ports for pbi section errata application*/
+#define HAVE_PEX3
diff --git a/lx2160acex7/include/SD3_2.rcwi b/lx2160acex7/include/SD3_2.rcwi
new file mode 100644
index 0000000..630b0b2
--- /dev/null
+++ b/lx2160acex7/include/SD3_2.rcwi
@@ -0,0 +1,30 @@
+/*
+ * Serdes 3 Reference Clocks:
+ * - PLLF = 100MHz
+ * - PLLS = 100MHz
+ */
+
+/* Serdes 3 Protocol 2: 1x PCI-e x8 Gen 3 */
+SRDS_PRTCL_S3=2
+
+/* Disable PLLF */
+SRDS_PLL_PD_PLL5=1
+
+/* Don't use Serdes 3 PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S3=0
+
+/* Enable PLLS */
+SRDS_PLL_PD_PLL6=0
+
+/*
+ * Select PLLF frequency 100MHz: Bit 0 = 0
+ * Select PLLS frequency 100MHz: Bit 1 = 0
+ * (See QorIQ LX2160A Reference Manual, Rev. 0, 07/2020, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 936-937)
+ */
+SRDS_PLL_REF_CLK_SEL_S3=0
+
+/* Support up to PCI-e Gen 3 */
+SRDS_DIV_PEX_S3=1
+
+/* indicate PCI ports for pbi section errata application*/
+#define HAVE_PEX5
diff --git a/lx2160acex7/include/bootlocptr.rcwi b/lx2160acex7/include/bootlocptr.rcwi
new file mode 100644
index 0000000..b1738e2
--- /dev/null
+++ b/lx2160acex7/include/bootlocptr.rcwi
@@ -0,0 +1,8 @@
+/* Set Boot Location Pointer (Fall-back when unset is BOOT_LOC) */
+#if defined(LX_BOOTSOURCE_SDHC)
+#include <../lx2160asi/bootlocptr_sd.rcw>
+#elif defined(LX_BOOTSOURCE_XSPI)
+#include <../lx2160asi/bootlocptr_nor.rcw>
+#else
+#include <../lx2160asi/bootlocptr_auto.rcw>
+#endif
diff --git a/lx2160acex7/include/common.rcwi b/lx2160acex7/include/common.rcwi
new file mode 100644
index 0000000..c76b174
--- /dev/null
+++ b/lx2160acex7/include/common.rcwi
@@ -0,0 +1,91 @@
+/*
+ * LX2160A COM-Express Type 7 Common Configuration
+ */
+
+/* C[5:8]_PLL are CG[5:8] div 1 */
+C5_PLL_SEL=0
+C6_PLL_SEL=0
+C7_PLL_SEL=0
+C8_PLL_SEL=0
+/* Cluster group A clock is PLL1 div 1 (unused on LX2160A) */
+HWA_CGA_M1_CLK_SEL=1
+/* Cluster group B clock is PLL2 div 2 (for DCE) */
+HWA_CGB_M1_CLK_SEL=6
+/*
+ * fall-back boot-mode when DCFG boot location pointer registers are null
+ * - 0b10101 (21): OCRAM
+ * - 0b11010 (26): XSPI
+ */
+BOOT_LOC=21
+/* SYSCLK is 100MHz */
+SYSCLK_FREQ=600
+/* USB-3.0 clock is 100MHz */
+USB3_CLK_FSEL=39
+
+/* IIC1 is I2C */
+IIC1_PMUX=0
+/* IIC2 is SD Card-Detect */
+IIC2_PMUX=6
+/* IIC3 is I2C */
+IIC3_PMUX=0
+/* IIC4 is I2C (unused) */
+IIC4_PMUX=0
+/* IIC5 is I2C */
+IIC5_PMUX=0
+/* IIC6 is I2C (unused) */
+IIC6_PMUX=0
+/*
+ * SDHC1 CMD/CLK/VBUS/DAT[0:3] are SDHC
+ * SPI3_PCS0 is VSEL
+ */
+SDHC1_BASE_PMUX=0
+/* SDHC1_DS is GPIO (unused) */
+SDHC1_DS_PMUX=1
+/* SDHC1_CMD/DAT0/DAT1_DIR (SPI3_PCS[1:3]) are GPIO1[14:12] */
+SDHC1_DIR_PMUX=1
+/* USB[1:2]_DRVVBUS/PWRFAULT are GPIO4[28:25] (unused) */
+USB_EXT_PMUX=1
+/* XSPI1_A_DQS/SCK/CS0_B/CS1_B are SPI */
+XSPI1_A_BASE_PMUX=0
+/* XSPI1_A_DATA[3:0] are SPI */
+XSPI1_A_DATA30_PMUX=0
+/* XSPI1_A_DATA[7:4] are SPI */
+XSPI1_A_DATA74_PMUX=0
+/* ASLEEP is ASLEEP (unused) */
+ASLEEP_PMUX=0
+/* EVT[2:0] are GPIO3[14:12] */
+EVT20_PMUX=1
+/* EVT[4:3] are GPIO3[16:15] */
+EVT43_PMUX=1
+/* CLK_OUT is GPIO (unused) */
+CLK_OUT_PMUX=1
+/* IRQ[3:0] are GPIO3[3:0] */
+IRQ03_00_PMUX=1
+/* IRQ[7:4] are GPIO3[7:4] */
+IRQ07_04_PMUX=1
+/* IRQ[11:8] are GPIO3[11:8] */
+IRQ11_08_PMUX=1
+/* EC1_* are RGMII */
+EC1_PMUX=0
+/* EC2_* are PTP */
+EC2_PMUX=2
+/* EC_GTX_CLK125 is PTP */
+GTX_CLK_PMUX=0
+/* UART1_SOUT/SIN are UART1 */
+UART1_SOUTSIN_PMUX=0
+/* UART1_RTS/CTS_B are GPIO (unused) */
+UART1_RTSCTS_PMUX=1
+/* UART2_SOUT/SIN are UART2 */
+UART2_SOUTSIN_PMUX=0
+/* UART2_RTS/CTS_B are GPIO (unused) */
+UART2_RTSCTS_PMUX=1
+/* SDHC2_CMD/DAT[3:0]/DS/CLK are SDHC */
+SDHC2_BASE_PMUX=0
+/* SDHC2_DAT[7:4] are SDHC */
+SDHC2_DAT74_PMUX=0
+
+/*
+ * Original SolidRun Settings in LSDK-21.08
+ *
+ * HWA_CGB_M1_CLK_SEL=7 // Cluster Group B PLL 2 / 3 is clock
+ */
diff --git a/lx2160acex7/include/common_pbi.rcwi b/lx2160acex7/include/common_pbi.rcwi
new file mode 100644
index 0000000..13c60b9
--- /dev/null
+++ b/lx2160acex7/include/common_pbi.rcwi
@@ -0,0 +1,57 @@
+/*
+ * LX2160A COM-Express Type 7 Common Configuration
+ */
+
+/* Drive the fan full speed pin */
+.pbi
+write 0x2320000,0x20000000
+.end
+
+/* Errata to write on scratch reg for validation */
+#include <../lx2160asi/scratchrw1.rcw>
+
+/* Errata for SATA controller */
+#include <../lx2160asi/a010554.rcw>
+
+#if LX_SR == 1
+/* Errata for PCIe controller */
+#include <../lx2160asi/a011270.rcw>
+#include <../lx2160asi/a050234.rcw>
+#endif
+
+/* common PBI commands */
+#include <../lx2160asi/common.rcw>
+
+#if LX_SR == 2
+/* PCIe Errata A-009531, A-008851 */
+#ifdef HAVE_PEX1
+#include <../lx2160asi/a009531_PEX1.rcw>
+#include <../lx2160asi/a008851_PEX1.rcw>
+#endif /* HAVE_PEX1 */
+#ifdef HAVE_PEX2
+#include <../lx2160asi/a009531_PEX2.rcw>
+#include <../lx2160asi/a008851_PEX2.rcw>
+#endif /* HAVE_PEX2 */
+#ifdef HAVE_PEX3
+#include <../lx2160asi/a009531_PEX3.rcw>
+#include <../lx2160asi/a008851_PEX3.rcw>
+#endif /* HAVE_PEX3 */
+#ifdef HAVE_PEX4
+#include <../lx2160asi/a009531_PEX4.rcw>
+#include <../lx2160asi/a008851_PEX4.rcw>
+#endif /* HAVE_PEX4 */
+#ifdef HAVE_PEX5
+#include <../lx2160asi/a009531_PEX5.rcw>
+#include <../lx2160asi/a008851_PEX5.rcw>
+#endif /* HAVE_PEX5 */
+#ifdef HAVE_PEX6
+#include <../lx2160asi/a009531_PEX6.rcw>
+#include <../lx2160asi/a008851_PEX6.rcw>
+#endif /* HAVE_PEX6 */
+
+/*SerDes Errata A-050479*/
+#include <../lx2160asi/a050479.rcw>
+#endif
+
+/* Errata A-050426 */
+#include <../lx2160asi/a050426.rcw>
diff --git a/lx2160acex7/include/pll_2000_700_xxxx.rcwi b/lx2160acex7/include/pll_2000_700_xxxx.rcwi
new file mode 100644
index 0000000..2a3725f
--- /dev/null
+++ b/lx2160acex7/include/pll_2000_700_xxxx.rcwi
@@ -0,0 +1,14 @@
+/*
+ * Core and Platform Clocks:
+ * - Platform: 700MHz
+ * - Core: 2000MHz
+ */
+
+/* platform clock is system clock mul 14 div 2 = 700 */
+SYS_PLL_RAT=14
+
+/* core clocks are 2000 */
+CGA_PLL1_RAT=20
+CGA_PLL2_RAT=20
+CGB_PLL1_RAT=20
+CGB_PLL2_RAT=7
diff --git a/lx2160acex7/include/pll_2200_750_xxxx.rcwi b/lx2160acex7/include/pll_2200_750_xxxx.rcwi
new file mode 100644
index 0000000..0f57b67
--- /dev/null
+++ b/lx2160acex7/include/pll_2200_750_xxxx.rcwi
@@ -0,0 +1,14 @@
+/*
+ * Core and Platform Clocks:
+ * - Platform: 750MHz
+ * - Core: 2200MHz
+ */
+
+/* platform clock is system clock mul 15 div 2 = 750 */
+SYS_PLL_RAT=15
+
+/* core clocks are 2200 */
+CGA_PLL1_RAT=22
+CGA_PLL2_RAT=22
+CGB_PLL1_RAT=22
+CGB_PLL2_RAT=7
diff --git a/lx2160acex7/include/pll_xxxx_xxx_2400.rcwi b/lx2160acex7/include/pll_xxxx_xxx_2400.rcwi
new file mode 100644
index 0000000..6356b36
--- /dev/null
+++ b/lx2160acex7/include/pll_xxxx_xxx_2400.rcwi
@@ -0,0 +1,12 @@
+/*
+ * DDR Rate: 2400MHz
+ *
+ * DDR PHY Clock (half ddr clock, quarter mts rate)
+ * multiplier = 24 (24)
+ * divider = 4 (3)
+ * 100MHz x 24 / 4 = 600MHz (MTS = 4 x 600 = 2400MHz)
+ */
+MEM_PLL_RAT=24
+MEM_PLL_CFG=3
+MEM2_PLL_RAT=24
+MEM2_PLL_CFG=3
diff --git a/lx2160acex7/include/pll_xxxx_xxx_2600.rcwi b/lx2160acex7/include/pll_xxxx_xxx_2600.rcwi
new file mode 100644
index 0000000..d72047d
--- /dev/null
+++ b/lx2160acex7/include/pll_xxxx_xxx_2600.rcwi
@@ -0,0 +1,12 @@
+/*
+ * DDR Rate: 2600MHz
+ *
+ * DDR PHY Clock (half ddr clock, quarter mts rate)
+ * multiplier = 26 (26)
+ * divider = 4 (3)
+ * 100MHz x 26 / 4 = 650MHz (MTS = 4 x 650 = 2600MHz)
+ */
+MEM_PLL_RAT=26
+MEM_PLL_CFG=3
+MEM2_PLL_RAT=26
+MEM2_PLL_CFG=3
diff --git a/lx2160acex7/include/pll_xxxx_xxx_2666.rcwi b/lx2160acex7/include/pll_xxxx_xxx_2666.rcwi
new file mode 100644
index 0000000..06d3da1
--- /dev/null
+++ b/lx2160acex7/include/pll_xxxx_xxx_2666.rcwi
@@ -0,0 +1,12 @@
+/*
+ * DDR Rate: 2666MHz
+ *
+ * DDR PHY Clock (half ddr clock, quarter mts rate)
+ * multiplier = 20 (20)
+ * divider = 3 (2)
+ * 100MHz x 20 / 3 = 666MHz (MTS = 4 x 666 = 2666MHz)
+ */
+MEM_PLL_RAT=20
+MEM_PLL_CFG=2
+MEM2_PLL_RAT=20
+MEM2_PLL_CFG=2
diff --git a/lx2160acex7/include/pll_xxxx_xxx_2900.rcwi b/lx2160acex7/include/pll_xxxx_xxx_2900.rcwi
new file mode 100644
index 0000000..9ad274f
--- /dev/null
+++ b/lx2160acex7/include/pll_xxxx_xxx_2900.rcwi
@@ -0,0 +1,12 @@
+/*
+ * DDR Rate: 2900MHz
+ *
+ * DDR PHY Clock (half ddr clock, quarter mts rate)
+ * multiplier = 29 (29)
+ * divider = 4 (3)
+ * 100MHz x 29 / 4 = 725MHz (MTS = 4 x 725 = 2900MHz)
+ */
+MEM_PLL_RAT=29
+MEM_PLL_CFG=3
+MEM2_PLL_RAT=29
+MEM2_PLL_CFG=3
diff --git a/lx2160acex7/include/pll_xxxx_xxx_3200.rcwi b/lx2160acex7/include/pll_xxxx_xxx_3200.rcwi
new file mode 100644
index 0000000..abf7e9d
--- /dev/null
+++ b/lx2160acex7/include/pll_xxxx_xxx_3200.rcwi
@@ -0,0 +1,12 @@
+/*
+ * DDR Rate: 3200MHz
+ *
+ * DDR PHY Clock (half ddr clock, quarter mts rate)
+ * multiplier = 32 (32)
+ * divider = 4 (3)
+ * 100MHz x 32 / 4 = 800MHz (MTS = 4 x 800 = 3200MHz)
+ */
+MEM_PLL_RAT=32
+MEM_PLL_CFG=3
+MEM2_PLL_RAT=32
+MEM2_PLL_CFG=3
diff --git a/lx2160acex7/include/xspi_limit_17M.rcwi b/lx2160acex7/include/xspi_limit_17M.rcwi
new file mode 100644
index 0000000..0de9191
--- /dev/null
+++ b/lx2160acex7/include/xspi_limit_17M.rcwi
@@ -0,0 +1,12 @@
+/*
+ * FlexSPI controller supports modifcation of the FlexSPI Clock
+ * divisor value, default value of this is 80.
+ * For 700 MHz, FlexSPI clock runs with default value is
+ *    (Platform Clock * 2) / (Divisor value)
+ *      => 700 * 2 / 80 ==> 17MHz
+ * On Clearfog-CX bus speed is limited to 20MHz by a mux on carrier board.
+ * Explicitly set the default value again, in case it was modified elsewhere.
+ */
+.pbi
+write 0x1e00900,0x00000014
+.end
diff --git a/lx2160acex7_clearfog-cx.tmpl b/lx2160acex7_clearfog-cx.tmpl
new file mode 100644
index 0000000..f95cc04
--- /dev/null
+++ b/lx2160acex7_clearfog-cx.tmpl
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  %SD1%
+ * SerDes Protocol 2 -  %SD2%
+ * SerDes Protocol 3 -  %SD3%
+ *
+ * Frequencies:
+ * Core     -- %CPU_SPEED% MHz
+ * Platform -- %BUS_SPEED%  MHz
+ * DDR      -- %DDR_SPEED% MT/s
+ *
+ * Silicon %SOC_REVISION%.0
+ * Boot from %BOOTSOURCE%
+ */
+
+#define LX_SR %SOC_REVISION%
+#define LX_BOOTSOURCE_%BOOTSOURCE%
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../%module%/include/pll_%CPU_SPEED%_%BUS_SPEED%_xxxx.rcwi>
+#include <../%module%/include/pll_xxxx_xxx_%DDR_SPEED%.rcwi>
+#include <../%module%/include/common.rcwi>
+#include <../%module%/include/SD1_%SD1%.rcwi>
+#include <../%module%/include/SD2_%SD2%.rcwi>
+#include <../%module%/include/SD3_%SD3%.rcwi>
+#include <../%module%/include/common_pbi.rcwi>
+#include <../%module%/include/xspi_limit_17M.rcwi>
+#include <../%module%/include/bootlocptr.rcwi>
+
+#if %nSD1% == 20 || %nSD1% == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/Makefile b/lx2160acex7_rev2/Makefile
new file mode 100644
index 0000000..f77e46b
--- /dev/null
+++ b/lx2160acex7_rev2/Makefile
@@ -0,0 +1 @@
+include ../Makefile.inc
diff --git a/lx2160acex7_rev2/README b/lx2160acex7_rev2/README
new file mode 100644
index 0000000..e69de29
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw
new file mode 100644
index 0000000..a35b50b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..1750d49
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw
new file mode 100644
index 0000000..0cfadc4
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw
new file mode 100644
index 0000000..a363668
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..697f469
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw
new file mode 100644
index 0000000..f18186e
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw
new file mode 100644
index 0000000..178d5fb
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..1d1e2d2
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw
new file mode 100644
index 0000000..91bd4ed
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw
new file mode 100644
index 0000000..494e337
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..2f64ce3
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..0f264c0
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw
new file mode 100644
index 0000000..3a539b3
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..7448a66
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw
new file mode 100644
index 0000000..257fb7c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2400_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw
new file mode 100644
index 0000000..5dd5c88
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..b9771e4
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw
new file mode 100644
index 0000000..cb5b69c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw
new file mode 100644
index 0000000..69acc85
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..a36154c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw
new file mode 100644
index 0000000..dad7349
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw
new file mode 100644
index 0000000..2986d17
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..3e77254
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw
new file mode 100644
index 0000000..7589fea
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw
new file mode 100644
index 0000000..157a2bd
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..a0e5694
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..058c438
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw
new file mode 100644
index 0000000..85588b4
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..c0b0b07
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw
new file mode 100644
index 0000000..bb5925f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2600_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw
new file mode 100644
index 0000000..40fb012
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..76f44b3
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw
new file mode 100644
index 0000000..a75472a
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw
new file mode 100644
index 0000000..07dfdac
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..87c2344
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw
new file mode 100644
index 0000000..a2835df
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw
new file mode 100644
index 0000000..b996b5b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..4bf9dd8
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw
new file mode 100644
index 0000000..963881c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw
new file mode 100644
index 0000000..71ad5f9
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..bef4193
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..f5656e8
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw
new file mode 100644
index 0000000..ddfa700
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..56b50c8
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw
new file mode 100644
index 0000000..c75058c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2666_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw
new file mode 100644
index 0000000..af7af0f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..9788c4d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw
new file mode 100644
index 0000000..440e9aa
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw
new file mode 100644
index 0000000..4376d99
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..e1c652f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw
new file mode 100644
index 0000000..9f39543
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw
new file mode 100644
index 0000000..406365b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..aac2d96
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw
new file mode 100644
index 0000000..f4d2f03
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw
new file mode 100644
index 0000000..db1fbe2
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..5efa6bb
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..100a14f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw
new file mode 100644
index 0000000..2f861c5
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..08e20e3
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw
new file mode 100644
index 0000000..23e5d98
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_2900_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw
new file mode 100644
index 0000000..32684d6
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..c2c10bf
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw
new file mode 100644
index 0000000..455c56c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw
new file mode 100644
index 0000000..00f536f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..dbfb100
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw
new file mode 100644
index 0000000..6257a82
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw
new file mode 100644
index 0000000..d57d1f3
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..ded0ac8
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw
new file mode 100644
index 0000000..f60e588
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw
new file mode 100644
index 0000000..ede7931
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..a19d06e
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..ddff4eb
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw
new file mode 100644
index 0000000..868ecd5
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..52f7068
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw
new file mode 100644
index 0000000..adab241
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2000_700_3200_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2000 MHz
+ * Platform -- 700  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2000_700_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw
new file mode 100644
index 0000000..5cbbd78
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..14b3cf6
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw
new file mode 100644
index 0000000..e368c53
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw
new file mode 100644
index 0000000..c6ec824
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..e071d89
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw
new file mode 100644
index 0000000..da1ec20
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw
new file mode 100644
index 0000000..3e62bcf
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..8957369
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw
new file mode 100644
index 0000000..abe46a4
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw
new file mode 100644
index 0000000..f738b0d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..49084c2
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..748d6da
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw
new file mode 100644
index 0000000..e33d3ef
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..3f8a09f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw
new file mode 100644
index 0000000..c6c870f
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2400_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2400 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2400.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw
new file mode 100644
index 0000000..29b4809
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..fccef2d
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw
new file mode 100644
index 0000000..52b8b1b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw
new file mode 100644
index 0000000..a4dde20
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..4b36034
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw
new file mode 100644
index 0000000..002e25b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw
new file mode 100644
index 0000000..86b3e10
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..06f1e92
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw
new file mode 100644
index 0000000..0a7fdc0
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw
new file mode 100644
index 0000000..c391846
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..a78f877
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..d519af6
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw
new file mode 100644
index 0000000..51bec83
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..5040e89
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw
new file mode 100644
index 0000000..05283a4
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2600_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2600 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2600.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw
new file mode 100644
index 0000000..ec1eb94
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..5389903
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw
new file mode 100644
index 0000000..47eb8bb
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw
new file mode 100644
index 0000000..3b7dae8
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..e7d1c0c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw
new file mode 100644
index 0000000..b33cc44
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw
new file mode 100644
index 0000000..57007db
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..ea0c5ed
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw
new file mode 100644
index 0000000..fd0ca82
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw
new file mode 100644
index 0000000..a9d0099
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..4bef8c4
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..334da3c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw
new file mode 100644
index 0000000..44307be
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..9c8939a
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw
new file mode 100644
index 0000000..c3f9358
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2666_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2666 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2666.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw
new file mode 100644
index 0000000..3bacaae
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..4d7f8c7
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw
new file mode 100644
index 0000000..f8ff201
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw
new file mode 100644
index 0000000..f1889e5
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..b363419
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw
new file mode 100644
index 0000000..a683838
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw
new file mode 100644
index 0000000..3f91d5c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..c91b254
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw
new file mode 100644
index 0000000..9f2d09a
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw
new file mode 100644
index 0000000..c05e5d9
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..6b37efb
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..95f82c8
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw
new file mode 100644
index 0000000..c6be1e1
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..a9699f1
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw
new file mode 100644
index 0000000..7cf2a48
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_2900_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 2900 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_2900.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw
new file mode 100644
index 0000000..5b95cde
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw
new file mode 100644
index 0000000..ed46ac7
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw
new file mode 100644
index 0000000..a475014
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_18_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  18
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_18.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 18 == 20 || 18 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw
new file mode 100644
index 0000000..fb23617
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw
new file mode 100644
index 0000000..38be4ef
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw
new file mode 100644
index 0000000..d957ed5
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_20_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  20
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_20.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 20 == 20 || 20 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw
new file mode 100644
index 0000000..d083f3c
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw
new file mode 100644
index 0000000..c0da5c9
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw
new file mode 100644
index 0000000..8207870
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_4_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  4
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_4.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 4 == 20 || 4 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw
new file mode 100644
index 0000000..f398327
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw
new file mode 100644
index 0000000..c9f02e6
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw
new file mode 100644
index 0000000..1c22b23
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8S_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8S
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8S.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw
new file mode 100644
index 0000000..9a9564b
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_auto.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from AUTO
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_AUTO
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw
new file mode 100644
index 0000000..c9021a2
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_sdhc.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from SDHC
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_SDHC
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
diff --git a/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw
new file mode 100644
index 0000000..da2de10
--- /dev/null
+++ b/lx2160acex7_rev2/clearfog-cx/rcw_2200_750_3200_8_5_2_xspi.rcw
@@ -0,0 +1,32 @@
+/*
+ * SerDes Protocol 1 -  8
+ * SerDes Protocol 2 -  5
+ * SerDes Protocol 3 -  2
+ *
+ * Frequencies:
+ * Core     -- 2200 MHz
+ * Platform -- 750  MHz
+ * DDR      -- 3200 MT/s
+ *
+ * Silicon 2.0
+ * Boot from XSPI
+ */
+
+#define LX_SR 2
+#define LX_BOOTSOURCE_XSPI
+
+#include <../lx2160asi/lx2160a.rcwi>
+#include <../lx2160acex7/include/pll_2200_750_xxxx.rcwi>
+#include <../lx2160acex7/include/pll_xxxx_xxx_3200.rcwi>
+#include <../lx2160acex7/include/common.rcwi>
+#include <../lx2160acex7/include/SD1_8.rcwi>
+#include <../lx2160acex7/include/SD2_5.rcwi>
+#include <../lx2160acex7/include/SD3_2.rcwi>
+#include <../lx2160acex7/include/common_pbi.rcwi>
+#include <../lx2160acex7/include/xspi_limit_17M.rcwi>
+#include <../lx2160acex7/include/bootlocptr.rcwi>
+
+#if 8 == 20 || 8 == -20
+/* protocol 20 dual-40g split second port into 4x10g */
+#include <../lx2160asi/e40g2_split.rcw>
+#endif
-- 
2.43.0

