// Seed: 3399222483
`define pp_5 0
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input id_4
);
  assign id_0 = id_3;
endmodule
