# river_dam
VHDL code, made at vivado.
There are two sensors used on the top and bottom of the dam, that check the level of water,
when it is too high, the flow is being opened,
when it gets too low, the flow is being closed.
The code may be simulated on FPGA board.

Author:

Kacper Klepacz

kacper.klepacz@onet.eu
