Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Dec 21 16:38:31 2021
| Host         : LAPTOP-Q8881UKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_light_timing_summary_routed.rpt -pb traffic_light_timing_summary_routed.pb -rpx traffic_light_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           
TIMING-16  Warning           Large setup violation        6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: u_div_clk/u_div125/clk125_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.284      -54.928                      6                   94        0.156        0.000                      0                   94        3.500        0.000                       0                    45  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_125M  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_125M           -9.284      -54.928                      6                   50        0.161        0.000                      0                   50        3.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_125M           clk_125M                 1.342        0.000                      0                   44        0.156        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_125M                    
(none)                      clk_125M      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_125M
  To Clock:  clk_125M

Setup :            6  Failing Endpoints,  Worst Slack       -9.284ns,  Total Violation      -54.928ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.284ns  (required time - arrival time)
  Source:                 u_FSM/FSM_sequential_state_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HL[0]
                            (output port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 4.175ns (68.235%)  route 1.944ns (31.765%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -6.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.056     6.130    u_FSM/CLK
    SLICE_X113Y107       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.456     6.586 f  u_FSM/FSM_sequential_state_reg[0]_replica/Q
                         net (fo=2, routed)           0.418     7.004    u_FSM/Q[0]_repN
    SLICE_X113Y106       LUT2 (Prop_lut2_I0_O)        0.124     7.128 r  u_FSM/HL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.525     8.653    HL_OBUF[0]
    L14                  OBUF (Prop_obuf_I_O)         3.595    12.249 r  HL_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.249    HL[0]
    L14                                                               r  HL[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -5.000     2.965    
  -------------------------------------------------------------------
                         required time                          2.965    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                 -9.284    

Slack (VIOLATED) :        -9.264ns  (required time - arrival time)
  Source:                 u_FSM/FSM_sequential_state_reg[0]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FL[1]
                            (output port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        6.099ns  (logic 4.152ns (68.078%)  route 1.947ns (31.922%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -6.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.056     6.130    u_FSM/CLK
    SLICE_X113Y107       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.456     6.586 r  u_FSM/FSM_sequential_state_reg[0]_replica/Q
                         net (fo=2, routed)           0.422     7.007    u_FSM/Q[0]_repN
    SLICE_X113Y105       LUT2 (Prop_lut2_I0_O)        0.124     7.131 r  u_FSM/FL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525     8.657    FL_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.572    12.229 r  FL_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.229    FL[1]
    L15                                                               r  FL[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -5.000     2.965    
  -------------------------------------------------------------------
                         required time                          2.965    
                         arrival time                         -12.229    
  -------------------------------------------------------------------
                         slack                                 -9.264    

Slack (VIOLATED) :        -9.231ns  (required time - arrival time)
  Source:                 u_FSM/FSM_sequential_state_reg[1]_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FL[0]
                            (output port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 4.155ns (68.384%)  route 1.921ns (31.616%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -6.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    6.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.046     6.120    u_FSM/CLK
    SLICE_X112Y118       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y118       FDCE (Prop_fdce_C_Q)         0.518     6.638 r  u_FSM/FSM_sequential_state_reg[1]_replica_2/Q
                         net (fo=1, routed)           0.262     6.900    u_FSM/HL_OBUF[2]_repN_2
    SLICE_X113Y118       LUT2 (Prop_lut2_I0_O)        0.124     7.024 r  u_FSM/FL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.659     8.683    FL_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.513    12.195 r  FL_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.195    FL[0]
    G17                                                               r  FL[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -5.000     2.965    
  -------------------------------------------------------------------
                         required time                          2.965    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                 -9.231    

Slack (VIOLATED) :        -9.226ns  (required time - arrival time)
  Source:                 u_FSM/FSM_sequential_state_reg[1]_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FL[2]
                            (output port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 4.217ns (69.587%)  route 1.843ns (30.413%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -6.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.057     6.131    u_FSM/CLK
    SLICE_X112Y106       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.518     6.649 f  u_FSM/FSM_sequential_state_reg[1]_replica/Q
                         net (fo=3, routed)           0.318     6.966    u_FSM/HL_OBUF[2]_repN
    SLICE_X113Y108       LUT1 (Prop_lut1_I0_O)        0.124     7.090 r  u_FSM/FL_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     8.616    FL_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         3.575    12.191 r  FL_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.191    FL[2]
    N15                                                               r  FL[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -5.000     2.965    
  -------------------------------------------------------------------
                         required time                          2.965    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                 -9.226    

Slack (VIOLATED) :        -9.193ns  (required time - arrival time)
  Source:                 u_FSM/FSM_sequential_state_reg[0]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HL[1]
                            (output port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 4.080ns (67.713%)  route 1.946ns (32.287%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -6.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.058     6.132    u_FSM/CLK
    SLICE_X111Y148       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y148       FDCE (Prop_fdce_C_Q)         0.456     6.588 r  u_FSM/FSM_sequential_state_reg[0]_replica_1/Q
                         net (fo=1, routed)           0.420     7.008    u_FSM/Q[0]_repN_1
    SLICE_X112Y149       LUT2 (Prop_lut2_I0_O)        0.124     7.132 r  u_FSM/HL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525     8.657    HL_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.157 r  HL_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.157    HL[1]
    G14                                                               r  HL[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -5.000     2.965    
  -------------------------------------------------------------------
                         required time                          2.965    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                 -9.193    

Slack (VIOLATED) :        -8.730ns  (required time - arrival time)
  Source:                 u_FSM/FSM_sequential_state_reg[1]_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HL[2]
                            (output port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 4.039ns (72.584%)  route 1.526ns (27.416%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -6.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.057     6.131    u_FSM/CLK
    SLICE_X113Y103       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 r  u_FSM/FSM_sequential_state_reg[1]_replica_3/Q
                         net (fo=1, routed)           1.526     8.112    HL_OBUF[2]_repN_3_alias
    M15                  OBUF (Prop_obuf_I_O)         3.583    11.695 r  HL_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.695    HL[2]
    M15                                                               r  HL[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -5.000     2.965    
  -------------------------------------------------------------------
                         required time                          2.965    
                         arrival time                         -11.695    
  -------------------------------------------------------------------
                         slack                                 -8.730    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/FSM_sequential_state_reg[0]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 1.666ns (20.583%)  route 6.429ns (79.417%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M20                                               0.000     5.000 r  c (IN)
                         net (fo=0)                   0.000     5.000    c
    M20                  IBUF (Prop_ibuf_I_O)         1.542     6.542 r  c_IBUF_inst/O
                         net (fo=2, routed)           4.759    11.301    u_timer/c_IBUF
    SLICE_X113Y114       LUT5 (Prop_lut5_I4_O)        0.124    11.425 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=5, routed)           1.671    13.095    u_FSM/D[0]
    SLICE_X111Y148       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.861    13.626    u_FSM/CLK
    SLICE_X111Y148       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica_1/C
                         clock pessimism              0.000    13.626    
                         clock uncertainty           -0.035    13.590    
    SLICE_X111Y148       FDCE (Setup_fdce_C_D)       -0.058    13.532    u_FSM/FSM_sequential_state_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -13.095    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 1.666ns (23.339%)  route 5.473ns (76.661%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 13.608 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M20                                               0.000     5.000 r  c (IN)
                         net (fo=0)                   0.000     5.000    c
    M20                  IBUF (Prop_ibuf_I_O)         1.542     6.542 r  c_IBUF_inst/O
                         net (fo=2, routed)           4.759    11.301    u_timer/c_IBUF
    SLICE_X113Y114       LUT5 (Prop_lut5_I4_O)        0.124    11.425 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=5, routed)           0.714    12.139    u_FSM/D[0]
    SLICE_X113Y124       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.843    13.608    u_FSM/CLK
    SLICE_X113Y124       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.000    13.608    
                         clock uncertainty           -0.035    13.572    
    SLICE_X113Y124       FDCE (Setup_fdce_C_D)       -0.067    13.505    u_FSM/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/FSM_sequential_state_reg[0]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 1.666ns (23.532%)  route 5.415ns (76.468%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M20                                               0.000     5.000 r  c (IN)
                         net (fo=0)                   0.000     5.000    c
    M20                  IBUF (Prop_ibuf_I_O)         1.542     6.542 r  c_IBUF_inst/O
                         net (fo=2, routed)           4.759    11.301    u_timer/c_IBUF
    SLICE_X113Y114       LUT5 (Prop_lut5_I4_O)        0.124    11.425 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=5, routed)           0.656    12.081    u_FSM/D[0]
    SLICE_X111Y118       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.850    13.615    u_FSM/CLK
    SLICE_X111Y118       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica_2/C
                         clock pessimism              0.000    13.615    
                         clock uncertainty           -0.035    13.579    
    SLICE_X111Y118       FDCE (Setup_fdce_C_D)       -0.067    13.512    u_FSM/FSM_sequential_state_reg[0]_replica_2
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/FSM_sequential_state_reg[0]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 1.666ns (23.868%)  route 5.315ns (76.132%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M20                                               0.000     5.000 r  c (IN)
                         net (fo=0)                   0.000     5.000    c
    M20                  IBUF (Prop_ibuf_I_O)         1.542     6.542 r  c_IBUF_inst/O
                         net (fo=2, routed)           4.759    11.301    u_timer/c_IBUF
    SLICE_X113Y114       LUT5 (Prop_lut5_I4_O)        0.124    11.425 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=5, routed)           0.556    11.981    u_FSM/D[0]
    SLICE_X113Y107       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.859    13.624    u_FSM/CLK
    SLICE_X113Y107       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica/C
                         clock pessimism              0.000    13.624    
                         clock uncertainty           -0.035    13.588    
    SLICE_X113Y107       FDCE (Setup_fdce_C_D)       -0.067    13.521    u_FSM/FSM_sequential_state_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         13.521    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                  1.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_2/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.837%)  route 0.080ns (30.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.706     1.793    u_div_clk/u_div100_2/CLK
    SLICE_X111Y126       FDCE                                         r  u_div_clk/u_div100_2/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDCE (Prop_fdce_C_Q)         0.141     1.934 r  u_div_clk/u_div100_2/count_reg[1]/Q
                         net (fo=4, routed)           0.080     2.014    u_div_clk/u_div100_2/count[1]
    SLICE_X110Y126       LUT6 (Prop_lut6_I1_O)        0.045     2.059 r  u_div_clk/u_div100_2/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.059    u_div_clk/u_div100_2/count[4]_i_1__0_n_0
    SLICE_X110Y126       FDCE                                         r  u_div_clk/u_div100_2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.979     2.321    u_div_clk/u_div100_2/CLK
    SLICE_X110Y126       FDCE                                         r  u_div_clk/u_div100_2/count_reg[4]/C
                         clock pessimism             -0.516     1.806    
    SLICE_X110Y126       FDCE (Hold_fdce_C_D)         0.092     1.898    u_div_clk/u_div100_2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_1/clk100_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.708     1.795    u_div_clk/u_div100_1/CLK
    SLICE_X110Y127       FDCE                                         r  u_div_clk/u_div100_1/clk100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y127       FDCE (Prop_fdce_C_Q)         0.141     1.936 r  u_div_clk/u_div100_1/clk100_reg/Q
                         net (fo=5, routed)           0.098     2.033    u_div_clk/u_div100_1/clk100
    SLICE_X111Y127       LUT2 (Prop_lut2_I0_O)        0.045     2.078 r  u_div_clk/u_div100_1/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.078    u_div_clk/u_div100_2/count_reg[0]_1[0]
    SLICE_X111Y127       FDCE                                         r  u_div_clk/u_div100_2/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.981     2.323    u_div_clk/u_div100_2/CLK
    SLICE_X111Y127       FDCE                                         r  u_div_clk/u_div100_2/count_reg[0]/C
                         clock pessimism             -0.516     1.808    
    SLICE_X111Y127       FDCE (Hold_fdce_C_D)         0.091     1.899    u_div_clk/u_div100_2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.706     1.793    u_div_clk/u_div100_1/CLK
    SLICE_X111Y126       FDCE                                         r  u_div_clk/u_div100_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDCE (Prop_fdce_C_Q)         0.141     1.934 r  u_div_clk/u_div100_1/count_reg[0]/Q
                         net (fo=5, routed)           0.119     2.053    u_div_clk/u_div100_1/count[0]
    SLICE_X110Y126       LUT5 (Prop_lut5_I3_O)        0.048     2.101 r  u_div_clk/u_div100_1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.101    u_div_clk/u_div100_1/count[4]_i_1_n_0
    SLICE_X110Y126       FDCE                                         r  u_div_clk/u_div100_1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.979     2.321    u_div_clk/u_div100_1/CLK
    SLICE_X110Y126       FDCE                                         r  u_div_clk/u_div100_1/count_reg[4]/C
                         clock pessimism             -0.516     1.806    
    SLICE_X110Y126       FDCE (Hold_fdce_C_D)         0.107     1.913    u_div_clk/u_div100_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_1/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.706     1.793    u_div_clk/u_div100_1/CLK
    SLICE_X111Y126       FDCE                                         r  u_div_clk/u_div100_1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDCE (Prop_fdce_C_Q)         0.141     1.934 r  u_div_clk/u_div100_1/count_reg[0]/Q
                         net (fo=5, routed)           0.119     2.053    u_div_clk/u_div100_1/count[0]
    SLICE_X110Y126       LUT4 (Prop_lut4_I1_O)        0.045     2.098 r  u_div_clk/u_div100_1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.098    u_div_clk/u_div100_1/count[3]_i_1_n_0
    SLICE_X110Y126       FDCE                                         r  u_div_clk/u_div100_1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.979     2.321    u_div_clk/u_div100_1/CLK
    SLICE_X110Y126       FDCE                                         r  u_div_clk/u_div100_1/count_reg[3]/C
                         clock pessimism             -0.516     1.806    
    SLICE_X110Y126       FDCE (Hold_fdce_C_D)         0.091     1.897    u_div_clk/u_div100_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_3/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_3/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.488%)  route 0.155ns (45.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.705     1.792    u_div_clk/u_div100_3/CLK
    SLICE_X110Y124       FDCE                                         r  u_div_clk/u_div100_3/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y124       FDCE (Prop_fdce_C_Q)         0.141     1.933 r  u_div_clk/u_div100_3/count_reg[1]/Q
                         net (fo=4, routed)           0.155     2.088    u_div_clk/u_div100_3/count[1]
    SLICE_X111Y125       LUT6 (Prop_lut6_I1_O)        0.045     2.133 r  u_div_clk/u_div100_3/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.133    u_div_clk/u_div100_3/count[4]_i_1__1_n_0
    SLICE_X111Y125       FDCE                                         r  u_div_clk/u_div100_3/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.978     2.320    u_div_clk/u_div100_3/CLK
    SLICE_X111Y125       FDCE                                         r  u_div_clk/u_div100_3/count_reg[4]/C
                         clock pessimism             -0.494     1.827    
    SLICE_X111Y125       FDCE (Hold_fdce_C_D)         0.092     1.919    u_div_clk/u_div100_3/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_2/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.929%)  route 0.153ns (45.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.706     1.793    u_div_clk/u_div100_2/CLK
    SLICE_X110Y126       FDCE                                         r  u_div_clk/u_div100_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDCE (Prop_fdce_C_Q)         0.141     1.934 r  u_div_clk/u_div100_2/count_reg[4]/Q
                         net (fo=5, routed)           0.153     2.086    u_div_clk/u_div100_2/count[4]
    SLICE_X110Y125       LUT6 (Prop_lut6_I2_O)        0.045     2.131 r  u_div_clk/u_div100_2/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.131    u_div_clk/u_div100_2/count[2]_i_1__0_n_0
    SLICE_X110Y125       FDCE                                         r  u_div_clk/u_div100_2/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.978     2.320    u_div_clk/u_div100_2/CLK
    SLICE_X110Y125       FDCE                                         r  u_div_clk/u_div100_2/count_reg[2]/C
                         clock pessimism             -0.516     1.805    
    SLICE_X110Y125       FDCE (Hold_fdce_C_D)         0.092     1.897    u_div_clk/u_div100_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_3/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_3/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.705     1.792    u_div_clk/u_div100_3/CLK
    SLICE_X111Y125       FDCE                                         r  u_div_clk/u_div100_3/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDCE (Prop_fdce_C_Q)         0.128     1.920 r  u_div_clk/u_div100_3/count_reg[3]/Q
                         net (fo=6, routed)           0.099     2.019    u_div_clk/u_div100_3/count[3]
    SLICE_X111Y125       LUT6 (Prop_lut6_I1_O)        0.099     2.118 r  u_div_clk/u_div100_3/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.118    u_div_clk/u_div100_3/count[2]_i_1__1_n_0
    SLICE_X111Y125       FDCE                                         r  u_div_clk/u_div100_3/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.978     2.320    u_div_clk/u_div100_3/CLK
    SLICE_X111Y125       FDCE                                         r  u_div_clk/u_div100_3/count_reg[2]/C
                         clock pessimism             -0.529     1.792    
    SLICE_X111Y125       FDCE (Hold_fdce_C_D)         0.091     1.883    u_div_clk/u_div100_3/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.791%)  route 0.153ns (45.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.706     1.793    u_div_clk/u_div100_2/CLK
    SLICE_X110Y126       FDCE                                         r  u_div_clk/u_div100_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDCE (Prop_fdce_C_Q)         0.141     1.934 r  u_div_clk/u_div100_2/count_reg[3]/Q
                         net (fo=6, routed)           0.153     2.087    u_div_clk/u_div100_2/count[3]
    SLICE_X110Y125       LUT6 (Prop_lut6_I3_O)        0.045     2.132 r  u_div_clk/u_div100_2/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.132    u_div_clk/u_div100_2/count[5]_i_1__0_n_0
    SLICE_X110Y125       FDCE                                         r  u_div_clk/u_div100_2/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.978     2.320    u_div_clk/u_div100_2/CLK
    SLICE_X110Y125       FDCE                                         r  u_div_clk/u_div100_2/count_reg[5]/C
                         clock pessimism             -0.516     1.805    
    SLICE_X110Y125       FDCE (Hold_fdce_C_D)         0.092     1.897    u_div_clk/u_div100_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_2/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/clk100_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.767%)  route 0.154ns (45.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.706     1.793    u_div_clk/u_div100_2/CLK
    SLICE_X110Y126       FDCE                                         r  u_div_clk/u_div100_2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDCE (Prop_fdce_C_Q)         0.141     1.934 f  u_div_clk/u_div100_2/count_reg[4]/Q
                         net (fo=5, routed)           0.154     2.087    u_div_clk/u_div100_2/count[4]
    SLICE_X110Y125       LUT6 (Prop_lut6_I3_O)        0.045     2.132 r  u_div_clk/u_div100_2/clk100_i_1__0/O
                         net (fo=1, routed)           0.000     2.132    u_div_clk/u_div100_2/clk100_i_1__0_n_0
    SLICE_X110Y125       FDCE                                         r  u_div_clk/u_div100_2/clk100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.978     2.320    u_div_clk/u_div100_2/CLK
    SLICE_X110Y125       FDCE                                         r  u_div_clk/u_div100_2/clk100_reg/C
                         clock pessimism             -0.516     1.805    
    SLICE_X110Y125       FDCE (Hold_fdce_C_D)         0.091     1.896    u_div_clk/u_div100_2/clk100_reg
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.605%)  route 0.155ns (45.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.706     1.793    u_div_clk/u_div100_2/CLK
    SLICE_X110Y126       FDCE                                         r  u_div_clk/u_div100_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDCE (Prop_fdce_C_Q)         0.141     1.934 r  u_div_clk/u_div100_2/count_reg[3]/Q
                         net (fo=6, routed)           0.155     2.088    u_div_clk/u_div100_2/count[3]
    SLICE_X110Y125       LUT6 (Prop_lut6_I5_O)        0.045     2.133 r  u_div_clk/u_div100_2/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.133    u_div_clk/u_div100_2/count[6]_i_1__0_n_0
    SLICE_X110Y125       FDCE                                         r  u_div_clk/u_div100_2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.978     2.320    u_div_clk/u_div100_2/CLK
    SLICE_X110Y125       FDCE                                         r  u_div_clk/u_div100_2/count_reg[6]/C
                         clock pessimism             -0.516     1.805    
    SLICE_X110Y125       FDCE (Hold_fdce_C_D)         0.092     1.897    u_div_clk/u_div100_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_125M_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y124  u_FSM/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y107  u_FSM/FSM_sequential_state_reg[0]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y148  u_FSM/FSM_sequential_state_reg[0]_replica_1/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y118  u_FSM/FSM_sequential_state_reg[0]_replica_2/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y126  u_FSM/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y106  u_FSM/FSM_sequential_state_reg[1]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y149  u_FSM/FSM_sequential_state_reg[1]_replica_1/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y118  u_FSM/FSM_sequential_state_reg[1]_replica_2/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y103  u_FSM/FSM_sequential_state_reg[1]_replica_3/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  u_FSM/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  u_FSM/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  u_FSM/FSM_sequential_state_reg[0]_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  u_FSM/FSM_sequential_state_reg[0]_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y148  u_FSM/FSM_sequential_state_reg[0]_replica_1/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y148  u_FSM/FSM_sequential_state_reg[0]_replica_1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y118  u_FSM/FSM_sequential_state_reg[0]_replica_2/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y118  u_FSM/FSM_sequential_state_reg[0]_replica_2/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y126  u_FSM/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y126  u_FSM/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  u_FSM/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  u_FSM/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  u_FSM/FSM_sequential_state_reg[0]_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y107  u_FSM/FSM_sequential_state_reg[0]_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y148  u_FSM/FSM_sequential_state_reg[0]_replica_1/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y148  u_FSM/FSM_sequential_state_reg[0]_replica_1/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y118  u_FSM/FSM_sequential_state_reg[0]_replica_2/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y118  u_FSM/FSM_sequential_state_reg[0]_replica_2/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y126  u_FSM/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y126  u_FSM/FSM_sequential_state_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125M
  To Clock:  clk_125M

Setup :            0  Failing Endpoints,  Worst Slack        1.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.342ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/FSM_sequential_state_reg[0]_replica_1/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 1.533ns (22.397%)  route 5.310ns (77.603%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.533     6.533 f  rst_IBUF_inst/O
                         net (fo=50, routed)          5.310    11.843    u_FSM/AR[0]
    SLICE_X111Y148       FDCE                                         f  u_FSM/FSM_sequential_state_reg[0]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.861    13.626    u_FSM/CLK
    SLICE_X111Y148       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica_1/C
                         clock pessimism              0.000    13.626    
                         clock uncertainty           -0.035    13.590    
    SLICE_X111Y148       FDCE (Recov_fdce_C_CLR)     -0.405    13.185    u_FSM/FSM_sequential_state_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         13.185    
                         arrival time                         -11.843    
  -------------------------------------------------------------------
                         slack                                  1.342    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 1.533ns (22.556%)  route 5.262ns (77.444%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.533     6.533 f  rst_IBUF_inst/O
                         net (fo=50, routed)          5.262    11.795    u_div_clk/u_div125/AR[0]
    SLICE_X111Y131       FDCE                                         f  u_div_clk/u_div125/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.850    13.615    u_div_clk/u_div125/CLK
    SLICE_X111Y131       FDCE                                         r  u_div_clk/u_div125/count_reg[0]/C
                         clock pessimism              0.000    13.615    
                         clock uncertainty           -0.035    13.579    
    SLICE_X111Y131       FDCE (Recov_fdce_C_CLR)     -0.405    13.174    u_div_clk/u_div125/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.174    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 1.533ns (22.556%)  route 5.262ns (77.444%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.533     6.533 f  rst_IBUF_inst/O
                         net (fo=50, routed)          5.262    11.795    u_div_clk/u_div125/AR[0]
    SLICE_X111Y131       FDCE                                         f  u_div_clk/u_div125/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.850    13.615    u_div_clk/u_div125/CLK
    SLICE_X111Y131       FDCE                                         r  u_div_clk/u_div125/count_reg[1]/C
                         clock pessimism              0.000    13.615    
                         clock uncertainty           -0.035    13.579    
    SLICE_X111Y131       FDCE (Recov_fdce_C_CLR)     -0.405    13.174    u_div_clk/u_div125/count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.174    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 1.533ns (22.556%)  route 5.262ns (77.444%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.533     6.533 f  rst_IBUF_inst/O
                         net (fo=50, routed)          5.262    11.795    u_div_clk/u_div125/AR[0]
    SLICE_X111Y131       FDCE                                         f  u_div_clk/u_div125/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.850    13.615    u_div_clk/u_div125/CLK
    SLICE_X111Y131       FDCE                                         r  u_div_clk/u_div125/count_reg[2]/C
                         clock pessimism              0.000    13.615    
                         clock uncertainty           -0.035    13.579    
    SLICE_X111Y131       FDCE (Recov_fdce_C_CLR)     -0.405    13.174    u_div_clk/u_div125/count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.174    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 1.533ns (22.556%)  route 5.262ns (77.444%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.533     6.533 f  rst_IBUF_inst/O
                         net (fo=50, routed)          5.262    11.795    u_div_clk/u_div125/AR[0]
    SLICE_X111Y131       FDCE                                         f  u_div_clk/u_div125/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.850    13.615    u_div_clk/u_div125/CLK
    SLICE_X111Y131       FDCE                                         r  u_div_clk/u_div125/count_reg[3]/C
                         clock pessimism              0.000    13.615    
                         clock uncertainty           -0.035    13.579    
    SLICE_X111Y131       FDCE (Recov_fdce_C_CLR)     -0.405    13.174    u_div_clk/u_div125/count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.174    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 1.533ns (22.556%)  route 5.262ns (77.444%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.533     6.533 f  rst_IBUF_inst/O
                         net (fo=50, routed)          5.262    11.795    u_div_clk/u_div125/AR[0]
    SLICE_X111Y131       FDCE                                         f  u_div_clk/u_div125/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.850    13.615    u_div_clk/u_div125/CLK
    SLICE_X111Y131       FDCE                                         r  u_div_clk/u_div125/count_reg[5]/C
                         clock pessimism              0.000    13.615    
                         clock uncertainty           -0.035    13.579    
    SLICE_X111Y131       FDCE (Recov_fdce_C_CLR)     -0.405    13.174    u_div_clk/u_div125/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.174    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 1.533ns (22.556%)  route 5.262ns (77.444%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        5.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.533     6.533 f  rst_IBUF_inst/O
                         net (fo=50, routed)          5.262    11.795    u_div_clk/u_div125/AR[0]
    SLICE_X111Y131       FDCE                                         f  u_div_clk/u_div125/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.850    13.615    u_div_clk/u_div125/CLK
    SLICE_X111Y131       FDCE                                         r  u_div_clk/u_div125/count_reg[6]/C
                         clock pessimism              0.000    13.615    
                         clock uncertainty           -0.035    13.579    
    SLICE_X111Y131       FDCE (Recov_fdce_C_CLR)     -0.405    13.174    u_div_clk/u_div125/count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.174    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.611ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/FSM_sequential_state_reg[1]_replica_1/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 0.488ns (16.242%)  route 2.518ns (83.758%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.806ns = ( 9.806 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.488     5.488 f  rst_IBUF_inst/O
                         net (fo=50, routed)          2.518     8.006    u_FSM/AR[0]
    SLICE_X113Y149       FDCE                                         f  u_FSM/FSM_sequential_state_reg[1]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.719     9.806    u_FSM/CLK
    SLICE_X113Y149       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica_1/C
                         clock pessimism              0.000     9.806    
                         clock uncertainty           -0.035     9.770    
    SLICE_X113Y149       FDCE (Recov_fdce_C_CLR)     -0.153     9.617    u_FSM/FSM_sequential_state_reg[1]_replica_1
  -------------------------------------------------------------------
                         required time                          9.617    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.488ns (16.985%)  route 2.387ns (83.015%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 9.792 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.488     5.488 f  rst_IBUF_inst/O
                         net (fo=50, routed)          2.387     7.875    u_FSM/AR[0]
    SLICE_X109Y126       FDCE                                         f  u_FSM/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.705     9.792    u_FSM/CLK
    SLICE_X109Y126       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000     9.792    
                         clock uncertainty           -0.035     9.756    
    SLICE_X109Y126       FDCE (Recov_fdce_C_CLR)     -0.153     9.603    u_FSM/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.488ns (16.985%)  route 2.387ns (83.015%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns = ( 9.792 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.488     5.488 f  rst_IBUF_inst/O
                         net (fo=50, routed)          2.387     7.875    u_FSM/AR[0]
    SLICE_X109Y126       FDCE                                         f  u_FSM/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.705     9.792    u_FSM/CLK
    SLICE_X109Y126       FDCE                                         r  u_FSM/state_reg[1]/C
                         clock pessimism              0.000     9.792    
                         clock uncertainty           -0.035     9.756    
    SLICE_X109Y126       FDCE (Recov_fdce_C_CLR)     -0.153     9.603    u_FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.603    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  1.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/FSM_sequential_state_reg[1]_replica_3/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 1.462ns (35.524%)  route 2.653ns (64.476%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=50, routed)          2.653     6.114    u_FSM/AR[0]
    SLICE_X113Y103       FDCE                                         f  u_FSM/FSM_sequential_state_reg[1]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.057     6.131    u_FSM/CLK
    SLICE_X113Y103       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica_3/C
                         clock pessimism              0.000     6.131    
                         clock uncertainty            0.035     6.166    
    SLICE_X113Y103       FDCE (Remov_fdce_C_CLR)     -0.208     5.958    u_FSM/FSM_sequential_state_reg[1]_replica_3
  -------------------------------------------------------------------
                         required time                         -5.958    
                         arrival time                           6.114    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_3/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.462ns (29.937%)  route 3.420ns (70.063%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=50, routed)          3.420     6.882    u_div_clk/u_div100_3/AR[0]
    SLICE_X110Y124       FDCE                                         f  u_div_clk/u_div100_3/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.037     6.111    u_div_clk/u_div100_3/CLK
    SLICE_X110Y124       FDCE                                         r  u_div_clk/u_div100_3/count_reg[0]/C
                         clock pessimism              0.000     6.111    
                         clock uncertainty            0.035     6.146    
    SLICE_X110Y124       FDCE (Remov_fdce_C_CLR)     -0.208     5.938    u_div_clk/u_div100_3/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.938    
                         arrival time                           6.882    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_3/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 1.462ns (29.937%)  route 3.420ns (70.063%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=50, routed)          3.420     6.882    u_div_clk/u_div100_3/AR[0]
    SLICE_X110Y124       FDCE                                         f  u_div_clk/u_div100_3/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.037     6.111    u_div_clk/u_div100_3/CLK
    SLICE_X110Y124       FDCE                                         r  u_div_clk/u_div100_3/count_reg[1]/C
                         clock pessimism              0.000     6.111    
                         clock uncertainty            0.035     6.146    
    SLICE_X110Y124       FDCE (Remov_fdce_C_CLR)     -0.208     5.938    u_div_clk/u_div100_3/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.938    
                         arrival time                           6.882    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/FSM_sequential_state_reg[0]_replica/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.462ns (29.206%)  route 3.543ns (70.794%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=50, routed)          3.543     7.004    u_FSM/AR[0]
    SLICE_X113Y107       FDCE                                         f  u_FSM/FSM_sequential_state_reg[0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.056     6.130    u_FSM/CLK
    SLICE_X113Y107       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica/C
                         clock pessimism              0.000     6.130    
                         clock uncertainty            0.035     6.165    
    SLICE_X113Y107       FDCE (Remov_fdce_C_CLR)     -0.208     5.957    u_FSM/FSM_sequential_state_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         -5.957    
                         arrival time                           7.004    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/clk100_reg/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.462ns (29.242%)  route 3.536ns (70.758%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=50, routed)          3.536     6.998    u_div_clk/u_div100_2/AR[0]
    SLICE_X110Y125       FDCE                                         f  u_div_clk/u_div100_2/clk100_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.037     6.111    u_div_clk/u_div100_2/CLK
    SLICE_X110Y125       FDCE                                         r  u_div_clk/u_div100_2/clk100_reg/C
                         clock pessimism              0.000     6.111    
                         clock uncertainty            0.035     6.146    
    SLICE_X110Y125       FDCE (Remov_fdce_C_CLR)     -0.208     5.938    u_div_clk/u_div100_2/clk100_reg
  -------------------------------------------------------------------
                         required time                         -5.938    
                         arrival time                           6.998    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.462ns (29.242%)  route 3.536ns (70.758%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=50, routed)          3.536     6.998    u_div_clk/u_div100_2/AR[0]
    SLICE_X110Y125       FDCE                                         f  u_div_clk/u_div100_2/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.037     6.111    u_div_clk/u_div100_2/CLK
    SLICE_X110Y125       FDCE                                         r  u_div_clk/u_div100_2/count_reg[2]/C
                         clock pessimism              0.000     6.111    
                         clock uncertainty            0.035     6.146    
    SLICE_X110Y125       FDCE (Remov_fdce_C_CLR)     -0.208     5.938    u_div_clk/u_div100_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.938    
                         arrival time                           6.998    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.462ns (29.242%)  route 3.536ns (70.758%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=50, routed)          3.536     6.998    u_div_clk/u_div100_2/AR[0]
    SLICE_X110Y125       FDCE                                         f  u_div_clk/u_div100_2/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.037     6.111    u_div_clk/u_div100_2/CLK
    SLICE_X110Y125       FDCE                                         r  u_div_clk/u_div100_2/count_reg[5]/C
                         clock pessimism              0.000     6.111    
                         clock uncertainty            0.035     6.146    
    SLICE_X110Y125       FDCE (Remov_fdce_C_CLR)     -0.208     5.938    u_div_clk/u_div100_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.938    
                         arrival time                           6.998    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.462ns (29.242%)  route 3.536ns (70.758%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.111ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=50, routed)          3.536     6.998    u_div_clk/u_div100_2/AR[0]
    SLICE_X110Y125       FDCE                                         f  u_div_clk/u_div100_2/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.037     6.111    u_div_clk/u_div100_2/CLK
    SLICE_X110Y125       FDCE                                         r  u_div_clk/u_div100_2/count_reg[6]/C
                         clock pessimism              0.000     6.111    
                         clock uncertainty            0.035     6.146    
    SLICE_X110Y125       FDCE (Remov_fdce_C_CLR)     -0.208     5.938    u_div_clk/u_div100_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.938    
                         arrival time                           6.998    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/sc_reg/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.462ns (28.831%)  route 3.608ns (71.169%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=50, routed)          3.608     7.069    u_FSM/AR[0]
    SLICE_X112Y114       FDCE                                         f  u_FSM/sc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.052     6.126    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
                         clock pessimism              0.000     6.126    
                         clock uncertainty            0.035     6.161    
    SLICE_X112Y114       FDCE (Remov_fdce_C_CLR)     -0.155     6.006    u_FSM/sc_reg
  -------------------------------------------------------------------
                         required time                         -6.006    
                         arrival time                           7.069    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 1.462ns (28.831%)  route 3.608ns (71.169%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.126ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=50, routed)          3.608     7.069    u_FSM/AR[0]
    SLICE_X112Y114       FDCE                                         f  u_FSM/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.052     6.126    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/state_reg[0]/C
                         clock pessimism              0.000     6.126    
                         clock uncertainty            0.035     6.161    
    SLICE_X112Y114       FDCE (Remov_fdce_C_CLR)     -0.155     6.006    u_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.006    
                         arrival time                           7.069    
  -------------------------------------------------------------------
                         slack                                  1.063    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_timer/t_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.809ns  (logic 0.642ns (35.488%)  route 1.167ns (64.512%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[2]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_timer/t_reg[2]/Q
                         net (fo=6, routed)           0.749     1.267    u_timer/t_reg[2]
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     1.391 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.418     1.809    u_timer/t[4]_i_1_n_0
    SLICE_X113Y112       FDCE                                         r  u_timer/t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.809ns  (logic 0.642ns (35.488%)  route 1.167ns (64.512%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[2]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_timer/t_reg[2]/Q
                         net (fo=6, routed)           0.749     1.267    u_timer/t_reg[2]
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     1.391 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.418     1.809    u_timer/t[4]_i_1_n_0
    SLICE_X113Y112       FDCE                                         r  u_timer/t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.770ns  (logic 0.642ns (36.268%)  route 1.128ns (63.732%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[2]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_timer/t_reg[2]/Q
                         net (fo=6, routed)           0.749     1.267    u_timer/t_reg[2]
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     1.391 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.379     1.770    u_timer/t[4]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.770ns  (logic 0.642ns (36.268%)  route 1.128ns (63.732%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[2]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_timer/t_reg[2]/Q
                         net (fo=6, routed)           0.749     1.267    u_timer/t_reg[2]
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     1.391 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.379     1.770    u_timer/t[4]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.770ns  (logic 0.642ns (36.268%)  route 1.128ns (63.732%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[2]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_timer/t_reg[2]/Q
                         net (fo=6, routed)           0.749     1.267    u_timer/t_reg[2]
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     1.391 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.379     1.770    u_timer/t[4]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.641ns  (logic 0.746ns (45.473%)  route 0.895ns (54.527%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[1]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_timer/t_reg[1]/Q
                         net (fo=7, routed)           0.895     1.314    u_timer/t_reg[1]
    SLICE_X113Y112       LUT3 (Prop_lut3_I0_O)        0.327     1.641 r  u_timer/t[1]_i_1/O
                         net (fo=1, routed)           0.000     1.641    u_timer/t[1]_i_1_n_0
    SLICE_X113Y112       FDCE                                         r  u_timer/t_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.525ns  (logic 0.807ns (52.916%)  route 0.718ns (47.084%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[3]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u_timer/t_reg[3]/Q
                         net (fo=5, routed)           0.718     1.196    u_timer/t_reg[3]
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.329     1.525 r  u_timer/t[3]_i_1/O
                         net (fo=1, routed)           0.000     1.525    u_timer/t[3]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.406ns  (logic 0.718ns (51.083%)  route 0.688ns (48.917%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[1]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u_timer/t_reg[1]/Q
                         net (fo=7, routed)           0.688     1.107    u_timer/t_reg[1]
    SLICE_X112Y112       LUT4 (Prop_lut4_I1_O)        0.299     1.406 r  u_timer/t[2]_i_1/O
                         net (fo=1, routed)           0.000     1.406    u_timer/t[2]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.382ns  (logic 0.642ns (46.452%)  route 0.740ns (53.548%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[2]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_timer/t_reg[2]/Q
                         net (fo=6, routed)           0.740     1.258    u_timer/t_reg[2]
    SLICE_X112Y112       LUT6 (Prop_lut6_I4_O)        0.124     1.382 r  u_timer/t[4]_i_2/O
                         net (fo=1, routed)           0.000     1.382    u_timer/t[4]_i_2_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.106ns  (logic 0.580ns (52.422%)  route 0.526ns (47.578%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_timer/t_reg[0]/Q
                         net (fo=7, routed)           0.526     0.982    u_timer/t_reg[0]
    SLICE_X113Y112       LUT2 (Prop_lut2_I0_O)        0.124     1.106 r  u_timer/t[0]_i_1/O
                         net (fo=1, routed)           0.000     1.106    u_timer/t[0]_i_1_n_0
    SLICE_X113Y112       FDCE                                         r  u_timer/t_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_timer/t_reg[0]/Q
                         net (fo=7, routed)           0.124     0.265    u_timer/t_reg[0]
    SLICE_X112Y112       LUT4 (Prop_lut4_I2_O)        0.045     0.310 r  u_timer/t[2]_i_1/O
                         net (fo=1, routed)           0.000     0.310    u_timer/t[2]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_timer/t_reg[0]/Q
                         net (fo=7, routed)           0.124     0.265    u_timer/t_reg[0]
    SLICE_X112Y112       LUT5 (Prop_lut5_I2_O)        0.048     0.313 r  u_timer/t[3]_i_1/O
                         net (fo=1, routed)           0.000     0.313    u_timer/t[3]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_timer/t_reg[0]/Q
                         net (fo=7, routed)           0.189     0.330    u_timer/t_reg[0]
    SLICE_X113Y112       LUT3 (Prop_lut3_I1_O)        0.042     0.372 r  u_timer/t[1]_i_1/O
                         net (fo=1, routed)           0.000     0.372    u_timer/t[1]_i_1_n_0
    SLICE_X113Y112       FDCE                                         r  u_timer/t_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.545%)  route 0.189ns (50.455%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_timer/t_reg[0]/Q
                         net (fo=7, routed)           0.189     0.330    u_timer/t_reg[0]
    SLICE_X113Y112       LUT2 (Prop_lut2_I0_O)        0.045     0.375 r  u_timer/t[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    u_timer/t[0]_i_1_n_0
    SLICE_X113Y112       FDCE                                         r  u_timer/t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.247ns (64.312%)  route 0.137ns (35.688%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[3]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_timer/t_reg[3]/Q
                         net (fo=5, routed)           0.137     0.285    u_timer/t_reg[3]
    SLICE_X112Y112       LUT6 (Prop_lut6_I1_O)        0.099     0.384 r  u_timer/t[4]_i_2/O
                         net (fo=1, routed)           0.000     0.384    u_timer/t[4]_i_2_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.247ns (50.290%)  route 0.244ns (49.710%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[3]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.148     0.148 f  u_timer/t_reg[3]/Q
                         net (fo=5, routed)           0.128     0.276    u_timer/t_reg[3]
    SLICE_X112Y112       LUT5 (Prop_lut5_I1_O)        0.099     0.375 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.116     0.491    u_timer/t[4]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.247ns (50.290%)  route 0.244ns (49.710%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[3]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.148     0.148 f  u_timer/t_reg[3]/Q
                         net (fo=5, routed)           0.128     0.276    u_timer/t_reg[3]
    SLICE_X112Y112       LUT5 (Prop_lut5_I1_O)        0.099     0.375 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.116     0.491    u_timer/t[4]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.247ns (50.290%)  route 0.244ns (49.710%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[3]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.148     0.148 f  u_timer/t_reg[3]/Q
                         net (fo=5, routed)           0.128     0.276    u_timer/t_reg[3]
    SLICE_X112Y112       LUT5 (Prop_lut5_I1_O)        0.099     0.375 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.116     0.491    u_timer/t[4]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.247ns (47.311%)  route 0.275ns (52.689%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[3]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.148     0.148 f  u_timer/t_reg[3]/Q
                         net (fo=5, routed)           0.128     0.276    u_timer/t_reg[3]
    SLICE_X112Y112       LUT5 (Prop_lut5_I1_O)        0.099     0.375 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.147     0.522    u_timer/t[4]_i_1_n_0
    SLICE_X113Y112       FDCE                                         r  u_timer/t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.247ns (47.311%)  route 0.275ns (52.689%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[3]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.148     0.148 f  u_timer/t_reg[3]/Q
                         net (fo=5, routed)           0.128     0.276    u_timer/t_reg[3]
    SLICE_X112Y112       LUT5 (Prop_lut5_I1_O)        0.099     0.375 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.147     0.522    u_timer/t[4]_i_1_n_0
    SLICE_X113Y112       FDCE                                         r  u_timer/t_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125M
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/fb_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.187ns  (logic 1.533ns (36.605%)  route 2.654ns (63.395%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.533     6.533 f  rst_IBUF_inst/O
                         net (fo=50, routed)          2.654     9.187    u_timer/AR[0]
    SLICE_X113Y114       FDCE                                         f  u_timer/fb_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.908ns  (logic 1.533ns (39.222%)  route 2.375ns (60.778%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.533     6.533 f  rst_IBUF_inst/O
                         net (fo=50, routed)          2.375     8.908    u_timer/AR[0]
    SLICE_X113Y112       FDCE                                         f  u_timer/t_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.908ns  (logic 1.533ns (39.222%)  route 2.375ns (60.778%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.533     6.533 f  rst_IBUF_inst/O
                         net (fo=50, routed)          2.375     8.908    u_timer/AR[0]
    SLICE_X113Y112       FDCE                                         f  u_timer/t_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.908ns  (logic 1.533ns (39.222%)  route 2.375ns (60.778%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.533     6.533 f  rst_IBUF_inst/O
                         net (fo=50, routed)          2.375     8.908    u_timer/AR[0]
    SLICE_X112Y112       FDCE                                         f  u_timer/t_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.908ns  (logic 1.533ns (39.222%)  route 2.375ns (60.778%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.533     6.533 f  rst_IBUF_inst/O
                         net (fo=50, routed)          2.375     8.908    u_timer/AR[0]
    SLICE_X112Y112       FDCE                                         f  u_timer/t_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.908ns  (logic 1.533ns (39.222%)  route 2.375ns (60.778%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.533     6.533 f  rst_IBUF_inst/O
                         net (fo=50, routed)          2.375     8.908    u_timer/AR[0]
    SLICE_X112Y112       FDCE                                         f  u_timer/t_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.931ns  (logic 0.642ns (33.247%)  route 1.289ns (66.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.052     6.126    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.518     6.644 r  u_FSM/sc_reg/Q
                         net (fo=8, routed)           0.871     7.515    u_timer/sc
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.124     7.639 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.418     8.057    u_timer/t[4]_i_1_n_0
    SLICE_X113Y112       FDCE                                         r  u_timer/t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.931ns  (logic 0.642ns (33.247%)  route 1.289ns (66.753%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.052     6.126    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.518     6.644 r  u_FSM/sc_reg/Q
                         net (fo=8, routed)           0.871     7.515    u_timer/sc
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.124     7.639 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.418     8.057    u_timer/t[4]_i_1_n_0
    SLICE_X113Y112       FDCE                                         r  u_timer/t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.892ns  (logic 0.642ns (33.931%)  route 1.250ns (66.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.052     6.126    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.518     6.644 r  u_FSM/sc_reg/Q
                         net (fo=8, routed)           0.871     7.515    u_timer/sc
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.124     7.639 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.379     8.018    u_timer/t[4]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.892ns  (logic 0.642ns (33.931%)  route 1.250ns (66.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          2.052     6.126    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.518     6.644 r  u_FSM/sc_reg/Q
                         net (fo=8, routed)           0.871     7.515    u_timer/sc
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.124     7.639 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.379     8.018    u_timer/t[4]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_FSM/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.209ns (53.733%)  route 0.180ns (46.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.714     1.801    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.164     1.965 f  u_FSM/sc_reg/Q
                         net (fo=8, routed)           0.180     2.145    u_timer/sc
    SLICE_X113Y112       LUT2 (Prop_lut2_I1_O)        0.045     2.190 r  u_timer/t[0]_i_1/O
                         net (fo=1, routed)           0.000     2.190    u_timer/t[0]_i_1_n_0
    SLICE_X113Y112       FDCE                                         r  u_timer/t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.212ns (54.087%)  route 0.180ns (45.913%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.714     1.801    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.164     1.965 f  u_FSM/sc_reg/Q
                         net (fo=8, routed)           0.180     2.145    u_timer/sc
    SLICE_X113Y112       LUT3 (Prop_lut3_I2_O)        0.048     2.193 r  u_timer/t[1]_i_1/O
                         net (fo=1, routed)           0.000     2.193    u_timer/t[1]_i_1_n_0
    SLICE_X113Y112       FDCE                                         r  u_timer/t_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/fb_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.164ns (38.254%)  route 0.265ns (61.746%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.714     1.801    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.164     1.965 r  u_FSM/sc_reg/Q
                         net (fo=8, routed)           0.265     2.229    u_timer/sc
    SLICE_X113Y114       FDCE                                         r  u_timer/fb_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.207ns (44.234%)  route 0.261ns (55.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.714     1.801    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.164     1.965 f  u_FSM/sc_reg/Q
                         net (fo=8, routed)           0.261     2.226    u_timer/sc
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.043     2.269 r  u_timer/t[3]_i_1/O
                         net (fo=1, routed)           0.000     2.269    u_timer/t[3]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.209ns (44.472%)  route 0.261ns (55.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.714     1.801    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.164     1.965 f  u_FSM/sc_reg/Q
                         net (fo=8, routed)           0.261     2.226    u_timer/sc
    SLICE_X112Y112       LUT4 (Prop_lut4_I3_O)        0.045     2.271 r  u_timer/t[2]_i_1/O
                         net (fo=1, routed)           0.000     2.271    u_timer/t[2]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.209ns (41.350%)  route 0.296ns (58.650%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.714     1.801    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.164     1.965 f  u_FSM/sc_reg/Q
                         net (fo=8, routed)           0.296     2.261    u_timer/sc
    SLICE_X112Y112       LUT6 (Prop_lut6_I5_O)        0.045     2.306 r  u_timer/t[4]_i_2/O
                         net (fo=1, routed)           0.000     2.306    u_timer/t[4]_i_2_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.209ns (33.871%)  route 0.408ns (66.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.714     1.801    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.164     1.965 r  u_FSM/sc_reg/Q
                         net (fo=8, routed)           0.292     2.257    u_timer/sc
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.045     2.302 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.116     2.418    u_timer/t[4]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.209ns (33.871%)  route 0.408ns (66.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.714     1.801    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.164     1.965 r  u_FSM/sc_reg/Q
                         net (fo=8, routed)           0.292     2.257    u_timer/sc
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.045     2.302 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.116     2.418    u_timer/t[4]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.209ns (33.871%)  route 0.408ns (66.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.714     1.801    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.164     1.965 r  u_FSM/sc_reg/Q
                         net (fo=8, routed)           0.292     2.257    u_timer/sc
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.045     2.302 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.116     2.418    u_timer/t[4]_i_1_n_0
    SLICE_X112Y112       FDCE                                         r  u_timer/t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/sc_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.648ns  (logic 0.209ns (32.254%)  route 0.439ns (67.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.714     1.801    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y114       FDCE (Prop_fdce_C_Q)         0.164     1.965 r  u_FSM/sc_reg/Q
                         net (fo=8, routed)           0.292     2.257    u_timer/sc
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.045     2.302 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.147     2.449    u_timer/t[4]_i_1_n_0
    SLICE_X113Y112       FDCE                                         r  u_timer/t_reg[0]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_125M

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_timer/t_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[1]_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.478ns  (logic 0.766ns (17.106%)  route 3.712ns (82.894%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[4]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_timer/t_reg[4]/Q
                         net (fo=4, routed)           1.012     1.530    u_timer/t_reg[4]
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     1.654 r  u_timer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.122     2.777    u_FSM/ts
    SLICE_X109Y126       LUT3 (Prop_lut3_I1_O)        0.124     2.901 r  u_FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           1.577     4.478    u_FSM/state_next__0[1]
    SLICE_X113Y103       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.860     5.625    u_FSM/CLK
    SLICE_X113Y103       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica_3/C

Slack:                    inf
  Source:                 u_timer/t_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[1]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 0.766ns (17.479%)  route 3.616ns (82.521%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[4]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_timer/t_reg[4]/Q
                         net (fo=4, routed)           1.012     1.530    u_timer/t_reg[4]
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     1.654 r  u_timer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.122     2.777    u_FSM/ts
    SLICE_X109Y126       LUT3 (Prop_lut3_I1_O)        0.124     2.901 r  u_FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           1.482     4.382    u_FSM/state_next__0[1]
    SLICE_X112Y106       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.860     5.625    u_FSM/CLK
    SLICE_X112Y106       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica/C

Slack:                    inf
  Source:                 u_timer/t_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[1]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.039ns  (logic 0.766ns (18.965%)  route 3.273ns (81.035%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[4]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_timer/t_reg[4]/Q
                         net (fo=4, routed)           1.012     1.530    u_timer/t_reg[4]
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     1.654 r  u_timer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.122     2.777    u_FSM/ts
    SLICE_X109Y126       LUT3 (Prop_lut3_I1_O)        0.124     2.901 r  u_FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           1.138     4.039    u_FSM/state_next__0[1]
    SLICE_X113Y149       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.861     5.626    u_FSM/CLK
    SLICE_X113Y149       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica_1/C

Slack:                    inf
  Source:                 u_timer/t_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[0]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.987ns  (logic 0.994ns (24.930%)  route 2.993ns (75.070%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[4]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_timer/t_reg[4]/Q
                         net (fo=4, routed)           1.012     1.530    u_timer/t_reg[4]
    SLICE_X112Y112       LUT5 (Prop_lut5_I2_O)        0.148     1.678 r  u_timer/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.310     1.989    u_timer/tl
    SLICE_X113Y114       LUT5 (Prop_lut5_I3_O)        0.328     2.317 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=5, routed)           1.671     3.987    u_FSM/D[0]
    SLICE_X111Y148       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.861     5.626    u_FSM/CLK
    SLICE_X111Y148       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica_1/C

Slack:                    inf
  Source:                 u_timer/t_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[1]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.635ns  (logic 0.766ns (21.073%)  route 2.869ns (78.927%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[4]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_timer/t_reg[4]/Q
                         net (fo=4, routed)           1.012     1.530    u_timer/t_reg[4]
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     1.654 r  u_timer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.122     2.777    u_FSM/ts
    SLICE_X109Y126       LUT3 (Prop_lut3_I1_O)        0.124     2.901 r  u_FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.734     3.635    u_FSM/state_next__0[1]
    SLICE_X112Y118       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.850     5.615    u_FSM/CLK
    SLICE_X112Y118       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica_2/C

Slack:                    inf
  Source:                 u_timer/t_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.031ns  (logic 0.994ns (32.794%)  route 2.037ns (67.206%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[4]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_timer/t_reg[4]/Q
                         net (fo=4, routed)           1.012     1.530    u_timer/t_reg[4]
    SLICE_X112Y112       LUT5 (Prop_lut5_I2_O)        0.148     1.678 r  u_timer/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.310     1.989    u_timer/tl
    SLICE_X113Y114       LUT5 (Prop_lut5_I3_O)        0.328     2.317 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=5, routed)           0.714     3.031    u_FSM/D[0]
    SLICE_X113Y124       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.843     5.608    u_FSM/CLK
    SLICE_X113Y124       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 u_timer/t_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/sc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.986ns  (logic 1.118ns (37.447%)  route 1.868ns (62.553%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[4]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_timer/t_reg[4]/Q
                         net (fo=4, routed)           1.012     1.530    u_timer/t_reg[4]
    SLICE_X112Y112       LUT5 (Prop_lut5_I2_O)        0.148     1.678 r  u_timer/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.310     1.989    u_timer/tl
    SLICE_X113Y114       LUT5 (Prop_lut5_I3_O)        0.328     2.317 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=5, routed)           0.545     2.862    u_timer/D[0]
    SLICE_X112Y114       LUT4 (Prop_lut4_I0_O)        0.124     2.986 r  u_timer/sc_i_1/O
                         net (fo=1, routed)           0.000     2.986    u_FSM/sc_reg_0
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.855     5.620    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C

Slack:                    inf
  Source:                 u_timer/t_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[0]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.972ns  (logic 0.994ns (33.440%)  route 1.978ns (66.560%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[4]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_timer/t_reg[4]/Q
                         net (fo=4, routed)           1.012     1.530    u_timer/t_reg[4]
    SLICE_X112Y112       LUT5 (Prop_lut5_I2_O)        0.148     1.678 r  u_timer/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.310     1.989    u_timer/tl
    SLICE_X113Y114       LUT5 (Prop_lut5_I3_O)        0.328     2.317 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=5, routed)           0.656     2.972    u_FSM/D[0]
    SLICE_X111Y118       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.850     5.615    u_FSM/CLK
    SLICE_X111Y118       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica_2/C

Slack:                    inf
  Source:                 u_timer/t_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.901ns  (logic 0.766ns (26.407%)  route 2.135ns (73.593%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[4]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_timer/t_reg[4]/Q
                         net (fo=4, routed)           1.012     1.530    u_timer/t_reg[4]
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     1.654 r  u_timer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.122     2.777    u_FSM/ts
    SLICE_X109Y126       LUT3 (Prop_lut3_I1_O)        0.124     2.901 r  u_FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.000     2.901    u_FSM/state_next__0[1]
    SLICE_X109Y126       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.842     5.607    u_FSM/CLK
    SLICE_X109Y126       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 u_timer/t_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.894ns  (logic 0.759ns (26.229%)  route 2.135ns (73.771%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[4]/C
    SLICE_X112Y112       FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_timer/t_reg[4]/Q
                         net (fo=4, routed)           1.012     1.530    u_timer/t_reg[4]
    SLICE_X112Y112       LUT5 (Prop_lut5_I4_O)        0.124     1.654 r  u_timer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           1.122     2.777    u_FSM/ts
    SLICE_X109Y126       LUT3 (Prop_lut3_I1_O)        0.117     2.894 r  u_FSM/state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.894    u_FSM/state[1]_i_1_n_0
    SLICE_X109Y126       FDCE                                         r  u_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.842     5.607    u_FSM/CLK
    SLICE_X109Y126       FDCE                                         r  u_FSM/state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_timer/fb_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/sc_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDCE                         0.000     0.000 r  u_timer/fb_reg/C
    SLICE_X113Y114       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_timer/fb_reg/Q
                         net (fo=1, routed)           0.087     0.228    u_timer/fb
    SLICE_X112Y114       LUT4 (Prop_lut4_I2_O)        0.045     0.273 r  u_timer/sc_i_1/O
                         net (fo=1, routed)           0.000     0.273    u_FSM/sc_reg_0
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.989     2.331    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/sc_reg/C

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.300ns (54.794%)  route 0.248ns (45.206%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_timer/t_reg[0]/Q
                         net (fo=7, routed)           0.120     0.261    u_timer/t_reg[0]
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.048     0.309 r  u_timer/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.127     0.437    u_timer/tl
    SLICE_X112Y114       LUT5 (Prop_lut5_I3_O)        0.111     0.548 r  u_timer/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.548    u_FSM/state_reg[0]_0[0]
    SLICE_X112Y114       FDCE                                         r  u_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.989     2.331    u_FSM/CLK
    SLICE_X112Y114       FDCE                                         r  u_FSM/state_reg[0]/C

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[0]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.231ns (31.575%)  route 0.501ns (68.425%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_timer/t_reg[0]/Q
                         net (fo=7, routed)           0.120     0.261    u_timer/t_reg[0]
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.045     0.306 f  u_timer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.164     0.470    u_timer/ts
    SLICE_X113Y114       LUT5 (Prop_lut5_I0_O)        0.045     0.515 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=5, routed)           0.216     0.732    u_FSM/D[0]
    SLICE_X113Y107       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.993     2.335    u_FSM/CLK
    SLICE_X113Y107       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica/C

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[0]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.231ns (30.187%)  route 0.534ns (69.813%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_timer/t_reg[0]/Q
                         net (fo=7, routed)           0.120     0.261    u_timer/t_reg[0]
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.045     0.306 f  u_timer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.164     0.470    u_timer/ts
    SLICE_X113Y114       LUT5 (Prop_lut5_I0_O)        0.045     0.515 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=5, routed)           0.250     0.765    u_FSM/D[0]
    SLICE_X111Y118       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.985     2.327    u_FSM/CLK
    SLICE_X111Y118       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica_2/C

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.231ns (28.285%)  route 0.586ns (71.715%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_timer/t_reg[0]/Q
                         net (fo=7, routed)           0.120     0.261    u_timer/t_reg[0]
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.045     0.306 r  u_timer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.465     0.772    u_FSM/ts
    SLICE_X109Y126       LUT3 (Prop_lut3_I1_O)        0.045     0.817 r  u_FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.000     0.817    u_FSM/state_next__0[1]
    SLICE_X109Y126       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.976     2.318    u_FSM/CLK
    SLICE_X109Y126       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.231ns (28.214%)  route 0.588ns (71.786%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_timer/t_reg[0]/Q
                         net (fo=7, routed)           0.120     0.261    u_timer/t_reg[0]
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.045     0.306 f  u_timer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.164     0.470    u_timer/ts
    SLICE_X113Y114       LUT5 (Prop_lut5_I0_O)        0.045     0.515 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=5, routed)           0.303     0.819    u_FSM/D[0]
    SLICE_X113Y124       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.978     2.320    u_FSM/CLK
    SLICE_X113Y124       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.235ns (28.635%)  route 0.586ns (71.365%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_timer/t_reg[0]/Q
                         net (fo=7, routed)           0.120     0.261    u_timer/t_reg[0]
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.045     0.306 r  u_timer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.465     0.772    u_FSM/ts
    SLICE_X109Y126       LUT3 (Prop_lut3_I1_O)        0.049     0.821 r  u_FSM/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.821    u_FSM/state[1]_i_1_n_0
    SLICE_X109Y126       FDCE                                         r  u_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.976     2.318    u_FSM/CLK
    SLICE_X109Y126       FDCE                                         r  u_FSM/state_reg[1]/C

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[1]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.133ns  (logic 0.231ns (20.390%)  route 0.902ns (79.610%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_timer/t_reg[0]/Q
                         net (fo=7, routed)           0.120     0.261    u_timer/t_reg[0]
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.045     0.306 r  u_timer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.465     0.772    u_FSM/ts
    SLICE_X109Y126       LUT3 (Prop_lut3_I1_O)        0.045     0.817 r  u_FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.316     1.133    u_FSM/state_next__0[1]
    SLICE_X112Y118       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.985     2.327    u_FSM/CLK
    SLICE_X112Y118       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica_2/C

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[0]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.219ns  (logic 0.231ns (18.951%)  route 0.988ns (81.049%))
  Logic Levels:           3  (FDCE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_timer/t_reg[0]/Q
                         net (fo=7, routed)           0.120     0.261    u_timer/t_reg[0]
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.045     0.306 f  u_timer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.164     0.470    u_timer/ts
    SLICE_X113Y114       LUT5 (Prop_lut5_I0_O)        0.045     0.515 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=5, routed)           0.704     1.219    u_FSM/D[0]
    SLICE_X111Y148       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.995     2.337    u_FSM/CLK
    SLICE_X111Y148       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]_replica_1/C

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[1]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.231ns (18.146%)  route 1.042ns (81.854%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y112       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X113Y112       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_timer/t_reg[0]/Q
                         net (fo=7, routed)           0.120     0.261    u_timer/t_reg[0]
    SLICE_X112Y112       LUT5 (Prop_lut5_I0_O)        0.045     0.306 r  u_timer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.465     0.772    u_FSM/ts
    SLICE_X109Y126       LUT3 (Prop_lut3_I1_O)        0.045     0.817 r  u_FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=5, routed)           0.456     1.273    u_FSM/state_next__0[1]
    SLICE_X113Y149       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.995     2.337    u_FSM/CLK
    SLICE_X113Y149       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]_replica_1/C





