\hypertarget{group__I2S__MCLK__Output}{
\section{I2S\_\-MCLK\_\-Output}
\label{group__I2S__MCLK__Output}\index{I2S\_\-MCLK\_\-Output@{I2S\_\-MCLK\_\-Output}}
}
\subsection*{Defines}
\begin{DoxyCompactItemize}
\item 
\hypertarget{group__I2S__MCLK__Output_ga99713ee8c824f4d3bb25a9ce7bf5312a}{
\#define {\bfseries I2S\_\-MCLKOutput\_\-Enable}~((uint16\_\-t)0x0200)}
\label{group__I2S__MCLK__Output_ga99713ee8c824f4d3bb25a9ce7bf5312a}

\item 
\hypertarget{group__I2S__MCLK__Output_gaea09824d7e6359924152277ed3661e7e}{
\#define {\bfseries I2S\_\-MCLKOutput\_\-Disable}~((uint16\_\-t)0x0000)}
\label{group__I2S__MCLK__Output_gaea09824d7e6359924152277ed3661e7e}

\item 
\#define {\bfseries IS\_\-I2S\_\-MCLK\_\-OUTPUT}(OUTPUT)
\end{DoxyCompactItemize}


\subsection{Define Documentation}
\hypertarget{group__I2S__MCLK__Output_ga829ae526d1d11f14592e881f800fbb8a}{
\index{I2S\_\-MCLK\_\-Output@{I2S\_\-MCLK\_\-Output}!IS\_\-I2S\_\-MCLK\_\-OUTPUT@{IS\_\-I2S\_\-MCLK\_\-OUTPUT}}
\index{IS\_\-I2S\_\-MCLK\_\-OUTPUT@{IS\_\-I2S\_\-MCLK\_\-OUTPUT}!I2S_MCLK_Output@{I2S\_\-MCLK\_\-Output}}
\subsubsection[{IS\_\-I2S\_\-MCLK\_\-OUTPUT}]{\setlength{\rightskip}{0pt plus 5cm}\#define IS\_\-I2S\_\-MCLK\_\-OUTPUT(OUTPUT)}}
\label{group__I2S__MCLK__Output_ga829ae526d1d11f14592e881f800fbb8a}
{\bfseries Value:}
\begin{DoxyCode}
(((OUTPUT) == I2S_MCLKOutput_Enable) || \
                                    ((OUTPUT) == I2S_MCLKOutput_Disable))
\end{DoxyCode}
