Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb  4 16:04:46 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file us_arm_control_wrapper_timing_summary_routed.rpt -pb us_arm_control_wrapper_timing_summary_routed.pb -rpx us_arm_control_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : us_arm_control_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 195 register/latch pins with no clock driven by root clock pin: us_sensor_i/FSM_sequential_state_ff_reg[0]/Q (HIGH)

 There are 195 register/latch pins with no clock driven by root clock pin: us_sensor_i/FSM_sequential_state_ff_reg[1]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[10]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[11]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[12]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[13]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[14]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[15]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[16]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[17]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[18]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[19]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[20]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[21]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[22]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[23]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[24]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[25]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[26]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[27]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[28]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[29]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[30]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[31]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[32]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[33]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[34]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[35]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[36]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[37]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[38]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[39]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[40]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[41]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[42]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[43]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[44]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[45]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[46]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[47]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[48]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[49]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[4]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[50]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[51]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[52]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[53]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[54]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[55]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[56]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[57]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[58]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[59]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[5]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[60]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[61]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[62]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[63]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[6]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[7]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[8]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: us_sensor_i/delay_ff_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 195 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.931        0.000                      0                  402        0.166        0.000                      0                  402        4.500        0.000                       0                   533  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.931        0.000                      0                  402        0.166        0.000                      0                  402        4.500        0.000                       0                   533  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 us_sensor_i/echo_pulse_out_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotate_arm_i/pwm_hightime_ff_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 4.843ns (60.810%)  route 3.121ns (39.190%))
  Logic Levels:           26  (CARRY4=23 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 15.290 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.670     5.744    us_sensor_i/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  us_sensor_i/echo_pulse_out_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456     6.200 r  us_sensor_i/echo_pulse_out_ff_reg[13]/Q
                         net (fo=3, routed)           0.946     7.146    us_sensor_i/echo_pulse_ff[13]
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.270 r  us_sensor_i/object_det_OBUF_inst_i_36/O
                         net (fo=1, routed)           0.000     7.270    us_sensor_i/object_det_OBUF_inst_i_36_n_2
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.802 r  us_sensor_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.802    us_sensor_i/object_det_OBUF_inst_i_25_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  us_sensor_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.916    us_sensor_i/object_det_OBUF_inst_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  us_sensor_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.030    us_sensor_i/object_det_OBUF_inst_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  us_sensor_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.144    us_sensor_i/object_det_OBUF_inst_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  us_sensor_i/object_det_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.258    us_sensor_i/object_det_OBUF_inst_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  us_sensor_i/object_det_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    us_sensor_i/object_det_OBUF_inst_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.529 r  us_sensor_i/object_det_OBUF_inst_i_1/CO[1]
                         net (fo=5, routed)           1.090     9.619    rotate_arm_i/CO[0]
    SLICE_X57Y58         LUT3 (Prop_lut3_I1_O)        0.329     9.948 r  rotate_arm_i/pwm_hightime_ff[3]_i_3/O
                         net (fo=1, routed)           0.000     9.948    rotate_arm_i/pwm_hightime_ff[3]_i_3_n_2
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.480 r  rotate_arm_i/pwm_hightime_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.480    rotate_arm_i/pwm_hightime_ff_reg[3]_i_2_n_2
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  rotate_arm_i/pwm_hightime_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.594    rotate_arm_i/pwm_hightime_ff_reg[7]_i_2_n_2
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  rotate_arm_i/pwm_hightime_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.708    rotate_arm_i/pwm_hightime_ff_reg[11]_i_2_n_2
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.822 r  rotate_arm_i/pwm_hightime_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.822    rotate_arm_i/pwm_hightime_ff_reg[15]_i_2_n_2
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.936 r  rotate_arm_i/pwm_hightime_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.936    rotate_arm_i/pwm_hightime_ff_reg[19]_i_2_n_2
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.050 r  rotate_arm_i/pwm_hightime_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.050    rotate_arm_i/pwm_hightime_ff_reg[23]_i_2_n_2
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.164 r  rotate_arm_i/pwm_hightime_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.164    rotate_arm_i/pwm_hightime_ff_reg[27]_i_2_n_2
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.278 r  rotate_arm_i/pwm_hightime_ff_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.278    rotate_arm_i/pwm_hightime_ff_reg[31]_i_2_n_2
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.392 r  rotate_arm_i/pwm_hightime_ff_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.392    rotate_arm_i/pwm_hightime_ff_reg[35]_i_2_n_2
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  rotate_arm_i/pwm_hightime_ff_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.506    rotate_arm_i/pwm_hightime_ff_reg[39]_i_2_n_2
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  rotate_arm_i/pwm_hightime_ff_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    rotate_arm_i/pwm_hightime_ff_reg[43]_i_2_n_2
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  rotate_arm_i/pwm_hightime_ff_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.734    rotate_arm_i/pwm_hightime_ff_reg[47]_i_2_n_2
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  rotate_arm_i/pwm_hightime_ff_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.848    rotate_arm_i/pwm_hightime_ff_reg[51]_i_2_n_2
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  rotate_arm_i/pwm_hightime_ff_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.962    rotate_arm_i/pwm_hightime_ff_reg[55]_i_2_n_2
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  rotate_arm_i/pwm_hightime_ff_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.076    rotate_arm_i/pwm_hightime_ff_reg[59]_i_2_n_2
    SLICE_X57Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.298 r  rotate_arm_i/pwm_hightime_ff_reg[63]_i_2/O[0]
                         net (fo=1, routed)           1.085    13.383    rotate_arm_i/in5[60]
    SLICE_X56Y70         LUT3 (Prop_lut3_I1_O)        0.325    13.708 r  rotate_arm_i/pwm_hightime_ff[60]_i_1/O
                         net (fo=1, routed)           0.000    13.708    rotate_arm_i/pwm_hightime_ff[60]_i_1_n_2
    SLICE_X56Y70         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.526    15.290    rotate_arm_i/clk_IBUF_BUFG
    SLICE_X56Y70         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[60]/C
                         clock pessimism              0.309    15.599    
                         clock uncertainty           -0.035    15.564    
    SLICE_X56Y70         FDCE (Setup_fdce_C_D)        0.075    15.639    rotate_arm_i/pwm_hightime_ff_reg[60]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 us_sensor_i/echo_pulse_out_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotate_arm_i/pwm_hightime_ff_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.914ns  (logic 4.977ns (62.890%)  route 2.937ns (37.110%))
  Logic Levels:           26  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 15.289 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.670     5.744    us_sensor_i/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  us_sensor_i/echo_pulse_out_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456     6.200 r  us_sensor_i/echo_pulse_out_ff_reg[13]/Q
                         net (fo=3, routed)           0.946     7.146    us_sensor_i/echo_pulse_ff[13]
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.270 r  us_sensor_i/object_det_OBUF_inst_i_36/O
                         net (fo=1, routed)           0.000     7.270    us_sensor_i/object_det_OBUF_inst_i_36_n_2
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.802 r  us_sensor_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.802    us_sensor_i/object_det_OBUF_inst_i_25_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  us_sensor_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.916    us_sensor_i/object_det_OBUF_inst_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  us_sensor_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.030    us_sensor_i/object_det_OBUF_inst_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  us_sensor_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.144    us_sensor_i/object_det_OBUF_inst_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  us_sensor_i/object_det_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.258    us_sensor_i/object_det_OBUF_inst_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  us_sensor_i/object_det_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    us_sensor_i/object_det_OBUF_inst_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.529 r  us_sensor_i/object_det_OBUF_inst_i_1/CO[1]
                         net (fo=5, routed)           1.048     9.577    rotate_arm_i/CO[0]
    SLICE_X55Y58         LUT4 (Prop_lut4_I1_O)        0.329     9.906 r  rotate_arm_i/pwm_hightime_nxt0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.906    rotate_arm_i/pwm_hightime_nxt0__0_carry_i_5_n_2
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.456 r  rotate_arm_i/pwm_hightime_nxt0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.456    rotate_arm_i/pwm_hightime_nxt0__0_carry_n_2
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.570    rotate_arm_i/pwm_hightime_nxt0__0_carry__0_n_2
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.684    rotate_arm_i/pwm_hightime_nxt0__0_carry__1_n_2
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.798    rotate_arm_i/pwm_hightime_nxt0__0_carry__2_n_2
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.912    rotate_arm_i/pwm_hightime_nxt0__0_carry__3_n_2
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.026    rotate_arm_i/pwm_hightime_nxt0__0_carry__4_n_2
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.140    rotate_arm_i/pwm_hightime_nxt0__0_carry__5_n_2
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.254    rotate_arm_i/pwm_hightime_nxt0__0_carry__6_n_2
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.368    rotate_arm_i/pwm_hightime_nxt0__0_carry__7_n_2
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.482    rotate_arm_i/pwm_hightime_nxt0__0_carry__8_n_2
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.596    rotate_arm_i/pwm_hightime_nxt0__0_carry__9_n_2
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.710    rotate_arm_i/pwm_hightime_nxt0__0_carry__10_n_2
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.824 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.824    rotate_arm_i/pwm_hightime_nxt0__0_carry__11_n_2
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.938 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.938    rotate_arm_i/pwm_hightime_nxt0__0_carry__12_n_2
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.052 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.052    rotate_arm_i/pwm_hightime_nxt0__0_carry__13_n_2
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.386 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__14/O[1]
                         net (fo=1, routed)           0.943    13.329    rotate_arm_i/in6[61]
    SLICE_X56Y71         LUT3 (Prop_lut3_I0_O)        0.329    13.658 r  rotate_arm_i/pwm_hightime_ff[61]_i_1/O
                         net (fo=1, routed)           0.000    13.658    rotate_arm_i/pwm_hightime_ff[61]_i_1_n_2
    SLICE_X56Y71         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.525    15.289    rotate_arm_i/clk_IBUF_BUFG
    SLICE_X56Y71         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[61]/C
                         clock pessimism              0.309    15.598    
                         clock uncertainty           -0.035    15.563    
    SLICE_X56Y71         FDCE (Setup_fdce_C_D)        0.075    15.638    rotate_arm_i/pwm_hightime_ff_reg[61]
  -------------------------------------------------------------------
                         required time                         15.638    
                         arrival time                         -13.658    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 us_sensor_i/echo_pulse_out_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotate_arm_i/pwm_hightime_ff_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 4.849ns (61.892%)  route 2.986ns (38.108%))
  Logic Levels:           25  (CARRY4=22 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 15.289 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.670     5.744    us_sensor_i/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  us_sensor_i/echo_pulse_out_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456     6.200 r  us_sensor_i/echo_pulse_out_ff_reg[13]/Q
                         net (fo=3, routed)           0.946     7.146    us_sensor_i/echo_pulse_ff[13]
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.270 r  us_sensor_i/object_det_OBUF_inst_i_36/O
                         net (fo=1, routed)           0.000     7.270    us_sensor_i/object_det_OBUF_inst_i_36_n_2
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.802 r  us_sensor_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.802    us_sensor_i/object_det_OBUF_inst_i_25_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  us_sensor_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.916    us_sensor_i/object_det_OBUF_inst_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  us_sensor_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.030    us_sensor_i/object_det_OBUF_inst_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  us_sensor_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.144    us_sensor_i/object_det_OBUF_inst_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  us_sensor_i/object_det_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.258    us_sensor_i/object_det_OBUF_inst_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  us_sensor_i/object_det_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    us_sensor_i/object_det_OBUF_inst_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.529 r  us_sensor_i/object_det_OBUF_inst_i_1/CO[1]
                         net (fo=5, routed)           1.090     9.619    rotate_arm_i/CO[0]
    SLICE_X57Y58         LUT3 (Prop_lut3_I1_O)        0.329     9.948 r  rotate_arm_i/pwm_hightime_ff[3]_i_3/O
                         net (fo=1, routed)           0.000     9.948    rotate_arm_i/pwm_hightime_ff[3]_i_3_n_2
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.480 r  rotate_arm_i/pwm_hightime_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.480    rotate_arm_i/pwm_hightime_ff_reg[3]_i_2_n_2
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  rotate_arm_i/pwm_hightime_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.594    rotate_arm_i/pwm_hightime_ff_reg[7]_i_2_n_2
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  rotate_arm_i/pwm_hightime_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.708    rotate_arm_i/pwm_hightime_ff_reg[11]_i_2_n_2
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.822 r  rotate_arm_i/pwm_hightime_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.822    rotate_arm_i/pwm_hightime_ff_reg[15]_i_2_n_2
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.936 r  rotate_arm_i/pwm_hightime_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.936    rotate_arm_i/pwm_hightime_ff_reg[19]_i_2_n_2
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.050 r  rotate_arm_i/pwm_hightime_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.050    rotate_arm_i/pwm_hightime_ff_reg[23]_i_2_n_2
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.164 r  rotate_arm_i/pwm_hightime_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.164    rotate_arm_i/pwm_hightime_ff_reg[27]_i_2_n_2
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.278 r  rotate_arm_i/pwm_hightime_ff_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.278    rotate_arm_i/pwm_hightime_ff_reg[31]_i_2_n_2
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.392 r  rotate_arm_i/pwm_hightime_ff_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.392    rotate_arm_i/pwm_hightime_ff_reg[35]_i_2_n_2
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  rotate_arm_i/pwm_hightime_ff_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.506    rotate_arm_i/pwm_hightime_ff_reg[39]_i_2_n_2
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  rotate_arm_i/pwm_hightime_ff_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    rotate_arm_i/pwm_hightime_ff_reg[43]_i_2_n_2
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  rotate_arm_i/pwm_hightime_ff_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.734    rotate_arm_i/pwm_hightime_ff_reg[47]_i_2_n_2
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  rotate_arm_i/pwm_hightime_ff_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.848    rotate_arm_i/pwm_hightime_ff_reg[51]_i_2_n_2
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  rotate_arm_i/pwm_hightime_ff_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.962    rotate_arm_i/pwm_hightime_ff_reg[55]_i_2_n_2
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.296 r  rotate_arm_i/pwm_hightime_ff_reg[59]_i_2/O[1]
                         net (fo=1, routed)           0.949    13.245    rotate_arm_i/in5[57]
    SLICE_X56Y71         LUT3 (Prop_lut3_I1_O)        0.333    13.578 r  rotate_arm_i/pwm_hightime_ff[57]_i_1/O
                         net (fo=1, routed)           0.000    13.578    rotate_arm_i/pwm_hightime_ff[57]_i_1_n_2
    SLICE_X56Y71         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.525    15.289    rotate_arm_i/clk_IBUF_BUFG
    SLICE_X56Y71         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[57]/C
                         clock pessimism              0.309    15.598    
                         clock uncertainty           -0.035    15.563    
    SLICE_X56Y71         FDCE (Setup_fdce_C_D)        0.075    15.638    rotate_arm_i/pwm_hightime_ff_reg[57]
  -------------------------------------------------------------------
                         required time                         15.638    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 us_sensor_i/echo_pulse_out_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotate_arm_i/pwm_hightime_ff_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 4.849ns (62.142%)  route 2.954ns (37.858%))
  Logic Levels:           25  (CARRY4=22 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 15.290 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.670     5.744    us_sensor_i/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  us_sensor_i/echo_pulse_out_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456     6.200 r  us_sensor_i/echo_pulse_out_ff_reg[13]/Q
                         net (fo=3, routed)           0.946     7.146    us_sensor_i/echo_pulse_ff[13]
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.270 r  us_sensor_i/object_det_OBUF_inst_i_36/O
                         net (fo=1, routed)           0.000     7.270    us_sensor_i/object_det_OBUF_inst_i_36_n_2
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.802 r  us_sensor_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.802    us_sensor_i/object_det_OBUF_inst_i_25_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  us_sensor_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.916    us_sensor_i/object_det_OBUF_inst_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  us_sensor_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.030    us_sensor_i/object_det_OBUF_inst_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  us_sensor_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.144    us_sensor_i/object_det_OBUF_inst_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  us_sensor_i/object_det_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.258    us_sensor_i/object_det_OBUF_inst_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  us_sensor_i/object_det_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    us_sensor_i/object_det_OBUF_inst_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.529 r  us_sensor_i/object_det_OBUF_inst_i_1/CO[1]
                         net (fo=5, routed)           1.048     9.577    rotate_arm_i/CO[0]
    SLICE_X55Y58         LUT4 (Prop_lut4_I1_O)        0.329     9.906 r  rotate_arm_i/pwm_hightime_nxt0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.906    rotate_arm_i/pwm_hightime_nxt0__0_carry_i_5_n_2
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.456 r  rotate_arm_i/pwm_hightime_nxt0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.456    rotate_arm_i/pwm_hightime_nxt0__0_carry_n_2
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.570    rotate_arm_i/pwm_hightime_nxt0__0_carry__0_n_2
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.684    rotate_arm_i/pwm_hightime_nxt0__0_carry__1_n_2
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.798    rotate_arm_i/pwm_hightime_nxt0__0_carry__2_n_2
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.912    rotate_arm_i/pwm_hightime_nxt0__0_carry__3_n_2
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.026    rotate_arm_i/pwm_hightime_nxt0__0_carry__4_n_2
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.140    rotate_arm_i/pwm_hightime_nxt0__0_carry__5_n_2
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.254    rotate_arm_i/pwm_hightime_nxt0__0_carry__6_n_2
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.368    rotate_arm_i/pwm_hightime_nxt0__0_carry__7_n_2
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.482    rotate_arm_i/pwm_hightime_nxt0__0_carry__8_n_2
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.596    rotate_arm_i/pwm_hightime_nxt0__0_carry__9_n_2
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.710    rotate_arm_i/pwm_hightime_nxt0__0_carry__10_n_2
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.824 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.824    rotate_arm_i/pwm_hightime_nxt0__0_carry__11_n_2
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.938 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.938    rotate_arm_i/pwm_hightime_nxt0__0_carry__12_n_2
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.251 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__13/O[3]
                         net (fo=1, routed)           0.960    13.211    rotate_arm_i/in6[59]
    SLICE_X56Y70         LUT3 (Prop_lut3_I0_O)        0.336    13.547 r  rotate_arm_i/pwm_hightime_ff[59]_i_1/O
                         net (fo=1, routed)           0.000    13.547    rotate_arm_i/pwm_hightime_ff[59]_i_1_n_2
    SLICE_X56Y70         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.526    15.290    rotate_arm_i/clk_IBUF_BUFG
    SLICE_X56Y70         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[59]/C
                         clock pessimism              0.309    15.599    
                         clock uncertainty           -0.035    15.564    
    SLICE_X56Y70         FDCE (Setup_fdce_C_D)        0.075    15.639    rotate_arm_i/pwm_hightime_ff_reg[59]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -13.547    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 us_sensor_i/echo_pulse_out_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotate_arm_i/pwm_hightime_ff_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.749ns  (logic 4.961ns (64.022%)  route 2.788ns (35.977%))
  Logic Levels:           26  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 15.289 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.670     5.744    us_sensor_i/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  us_sensor_i/echo_pulse_out_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456     6.200 r  us_sensor_i/echo_pulse_out_ff_reg[13]/Q
                         net (fo=3, routed)           0.946     7.146    us_sensor_i/echo_pulse_ff[13]
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.270 r  us_sensor_i/object_det_OBUF_inst_i_36/O
                         net (fo=1, routed)           0.000     7.270    us_sensor_i/object_det_OBUF_inst_i_36_n_2
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.802 r  us_sensor_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.802    us_sensor_i/object_det_OBUF_inst_i_25_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  us_sensor_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.916    us_sensor_i/object_det_OBUF_inst_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  us_sensor_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.030    us_sensor_i/object_det_OBUF_inst_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  us_sensor_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.144    us_sensor_i/object_det_OBUF_inst_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  us_sensor_i/object_det_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.258    us_sensor_i/object_det_OBUF_inst_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  us_sensor_i/object_det_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    us_sensor_i/object_det_OBUF_inst_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.529 r  us_sensor_i/object_det_OBUF_inst_i_1/CO[1]
                         net (fo=5, routed)           1.048     9.577    rotate_arm_i/CO[0]
    SLICE_X55Y58         LUT4 (Prop_lut4_I1_O)        0.329     9.906 r  rotate_arm_i/pwm_hightime_nxt0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.906    rotate_arm_i/pwm_hightime_nxt0__0_carry_i_5_n_2
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.456 r  rotate_arm_i/pwm_hightime_nxt0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.456    rotate_arm_i/pwm_hightime_nxt0__0_carry_n_2
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.570    rotate_arm_i/pwm_hightime_nxt0__0_carry__0_n_2
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.684    rotate_arm_i/pwm_hightime_nxt0__0_carry__1_n_2
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.798    rotate_arm_i/pwm_hightime_nxt0__0_carry__2_n_2
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.912    rotate_arm_i/pwm_hightime_nxt0__0_carry__3_n_2
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.026    rotate_arm_i/pwm_hightime_nxt0__0_carry__4_n_2
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.140    rotate_arm_i/pwm_hightime_nxt0__0_carry__5_n_2
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.254    rotate_arm_i/pwm_hightime_nxt0__0_carry__6_n_2
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.368    rotate_arm_i/pwm_hightime_nxt0__0_carry__7_n_2
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.482    rotate_arm_i/pwm_hightime_nxt0__0_carry__8_n_2
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.596    rotate_arm_i/pwm_hightime_nxt0__0_carry__9_n_2
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.710    rotate_arm_i/pwm_hightime_nxt0__0_carry__10_n_2
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.824 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.824    rotate_arm_i/pwm_hightime_nxt0__0_carry__11_n_2
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.938 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.938    rotate_arm_i/pwm_hightime_nxt0__0_carry__12_n_2
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.052 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.052    rotate_arm_i/pwm_hightime_nxt0__0_carry__13_n_2
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.365 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__14/O[3]
                         net (fo=1, routed)           0.794    13.158    rotate_arm_i/in6[63]
    SLICE_X56Y71         LUT3 (Prop_lut3_I0_O)        0.334    13.492 r  rotate_arm_i/pwm_hightime_ff[63]_i_1/O
                         net (fo=1, routed)           0.000    13.492    rotate_arm_i/pwm_hightime_ff[63]_i_1_n_2
    SLICE_X56Y71         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.525    15.289    rotate_arm_i/clk_IBUF_BUFG
    SLICE_X56Y71         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[63]/C
                         clock pessimism              0.309    15.598    
                         clock uncertainty           -0.035    15.563    
    SLICE_X56Y71         FDCE (Setup_fdce_C_D)        0.075    15.638    rotate_arm_i/pwm_hightime_ff_reg[63]
  -------------------------------------------------------------------
                         required time                         15.638    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 us_sensor_i/echo_pulse_out_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotate_arm_i/pwm_hightime_ff_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 4.881ns (62.945%)  route 2.873ns (37.055%))
  Logic Levels:           26  (CARRY4=23 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 15.289 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.670     5.744    us_sensor_i/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  us_sensor_i/echo_pulse_out_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456     6.200 r  us_sensor_i/echo_pulse_out_ff_reg[13]/Q
                         net (fo=3, routed)           0.946     7.146    us_sensor_i/echo_pulse_ff[13]
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.270 r  us_sensor_i/object_det_OBUF_inst_i_36/O
                         net (fo=1, routed)           0.000     7.270    us_sensor_i/object_det_OBUF_inst_i_36_n_2
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.802 r  us_sensor_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.802    us_sensor_i/object_det_OBUF_inst_i_25_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  us_sensor_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.916    us_sensor_i/object_det_OBUF_inst_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  us_sensor_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.030    us_sensor_i/object_det_OBUF_inst_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  us_sensor_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.144    us_sensor_i/object_det_OBUF_inst_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  us_sensor_i/object_det_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.258    us_sensor_i/object_det_OBUF_inst_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  us_sensor_i/object_det_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    us_sensor_i/object_det_OBUF_inst_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.529 r  us_sensor_i/object_det_OBUF_inst_i_1/CO[1]
                         net (fo=5, routed)           1.048     9.577    rotate_arm_i/CO[0]
    SLICE_X55Y58         LUT4 (Prop_lut4_I1_O)        0.329     9.906 r  rotate_arm_i/pwm_hightime_nxt0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.906    rotate_arm_i/pwm_hightime_nxt0__0_carry_i_5_n_2
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.456 r  rotate_arm_i/pwm_hightime_nxt0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.456    rotate_arm_i/pwm_hightime_nxt0__0_carry_n_2
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.570    rotate_arm_i/pwm_hightime_nxt0__0_carry__0_n_2
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.684    rotate_arm_i/pwm_hightime_nxt0__0_carry__1_n_2
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.798    rotate_arm_i/pwm_hightime_nxt0__0_carry__2_n_2
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.912    rotate_arm_i/pwm_hightime_nxt0__0_carry__3_n_2
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.026    rotate_arm_i/pwm_hightime_nxt0__0_carry__4_n_2
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.140    rotate_arm_i/pwm_hightime_nxt0__0_carry__5_n_2
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.254    rotate_arm_i/pwm_hightime_nxt0__0_carry__6_n_2
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.368    rotate_arm_i/pwm_hightime_nxt0__0_carry__7_n_2
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.482    rotate_arm_i/pwm_hightime_nxt0__0_carry__8_n_2
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.596    rotate_arm_i/pwm_hightime_nxt0__0_carry__9_n_2
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.710    rotate_arm_i/pwm_hightime_nxt0__0_carry__10_n_2
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.824 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.824    rotate_arm_i/pwm_hightime_nxt0__0_carry__11_n_2
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.938 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.938    rotate_arm_i/pwm_hightime_nxt0__0_carry__12_n_2
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.052 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000    12.052    rotate_arm_i/pwm_hightime_nxt0__0_carry__13_n_2
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.291 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__14/O[2]
                         net (fo=1, routed)           0.879    13.170    rotate_arm_i/in6[62]
    SLICE_X54Y70         LUT3 (Prop_lut3_I0_O)        0.328    13.498 r  rotate_arm_i/pwm_hightime_ff[62]_i_1/O
                         net (fo=1, routed)           0.000    13.498    rotate_arm_i/pwm_hightime_ff[62]_i_1_n_2
    SLICE_X54Y70         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.525    15.289    rotate_arm_i/clk_IBUF_BUFG
    SLICE_X54Y70         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[62]/C
                         clock pessimism              0.309    15.598    
                         clock uncertainty           -0.035    15.563    
    SLICE_X54Y70         FDCE (Setup_fdce_C_D)        0.118    15.681    rotate_arm_i/pwm_hightime_ff_reg[62]
  -------------------------------------------------------------------
                         required time                         15.681    
                         arrival time                         -13.498    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 us_sensor_i/echo_pulse_out_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotate_arm_i/pwm_hightime_ff_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 4.729ns (61.343%)  route 2.980ns (38.657%))
  Logic Levels:           25  (CARRY4=22 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 15.290 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.670     5.744    us_sensor_i/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  us_sensor_i/echo_pulse_out_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456     6.200 r  us_sensor_i/echo_pulse_out_ff_reg[13]/Q
                         net (fo=3, routed)           0.946     7.146    us_sensor_i/echo_pulse_ff[13]
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.270 r  us_sensor_i/object_det_OBUF_inst_i_36/O
                         net (fo=1, routed)           0.000     7.270    us_sensor_i/object_det_OBUF_inst_i_36_n_2
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.802 r  us_sensor_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.802    us_sensor_i/object_det_OBUF_inst_i_25_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  us_sensor_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.916    us_sensor_i/object_det_OBUF_inst_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  us_sensor_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.030    us_sensor_i/object_det_OBUF_inst_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  us_sensor_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.144    us_sensor_i/object_det_OBUF_inst_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  us_sensor_i/object_det_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.258    us_sensor_i/object_det_OBUF_inst_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  us_sensor_i/object_det_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    us_sensor_i/object_det_OBUF_inst_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.529 r  us_sensor_i/object_det_OBUF_inst_i_1/CO[1]
                         net (fo=5, routed)           1.090     9.619    rotate_arm_i/CO[0]
    SLICE_X57Y58         LUT3 (Prop_lut3_I1_O)        0.329     9.948 r  rotate_arm_i/pwm_hightime_ff[3]_i_3/O
                         net (fo=1, routed)           0.000     9.948    rotate_arm_i/pwm_hightime_ff[3]_i_3_n_2
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.480 r  rotate_arm_i/pwm_hightime_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.480    rotate_arm_i/pwm_hightime_ff_reg[3]_i_2_n_2
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  rotate_arm_i/pwm_hightime_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.594    rotate_arm_i/pwm_hightime_ff_reg[7]_i_2_n_2
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  rotate_arm_i/pwm_hightime_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.708    rotate_arm_i/pwm_hightime_ff_reg[11]_i_2_n_2
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.822 r  rotate_arm_i/pwm_hightime_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.822    rotate_arm_i/pwm_hightime_ff_reg[15]_i_2_n_2
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.936 r  rotate_arm_i/pwm_hightime_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.936    rotate_arm_i/pwm_hightime_ff_reg[19]_i_2_n_2
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.050 r  rotate_arm_i/pwm_hightime_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.050    rotate_arm_i/pwm_hightime_ff_reg[23]_i_2_n_2
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.164 r  rotate_arm_i/pwm_hightime_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.164    rotate_arm_i/pwm_hightime_ff_reg[27]_i_2_n_2
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.278 r  rotate_arm_i/pwm_hightime_ff_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.278    rotate_arm_i/pwm_hightime_ff_reg[31]_i_2_n_2
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.392 r  rotate_arm_i/pwm_hightime_ff_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.392    rotate_arm_i/pwm_hightime_ff_reg[35]_i_2_n_2
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  rotate_arm_i/pwm_hightime_ff_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.506    rotate_arm_i/pwm_hightime_ff_reg[39]_i_2_n_2
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  rotate_arm_i/pwm_hightime_ff_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    rotate_arm_i/pwm_hightime_ff_reg[43]_i_2_n_2
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  rotate_arm_i/pwm_hightime_ff_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.734    rotate_arm_i/pwm_hightime_ff_reg[47]_i_2_n_2
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  rotate_arm_i/pwm_hightime_ff_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.848    rotate_arm_i/pwm_hightime_ff_reg[51]_i_2_n_2
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.962 r  rotate_arm_i/pwm_hightime_ff_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.962    rotate_arm_i/pwm_hightime_ff_reg[55]_i_2_n_2
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.184 r  rotate_arm_i/pwm_hightime_ff_reg[59]_i_2/O[0]
                         net (fo=1, routed)           0.944    13.128    rotate_arm_i/in5[56]
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.325    13.453 r  rotate_arm_i/pwm_hightime_ff[56]_i_1/O
                         net (fo=1, routed)           0.000    13.453    rotate_arm_i/pwm_hightime_ff[56]_i_1_n_2
    SLICE_X56Y69         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.526    15.290    rotate_arm_i/clk_IBUF_BUFG
    SLICE_X56Y69         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[56]/C
                         clock pessimism              0.309    15.599    
                         clock uncertainty           -0.035    15.564    
    SLICE_X56Y69         FDCE (Setup_fdce_C_D)        0.075    15.639    rotate_arm_i/pwm_hightime_ff_reg[56]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -13.453    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 us_sensor_i/echo_pulse_out_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotate_arm_i/pwm_hightime_ff_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 4.734ns (62.008%)  route 2.900ns (37.992%))
  Logic Levels:           24  (CARRY4=21 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 15.290 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.670     5.744    us_sensor_i/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  us_sensor_i/echo_pulse_out_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456     6.200 r  us_sensor_i/echo_pulse_out_ff_reg[13]/Q
                         net (fo=3, routed)           0.946     7.146    us_sensor_i/echo_pulse_ff[13]
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.270 r  us_sensor_i/object_det_OBUF_inst_i_36/O
                         net (fo=1, routed)           0.000     7.270    us_sensor_i/object_det_OBUF_inst_i_36_n_2
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.802 r  us_sensor_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.802    us_sensor_i/object_det_OBUF_inst_i_25_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  us_sensor_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.916    us_sensor_i/object_det_OBUF_inst_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  us_sensor_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.030    us_sensor_i/object_det_OBUF_inst_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  us_sensor_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.144    us_sensor_i/object_det_OBUF_inst_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  us_sensor_i/object_det_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.258    us_sensor_i/object_det_OBUF_inst_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  us_sensor_i/object_det_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    us_sensor_i/object_det_OBUF_inst_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.529 r  us_sensor_i/object_det_OBUF_inst_i_1/CO[1]
                         net (fo=5, routed)           1.090     9.619    rotate_arm_i/CO[0]
    SLICE_X57Y58         LUT3 (Prop_lut3_I1_O)        0.329     9.948 r  rotate_arm_i/pwm_hightime_ff[3]_i_3/O
                         net (fo=1, routed)           0.000     9.948    rotate_arm_i/pwm_hightime_ff[3]_i_3_n_2
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.480 r  rotate_arm_i/pwm_hightime_ff_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.480    rotate_arm_i/pwm_hightime_ff_reg[3]_i_2_n_2
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.594 r  rotate_arm_i/pwm_hightime_ff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.594    rotate_arm_i/pwm_hightime_ff_reg[7]_i_2_n_2
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.708 r  rotate_arm_i/pwm_hightime_ff_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.708    rotate_arm_i/pwm_hightime_ff_reg[11]_i_2_n_2
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.822 r  rotate_arm_i/pwm_hightime_ff_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.822    rotate_arm_i/pwm_hightime_ff_reg[15]_i_2_n_2
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.936 r  rotate_arm_i/pwm_hightime_ff_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.936    rotate_arm_i/pwm_hightime_ff_reg[19]_i_2_n_2
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.050 r  rotate_arm_i/pwm_hightime_ff_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.050    rotate_arm_i/pwm_hightime_ff_reg[23]_i_2_n_2
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.164 r  rotate_arm_i/pwm_hightime_ff_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.164    rotate_arm_i/pwm_hightime_ff_reg[27]_i_2_n_2
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.278 r  rotate_arm_i/pwm_hightime_ff_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.278    rotate_arm_i/pwm_hightime_ff_reg[31]_i_2_n_2
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.392 r  rotate_arm_i/pwm_hightime_ff_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.392    rotate_arm_i/pwm_hightime_ff_reg[35]_i_2_n_2
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.506 r  rotate_arm_i/pwm_hightime_ff_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.506    rotate_arm_i/pwm_hightime_ff_reg[39]_i_2_n_2
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.620 r  rotate_arm_i/pwm_hightime_ff_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.620    rotate_arm_i/pwm_hightime_ff_reg[43]_i_2_n_2
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.734 r  rotate_arm_i/pwm_hightime_ff_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.734    rotate_arm_i/pwm_hightime_ff_reg[47]_i_2_n_2
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.848 r  rotate_arm_i/pwm_hightime_ff_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.848    rotate_arm_i/pwm_hightime_ff_reg[51]_i_2_n_2
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.182 r  rotate_arm_i/pwm_hightime_ff_reg[55]_i_2/O[1]
                         net (fo=1, routed)           0.864    13.046    rotate_arm_i/in5[53]
    SLICE_X56Y69         LUT3 (Prop_lut3_I1_O)        0.332    13.378 r  rotate_arm_i/pwm_hightime_ff[53]_i_1/O
                         net (fo=1, routed)           0.000    13.378    rotate_arm_i/pwm_hightime_ff[53]_i_1_n_2
    SLICE_X56Y69         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.526    15.290    rotate_arm_i/clk_IBUF_BUFG
    SLICE_X56Y69         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[53]/C
                         clock pessimism              0.309    15.599    
                         clock uncertainty           -0.035    15.564    
    SLICE_X56Y69         FDCE (Setup_fdce_C_D)        0.075    15.639    rotate_arm_i/pwm_hightime_ff_reg[53]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 us_sensor_i/echo_pulse_out_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotate_arm_i/pwm_hightime_ff_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.551ns  (logic 4.733ns (62.682%)  route 2.818ns (37.318%))
  Logic Levels:           24  (CARRY4=21 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 15.290 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.670     5.744    us_sensor_i/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  us_sensor_i/echo_pulse_out_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456     6.200 r  us_sensor_i/echo_pulse_out_ff_reg[13]/Q
                         net (fo=3, routed)           0.946     7.146    us_sensor_i/echo_pulse_ff[13]
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.270 r  us_sensor_i/object_det_OBUF_inst_i_36/O
                         net (fo=1, routed)           0.000     7.270    us_sensor_i/object_det_OBUF_inst_i_36_n_2
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.802 r  us_sensor_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.802    us_sensor_i/object_det_OBUF_inst_i_25_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  us_sensor_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.916    us_sensor_i/object_det_OBUF_inst_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  us_sensor_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.030    us_sensor_i/object_det_OBUF_inst_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  us_sensor_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.144    us_sensor_i/object_det_OBUF_inst_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  us_sensor_i/object_det_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.258    us_sensor_i/object_det_OBUF_inst_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  us_sensor_i/object_det_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    us_sensor_i/object_det_OBUF_inst_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.529 r  us_sensor_i/object_det_OBUF_inst_i_1/CO[1]
                         net (fo=5, routed)           1.048     9.577    rotate_arm_i/CO[0]
    SLICE_X55Y58         LUT4 (Prop_lut4_I1_O)        0.329     9.906 r  rotate_arm_i/pwm_hightime_nxt0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.906    rotate_arm_i/pwm_hightime_nxt0__0_carry_i_5_n_2
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.456 r  rotate_arm_i/pwm_hightime_nxt0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.456    rotate_arm_i/pwm_hightime_nxt0__0_carry_n_2
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.570    rotate_arm_i/pwm_hightime_nxt0__0_carry__0_n_2
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.684    rotate_arm_i/pwm_hightime_nxt0__0_carry__1_n_2
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.798    rotate_arm_i/pwm_hightime_nxt0__0_carry__2_n_2
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.912    rotate_arm_i/pwm_hightime_nxt0__0_carry__3_n_2
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.026    rotate_arm_i/pwm_hightime_nxt0__0_carry__4_n_2
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.140    rotate_arm_i/pwm_hightime_nxt0__0_carry__5_n_2
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.254    rotate_arm_i/pwm_hightime_nxt0__0_carry__6_n_2
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.368    rotate_arm_i/pwm_hightime_nxt0__0_carry__7_n_2
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.482    rotate_arm_i/pwm_hightime_nxt0__0_carry__8_n_2
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.596    rotate_arm_i/pwm_hightime_nxt0__0_carry__9_n_2
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.710    rotate_arm_i/pwm_hightime_nxt0__0_carry__10_n_2
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.824 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.824    rotate_arm_i/pwm_hightime_nxt0__0_carry__11_n_2
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.137 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__12/O[3]
                         net (fo=1, routed)           0.824    12.961    rotate_arm_i/in6[55]
    SLICE_X56Y70         LUT3 (Prop_lut3_I0_O)        0.334    13.295 r  rotate_arm_i/pwm_hightime_ff[55]_i_1/O
                         net (fo=1, routed)           0.000    13.295    rotate_arm_i/pwm_hightime_ff[55]_i_1_n_2
    SLICE_X56Y70         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.526    15.290    rotate_arm_i/clk_IBUF_BUFG
    SLICE_X56Y70         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[55]/C
                         clock pessimism              0.309    15.599    
                         clock uncertainty           -0.035    15.564    
    SLICE_X56Y70         FDCE (Setup_fdce_C_D)        0.075    15.639    rotate_arm_i/pwm_hightime_ff_reg[55]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -13.295    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 us_sensor_i/echo_pulse_out_ff_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotate_arm_i/pwm_hightime_ff_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.493ns  (logic 4.767ns (63.623%)  route 2.726ns (36.377%))
  Logic Levels:           25  (CARRY4=22 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 15.290 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.670     5.744    us_sensor_i/clk_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  us_sensor_i/echo_pulse_out_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456     6.200 r  us_sensor_i/echo_pulse_out_ff_reg[13]/Q
                         net (fo=3, routed)           0.946     7.146    us_sensor_i/echo_pulse_ff[13]
    SLICE_X39Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.270 r  us_sensor_i/object_det_OBUF_inst_i_36/O
                         net (fo=1, routed)           0.000     7.270    us_sensor_i/object_det_OBUF_inst_i_36_n_2
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.802 r  us_sensor_i/object_det_OBUF_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.802    us_sensor_i/object_det_OBUF_inst_i_25_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.916 r  us_sensor_i/object_det_OBUF_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.916    us_sensor_i/object_det_OBUF_inst_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.030 r  us_sensor_i/object_det_OBUF_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.030    us_sensor_i/object_det_OBUF_inst_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.144 r  us_sensor_i/object_det_OBUF_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.144    us_sensor_i/object_det_OBUF_inst_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.258 r  us_sensor_i/object_det_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.258    us_sensor_i/object_det_OBUF_inst_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.372 r  us_sensor_i/object_det_OBUF_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.372    us_sensor_i/object_det_OBUF_inst_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.529 r  us_sensor_i/object_det_OBUF_inst_i_1/CO[1]
                         net (fo=5, routed)           1.048     9.577    rotate_arm_i/CO[0]
    SLICE_X55Y58         LUT4 (Prop_lut4_I1_O)        0.329     9.906 r  rotate_arm_i/pwm_hightime_nxt0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.906    rotate_arm_i/pwm_hightime_nxt0__0_carry_i_5_n_2
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.456 r  rotate_arm_i/pwm_hightime_nxt0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.456    rotate_arm_i/pwm_hightime_nxt0__0_carry_n_2
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.570    rotate_arm_i/pwm_hightime_nxt0__0_carry__0_n_2
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.684    rotate_arm_i/pwm_hightime_nxt0__0_carry__1_n_2
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.798    rotate_arm_i/pwm_hightime_nxt0__0_carry__2_n_2
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.912    rotate_arm_i/pwm_hightime_nxt0__0_carry__3_n_2
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.026    rotate_arm_i/pwm_hightime_nxt0__0_carry__4_n_2
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.140    rotate_arm_i/pwm_hightime_nxt0__0_carry__5_n_2
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.254    rotate_arm_i/pwm_hightime_nxt0__0_carry__6_n_2
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000    11.368    rotate_arm_i/pwm_hightime_nxt0__0_carry__7_n_2
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000    11.482    rotate_arm_i/pwm_hightime_nxt0__0_carry__8_n_2
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000    11.596    rotate_arm_i/pwm_hightime_nxt0__0_carry__9_n_2
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.710    rotate_arm_i/pwm_hightime_nxt0__0_carry__10_n_2
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.824 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000    11.824    rotate_arm_i/pwm_hightime_nxt0__0_carry__11_n_2
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.938 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000    11.938    rotate_arm_i/pwm_hightime_nxt0__0_carry__12_n_2
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.177 r  rotate_arm_i/pwm_hightime_nxt0__0_carry__13/O[2]
                         net (fo=1, routed)           0.732    12.908    rotate_arm_i/in6[58]
    SLICE_X56Y70         LUT3 (Prop_lut3_I0_O)        0.328    13.236 r  rotate_arm_i/pwm_hightime_ff[58]_i_1/O
                         net (fo=1, routed)           0.000    13.236    rotate_arm_i/pwm_hightime_ff[58]_i_1_n_2
    SLICE_X56Y70         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.526    15.290    rotate_arm_i/clk_IBUF_BUFG
    SLICE_X56Y70         FDCE                                         r  rotate_arm_i/pwm_hightime_ff_reg[58]/C
                         clock pessimism              0.309    15.599    
                         clock uncertainty           -0.035    15.564    
    SLICE_X56Y70         FDCE (Setup_fdce_C_D)        0.075    15.639    rotate_arm_i/pwm_hightime_ff_reg[58]
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -13.236    
  -------------------------------------------------------------------
                         slack                                  2.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 us_sensor_i/FSM_sequential_state_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.190ns (34.643%)  route 0.358ns (65.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.555     1.641    us_sensor_i/clk_IBUF_BUFG
    SLICE_X48Y54         FDCE                                         r  us_sensor_i/FSM_sequential_state_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141     1.782 f  us_sensor_i/FSM_sequential_state_ff_reg[1]/Q
                         net (fo=134, routed)         0.358     2.141    us_sensor_i/FSM_sequential_state_ff_reg_n_2_[1]
    SLICE_X49Y47         LUT4 (Prop_lut4_I2_O)        0.049     2.190 r  us_sensor_i/delay_ff[23]_i_1/O
                         net (fo=1, routed)           0.000     2.190    us_sensor_i/delay_nxt[23]
    SLICE_X49Y47         FDCE                                         r  us_sensor_i/delay_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.830     2.172    us_sensor_i/clk_IBUF_BUFG
    SLICE_X49Y47         FDCE                                         r  us_sensor_i/delay_ff_reg[23]/C
                         clock pessimism             -0.256     1.916    
    SLICE_X49Y47         FDCE (Hold_fdce_C_D)         0.107     2.023    us_sensor_i/delay_ff_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 us_sensor_i/FSM_sequential_state_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.183ns (33.240%)  route 0.368ns (66.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.555     1.641    us_sensor_i/clk_IBUF_BUFG
    SLICE_X48Y54         FDCE                                         r  us_sensor_i/FSM_sequential_state_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141     1.782 f  us_sensor_i/FSM_sequential_state_ff_reg[1]/Q
                         net (fo=134, routed)         0.368     2.150    us_sensor_i/FSM_sequential_state_ff_reg_n_2_[1]
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.042     2.192 r  us_sensor_i/delay_ff[25]_i_1/O
                         net (fo=1, routed)           0.000     2.192    us_sensor_i/delay_nxt[25]
    SLICE_X49Y48         FDCE                                         r  us_sensor_i/delay_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.830     2.172    us_sensor_i/clk_IBUF_BUFG
    SLICE_X49Y48         FDCE                                         r  us_sensor_i/delay_ff_reg[25]/C
                         clock pessimism             -0.256     1.916    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.107     2.023    us_sensor_i/delay_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 us_sensor_i/FSM_sequential_state_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.184ns (33.240%)  route 0.370ns (66.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.555     1.641    us_sensor_i/clk_IBUF_BUFG
    SLICE_X48Y54         FDCE                                         r  us_sensor_i/FSM_sequential_state_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141     1.782 f  us_sensor_i/FSM_sequential_state_ff_reg[1]/Q
                         net (fo=134, routed)         0.370     2.152    us_sensor_i/FSM_sequential_state_ff_reg_n_2_[1]
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.043     2.195 r  us_sensor_i/delay_ff[27]_i_1/O
                         net (fo=1, routed)           0.000     2.195    us_sensor_i/delay_nxt[27]
    SLICE_X49Y48         FDCE                                         r  us_sensor_i/delay_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.830     2.172    us_sensor_i/clk_IBUF_BUFG
    SLICE_X49Y48         FDCE                                         r  us_sensor_i/delay_ff_reg[27]/C
                         clock pessimism             -0.256     1.916    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.107     2.023    us_sensor_i/delay_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 us_sensor_i/FSM_sequential_state_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.163%)  route 0.358ns (65.837%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.555     1.641    us_sensor_i/clk_IBUF_BUFG
    SLICE_X48Y54         FDCE                                         r  us_sensor_i/FSM_sequential_state_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141     1.782 f  us_sensor_i/FSM_sequential_state_ff_reg[1]/Q
                         net (fo=134, routed)         0.358     2.141    us_sensor_i/FSM_sequential_state_ff_reg_n_2_[1]
    SLICE_X49Y47         LUT4 (Prop_lut4_I2_O)        0.045     2.186 r  us_sensor_i/delay_ff[22]_i_1/O
                         net (fo=1, routed)           0.000     2.186    us_sensor_i/delay_nxt[22]
    SLICE_X49Y47         FDCE                                         r  us_sensor_i/delay_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.830     2.172    us_sensor_i/clk_IBUF_BUFG
    SLICE_X49Y47         FDCE                                         r  us_sensor_i/delay_ff_reg[22]/C
                         clock pessimism             -0.256     1.916    
    SLICE_X49Y47         FDCE (Hold_fdce_C_D)         0.092     2.008    us_sensor_i/delay_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 us_sensor_i/FSM_sequential_state_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.602%)  route 0.368ns (66.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.555     1.641    us_sensor_i/clk_IBUF_BUFG
    SLICE_X48Y54         FDCE                                         r  us_sensor_i/FSM_sequential_state_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141     1.782 f  us_sensor_i/FSM_sequential_state_ff_reg[1]/Q
                         net (fo=134, routed)         0.368     2.150    us_sensor_i/FSM_sequential_state_ff_reg_n_2_[1]
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.045     2.195 r  us_sensor_i/delay_ff[24]_i_1/O
                         net (fo=1, routed)           0.000     2.195    us_sensor_i/delay_nxt[24]
    SLICE_X49Y48         FDCE                                         r  us_sensor_i/delay_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.830     2.172    us_sensor_i/clk_IBUF_BUFG
    SLICE_X49Y48         FDCE                                         r  us_sensor_i/delay_ff_reg[24]/C
                         clock pessimism             -0.256     1.916    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.091     2.007    us_sensor_i/delay_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 us_sensor_i/FSM_sequential_state_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.481%)  route 0.370ns (66.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.555     1.641    us_sensor_i/clk_IBUF_BUFG
    SLICE_X48Y54         FDCE                                         r  us_sensor_i/FSM_sequential_state_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141     1.782 f  us_sensor_i/FSM_sequential_state_ff_reg[1]/Q
                         net (fo=134, routed)         0.370     2.152    us_sensor_i/FSM_sequential_state_ff_reg_n_2_[1]
    SLICE_X49Y48         LUT4 (Prop_lut4_I2_O)        0.045     2.197 r  us_sensor_i/delay_ff[26]_i_1/O
                         net (fo=1, routed)           0.000     2.197    us_sensor_i/delay_nxt[26]
    SLICE_X49Y48         FDCE                                         r  us_sensor_i/delay_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.830     2.172    us_sensor_i/clk_IBUF_BUFG
    SLICE_X49Y48         FDCE                                         r  us_sensor_i/delay_ff_reg[26]/C
                         clock pessimism             -0.256     1.916    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.092     2.008    us_sensor_i/delay_ff_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 us_sensor_i/FSM_sequential_state_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.675%)  route 0.157ns (45.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.555     1.641    us_sensor_i/clk_IBUF_BUFG
    SLICE_X48Y54         FDCE                                         r  us_sensor_i/FSM_sequential_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141     1.782 f  us_sensor_i/FSM_sequential_state_ff_reg[0]/Q
                         net (fo=134, routed)         0.157     1.939    us_sensor_i/FSM_sequential_state_ff_reg_n_2_[0]
    SLICE_X49Y54         LUT4 (Prop_lut4_I3_O)        0.048     1.987 r  us_sensor_i/delay_ff[52]_i_1/O
                         net (fo=1, routed)           0.000     1.987    us_sensor_i/delay_nxt[52]
    SLICE_X49Y54         FDCE                                         r  us_sensor_i/delay_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.824     2.166    us_sensor_i/clk_IBUF_BUFG
    SLICE_X49Y54         FDCE                                         r  us_sensor_i/delay_ff_reg[52]/C
                         clock pessimism             -0.512     1.654    
    SLICE_X49Y54         FDCE (Hold_fdce_C_D)         0.107     1.761    us_sensor_i/delay_ff_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 us_sensor_i/FSM_sequential_state_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.278%)  route 0.157ns (45.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.555     1.641    us_sensor_i/clk_IBUF_BUFG
    SLICE_X48Y54         FDCE                                         r  us_sensor_i/FSM_sequential_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141     1.782 f  us_sensor_i/FSM_sequential_state_ff_reg[0]/Q
                         net (fo=134, routed)         0.157     1.939    us_sensor_i/FSM_sequential_state_ff_reg_n_2_[0]
    SLICE_X49Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.984 r  us_sensor_i/delay_ff[51]_i_1/O
                         net (fo=1, routed)           0.000     1.984    us_sensor_i/delay_nxt[51]
    SLICE_X49Y54         FDCE                                         r  us_sensor_i/delay_ff_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.824     2.166    us_sensor_i/clk_IBUF_BUFG
    SLICE_X49Y54         FDCE                                         r  us_sensor_i/delay_ff_reg[51]/C
                         clock pessimism             -0.512     1.654    
    SLICE_X49Y54         FDCE (Hold_fdce_C_D)         0.091     1.745    us_sensor_i/delay_ff_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 us_sensor_i/FSM_sequential_state_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.189ns (43.727%)  route 0.243ns (56.273%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.555     1.641    us_sensor_i/clk_IBUF_BUFG
    SLICE_X48Y54         FDCE                                         r  us_sensor_i/FSM_sequential_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141     1.782 f  us_sensor_i/FSM_sequential_state_ff_reg[0]/Q
                         net (fo=134, routed)         0.243     2.025    us_sensor_i/FSM_sequential_state_ff_reg_n_2_[0]
    SLICE_X46Y55         LUT4 (Prop_lut4_I3_O)        0.048     2.073 r  us_sensor_i/delay_ff[57]_i_1/O
                         net (fo=1, routed)           0.000     2.073    us_sensor_i/delay_nxt[57]
    SLICE_X46Y55         FDCE                                         r  us_sensor_i/delay_ff_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.824     2.166    us_sensor_i/clk_IBUF_BUFG
    SLICE_X46Y55         FDCE                                         r  us_sensor_i/delay_ff_reg[57]/C
                         clock pessimism             -0.490     1.676    
    SLICE_X46Y55         FDCE (Hold_fdce_C_D)         0.131     1.807    us_sensor_i/delay_ff_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 us_sensor_i/FSM_sequential_state_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            us_sensor_i/delay_ff_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.334%)  route 0.243ns (56.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.555     1.641    us_sensor_i/clk_IBUF_BUFG
    SLICE_X48Y54         FDCE                                         r  us_sensor_i/FSM_sequential_state_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDCE (Prop_fdce_C_Q)         0.141     1.782 f  us_sensor_i/FSM_sequential_state_ff_reg[0]/Q
                         net (fo=134, routed)         0.243     2.025    us_sensor_i/FSM_sequential_state_ff_reg_n_2_[0]
    SLICE_X46Y55         LUT4 (Prop_lut4_I3_O)        0.045     2.070 r  us_sensor_i/delay_ff[54]_i_1/O
                         net (fo=1, routed)           0.000     2.070    us_sensor_i/delay_nxt[54]
    SLICE_X46Y55         FDCE                                         r  us_sensor_i/delay_ff_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.824     2.166    us_sensor_i/clk_IBUF_BUFG
    SLICE_X46Y55         FDCE                                         r  us_sensor_i/delay_ff_reg[54]/C
                         clock pessimism             -0.490     1.676    
    SLICE_X46Y55         FDCE (Hold_fdce_C_D)         0.120     1.796    us_sensor_i/delay_ff_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y69    arm_controller_i_base_servo/counter_i/counter_out_reg[42]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y69    arm_controller_i_base_servo/counter_i/counter_out_reg[43]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y69    arm_controller_i_base_servo/counter_i/counter_out_reg[44]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70    arm_controller_i_base_servo/counter_i/counter_out_reg[45]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70    arm_controller_i_base_servo/counter_i/counter_out_reg[46]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70    arm_controller_i_base_servo/counter_i/counter_out_reg[47]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70    arm_controller_i_base_servo/counter_i/counter_out_reg[48]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y71    arm_controller_i_base_servo/counter_i/counter_out_reg[49]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y59    arm_controller_i_base_servo/counter_i/counter_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69    arm_controller_i_base_servo/counter_i/counter_out_reg[42]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69    arm_controller_i_base_servo/counter_i/counter_out_reg[43]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69    arm_controller_i_base_servo/counter_i/counter_out_reg[44]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70    arm_controller_i_base_servo/counter_i/counter_out_reg[45]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70    arm_controller_i_base_servo/counter_i/counter_out_reg[46]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70    arm_controller_i_base_servo/counter_i/counter_out_reg[47]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70    arm_controller_i_base_servo/counter_i/counter_out_reg[48]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y68    arm_controller_i_base_servo/pwm_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68    rotate_arm_i/FSM_sequential_state_ff_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y68    arm_controller_i_base_servo/counter_i/counter_out_reg[37]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69    arm_controller_i_base_servo/counter_i/counter_out_reg[42]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69    arm_controller_i_base_servo/counter_i/counter_out_reg[43]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y69    arm_controller_i_base_servo/counter_i/counter_out_reg[44]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70    arm_controller_i_base_servo/counter_i/counter_out_reg[45]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70    arm_controller_i_base_servo/counter_i/counter_out_reg[46]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70    arm_controller_i_base_servo/counter_i/counter_out_reg[47]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70    arm_controller_i_base_servo/counter_i/counter_out_reg[48]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71    arm_controller_i_base_servo/counter_i/counter_out_reg[49]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y59    arm_controller_i_base_servo/counter_i/counter_out_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71    arm_controller_i_base_servo/counter_i/counter_out_reg[50]/C



