<p align="center">
    <img src="https://user-images.githubusercontent.com/73097560/115834477-dbab4500-a447-11eb-908a-139a6edaec5c.gif" alt="Animated Header GIF" width="100%"/>
    
   <h1 align="center">
    <img src="https://media.giphy.com/media/hvRJCLFzcasrR4ia7z/giphy.gif" width="30px"/> 
    &nbsp; Hi, I'm Durgesh Dongre! âš¡
</h1>
<h3 align="center">
    An Electrical Engineer | AI/ML & VLSI Enthusiast from India ğŸ‡®ğŸ‡³
</h3>
</p>

---

## ğŸ’¡ About Me

I am a passionate engineer combining deep knowledge of **Power Systems** with cutting-edge concepts in **Artificial Intelligence** and **Deep Learning** to solve complex, real-world engineering challenges. I also have a strong foundation in **Hardware Design** and **VLSI**.

- ğŸ”­ Iâ€™m currently focused on **Verilog HDL** Verification and exploring novel applications of **ML in Power Grids**.
- ğŸŒ± Iâ€™m constantly learning **UVM Verification Methodologies** and **Advanced Python Libraries**.
- ğŸ“§ How to reach me: **durgeshdon121@gmail.com**

---

<h2 align="center">ğŸ“Š GitHub Stats & Contributions</h2>

<p align="center">
    <img src="https://github-readme-stats.vercel.app/api?username=durgesh1029&show_icons=true&theme=vue&hide_border=true&count_private=true" alt="Durgesh's GitHub Stats" width="48%"/>
    <img src="https://github-readme-streak-stats.herokuapp.com/?user=durgesh1029&theme=vue&hide_border=true" alt="Durgesh's Streak" width="48%"/>
</p>

---

<h2 align="center">ğŸ› ï¸ Languages & Tools</h2>

<p align="center">
    <img src="https://img.shields.io/badge/Verilog%20HDL-red?style=for-the-badge&logo=appveyor&logoColor=white"/>
    <img src="https://img.shields.io/badge/Python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54"/>
    <img src="https://img.shields.io/badge/SystemVerilog-000000?style=for-the-badge&logo=visual-studio-code&logoColor=white"/>
    <img src="https://img.shields.io/badge/Cadence%20Virtuoso-000000?style=for-the-badge&logo=cadence&logoColor=white"/>
    <img src="https://img.shields.io/badge/MATLAB-0076a8?style=for-the-badge&logo=matlab&logoColor=white"/>
    <img src="https://img.shields.io/badge/Deep%20Learning-FF2D20?style=for-the-badge&logo=tensorflow&logoColor=white"/>
    <img src="https://img.shields.io/badge/Machine%20Learning-blue?style=for-the-badge&logo=scikit-learn&logoColor=white"/>
    <img src="https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black"/>
    <img src="https://img.shields.io/badge/Git-E34F26?style=for-the-badge&logo=git&logoColor=white"/>
</p>

---

<h2 align="center">ğŸ’¡ Key Personal Projects</h2>

<details>
<summary><b>1. Pipelined 32-bit MIPS Processor using Verilog HDL</b></summary>
<br>

* **Description:** Designed a fundamental computer architecture component to understand CPU operation.
* **Implementation:** Implemented a five-stage pipelined MIPS32 processor (IF, ID, EX, MEM, WB) including data hazards and latches.
* **Verification:** Successfully validated its functionality using testbenches and timing diagrams.
* **Tags:** `#VerilogHDL` `#MIPSArchitecture` `#Pipelining` `#DigitalDesign`

</details>

<details>
<summary><b>2. CMOS Inverter Design and Analysis using GPDK 180nm</b></summary>
<br>

* **Description:** A core VLSI project focusing on fundamental transistor-level circuit design.
* **Implementation:** Designed and simulated a **CMOS inverter** in **Cadence Virtuoso** using GPDK 180nm technology.
* **Analysis:** Optimized rise/fall times, and performed detailed DC/AC analysis to characterize its performance.
* **Tags:** `#VLSI` `#CadenceVirtuoso` `#AnalogDesign` `#GPDK180nm`

</details>

<details>
<summary><b>3. Implementation of Synchronous FIFO using Verilog HDL</b></summary>
<br>

* **Description:** Designed a common digital circuit used for efficient data buffering between systems.
* **Implementation:** Developed a **Synchronous FIFO** with clock-synchronized read/write pointers.
* **Functionality:** Essential for ensuring smooth data flow and preventing underflow/overflow conditions in digital systems.
* **Tags:** `#VerilogHDL` `#FIFO` `#DigitalDesign`

</details>

<details>
<summary><b>4. Design and Verification of 8-bit BCD Multiplier</b></summary>
<br>

* **Description:** Developed an arithmetic circuit that includes BCD conversion for display purposes.
* **Implementation:** Implemented an 8-bit Shift-and-Add multiplier incorporating the **Double Dabble** algorithm.
* **Output:** Accurately displays results in both binary and BCD (Binary-Coded Decimal) formats.
* **Tags:** `#VerilogHDL` `#BCD` `#ArithmeticCircuit`

</details>

---

<h2 align="center">ğŸ”— Connect with Me</h2>

<p align="center">
    <a href="https://www.linkedin.com/in/durgesh-dongre" target="_blank">
        <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"/>
    </a>
    <a href="mailto:durgeshdon121@gmail.com">
        <img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Email"/>
    </a>
</p>
