// Seed: 1998015449
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    output uwire id_4,
    output supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    input supply0 id_9,
    output supply0 id_10,
    input uwire id_11,
    input tri id_12,
    input wor id_13,
    input wand id_14,
    output supply0 id_15
);
  wire id_17;
  wire id_18;
  wire id_19;
  wire id_20 = 1;
endmodule
module module_1 (
    output uwire id_0,
    inout wand id_1,
    input supply0 id_2,
    output tri0 id_3
);
  assign id_1 = id_1;
  module_0(
      id_2, id_0, id_1, id_3, id_3, id_3, id_2, id_1, id_3, id_2, id_1, id_1, id_1, id_2, id_1, id_0
  );
endmodule
