-- Project:   C:\Users\Timmo\Documents\GitHub\Software\BMS\BMS_Workspace\BMS_Master.cydsn\BMS_Master.cyprj
-- Generated: 06/23/2018 16:59:31
-- PSoC Creator  4.2

ENTITY BMS_Master IS
    PORT(
        RX_CAN(0)_PAD : IN std_ulogic;
        TX_CAN(0)_PAD : OUT std_ulogic;
        RxUART(0)_PAD : IN std_ulogic;
        TxUART(0)_PAD : OUT std_ulogic;
        Pin_1(0)_PAD : INOUT std_ulogic;
        aiECU_BrakePressureRear(0)_PAD : INOUT std_ulogic;
        aiECU_BrakePressureFront(0)_PAD : INOUT std_ulogic;
        aiECU_BrakeInput1(0)_PAD : INOUT std_ulogic;
        aiECU_BrakeInput2(0)_PAD : INOUT std_ulogic;
        aiTHM_CoolantOutlet(0)_PAD : INOUT std_ulogic;
        aiTHM_CoolantInlet(0)_PAD : INOUT std_ulogic;
        aiBMS_VoltageSense(0)_PAD : INOUT std_ulogic;
        aiECU_PyroRear(0)_PAD : INOUT std_ulogic;
        aiECU_PyroFront(0)_PAD : INOUT std_ulogic;
        doTHM_PumpEn(0)_PAD : OUT std_ulogic;
        doTHM_FanEn(0)_PAD : OUT std_ulogic;
        doECU_BrakeLight(0)_PAD : OUT std_ulogic;
        aiECU_Throttle2(0)_PAD : INOUT std_ulogic;
        aiECU_Throttle1(0)_PAD : INOUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END BMS_Master;

ARCHITECTURE __DEFAULT__ OF BMS_Master IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Net_1 : bit;
    SIGNAL Net_11 : bit;
    SIGNAL Net_12 : bit;
    SIGNAL Net_15 : bit;
    ATTRIBUTE placement_force OF Net_15 : SIGNAL IS "U(2,3,A)1";
    SIGNAL Net_2 : bit;
    SIGNAL Net_20 : bit;
    SIGNAL Net_32 : bit;
    ATTRIBUTE placement_force OF Net_32 : SIGNAL IS "U(2,5,A)3";
    SIGNAL Net_33 : bit;
    ATTRIBUTE placement_force OF Net_33 : SIGNAL IS "U(2,5,B)0";
    SIGNAL Net_34 : bit;
    SIGNAL Net_35 : bit;
    ATTRIBUTE udbclken_assigned OF Net_35 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_35 : SIGNAL IS true;
    SIGNAL Net_35_local : bit;
    SIGNAL Pin_1(0)__PA : bit;
    SIGNAL RX_CAN(0)__PA : bit;
    SIGNAL RxUART(0)__PA : bit;
    SIGNAL TX_CAN(0)__PA : bit;
    SIGNAL TxUART(0)__PA : bit;
    SIGNAL \SPICAN:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPICAN:BSPIM:cnt_enable\ : SIGNAL IS "U(2,5,A)0";
    SIGNAL \SPICAN:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPICAN:BSPIM:count_0\ : bit;
    SIGNAL \SPICAN:BSPIM:count_1\ : bit;
    SIGNAL \SPICAN:BSPIM:count_2\ : bit;
    SIGNAL \SPICAN:BSPIM:count_3\ : bit;
    SIGNAL \SPICAN:BSPIM:count_4\ : bit;
    SIGNAL \SPICAN:BSPIM:count_5\ : bit;
    SIGNAL \SPICAN:BSPIM:count_6\ : bit;
    SIGNAL \SPICAN:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \SPICAN:BSPIM:ld_ident\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \SPICAN:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPICAN:BSPIM:load_cond\ : SIGNAL IS "U(2,3,B)0";
    SIGNAL \SPICAN:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPICAN:BSPIM:load_rx_data\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \SPICAN:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPICAN:BSPIM:mosi_reg\ : bit;
    ATTRIBUTE placement_force OF \SPICAN:BSPIM:mosi_reg\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \SPICAN:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPICAN:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPICAN:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPICAN:BSPIM:rx_status_6\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \SPICAN:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPICAN:BSPIM:state_0\ : SIGNAL IS "U(2,3,B)1";
    SIGNAL \SPICAN:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPICAN:BSPIM:state_1\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \SPICAN:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPICAN:BSPIM:state_2\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \SPICAN:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPICAN:BSPIM:tx_status_0\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \SPICAN:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPICAN:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPICAN:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPICAN:BSPIM:tx_status_4\ : SIGNAL IS "U(2,2,A)3";
    SIGNAL \UART_DBG:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:counter_load_not\ : SIGNAL IS "U(2,4,A)1";
    SIGNAL \UART_DBG:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:pollcount_0\ : SIGNAL IS "U(3,4,A)2";
    SIGNAL \UART_DBG:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:pollcount_1\ : SIGNAL IS "U(3,4,A)0";
    SIGNAL \UART_DBG:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:rx_bitclk_enable\ : SIGNAL IS "U(3,4,A)3";
    SIGNAL \UART_DBG:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_DBG:BUART:rx_count_0\ : bit;
    SIGNAL \UART_DBG:BUART:rx_count_1\ : bit;
    SIGNAL \UART_DBG:BUART:rx_count_2\ : bit;
    SIGNAL \UART_DBG:BUART:rx_count_3\ : bit;
    SIGNAL \UART_DBG:BUART:rx_count_4\ : bit;
    SIGNAL \UART_DBG:BUART:rx_count_5\ : bit;
    SIGNAL \UART_DBG:BUART:rx_count_6\ : bit;
    SIGNAL \UART_DBG:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:rx_counter_load\ : SIGNAL IS "U(3,5,A)1";
    SIGNAL \UART_DBG:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_DBG:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_DBG:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:rx_last\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \UART_DBG:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:rx_load_fifo\ : SIGNAL IS "U(3,5,A)2";
    SIGNAL \UART_DBG:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:rx_postpoll\ : SIGNAL IS "U(3,4,A)1";
    SIGNAL \UART_DBG:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:rx_state_0\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \UART_DBG:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:rx_state_2\ : SIGNAL IS "U(3,5,A)0";
    SIGNAL \UART_DBG:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:rx_state_3\ : SIGNAL IS "U(3,3,B)1";
    SIGNAL \UART_DBG:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(3,5,B)0";
    SIGNAL \UART_DBG:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:rx_status_3\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \UART_DBG:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:rx_status_4\ : SIGNAL IS "U(3,5,B)3";
    SIGNAL \UART_DBG:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:rx_status_5\ : SIGNAL IS "U(3,5,B)2";
    SIGNAL \UART_DBG:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:tx_bitclk\ : SIGNAL IS "U(2,4,A)2";
    SIGNAL \UART_DBG:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_DBG:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_DBG:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(3,5,A)3";
    SIGNAL \UART_DBG:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_DBG:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_DBG:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_DBG:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:tx_state_0\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \UART_DBG:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:tx_state_1\ : SIGNAL IS "U(2,4,B)1";
    SIGNAL \UART_DBG:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:tx_state_2\ : SIGNAL IS "U(2,4,A)0";
    SIGNAL \UART_DBG:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:tx_status_0\ : SIGNAL IS "U(2,5,B)1";
    SIGNAL \UART_DBG:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:tx_status_2\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \UART_DBG:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_DBG:BUART:txn\ : SIGNAL IS "U(2,4,B)0";
    SIGNAL \UART_DBG:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_DBG:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_DBG:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_DBG:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL aiBMS_VoltageSense(0)__PA : bit;
    SIGNAL aiECU_BrakeInput1(0)__PA : bit;
    SIGNAL aiECU_BrakeInput2(0)__PA : bit;
    SIGNAL aiECU_BrakePressureFront(0)__PA : bit;
    SIGNAL aiECU_BrakePressureRear(0)__PA : bit;
    SIGNAL aiECU_PyroFront(0)__PA : bit;
    SIGNAL aiECU_PyroRear(0)__PA : bit;
    SIGNAL aiECU_Throttle1(0)__PA : bit;
    SIGNAL aiECU_Throttle2(0)__PA : bit;
    SIGNAL aiTHM_CoolantInlet(0)__PA : bit;
    SIGNAL aiTHM_CoolantOutlet(0)__PA : bit;
    SIGNAL doECU_BrakeLight(0)__PA : bit;
    SIGNAL doTHM_FanEn(0)__PA : bit;
    SIGNAL doTHM_PumpEn(0)__PA : bit;
    SIGNAL tmpOE__RX_CAN_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__RX_CAN_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF RX_CAN(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF RX_CAN(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF TX_CAN(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF TX_CAN(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF RxUART(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF RxUART(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF TxUART(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF TxUART(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF Pin_1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Pin_1(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF aiECU_BrakePressureRear(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF aiECU_BrakePressureRear(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF aiECU_BrakePressureFront(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF aiECU_BrakePressureFront(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF aiECU_BrakeInput1(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF aiECU_BrakeInput1(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF aiECU_BrakeInput2(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF aiECU_BrakeInput2(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF aiTHM_CoolantOutlet(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF aiTHM_CoolantOutlet(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF aiTHM_CoolantInlet(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF aiTHM_CoolantInlet(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF aiBMS_VoltageSense(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF aiBMS_VoltageSense(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF aiECU_PyroRear(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF aiECU_PyroRear(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF aiECU_PyroFront(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF aiECU_PyroFront(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF doTHM_PumpEn(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF doTHM_PumpEn(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF doTHM_FanEn(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF doTHM_FanEn(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF doECU_BrakeLight(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF doECU_BrakeLight(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF aiECU_Throttle2(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF aiECU_Throttle2(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF aiECU_Throttle1(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF aiECU_Throttle1(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF \SPICAN:BSPIM:load_rx_data\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \SPICAN:BSPIM:load_rx_data\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \SPICAN:BSPIM:tx_status_0\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \SPICAN:BSPIM:tx_status_0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \SPICAN:BSPIM:tx_status_4\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \SPICAN:BSPIM:tx_status_4\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \SPICAN:BSPIM:rx_status_6\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \SPICAN:BSPIM:rx_status_6\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_15 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_15 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:counter_load_not\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART_DBG:BUART:counter_load_not\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:tx_status_0\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART_DBG:BUART:tx_status_0\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:tx_status_2\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART_DBG:BUART:tx_status_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:rx_counter_load\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \UART_DBG:BUART:rx_counter_load\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:rx_postpoll\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \UART_DBG:BUART:rx_postpoll\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:rx_status_4\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \UART_DBG:BUART:rx_status_4\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:rx_status_5\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \UART_DBG:BUART:rx_status_5\ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF \Vehicle_CAN:CanIP\ : LABEL IS "F(CAN,0)";
    ATTRIBUTE Location OF \Vehicle_CAN:isr\ : LABEL IS "[IntrContainer=(0)][IntrId=(16)]";
    ATTRIBUTE Location OF \SPICAN:BSPIM:BitCounter\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPICAN:BSPIM:TxStsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \SPICAN:BSPIM:TxStsReg\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \SPICAN:BSPIM:RxStsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \SPICAN:BSPIM:RxStsReg\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPICAN:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \SPICAN:BSPIM:sR8:Dp:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UART_DBG:BUART:sTX:TxShifter:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \UART_DBG:BUART:sTX:TxSts\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \UART_DBG:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF \UART_DBG:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \UART_DBG:BUART:sRX:RxSts\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \SPICAN:BSPIM:mosi_reg\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \SPICAN:BSPIM:mosi_reg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \SPICAN:BSPIM:state_2\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \SPICAN:BSPIM:state_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \SPICAN:BSPIM:state_1\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \SPICAN:BSPIM:state_1\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \SPICAN:BSPIM:state_0\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \SPICAN:BSPIM:state_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_33 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_33 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \SPICAN:BSPIM:load_cond\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \SPICAN:BSPIM:load_cond\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \SPICAN:BSPIM:ld_ident\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \SPICAN:BSPIM:ld_ident\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \SPICAN:BSPIM:cnt_enable\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \SPICAN:BSPIM:cnt_enable\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF Net_32 : LABEL IS "macrocell21";
    ATTRIBUTE Location OF Net_32 : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:txn\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \UART_DBG:BUART:txn\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:tx_state_1\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \UART_DBG:BUART:tx_state_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:tx_state_0\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \UART_DBG:BUART:tx_state_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:tx_state_2\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \UART_DBG:BUART:tx_state_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:tx_bitclk\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \UART_DBG:BUART:tx_bitclk\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \UART_DBG:BUART:tx_ctrl_mark_last\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:rx_state_0\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \UART_DBG:BUART:rx_state_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:rx_load_fifo\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \UART_DBG:BUART:rx_load_fifo\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:rx_state_3\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \UART_DBG:BUART:rx_state_3\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:rx_state_2\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \UART_DBG:BUART:rx_state_2\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:rx_bitclk_enable\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \UART_DBG:BUART:rx_bitclk_enable\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \UART_DBG:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:pollcount_1\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \UART_DBG:BUART:pollcount_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:pollcount_0\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \UART_DBG:BUART:pollcount_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:rx_status_3\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \UART_DBG:BUART:rx_status_3\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UART_DBG:BUART:rx_last\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \UART_DBG:BUART:rx_last\ : LABEL IS "U(3,2)";
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_35,
            dclk_0 => Net_35_local,
            dclk_glb_1 => \UART_DBG:Net_9\,
            dclk_1 => \UART_DBG:Net_9_local\,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\);

    RX_CAN:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RX_CAN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RX_CAN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RX_CAN(0)__PA,
            oe => open,
            fb => Net_11,
            pad_in => RX_CAN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TX_CAN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TX_CAN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TX_CAN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TX_CAN(0)__PA,
            oe => open,
            pin_input => Net_12,
            pad_out => TX_CAN(0)_PAD,
            pad_in => TX_CAN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RxUART:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "61ccd9dc-0d3d-4987-8bb8-4ad6e3b7c7ae",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    RxUART(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RxUART",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RxUART(0)__PA,
            oe => open,
            fb => Net_20,
            pad_in => RxUART(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TxUART:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d26bf2fc-bad3-4fbf-82d2-e401e711ca8d",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TxUART(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TxUART",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TxUART(0)__PA,
            oe => open,
            pin_input => Net_15,
            pad_out => TxUART(0)_PAD,
            pad_in => TxUART(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "264be2d3-9481-494b-8d9c-c1905a45e9cc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_1(0)__PA,
            oe => open,
            fb => Net_34,
            pad_in => Pin_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    aiECU_BrakePressureRear:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "b29d81ac-b764-42d1-9bd0-6fc562c48a26",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    aiECU_BrakePressureRear(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "aiECU_BrakePressureRear",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => aiECU_BrakePressureRear(0)__PA,
            oe => open,
            pad_in => aiECU_BrakePressureRear(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    aiECU_BrakePressureFront:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "5720e89b-9a9b-4467-aadf-f698efcdac5a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    aiECU_BrakePressureFront(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "aiECU_BrakePressureFront",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => aiECU_BrakePressureFront(0)__PA,
            oe => open,
            pad_in => aiECU_BrakePressureFront(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    aiECU_BrakeInput1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "e6c97cb8-899a-4176-8243-a2b430f2f83a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    aiECU_BrakeInput1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "aiECU_BrakeInput1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => aiECU_BrakeInput1(0)__PA,
            oe => open,
            pad_in => aiECU_BrakeInput1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    aiECU_BrakeInput2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "238022d0-979c-444c-b032-5530a60afcf5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    aiECU_BrakeInput2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "aiECU_BrakeInput2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => aiECU_BrakeInput2(0)__PA,
            oe => open,
            pad_in => aiECU_BrakeInput2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    aiTHM_CoolantOutlet:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "c3154c70-549c-4a8d-b4cc-59651b4e35cf",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    aiTHM_CoolantOutlet(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "aiTHM_CoolantOutlet",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => aiTHM_CoolantOutlet(0)__PA,
            oe => open,
            pad_in => aiTHM_CoolantOutlet(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    aiTHM_CoolantInlet:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "5a4a1f40-59dc-471c-a58e-ef06189295c2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    aiTHM_CoolantInlet(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "aiTHM_CoolantInlet",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => aiTHM_CoolantInlet(0)__PA,
            oe => open,
            pad_in => aiTHM_CoolantInlet(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    aiBMS_VoltageSense:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "16011121-b0c5-4d42-885e-ed9fd01b6372",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    aiBMS_VoltageSense(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "aiBMS_VoltageSense",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => aiBMS_VoltageSense(0)__PA,
            oe => open,
            pad_in => aiBMS_VoltageSense(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    aiECU_PyroRear:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "6a16b640-f911-4155-bd82-78bd76d287bb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    aiECU_PyroRear(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "aiECU_PyroRear",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => aiECU_PyroRear(0)__PA,
            oe => open,
            pad_in => aiECU_PyroRear(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    aiECU_PyroFront:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "35c00a8c-7963-4384-9ade-76700e16c0ab",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    aiECU_PyroFront(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "aiECU_PyroFront",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => aiECU_PyroFront(0)__PA,
            oe => open,
            pad_in => aiECU_PyroFront(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    doTHM_PumpEn:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bb5367b5-f2d2-4008-b4a0-cc8dab658440",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    doTHM_PumpEn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "doTHM_PumpEn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => doTHM_PumpEn(0)__PA,
            oe => open,
            pad_in => doTHM_PumpEn(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    doTHM_FanEn:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    doTHM_FanEn(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "doTHM_FanEn",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => doTHM_FanEn(0)__PA,
            oe => open,
            pad_in => doTHM_FanEn(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    doECU_BrakeLight:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "57edbff3-595a-42c0-8ad4-62da1e8a61c8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    doECU_BrakeLight(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "doECU_BrakeLight",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => doECU_BrakeLight(0)__PA,
            oe => open,
            pad_in => doECU_BrakeLight(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    aiECU_Throttle2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "723ac4b8-1933-4519-9ea9-4a90b3fad39c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    aiECU_Throttle2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "aiECU_Throttle2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => aiECU_Throttle2(0)__PA,
            oe => open,
            pad_in => aiECU_Throttle2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    aiECU_Throttle1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    aiECU_Throttle1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "aiECU_Throttle1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => aiECU_Throttle1(0)__PA,
            oe => open,
            pad_in => aiECU_Throttle1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \SPICAN:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPICAN:BSPIM:load_rx_data\,
            main_0 => \SPICAN:BSPIM:count_4\,
            main_1 => \SPICAN:BSPIM:count_3\,
            main_2 => \SPICAN:BSPIM:count_2\,
            main_3 => \SPICAN:BSPIM:count_1\,
            main_4 => \SPICAN:BSPIM:count_0\);

    \SPICAN:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPICAN:BSPIM:tx_status_0\,
            main_0 => \SPICAN:BSPIM:state_2\,
            main_1 => \SPICAN:BSPIM:state_1\,
            main_2 => \SPICAN:BSPIM:state_0\);

    \SPICAN:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPICAN:BSPIM:tx_status_4\,
            main_0 => \SPICAN:BSPIM:state_2\,
            main_1 => \SPICAN:BSPIM:state_1\,
            main_2 => \SPICAN:BSPIM:state_0\);

    \SPICAN:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPICAN:BSPIM:rx_status_6\,
            main_0 => \SPICAN:BSPIM:count_4\,
            main_1 => \SPICAN:BSPIM:count_3\,
            main_2 => \SPICAN:BSPIM:count_2\,
            main_3 => \SPICAN:BSPIM:count_1\,
            main_4 => \SPICAN:BSPIM:count_0\,
            main_5 => \SPICAN:BSPIM:rx_status_4\);

    Net_15:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_15,
            main_0 => \UART_DBG:BUART:txn\);

    \UART_DBG:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:counter_load_not\,
            main_0 => \UART_DBG:BUART:tx_state_1\,
            main_1 => \UART_DBG:BUART:tx_state_0\,
            main_2 => \UART_DBG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_DBG:BUART:tx_state_2\);

    \UART_DBG:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:tx_status_0\,
            main_0 => \UART_DBG:BUART:tx_state_1\,
            main_1 => \UART_DBG:BUART:tx_state_0\,
            main_2 => \UART_DBG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_DBG:BUART:tx_fifo_empty\,
            main_4 => \UART_DBG:BUART:tx_state_2\);

    \UART_DBG:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:tx_status_2\,
            main_0 => \UART_DBG:BUART:tx_fifo_notfull\);

    \UART_DBG:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:rx_counter_load\,
            main_0 => \UART_DBG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_DBG:BUART:rx_state_0\,
            main_2 => \UART_DBG:BUART:rx_state_3\,
            main_3 => \UART_DBG:BUART:rx_state_2\);

    \UART_DBG:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:rx_postpoll\,
            main_0 => \UART_DBG:BUART:pollcount_1\,
            main_1 => Net_20,
            main_2 => \UART_DBG:BUART:pollcount_0\);

    \UART_DBG:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:rx_status_4\,
            main_0 => \UART_DBG:BUART:rx_load_fifo\,
            main_1 => \UART_DBG:BUART:rx_fifofull\);

    \UART_DBG:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:rx_status_5\,
            main_0 => \UART_DBG:BUART:rx_fifonotempty\,
            main_1 => \UART_DBG:BUART:rx_state_stop1_reg\);

    \Vehicle_CAN:CanIP\:cancell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            can_rx => Net_11,
            can_tx => Net_12,
            can_tx_en => Net_1,
            interrupt => Net_2);

    \Vehicle_CAN:isr\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_2,
            clock => ClockBlock_BUS_CLK);

    \SPICAN:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            load => open,
            enable => \SPICAN:BSPIM:cnt_enable\,
            count_6 => \SPICAN:BSPIM:count_6\,
            count_5 => \SPICAN:BSPIM:count_5\,
            count_4 => \SPICAN:BSPIM:count_4\,
            count_3 => \SPICAN:BSPIM:count_3\,
            count_2 => \SPICAN:BSPIM:count_2\,
            count_1 => \SPICAN:BSPIM:count_1\,
            count_0 => \SPICAN:BSPIM:count_0\,
            tc => \SPICAN:BSPIM:cnt_tc\);

    \SPICAN:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            status_6 => open,
            status_5 => open,
            status_4 => \SPICAN:BSPIM:tx_status_4\,
            status_3 => \SPICAN:BSPIM:load_rx_data\,
            status_2 => \SPICAN:BSPIM:tx_status_2\,
            status_1 => \SPICAN:BSPIM:tx_status_1\,
            status_0 => \SPICAN:BSPIM:tx_status_0\);

    \SPICAN:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            status_6 => \SPICAN:BSPIM:rx_status_6\,
            status_5 => \SPICAN:BSPIM:rx_status_5\,
            status_4 => \SPICAN:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPICAN:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_35,
            cs_addr_2 => \SPICAN:BSPIM:state_2\,
            cs_addr_1 => \SPICAN:BSPIM:state_1\,
            cs_addr_0 => \SPICAN:BSPIM:state_0\,
            route_si => Net_34,
            f1_load => \SPICAN:BSPIM:load_rx_data\,
            so_comb => \SPICAN:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPICAN:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPICAN:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPICAN:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPICAN:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \UART_DBG:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_DBG:Net_9\,
            cs_addr_2 => \UART_DBG:BUART:tx_state_1\,
            cs_addr_1 => \UART_DBG:BUART:tx_state_0\,
            cs_addr_0 => \UART_DBG:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_DBG:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_DBG:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_DBG:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_DBG:Net_9\,
            cs_addr_0 => \UART_DBG:BUART:counter_load_not\,
            ce0_reg => \UART_DBG:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_DBG:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_DBG:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_DBG:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_DBG:BUART:tx_fifo_notfull\,
            status_2 => \UART_DBG:BUART:tx_status_2\,
            status_1 => \UART_DBG:BUART:tx_fifo_empty\,
            status_0 => \UART_DBG:BUART:tx_status_0\);

    \UART_DBG:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_DBG:Net_9\,
            cs_addr_2 => \UART_DBG:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_DBG:BUART:rx_state_0\,
            cs_addr_0 => \UART_DBG:BUART:rx_bitclk_enable\,
            route_si => \UART_DBG:BUART:rx_postpoll\,
            f0_load => \UART_DBG:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_DBG:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_DBG:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_DBG:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_DBG:Net_9\,
            reset => open,
            load => \UART_DBG:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_DBG:BUART:rx_count_6\,
            count_5 => \UART_DBG:BUART:rx_count_5\,
            count_4 => \UART_DBG:BUART:rx_count_4\,
            count_3 => \UART_DBG:BUART:rx_count_3\,
            count_2 => \UART_DBG:BUART:rx_count_2\,
            count_1 => \UART_DBG:BUART:rx_count_1\,
            count_0 => \UART_DBG:BUART:rx_count_0\,
            tc => \UART_DBG:BUART:rx_count7_tc\);

    \UART_DBG:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_DBG:Net_9\,
            status_6 => open,
            status_5 => \UART_DBG:BUART:rx_status_5\,
            status_4 => \UART_DBG:BUART:rx_status_4\,
            status_3 => \UART_DBG:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPICAN:BSPIM:mosi_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * !main_2 * !main_3) + (!main_1 * !main_3 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * !main_10) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3) + (main_1 * !main_4) + (!main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPICAN:BSPIM:mosi_reg\,
            clock_0 => Net_35,
            main_0 => \SPICAN:BSPIM:mosi_reg\,
            main_1 => \SPICAN:BSPIM:state_2\,
            main_2 => \SPICAN:BSPIM:state_1\,
            main_3 => \SPICAN:BSPIM:state_0\,
            main_4 => \SPICAN:BSPIM:mosi_from_dp\,
            main_5 => \SPICAN:BSPIM:count_4\,
            main_6 => \SPICAN:BSPIM:count_3\,
            main_7 => \SPICAN:BSPIM:count_2\,
            main_8 => \SPICAN:BSPIM:count_1\,
            main_9 => \SPICAN:BSPIM:count_0\,
            main_10 => \SPICAN:BSPIM:ld_ident\);

    \SPICAN:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPICAN:BSPIM:state_2\,
            clock_0 => Net_35,
            main_0 => \SPICAN:BSPIM:state_2\,
            main_1 => \SPICAN:BSPIM:state_1\,
            main_2 => \SPICAN:BSPIM:state_0\,
            main_3 => \SPICAN:BSPIM:count_4\,
            main_4 => \SPICAN:BSPIM:count_3\,
            main_5 => \SPICAN:BSPIM:count_2\,
            main_6 => \SPICAN:BSPIM:count_1\,
            main_7 => \SPICAN:BSPIM:count_0\,
            main_8 => \SPICAN:BSPIM:tx_status_1\,
            main_9 => \SPICAN:BSPIM:ld_ident\);

    \SPICAN:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_2) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPICAN:BSPIM:state_1\,
            clock_0 => Net_35,
            main_0 => \SPICAN:BSPIM:state_2\,
            main_1 => \SPICAN:BSPIM:state_1\,
            main_2 => \SPICAN:BSPIM:state_0\,
            main_3 => \SPICAN:BSPIM:count_4\,
            main_4 => \SPICAN:BSPIM:count_3\,
            main_5 => \SPICAN:BSPIM:count_2\,
            main_6 => \SPICAN:BSPIM:count_1\,
            main_7 => \SPICAN:BSPIM:count_0\,
            main_8 => \SPICAN:BSPIM:tx_status_1\,
            main_9 => \SPICAN:BSPIM:ld_ident\);

    \SPICAN:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPICAN:BSPIM:state_0\,
            clock_0 => Net_35,
            main_0 => \SPICAN:BSPIM:state_2\,
            main_1 => \SPICAN:BSPIM:state_1\,
            main_2 => \SPICAN:BSPIM:state_0\,
            main_3 => \SPICAN:BSPIM:tx_status_1\);

    Net_33:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_33,
            clock_0 => Net_35,
            main_0 => \SPICAN:BSPIM:state_2\,
            main_1 => \SPICAN:BSPIM:state_1\,
            main_2 => \SPICAN:BSPIM:state_0\,
            main_3 => Net_33);

    \SPICAN:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPICAN:BSPIM:load_cond\,
            clock_0 => Net_35,
            main_0 => \SPICAN:BSPIM:state_2\,
            main_1 => \SPICAN:BSPIM:state_1\,
            main_2 => \SPICAN:BSPIM:state_0\,
            main_3 => \SPICAN:BSPIM:count_4\,
            main_4 => \SPICAN:BSPIM:count_3\,
            main_5 => \SPICAN:BSPIM:count_2\,
            main_6 => \SPICAN:BSPIM:count_1\,
            main_7 => \SPICAN:BSPIM:count_0\,
            main_8 => \SPICAN:BSPIM:load_cond\);

    \SPICAN:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_8) + (main_0 * main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPICAN:BSPIM:ld_ident\,
            clock_0 => Net_35,
            main_0 => \SPICAN:BSPIM:state_2\,
            main_1 => \SPICAN:BSPIM:state_1\,
            main_2 => \SPICAN:BSPIM:state_0\,
            main_3 => \SPICAN:BSPIM:count_4\,
            main_4 => \SPICAN:BSPIM:count_3\,
            main_5 => \SPICAN:BSPIM:count_2\,
            main_6 => \SPICAN:BSPIM:count_1\,
            main_7 => \SPICAN:BSPIM:count_0\,
            main_8 => \SPICAN:BSPIM:ld_ident\);

    \SPICAN:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPICAN:BSPIM:cnt_enable\,
            clock_0 => Net_35,
            main_0 => \SPICAN:BSPIM:state_2\,
            main_1 => \SPICAN:BSPIM:state_1\,
            main_2 => \SPICAN:BSPIM:state_0\,
            main_3 => \SPICAN:BSPIM:cnt_enable\);

    Net_32:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_32,
            clock_0 => Net_35,
            main_0 => \SPICAN:BSPIM:state_2\,
            main_1 => \SPICAN:BSPIM:state_1\,
            main_2 => \SPICAN:BSPIM:state_0\,
            main_3 => Net_32);

    \UART_DBG:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:txn\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => \UART_DBG:BUART:txn\,
            main_1 => \UART_DBG:BUART:tx_state_1\,
            main_2 => \UART_DBG:BUART:tx_state_0\,
            main_3 => \UART_DBG:BUART:tx_shift_out\,
            main_4 => \UART_DBG:BUART:tx_state_2\,
            main_5 => \UART_DBG:BUART:tx_counter_dp\,
            main_6 => \UART_DBG:BUART:tx_bitclk\);

    \UART_DBG:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:tx_state_1\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => \UART_DBG:BUART:tx_state_1\,
            main_1 => \UART_DBG:BUART:tx_state_0\,
            main_2 => \UART_DBG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_DBG:BUART:tx_state_2\,
            main_4 => \UART_DBG:BUART:tx_counter_dp\,
            main_5 => \UART_DBG:BUART:tx_bitclk\);

    \UART_DBG:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:tx_state_0\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => \UART_DBG:BUART:tx_state_1\,
            main_1 => \UART_DBG:BUART:tx_state_0\,
            main_2 => \UART_DBG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_DBG:BUART:tx_fifo_empty\,
            main_4 => \UART_DBG:BUART:tx_state_2\,
            main_5 => \UART_DBG:BUART:tx_bitclk\);

    \UART_DBG:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:tx_state_2\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => \UART_DBG:BUART:tx_state_1\,
            main_1 => \UART_DBG:BUART:tx_state_0\,
            main_2 => \UART_DBG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_DBG:BUART:tx_state_2\,
            main_4 => \UART_DBG:BUART:tx_counter_dp\,
            main_5 => \UART_DBG:BUART:tx_bitclk\);

    \UART_DBG:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:tx_bitclk\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => \UART_DBG:BUART:tx_state_1\,
            main_1 => \UART_DBG:BUART:tx_state_0\,
            main_2 => \UART_DBG:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_DBG:BUART:tx_state_2\);

    \UART_DBG:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_DBG:Net_9\);

    \UART_DBG:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:rx_state_0\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => \UART_DBG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_DBG:BUART:rx_state_0\,
            main_2 => \UART_DBG:BUART:rx_bitclk_enable\,
            main_3 => \UART_DBG:BUART:rx_state_3\,
            main_4 => \UART_DBG:BUART:rx_state_2\,
            main_5 => \UART_DBG:BUART:rx_count_6\,
            main_6 => \UART_DBG:BUART:rx_count_5\,
            main_7 => \UART_DBG:BUART:rx_count_4\,
            main_8 => \UART_DBG:BUART:pollcount_1\,
            main_9 => Net_20,
            main_10 => \UART_DBG:BUART:pollcount_0\);

    \UART_DBG:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:rx_load_fifo\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => \UART_DBG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_DBG:BUART:rx_state_0\,
            main_2 => \UART_DBG:BUART:rx_bitclk_enable\,
            main_3 => \UART_DBG:BUART:rx_state_3\,
            main_4 => \UART_DBG:BUART:rx_state_2\,
            main_5 => \UART_DBG:BUART:rx_count_6\,
            main_6 => \UART_DBG:BUART:rx_count_5\,
            main_7 => \UART_DBG:BUART:rx_count_4\);

    \UART_DBG:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:rx_state_3\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => \UART_DBG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_DBG:BUART:rx_state_0\,
            main_2 => \UART_DBG:BUART:rx_bitclk_enable\,
            main_3 => \UART_DBG:BUART:rx_state_3\,
            main_4 => \UART_DBG:BUART:rx_state_2\,
            main_5 => \UART_DBG:BUART:rx_count_6\,
            main_6 => \UART_DBG:BUART:rx_count_5\,
            main_7 => \UART_DBG:BUART:rx_count_4\);

    \UART_DBG:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:rx_state_2\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => \UART_DBG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_DBG:BUART:rx_state_0\,
            main_2 => \UART_DBG:BUART:rx_bitclk_enable\,
            main_3 => \UART_DBG:BUART:rx_state_3\,
            main_4 => \UART_DBG:BUART:rx_state_2\,
            main_5 => \UART_DBG:BUART:rx_count_6\,
            main_6 => \UART_DBG:BUART:rx_count_5\,
            main_7 => \UART_DBG:BUART:rx_count_4\,
            main_8 => Net_20,
            main_9 => \UART_DBG:BUART:rx_last\);

    \UART_DBG:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:rx_bitclk_enable\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => \UART_DBG:BUART:rx_count_2\,
            main_1 => \UART_DBG:BUART:rx_count_1\,
            main_2 => \UART_DBG:BUART:rx_count_0\);

    \UART_DBG:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => \UART_DBG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_DBG:BUART:rx_state_0\,
            main_2 => \UART_DBG:BUART:rx_state_3\,
            main_3 => \UART_DBG:BUART:rx_state_2\);

    \UART_DBG:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:pollcount_1\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => \UART_DBG:BUART:rx_count_2\,
            main_1 => \UART_DBG:BUART:rx_count_1\,
            main_2 => \UART_DBG:BUART:pollcount_1\,
            main_3 => Net_20,
            main_4 => \UART_DBG:BUART:pollcount_0\);

    \UART_DBG:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:pollcount_0\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => \UART_DBG:BUART:rx_count_2\,
            main_1 => \UART_DBG:BUART:rx_count_1\,
            main_2 => Net_20,
            main_3 => \UART_DBG:BUART:pollcount_0\);

    \UART_DBG:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:rx_status_3\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => \UART_DBG:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_DBG:BUART:rx_state_0\,
            main_2 => \UART_DBG:BUART:rx_bitclk_enable\,
            main_3 => \UART_DBG:BUART:rx_state_3\,
            main_4 => \UART_DBG:BUART:rx_state_2\,
            main_5 => \UART_DBG:BUART:pollcount_1\,
            main_6 => Net_20,
            main_7 => \UART_DBG:BUART:pollcount_0\);

    \UART_DBG:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_DBG:BUART:rx_last\,
            clock_0 => \UART_DBG:Net_9\,
            main_0 => Net_20);

END __DEFAULT__;
