// Seed: 705832398
module module_0 (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    output wand id_5,
    input wand id_6,
    input uwire id_7,
    output wire id_8,
    input tri0 id_9,
    output supply1 id_10,
    output wand id_11,
    input tri1 id_12,
    output tri id_13,
    output uwire id_14
);
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    output wand id_2,
    input tri id_3,
    input tri id_4,
    input wire id_5,
    input uwire id_6,
    input wor id_7,
    input tri0 id_8,
    inout wire id_9,
    input tri id_10,
    inout tri0 id_11,
    input tri id_12,
    input uwire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input wor id_17,
    input wor id_18
);
  assign id_2 = 1;
  and primCall (
      id_2,
      id_14,
      id_6,
      id_0,
      id_12,
      id_13,
      id_3,
      id_20,
      id_10,
      id_15,
      id_8,
      id_11,
      id_7,
      id_18,
      id_9,
      id_4,
      id_17,
      id_5
  );
  assign id_1 = 1;
  wire id_20;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_6,
      id_4,
      id_6,
      id_2,
      id_6,
      id_9,
      id_9,
      id_9,
      id_2,
      id_11,
      id_10,
      id_11,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
