{
  "family": "S6E1A1",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "S6E1A1": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FLASH_IF",
              "base": "0x40000000",
              "irq": 31
            }
          ],
          "registers": {
            "FRWTR": {
              "offset": "0x04",
              "size": 8,
              "description": "Flash Read Wait Register"
            },
            "FSTR": {
              "offset": "0x08",
              "size": 8,
              "description": "Flash Status Register"
            },
            "FSYNDN": {
              "offset": "0x10",
              "size": 8,
              "description": "Flash Sync Down Register"
            },
            "FICR": {
              "offset": "0x20",
              "size": 8,
              "description": "Flash Interrupt Control Register"
            },
            "FISR": {
              "offset": "0x24",
              "size": 8,
              "description": "Flash Interrupt Status Register"
            },
            "FICLR": {
              "offset": "0x28",
              "size": 8,
              "description": "Flash Interrupt Clear Register"
            },
            "CRTRMM": {
              "offset": "0x100",
              "size": 32,
              "description": "CR Trimming Data Mirror Register"
            }
          },
          "bits": {
            "FRWTR": {
              "RWT": {
                "bit": 0,
                "description": "Read Wait Cycle",
                "width": 2
              }
            },
            "FSTR": {
              "PGMS": {
                "bit": 5,
                "description": "Flash Program Status"
              },
              "SERS": {
                "bit": 4,
                "description": "Flash Sector Erase Status"
              },
              "ESPS": {
                "bit": 3,
                "description": "Flash Erase Suspend Status"
              },
              "CERS": {
                "bit": 2,
                "description": "Flash Chip Erase Status"
              },
              "HNG": {
                "bit": 1,
                "description": "Flash Hang Status"
              },
              "RDY": {
                "bit": 0,
                "description": "Flash Ready Status"
              }
            },
            "FSYNDN": {
              "SD": {
                "bit": 0,
                "description": "Sync Down",
                "width": 4
              }
            },
            "FICR": {
              "HANGIE": {
                "bit": 1,
                "description": "HANG Interrupt Enable"
              },
              "RDYIE": {
                "bit": 0,
                "description": "RDY Interrupt Enable"
              }
            },
            "FISR": {
              "HANGIF": {
                "bit": 1,
                "description": "HANG Interrupt Flag"
              },
              "RDYIF": {
                "bit": 0,
                "description": "RDY Interrupt Flag"
              }
            },
            "FICLR": {
              "HANGIC": {
                "bit": 1,
                "description": "HANG Interrupt Clear"
              },
              "RDYIC": {
                "bit": 0,
                "description": "RDY Interrupt Clear"
              }
            },
            "CRTRMM": {
              "TTRMM": {
                "bit": 16,
                "description": "CR Temperature Trimming Data Mirror Bit",
                "width": 5
              },
              "TRMM": {
                "bit": 0,
                "description": "CR Trimming Data Mirror Bit",
                "width": 10
              }
            }
          }
        },
        "UNIQUE": {
          "instances": [
            {
              "name": "UNIQUE_ID",
              "base": "0x40000200"
            }
          ],
          "registers": {
            "UIDR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Unique ID Register 0"
            },
            "UIDR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Unique ID Register 1"
            }
          },
          "bits": {
            "UIDR0": {
              "UID": {
                "bit": 4,
                "description": "Unique ID 27 through Unique ID 0",
                "width": 28
              }
            },
            "UIDR1": {
              "UID": {
                "bit": 0,
                "description": "Unique ID 40 through Unique ID 28",
                "width": 13
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "CLOCK",
              "base": "0x40010000",
              "irq": 0
            }
          ],
          "registers": {
            "SCM_CTL": {
              "offset": "0x00",
              "size": 8,
              "description": "System Clock Mode Control Register"
            },
            "SCM_STR": {
              "offset": "0x04",
              "size": 8,
              "description": "System Clock Mode Status Register"
            },
            "BSC_PSR": {
              "offset": "0x10",
              "size": 8,
              "description": "Base Clock Prescaler Register"
            },
            "APBC0_PSR": {
              "offset": "0x14",
              "size": 8,
              "description": "APB0 Prescaler Register"
            },
            "APBC1_PSR": {
              "offset": "0x18",
              "size": 8,
              "description": "APB1 Prescaler Register"
            },
            "SWC_PSR": {
              "offset": "0x20",
              "size": 8,
              "description": "Software Watchdog Clock Prescaler Register"
            },
            "CSW_TMR": {
              "offset": "0x30",
              "size": 8,
              "description": "Clock Stabilization Wait Time Register"
            },
            "PSW_TMR": {
              "offset": "0x34",
              "size": 8,
              "description": "PLL Clock Stabilization Wait Time Setup Register"
            },
            "PLL_CTL1": {
              "offset": "0x38",
              "size": 8,
              "description": "PLL Control Register 1"
            },
            "PLL_CTL2": {
              "offset": "0x3C",
              "size": 8,
              "description": "PLL Control Register 2"
            },
            "DBWDT_CTL": {
              "offset": "0x54",
              "size": 8,
              "description": "Debug Break Watchdog Timer Control Register"
            },
            "INT_ENR": {
              "offset": "0x60",
              "size": 8,
              "description": "Interrupt Enable Register"
            },
            "INT_STR": {
              "offset": "0x64",
              "size": 8,
              "description": "Interrupt Status Register"
            },
            "INT_CLR": {
              "offset": "0x68",
              "size": 8,
              "description": "Interrupt Clear Register"
            },
            "STB_CTL": {
              "offset": "0x08",
              "size": 32,
              "description": "Standby Mode Control Register"
            },
            "RST_STR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Reset Cause Register"
            },
            "CSV_CTL": {
              "offset": "0x40",
              "size": 16,
              "description": "CSV control register"
            },
            "CSV_STR": {
              "offset": "0x44",
              "size": 8,
              "description": "CSV status register"
            },
            "FCSWH_CTL": {
              "offset": "0x48",
              "size": 16,
              "description": "Frequency detection window setting register"
            },
            "FCSWL_CTL": {
              "offset": "0x4C",
              "size": 16,
              "description": "Frequency detection window setting register"
            },
            "FCSWD_CTL": {
              "offset": "0x50",
              "size": 16,
              "description": "Frequency detection counter register"
            }
          },
          "bits": {
            "SCM_CTL": {
              "RCS": {
                "bit": 5,
                "description": "Master clock switch control bits",
                "width": 3
              },
              "PLLE": {
                "bit": 4,
                "description": "PLL oscillation enable bit"
              },
              "SOSCE": {
                "bit": 3,
                "description": "Sub clock oscillation enable bit"
              },
              "MOSCE": {
                "bit": 1,
                "description": "Main clock oscillation enable bit"
              },
              "HCRE": {
                "bit": 0,
                "description": "High-speed CR clock oscillation enable bit"
              }
            },
            "SCM_STR": {
              "RCM": {
                "bit": 5,
                "description": "Master clock selection bits",
                "width": 3
              },
              "PLRDY": {
                "bit": 4,
                "description": "PLL oscillation stable bit"
              },
              "SORDY": {
                "bit": 3,
                "description": "Sub clock oscillation stable bit"
              },
              "MORDY": {
                "bit": 1,
                "description": "Main clock oscillation stable bit"
              },
              "HCRDY": {
                "bit": 0,
                "description": "High-speed CR clock oscillation stable bit"
              }
            },
            "BSC_PSR": {
              "BSR": {
                "bit": 0,
                "description": "Base clock frequency division ratio setting bits",
                "width": 3
              }
            },
            "APBC0_PSR": {
              "APBC0": {
                "bit": 0,
                "description": "APB0 bus clock frequency division ratio setting bits",
                "width": 2
              }
            },
            "APBC1_PSR": {
              "APBC1EN": {
                "bit": 7,
                "description": "APB1 clock enable bit"
              },
              "APBC1RST": {
                "bit": 4,
                "description": "APB1 bus reset control bit"
              },
              "APBC1": {
                "bit": 0,
                "description": "APB1 bus clock frequency division ratio setting bits",
                "width": 2
              }
            },
            "SWC_PSR": {
              "TESTB": {
                "bit": 7,
                "description": "TEST bit"
              },
              "SWDS": {
                "bit": 0,
                "description": "Software watchdog clock frequency division ratio setting bits",
                "width": 2
              }
            },
            "CSW_TMR": {
              "SOWT": {
                "bit": 4,
                "description": "Sub clock stabilization wait time setup bits",
                "width": 4
              },
              "MOWT": {
                "bit": 0,
                "description": "Main clock stabilization wait time setup bits",
                "width": 4
              }
            },
            "PSW_TMR": {
              "PINC": {
                "bit": 4,
                "description": "PLL input clock select bit"
              },
              "POWT": {
                "bit": 0,
                "description": "Main PLL clock stabilization wait time setup bits",
                "width": 3
              }
            },
            "PLL_CTL1": {
              "PLLK": {
                "bit": 4,
                "description": "PLL input clock frequency division ratio setting bits",
                "width": 4
              },
              "PLLM": {
                "bit": 0,
                "description": "PLL VCO clock frequency division ratio setting bits",
                "width": 4
              }
            },
            "PLL_CTL2": {
              "PLLN": {
                "bit": 0,
                "description": "PLL feedback frequency division ratio setting bits",
                "width": 6
              }
            },
            "DBWDT_CTL": {
              "DPHWBE": {
                "bit": 7,
                "description": "HW-WDG debug mode break bit"
              },
              "DPSWBE": {
                "bit": 5,
                "description": "SW-WDG debug mode break bit"
              }
            },
            "INT_ENR": {
              "FCSE": {
                "bit": 5,
                "description": "Anomalous frequency detection interrupt enable bit"
              },
              "PCSE": {
                "bit": 2,
                "description": "PLL oscillation stabilization wait completion interrupt enable bit"
              },
              "SCSE": {
                "bit": 1,
                "description": "Sub clock oscillation stabilization wait completion interrupt enable bit"
              },
              "MCSE": {
                "bit": 0,
                "description": "Main clock oscillation stabilization wait completion interrupt enable bit"
              }
            },
            "INT_STR": {
              "FCSI": {
                "bit": 5,
                "description": "Anomalous frequency detection interrupt status bit"
              },
              "PCSI": {
                "bit": 2,
                "description": "PLL oscillation stabilization wait completion interrupt status bit"
              },
              "SCSI": {
                "bit": 1,
                "description": "Sub clock oscillation stabilization wait completion interrupt status bit"
              },
              "MCSI": {
                "bit": 0,
                "description": "Main clock oscillation stabilization wait completion interrupt status bit"
              }
            },
            "INT_CLR": {
              "FCSC": {
                "bit": 5,
                "description": "Anomalous frequency detection interrupt factor clear bit"
              },
              "PCSC": {
                "bit": 2,
                "description": "PLL oscillation stabilization wait completion interrupt factor clear bit"
              },
              "SCSC": {
                "bit": 1,
                "description": "Sub clock oscillation stabilization wait completion interrupt factor clear bit"
              },
              "MCSC": {
                "bit": 0,
                "description": "Main clock oscillation stabilization wait completion interrupt factor clear bit"
              }
            },
            "STB_CTL": {
              "KEY": {
                "bit": 16,
                "description": "Standby mode control write control bits",
                "width": 16
              },
              "SPL": {
                "bit": 4,
                "description": "Standby pin level setting bit"
              },
              "DSTM": {
                "bit": 2,
                "description": "Deep standby mode select bit"
              },
              "STM": {
                "bit": 0,
                "description": "Standby mode selection bits",
                "width": 2
              }
            },
            "RST_STR": {
              "SRST": {
                "bit": 8,
                "description": "Software reset flag"
              },
              "FCSR": {
                "bit": 7,
                "description": "Flag for anomalous frequency detection reset"
              },
              "CSVR": {
                "bit": 6,
                "description": "Clock failure detection reset flag"
              },
              "HWDT": {
                "bit": 5,
                "description": "Hardware watchdog reset flag"
              },
              "SWDT": {
                "bit": 4,
                "description": "Software watchdog reset flag"
              },
              "INITX": {
                "bit": 1,
                "description": "INITX pin input reset flag"
              },
              "PONR": {
                "bit": 0,
                "description": "Power-on reset/low-voltage detection reset flag"
              }
            },
            "CSV_CTL": {
              "FCD": {
                "bit": 12,
                "description": "FCS count cycle setting bits",
                "width": 3
              },
              "FCSRE": {
                "bit": 9,
                "description": "FCS reset output enable bit"
              },
              "FCSDE": {
                "bit": 8,
                "description": "FCS function enable bit"
              },
              "SCSVE": {
                "bit": 1,
                "description": "Sub CSV function enable bit"
              },
              "MCSVE": {
                "bit": 0,
                "description": "Main CSV function enable bit"
              }
            },
            "CSV_STR": {
              "SCMF": {
                "bit": 1,
                "description": "Sub clock failure detection flag"
              },
              "MCMF": {
                "bit": 0,
                "description": "Main clock failure detection flag"
              }
            },
            "FCSWH_CTL": {
              "FWH": {
                "bit": 0,
                "description": "Frequency detection window setting bits (Upper)",
                "width": 16
              }
            },
            "FCSWL_CTL": {
              "FWL": {
                "bit": 0,
                "description": "Frequency detection window setting bits (Lower)",
                "width": 16
              }
            },
            "FCSWD_CTL": {
              "FWD": {
                "bit": 0,
                "description": "Frequency detection count data",
                "width": 16
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "HWWDT",
              "base": "0x40011000"
            },
            {
              "name": "SWWDT",
              "base": "0x40012000",
              "irq": 1
            }
          ],
          "registers": {
            "WDG_LDR": {
              "offset": "0x00",
              "size": 32,
              "description": "Hardware Watchdog Timer Load Register"
            },
            "WDG_VLR": {
              "offset": "0x04",
              "size": 32,
              "description": "Hardware Watchdog Timer Value Register"
            },
            "WDG_CTL": {
              "offset": "0x08",
              "size": 8,
              "description": "Hardware Watchdog Timer Control Register"
            },
            "WDG_ICL": {
              "offset": "0x0C",
              "size": 8,
              "description": "Hardware Watchdog Timer Clear Register"
            },
            "WDG_RIS": {
              "offset": "0x10",
              "size": 8,
              "description": "Hardware Watchdog Timer Interrupt Status Register"
            },
            "WDG_LCK": {
              "offset": "0xC00",
              "size": 32,
              "description": "Hardware Watchdog Timer Lock Register"
            }
          },
          "bits": {
            "WDG_CTL": {
              "RESEN": {
                "bit": 1,
                "description": "Hardware watchdog reset enable bit"
              },
              "INTEN": {
                "bit": 0,
                "description": "Hardware watchdog interrupt and counter enable bit"
              }
            },
            "WDG_RIS": {
              "RIS": {
                "bit": 0,
                "description": "Hardware watchdog interrupt status bit"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "DTIM",
              "base": "0x40015000",
              "irq": 6
            }
          ],
          "registers": {
            "TIMER1LOAD": {
              "offset": "0x00",
              "size": 32,
              "description": "Load Register"
            },
            "TIMER1VALUE": {
              "offset": "0x04",
              "size": 32,
              "description": "Value Register"
            },
            "TIMER1CONTROL": {
              "offset": "0x08",
              "size": 32,
              "description": "Control Register"
            },
            "TIMER1INTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Clear Register"
            },
            "TIMER1RIS": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "TIMER1MIS": {
              "offset": "0x14",
              "size": 32,
              "description": "Masked Interrupt Status Register"
            },
            "TIMER1BGLOAD": {
              "offset": "0x18",
              "size": 32,
              "description": "Background Load Register"
            },
            "TIMER2LOAD": {
              "offset": "0x20",
              "size": 32,
              "description": "Load Register"
            },
            "TIMER2VALUE": {
              "offset": "0x24",
              "size": 32,
              "description": "Value Register"
            },
            "TIMER2CONTROL": {
              "offset": "0x28",
              "size": 32,
              "description": "Control Register"
            },
            "TIMER2INTCLR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Interrupt Clear Register"
            },
            "TIMER2RIS": {
              "offset": "0x30",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "TIMER2MIS": {
              "offset": "0x34",
              "size": 32,
              "description": "Masked Interrupt Status Register"
            },
            "TIMER2BGLOAD": {
              "offset": "0x38",
              "size": 32,
              "description": "Background Load Register"
            }
          },
          "bits": {
            "TIMER1CONTROL": {
              "TimerEn": {
                "bit": 7,
                "description": "Enable bit"
              },
              "TimerMode": {
                "bit": 6,
                "description": "Mode bit"
              },
              "IntEnable": {
                "bit": 5,
                "description": "Interrupt enable bit"
              },
              "TimerPre": {
                "bit": 2,
                "description": "Prescale bits",
                "width": 2
              },
              "TimerSize": {
                "bit": 1,
                "description": "Counter size bit"
              },
              "OneShot": {
                "bit": 0,
                "description": "One-shot mode bit"
              }
            },
            "TIMER1RIS": {
              "TIMER1RIS": {
                "bit": 0,
                "description": "Interrupt Status Register bit"
              }
            },
            "TIMER1MIS": {
              "TIMER1MIS": {
                "bit": 0,
                "description": "Masked Interrupt Status bit"
              }
            }
          }
        },
        "MFT0": {
          "instances": [
            {
              "name": "MFT0",
              "base": "0x40020000",
              "irq": 3
            }
          ],
          "registers": {
            "FRT_TCCP0": {
              "offset": "0x142",
              "size": 16,
              "description": "FRT-ch.0 Cycle Setting Register"
            },
            "FRT_TCDT0": {
              "offset": "0x146",
              "size": 16,
              "description": "FRT-ch.0 Count Value Register"
            },
            "FRT_TCSA0": {
              "offset": "0x148",
              "size": 16,
              "description": "FRT-ch.0 Control Register A"
            },
            "FRT_TCSC0": {
              "offset": "0x14A",
              "size": 16,
              "description": "FRT-ch.0 Control Register C"
            },
            "FRT_TCCP1": {
              "offset": "0x14E",
              "size": 32,
              "description": "FRT-ch.1 Cycle Setting Register"
            },
            "FRT_TCDT1": {
              "offset": "0x152",
              "size": 32,
              "description": "FRT-ch.1 Count Value Register"
            },
            "FRT_TCSA1": {
              "offset": "0x154",
              "size": 32,
              "description": "FRT-ch.1 Control Register A"
            },
            "FRT_TCSC1": {
              "offset": "0x156",
              "size": 32,
              "description": "FRT-ch.1 Control Register C"
            },
            "FRT_TCCP2": {
              "offset": "0x15A",
              "size": 32,
              "description": "FRT-ch.2 Cycle Setting Register"
            },
            "FRT_TCDT2": {
              "offset": "0x15E",
              "size": 32,
              "description": "FRT-ch.2 Count Value Register"
            },
            "FRT_TCSA2": {
              "offset": "0x160",
              "size": 32,
              "description": "FRT-ch.2 Control Register A"
            },
            "FRT_TCSC2": {
              "offset": "0x162",
              "size": 32,
              "description": "FRT-ch.2 Control Register C"
            },
            "FRT_TCAL": {
              "offset": "0x164",
              "size": 32,
              "description": "FRT Simultaneous Start Control Register"
            },
            "OCU_OCCP0": {
              "offset": "0x102",
              "size": 16,
              "description": "OCU ch.0 Compare Value Store Register"
            },
            "OCU_OCCP1": {
              "offset": "0x106",
              "size": 32,
              "description": "OCU ch.1 Compare Value Store Register"
            },
            "OCU_OCCP2": {
              "offset": "0x10A",
              "size": 32,
              "description": "OCU ch.2 Compare Value Store Register"
            },
            "OCU_OCCP3": {
              "offset": "0x10E",
              "size": 32,
              "description": "OCU ch.3 Compare Value Store Register"
            },
            "OCU_OCCP4": {
              "offset": "0x112",
              "size": 32,
              "description": "OCU ch.4 Compare Value Store Register"
            },
            "OCU_OCCP5": {
              "offset": "0x116",
              "size": 32,
              "description": "OCU ch.5 Compare Value Store Register"
            },
            "OCU_OCSA10": {
              "offset": "0x118",
              "size": 8,
              "description": "OCU ch.0/1 Control Register A"
            },
            "OCU_OCSB10": {
              "offset": "0x119",
              "size": 8,
              "description": "OCU ch.0/1 Control Register B"
            },
            "OCU_OCSD10": {
              "offset": "0x11A",
              "size": 8,
              "description": "OCU ch.0/1 Control Register D"
            },
            "OCU_OCSA32": {
              "offset": "0x11C",
              "size": 32,
              "description": "OCU ch.2/3 Control Register A"
            },
            "OCU_OCSB32": {
              "offset": "0x11D",
              "size": 32,
              "description": "OCU ch.2/3 Control Register B"
            },
            "OCU_OCSD32": {
              "offset": "0x11E",
              "size": 32,
              "description": "OCU ch.2/3 Control Register D"
            },
            "OCU_OCSA54": {
              "offset": "0x120",
              "size": 32,
              "description": "OCU ch.4/5 Control Register A"
            },
            "OCU_OCSB54": {
              "offset": "0x121",
              "size": 32,
              "description": "OCU ch.4/5 Control Register B"
            },
            "OCU_OCSD54": {
              "offset": "0x122",
              "size": 32,
              "description": "OCU ch.4/5 Control Register D"
            },
            "OCU_OCSC": {
              "offset": "0x125",
              "size": 8,
              "description": "OCU Control Register C"
            },
            "OCU_OCSE0": {
              "offset": "0x128",
              "size": 16,
              "description": "OCU ch.0 Control Register E"
            },
            "OCU_OCSE1": {
              "offset": "0x12C",
              "size": 32,
              "description": "OCU ch.1 Control Register E"
            },
            "OCU_OCSE2": {
              "offset": "0x130",
              "size": 32,
              "description": "OCU ch.2 Control Register E"
            },
            "OCU_OCSE3": {
              "offset": "0x134",
              "size": 32,
              "description": "OCU ch.3 Control Register E"
            },
            "OCU_OCSE4": {
              "offset": "0x138",
              "size": 32,
              "description": "OCU ch.4 Control Register E"
            },
            "OCU_OCSE5": {
              "offset": "0x13C",
              "size": 32,
              "description": "OCU ch.5 Control Register E"
            },
            "OCU_OCFS10": {
              "offset": "0x168",
              "size": 8,
              "description": "OCU ch.0/1 Connecting FRT Select Register"
            },
            "OCU_OCFS32": {
              "offset": "0x169",
              "size": 32,
              "description": "OCU ch.2/3 Connecting FRT Select Register"
            },
            "OCU_OCFS54": {
              "offset": "0x16A",
              "size": 32,
              "description": "OCU ch.4/5 Connecting FRT Select Register"
            },
            "WFG_WFTF10": {
              "offset": "0x18E",
              "size": 16,
              "description": "Pulse Counter Value Register for WFG ch.0/1"
            },
            "WFG_WFTA10": {
              "offset": "0x190",
              "size": 16,
              "description": "WFG Timer Value Register for WFG ch.0/1"
            },
            "WFG_WFTB10": {
              "offset": "0x192",
              "size": 16,
              "description": "WFG Timer Value Register for WFG ch.0/1"
            },
            "WFG_WFTF32": {
              "offset": "0x196",
              "size": 16,
              "description": "Pulse Counter Value Register for WFG ch.2/3"
            },
            "WFG_WFTA32": {
              "offset": "0x198",
              "size": 16,
              "description": "WFG Timer Value Register for WFG ch.2/3"
            },
            "WFG_WFTB32": {
              "offset": "0x19A",
              "size": 16,
              "description": "WFG Timer Value Register for WFG ch.2/3"
            },
            "WFG_WFTF54": {
              "offset": "0x19E",
              "size": 16,
              "description": "Pulse Counter Value Register for WFG ch.4/5"
            },
            "WFG_WFTA54": {
              "offset": "0x1A0",
              "size": 16,
              "description": "WFG Timer Value Register for WFG ch.4/5"
            },
            "WFG_WFTB54": {
              "offset": "0x1A2",
              "size": 16,
              "description": "WFG Timer Value Register for WFG ch.4/5"
            },
            "WFG_WFSA10": {
              "offset": "0x1A4",
              "size": 16,
              "description": "WFG Control Register A for WFG ch.0/1"
            },
            "WFG_WFSA32": {
              "offset": "0x1A8",
              "size": 32,
              "description": "WFG Control Register A for WFG ch.2/3"
            },
            "WFG_WFSA54": {
              "offset": "0x1AC",
              "size": 32,
              "description": "WFG Control Register A for WFG ch.4/5"
            },
            "WFG_WFIR": {
              "offset": "0x1B0",
              "size": 16,
              "description": "WFG Interrupt Control Register"
            },
            "WFG_NZCL": {
              "offset": "0x1B4",
              "size": 16,
              "description": "NZCL Control Register"
            },
            "ICU_ICFS10": {
              "offset": "0x16C",
              "size": 8,
              "description": "ICU ch.0/1 Connecting FRT Select Register"
            },
            "ICU_ICFS32": {
              "offset": "0x16D",
              "size": 32,
              "description": "ICU ch.2/3 Connecting FRT Select Register"
            },
            "ICU_ICCP0": {
              "offset": "0x176",
              "size": 16,
              "description": "ICU-ch.0 Capture Value Store Register"
            },
            "ICU_ICCP1": {
              "offset": "0x17A",
              "size": 32,
              "description": "ICU-ch.1 Capture Value Store Register"
            },
            "ICU_ICCP2": {
              "offset": "0x17E",
              "size": 32,
              "description": "ICU-ch.2 Capture Value Store Register"
            },
            "ICU_ICCP3": {
              "offset": "0x182",
              "size": 32,
              "description": "ICU-ch.3 Capture Value Store Register"
            },
            "ICU_ICSA10": {
              "offset": "0x184",
              "size": 8,
              "description": "ICU ch.0/1 Control Register A"
            },
            "ICU_ICSB10": {
              "offset": "0x185",
              "size": 8,
              "description": "ICU ch.0/1 Control Register B"
            },
            "ICU_ICSA32": {
              "offset": "0x188",
              "size": 32,
              "description": "ICU ch.2/3 Control Register A"
            },
            "ICU_ICSB32": {
              "offset": "0x189",
              "size": 32,
              "description": "ICU ch.2/3 Control Register B"
            },
            "ADCMP_ACFS10": {
              "offset": "0x170",
              "size": 8,
              "description": "ADCMP ch.0/1 Connecting FRT Select Register"
            },
            "ADCMP_ACFS32": {
              "offset": "0x171",
              "size": 32,
              "description": "ADCMP ch.2/3 Connecting FRT Select Register"
            },
            "ADCMP_ACFS54": {
              "offset": "0x172",
              "size": 32,
              "description": "ADCMP ch.4/5 Connecting FRT Select Register"
            },
            "ADCMP_ACMP0": {
              "offset": "0x1BA",
              "size": 16,
              "description": "ADCMP ch.0 Compare Value Store Register"
            },
            "ADCMP_ACMP1": {
              "offset": "0x1BE",
              "size": 32,
              "description": "ADCMP ch.1 Compare Value Store Register"
            },
            "ADCMP_ACMP2": {
              "offset": "0x1C2",
              "size": 32,
              "description": "ADCMP ch.2 Compare Value Store Register"
            },
            "ADCMP_ACMP3": {
              "offset": "0x1C6",
              "size": 32,
              "description": "ADCMP ch.3 Compare Value Store Register"
            },
            "ADCMP_ACMP4": {
              "offset": "0x1CA",
              "size": 32,
              "description": "ADCMP ch.4 Compare Value Store Register"
            },
            "ADCMP_ACMP5": {
              "offset": "0x1CE",
              "size": 32,
              "description": "ADCMP ch.5 Compare Value Store Register"
            },
            "ADCMP_ACSA": {
              "offset": "0x1D0",
              "size": 16,
              "description": "ADCMP Control Register A"
            },
            "ADCMP_ACSC0": {
              "offset": "0x1D4",
              "size": 8,
              "description": "ADCMP ch.0 Control Register C"
            },
            "ADCMP_ACSD0": {
              "offset": "0x1D5",
              "size": 8,
              "description": "ADCMP ch.0 Control Register D"
            },
            "ADCMP_ACSC1": {
              "offset": "0x1D8",
              "size": 32,
              "description": "ADCMP ch.1 Control Register C"
            },
            "ADCMP_ACSD1": {
              "offset": "0x1D9",
              "size": 32,
              "description": "ADCMP ch.1 Control Register D"
            },
            "ADCMP_ACSC2": {
              "offset": "0x1DC",
              "size": 32,
              "description": "ADCMP ch.2 Control Register C"
            },
            "ADCMP_ACSD2": {
              "offset": "0x1DD",
              "size": 32,
              "description": "ADCMP ch.2 Control Register D"
            },
            "ADCMP_ACSC3": {
              "offset": "0x1E0",
              "size": 32,
              "description": "ADCMP ch.3 Control Register C"
            },
            "ADCMP_ACSD3": {
              "offset": "0x1E1",
              "size": 32,
              "description": "ADCMP ch.3 Control Register D"
            },
            "ADCMP_ACSC4": {
              "offset": "0x1E4",
              "size": 32,
              "description": "ADCMP ch.4 Control Register C"
            },
            "ADCMP_ACSD4": {
              "offset": "0x1E5",
              "size": 32,
              "description": "ADCMP ch.4 Control Register D"
            },
            "ADCMP_ACSC5": {
              "offset": "0x1E8",
              "size": 32,
              "description": "ADCMP ch.5 Control Register C"
            },
            "ADCMP_ACSD5": {
              "offset": "0x1E9",
              "size": 32,
              "description": "ADCMP ch.5 Control Register D"
            }
          },
          "bits": {
            "FRT_TCSA0": {
              "ECKE": {
                "bit": 15,
                "description": "Uses an external input clock (FRCK) as FRT's count clock"
              },
              "IRQZF": {
                "bit": 14,
                "description": "Zero interrupt flag"
              },
              "IRQZE": {
                "bit": 13,
                "description": "Generates interrupt@ when \"1\" is set to TCSA.IRQZF"
              },
              "ICLR": {
                "bit": 9,
                "description": "Interrupt flag"
              },
              "ICRE": {
                "bit": 8,
                "description": "Generates interrupt when \"1\" is set to TCSA.ICLR"
              },
              "BFE": {
                "bit": 7,
                "description": "Enables TCCP's buffer function"
              },
              "STOP": {
                "bit": 6,
                "description": "Puts FRT in stopping state"
              },
              "MODE": {
                "bit": 5,
                "description": "FRT's count mode"
              },
              "SCLR": {
                "bit": 4,
                "description": "FRT operation state initialization request"
              },
              "CLK": {
                "bit": 0,
                "description": "FRT clock cycle",
                "width": 4
              }
            },
            "FRT_TCSC0": {
              "MSPC": {
                "bit": 12,
                "description": "Reads the current counter value from a Peak value detection mask counter",
                "width": 4
              },
              "MSZC": {
                "bit": 8,
                "description": "Reads the current counter value from a Zero value detection mask counter",
                "width": 4
              },
              "MSPI": {
                "bit": 4,
                "description": "Sets the number of masked Peak value detections",
                "width": 4
              },
              "MSZI": {
                "bit": 0,
                "description": "Sets the number of masked Zero value detections",
                "width": 4
              }
            },
            "FRT_TCAL": {
              "SCLR22": {
                "bit": 24,
                "description": "Mirror register of the SCLR bit located in TCSA2 register of MFT-unit2"
              },
              "SCLR21": {
                "bit": 23,
                "description": "Mirror register of the SCLR bit located in TCSA1 register of MFT-unit2"
              },
              "SCLR20": {
                "bit": 22,
                "description": "Mirror register of the SCLR bit located in TCSA0 register of MFT-unit2"
              },
              "SCLR12": {
                "bit": 21,
                "description": "Mirror register of the SCLR bit located in TCSA2 register of MFT-unit1"
              },
              "SCLR11": {
                "bit": 20,
                "description": "Mirror register of the SCLR bit located in TCSA1 register of MFT-unit1"
              },
              "SCLR10": {
                "bit": 19,
                "description": "Mirror register of the SCLR bit located in TCSA0 register of MFT-unit1"
              },
              "SCLR02": {
                "bit": 18,
                "description": "Mirror register of the SCLR bit located in TCSA2 register of MFT-unit0"
              },
              "SCLR01": {
                "bit": 17,
                "description": "Mirror register of the SCLR bit located in TCSA1 register of MFT-unit0"
              },
              "SCLR00": {
                "bit": 16,
                "description": "Mirror register of the SCLR bit located in TCSA0 register of MFT-unit0"
              },
              "STOP22": {
                "bit": 8,
                "description": "Mirror register of the STOP bit located in TCSA2 register of MFT-unit2"
              },
              "STOP21": {
                "bit": 7,
                "description": "Mirror register of the STOP bit located in TCSA1 register of MFT-unit2"
              },
              "STOP20": {
                "bit": 6,
                "description": "Mirror register of the STOP bit located in TCSA0 register of MFT-unit2"
              },
              "STOP12": {
                "bit": 5,
                "description": "Mirror register of the STOP bit located in TCSA2 register of MFT-unit1"
              },
              "STOP11": {
                "bit": 4,
                "description": "Mirror register of the STOP bit located in TCSA1 register of MFT-unit1"
              },
              "STOP10": {
                "bit": 3,
                "description": "Mirror register of the STOP bit located in TCSA0 register of MFT-unit1"
              },
              "STOP02": {
                "bit": 2,
                "description": "Mirror register of the STOP bit located in TCSA2 register of MFT-unit0"
              },
              "STOP01": {
                "bit": 1,
                "description": "Mirror register of the STOP bit located in TCSA1 register of MFT-unit0"
              },
              "STOP00": {
                "bit": 0,
                "description": "Mirror register of the STOP bit located in TCSA0 register of MFT-unit0"
              }
            },
            "OCU_OCSA10": {
              "IOP1": {
                "bit": 7,
                "description": "Indicates that a match has already been detected between FRT's count value and OCCP(1) value at OCU ch.(1)."
              },
              "IOP0": {
                "bit": 6,
                "description": "Indicates that a match has already been detected between FRT's count value and OCCP(0) value at OCU ch.(0)."
              },
              "IOE1": {
                "bit": 5,
                "description": "Generates interrupt@ when \"1\" is set to OCSA.IOP1"
              },
              "IOE0": {
                "bit": 4,
                "description": "Generates interrupt@ when \"1\" is set to OCSA.IOP0"
              },
              "CST1": {
                "bit": 1,
                "description": "Enables the operation of OCU ch.(1)"
              },
              "CST0": {
                "bit": 0,
                "description": "Enables the operation of OCU ch.(0)"
              }
            },
            "OCU_OCSB10": {
              "FM4": {
                "bit": 7,
                "description": "Selects FM4 mode for operating mode"
              },
              "CMOD": {
                "bit": 4,
                "description": "Selects OCU's operation mode in combination with OCSC.MOD0 to MOD5"
              },
              "OTD1": {
                "bit": 1,
                "description": "Indicates that the RT(1) output pin is in the High-level output state."
              },
              "OTD0": {
                "bit": 0,
                "description": "Indicates that the RT(0) output pin is in the High-level output state."
              }
            },
            "OCU_OCSD10": {
              "OCSE1BUFE": {
                "bit": 6,
                "description": "Enable buffer register function of OCSE(1)",
                "width": 2
              },
              "OCSE0BUFE": {
                "bit": 4,
                "description": "Enable buffer register function of OCSE(0)",
                "width": 2
              },
              "OCCP1BUFE": {
                "bit": 2,
                "description": "Enable buffer register function of OCCP(1)",
                "width": 2
              },
              "OCCP0BUFE": {
                "bit": 0,
                "description": "Enable buffer register function of OCCP(0)",
                "width": 2
              }
            },
            "OCU_OCSC": {
              "MOD5": {
                "bit": 5,
                "description": "OCSC.MOD4 and OCSC.MOD5 determine the operation mode of OCU ch.4/ch.5 in combination with OCSB54.CMOD"
              },
              "MOD4": {
                "bit": 4,
                "description": "OCSC.MOD4 and OCSC.MOD5 determine the operation mode of OCU ch.4/ch.5 in combination with OCSB54.CMOD"
              },
              "MOD3": {
                "bit": 3,
                "description": "OCSC.MOD2 and OCSC.MOD3 determine the operation mode of OCU ch.2/ch.3 in combination with OCSB32.CMOD"
              },
              "MOD2": {
                "bit": 2,
                "description": "OCSC.MOD2 and OCSC.MOD3 determine the operation mode of OCU ch.2/ch.3 in combination with OCSB32.CMOD"
              },
              "MOD1": {
                "bit": 1,
                "description": "OCSC.MOD0 and OCSC.MOD1 determine the operation mode of OCU ch.0/ch.1 in combination with OCSB10.CMOD"
              },
              "MOD0": {
                "bit": 0,
                "description": "OCSC.MOD0 and OCSC.MOD1 determine the operation mode of OCU ch.0/ch.1 in combination with OCSB10.CMOD"
              }
            },
            "OCU_OCSE0": {
              "OCSE": {
                "bit": 0,
                "description": "Specify the setting conditions of the OCU's matching detection register (IOP0)",
                "width": 16
              }
            },
            "OCU_OCSE1": {
              "OCSE": {
                "bit": 0,
                "description": "Specify the setting conditions of the OCU's matching detection register (IOP0/IOP1)",
                "width": 32
              }
            },
            "OCU_OCFS10": {
              "FSO1": {
                "bit": 4,
                "description": "Connects FRT ch.x to OCU ch.1",
                "width": 4
              },
              "FSO0": {
                "bit": 0,
                "description": "Connects FRT ch.x to OCU ch.0",
                "width": 4
              }
            },
            "WFG_WFSA10": {
              "DMOD": {
                "bit": 12,
                "description": "Specifies polarity for RTO(0) and RTO(1) signal outputs",
                "width": 2
              },
              "PGEN": {
                "bit": 10,
                "description": "Specifies how to reflect the CH_PPG signal for each channel of the WFG",
                "width": 2
              },
              "PSEL": {
                "bit": 8,
                "description": "Select the PPG timer unit to be used for each channel of the WFG",
                "width": 2
              },
              "GTEN": {
                "bit": 6,
                "description": "Selects the output conditions for the CH_GATE output signal of the WFG",
                "width": 2
              },
              "TMD": {
                "bit": 3,
                "description": "Select the WFG's operation mode",
                "width": 3
              },
              "DCK": {
                "bit": 0,
                "description": "Set the count clock cycle for the WFG timer and Pulse counter",
                "width": 3
              }
            },
            "WFG_WFIR": {
              "TMIS54": {
                "bit": 15,
                "description": "Stops the WFG54 reload timer and clears TMIF54"
              },
              "TMIE54": {
                "bit": 14,
                "description": "Starts WFG54 reload timer and checks the operation state of it"
              },
              "TMIC54": {
                "bit": 13,
                "description": "Clears TIMF54 bit"
              },
              "TMIF54": {
                "bit": 12,
                "description": "Detects the event of WFG54 reload timer interrupt occurrence"
              },
              "TMIS32": {
                "bit": 11,
                "description": "Stops the WFG32 reload timer and clears TMIF32"
              },
              "TMIE32": {
                "bit": 10,
                "description": "Starts WFG32 reload timer and checks the operation state of it"
              },
              "TMIC32": {
                "bit": 9,
                "description": "Clears TIMF32 bit"
              },
              "TMIF32": {
                "bit": 8,
                "description": "Detects the event of WFG32 reload timer interrupt occurrence"
              },
              "TMIS10": {
                "bit": 7,
                "description": "Stops the WFG10 reload timer and clears TMIF10"
              },
              "TMIE10": {
                "bit": 6,
                "description": "Starts WFG10 reload timer and checks the operation state of it"
              },
              "TMIC10": {
                "bit": 5,
                "description": "Clears TIMF10 bit"
              },
              "TMIF10": {
                "bit": 4,
                "description": "Detects the event of WFG10 reload timer interrupt occurrence"
              },
              "DTICB": {
                "bit": 3,
                "description": "Clears DTIFB bit"
              },
              "DTIFB": {
                "bit": 2,
                "description": "Detects DTTIX signal input via analog noise filter"
              },
              "DTICA": {
                "bit": 1,
                "description": "Clears the DTIFA interrupt flag"
              },
              "DTIFA": {
                "bit": 0,
                "description": "Detects the event of DTTIX signal input via digital noise-canceller"
              }
            },
            "WFG_NZCL": {
              "WIM54": {
                "bit": 14,
                "description": "Selects whether a WFG54 reload timer interrupt is masked when the WFIR.TMIF54 flag is set"
              },
              "WIM32": {
                "bit": 13,
                "description": "Selects whether a WFG32 reload timer interrupt is masked when the WFIR.TMIF32 flag is set"
              },
              "WIM10": {
                "bit": 12,
                "description": "Selects whether a WFG10 reload timer interrupt is masked when the WFIR.TMIF10 flag is set"
              },
              "DIMB": {
                "bit": 9,
                "description": "Selects whether a DTIF interrupt is masked when the WFIR.TIFDTIFB flag is set"
              },
              "DIMA": {
                "bit": 8,
                "description": "Selects whether a DTIF interrupt is masked when the WFIR.DTIFA flag is set"
              },
              "DTIEB": {
                "bit": 5,
                "description": "Selects whether to set the WFIR.DTIFB flag for the path from the DTTIX pin for input signal to an analog noise filter"
              },
              "SDTI": {
                "bit": 4,
                "description": "Sets the WFIR.DTIFA register by writing to the register from the CPU"
              },
              "NWS": {
                "bit": 1,
                "description": "Set the noise-canceling width for a digital noise-canceller",
                "width": 3
              },
              "DTIEA": {
                "bit": 0,
                "description": "Selects whether the WFIR.DTIFA register is set for the path via digital noise filter from the DTTIX input pin"
              }
            },
            "ICU_ICFS10": {
              "FSI1": {
                "bit": 4,
                "description": "Connects FRT ch.x to ICU ch.(1)",
                "width": 4
              },
              "FSI0": {
                "bit": 0,
                "description": "Connects FRT ch.x to ICU ch.(0)",
                "width": 4
              }
            },
            "ICU_ICSA10": {
              "ICP1": {
                "bit": 7,
                "description": "Indicates that a valid edge has been detected at ICU ch.(1) and the capture operation has been performed"
              },
              "ICP0": {
                "bit": 6,
                "description": "Indicates that a valid edge has been detected at ICU ch.(0) and the capture operation has been performed"
              },
              "ICE1": {
                "bit": 5,
                "description": "Generates interrupt@ when \"1\" is set to ICSA.ICP1."
              },
              "ICE0": {
                "bit": 4,
                "description": "Generates interrupt@ when \"1\" is set to ICSA.ICP0."
              },
              "EG1": {
                "bit": 2,
                "description": "Enables/disables the operation of ICU-ch.(1) and selects a valid edge(s)",
                "width": 2
              },
              "EG0": {
                "bit": 0,
                "description": "Enables/disables the operation of ICU-ch.(0) and selects a valid edge(s)",
                "width": 2
              }
            },
            "ICU_ICSB10": {
              "IEI1": {
                "bit": 1,
                "description": "Indicates the latest valid edge of ICU ch.(1)"
              },
              "IEI0": {
                "bit": 0,
                "description": "Indicates the latest valid edge of ICU ch.(0)"
              }
            },
            "ADCMP_ACFS10": {
              "FSA1": {
                "bit": 4,
                "description": "Specify the FRT to be connected to ADCMP ch.(1)",
                "width": 4
              },
              "FSA0": {
                "bit": 0,
                "description": "Specify the FRT to be connected to ADCMP ch.(0)",
                "width": 4
              }
            },
            "ADCMP_ACMP0": {
              "ACMP": {
                "bit": 0,
                "description": "Specifies an AD conversion start time",
                "width": 16
              }
            },
            "ADCMP_ACSA": {
              "SEL54": {
                "bit": 12,
                "description": "Selects compatible operation of ADCMP ch.5 and ch.4 with FM3 Family products",
                "width": 2
              },
              "SEL32": {
                "bit": 10,
                "description": "Selects compatible operation of ADCMP ch.3 and ch.2 with FM3 Family products",
                "width": 2
              },
              "SEL10": {
                "bit": 8,
                "description": "Selects compatible operation of ADCMP ch.1 and ch.0 with FM3 Family products",
                "width": 2
              },
              "CE54": {
                "bit": 4,
                "description": "Enables/disables compatibility of ADCMP ch.5 and ch.4 with FM3 Family products",
                "width": 2
              },
              "CE32": {
                "bit": 2,
                "description": "Enables/disables compatibility of ADCMP ch.3 and ch.2 with FM3 Family products",
                "width": 2
              },
              "CE10": {
                "bit": 0,
                "description": "Enables/disables compatibility of ADCMP ch.1 and ch.0 with FM3 Family products",
                "width": 2
              }
            },
            "ADCMP_ACSC0": {
              "ADSEL": {
                "bit": 2,
                "description": "Specify the destinations of ADC start signals that are output by ADCMP",
                "width": 3
              },
              "BUFE": {
                "bit": 0,
                "description": "Select enable/disable and transfer timing for buffer function of the ACMP register",
                "width": 2
              }
            },
            "ADCMP_ACSD0": {
              "ZE": {
                "bit": 7,
                "description": "Enables/disables the operation of the ADCMP when the FRT is \"0x0000\""
              },
              "UE": {
                "bit": 6,
                "description": "Enables/disables the operation of the ADCMP that is counting up for the connected FRT"
              },
              "PE": {
                "bit": 5,
                "description": "Enables/disables the operation of the ADCMP that is counting down at the Peak value of the connected FRT"
              },
              "DE": {
                "bit": 4,
                "description": "Enables/disables the operation of the ADCMP that is counting down for the connected FRT"
              },
              "OCUS": {
                "bit": 1,
                "description": "Selects the OCU OCCP register that will become the start for offset start"
              },
              "AMOD": {
                "bit": 0,
                "description": "Selects operation mode for ADCMP"
              }
            }
          }
        },
        "MFT": {
          "instances": [
            {
              "name": "MFT_PPG",
              "base": "0x40024000",
              "irq": 23
            }
          ],
          "registers": {
            "TTCR0": {
              "offset": "0x00",
              "size": 16,
              "description": "PPG Start Trigger Control Register 0"
            },
            "TTCR1": {
              "offset": "0x20",
              "size": 16,
              "description": "PPG Start Trigger Control Register 1"
            },
            "TTCR2": {
              "offset": "0x40",
              "size": 16,
              "description": "PPG Start Trigger Control Register 2"
            },
            "COMP0": {
              "offset": "0x09",
              "size": 8,
              "description": "PPG Compare Register 0"
            },
            "COMP2": {
              "offset": "0x0C",
              "size": 8,
              "description": "PPG Compare Register 2"
            },
            "COMP4": {
              "offset": "0x11",
              "size": 32,
              "description": "PPG Compare Register 4"
            },
            "COMP6": {
              "offset": "0x14",
              "size": 32,
              "description": "PPG Compare Register 6"
            },
            "COMP1": {
              "offset": "0x29",
              "size": 32,
              "description": "PPG Compare Register 1"
            },
            "COMP3": {
              "offset": "0x2C",
              "size": 32,
              "description": "PPG Compare Register 3"
            },
            "COMP5": {
              "offset": "0x31",
              "size": 32,
              "description": "PPG Compare Register 5"
            },
            "COMP7": {
              "offset": "0x34",
              "size": 32,
              "description": "PPG Compare Register 7"
            },
            "COMP8": {
              "offset": "0x49",
              "size": 32,
              "description": "PPG Compare Register 8"
            },
            "COMP10": {
              "offset": "0x4C",
              "size": 32,
              "description": "PPG Compare Register 10"
            },
            "COMP12": {
              "offset": "0x51",
              "size": 32,
              "description": "PPG Compare Register 12"
            },
            "COMP14": {
              "offset": "0x54",
              "size": 32,
              "description": "PPG Compare Register 14"
            },
            "TRG0": {
              "offset": "0x100",
              "size": 16,
              "description": "PPG Start Register 0"
            },
            "TRG1": {
              "offset": "0x140",
              "size": 16,
              "description": "PPG Start Register 1"
            },
            "REVC0": {
              "offset": "0x104",
              "size": 16,
              "description": "Output Reverse Register 0"
            },
            "REVC1": {
              "offset": "0x144",
              "size": 16,
              "description": "Output Reverse Register 1"
            },
            "PPGC0": {
              "offset": "0x201",
              "size": 8,
              "description": "PPG Operation Mode Control Register 0"
            },
            "PPGC1": {
              "offset": "0x200",
              "size": 8,
              "description": "PPG Operation Mode Control Register 1"
            },
            "PPGC2": {
              "offset": "0x205",
              "size": 32,
              "description": "PPG Operation Mode Control Register 2"
            },
            "PPGC3": {
              "offset": "0x204",
              "size": 32,
              "description": "PPG Operation Mode Control Register 3"
            },
            "PPGC4": {
              "offset": "0x241",
              "size": 32,
              "description": "PPG Operation Mode Control Register 4"
            },
            "PPGC5": {
              "offset": "0x240",
              "size": 32,
              "description": "PPG Operation Mode Control Register 5"
            },
            "PPGC6": {
              "offset": "0x245",
              "size": 32,
              "description": "PPG Operation Mode Control Register 6"
            },
            "PPGC7": {
              "offset": "0x244",
              "size": 32,
              "description": "PPG Operation Mode Control Register 7"
            },
            "PPGC8": {
              "offset": "0x281",
              "size": 32,
              "description": "PPG Operation Mode Control Register 8"
            },
            "PPGC9": {
              "offset": "0x280",
              "size": 32,
              "description": "PPG Operation Mode Control Register 9"
            },
            "PPGC10": {
              "offset": "0x285",
              "size": 32,
              "description": "PPG Operation Mode Control Register 10"
            },
            "PPGC11": {
              "offset": "0x284",
              "size": 32,
              "description": "PPG Operation Mode Control Register 11"
            },
            "PPGC12": {
              "offset": "0x2C1",
              "size": 32,
              "description": "PPG Operation Mode Control Register 12"
            },
            "PPGC13": {
              "offset": "0x2C0",
              "size": 32,
              "description": "PPG Operation Mode Control Register 13"
            },
            "PPGC14": {
              "offset": "0x2C5",
              "size": 32,
              "description": "PPG Operation Mode Control Register 14"
            },
            "PPGC15": {
              "offset": "0x2C4",
              "size": 32,
              "description": "PPG Operation Mode Control Register 15"
            },
            "PPGC16": {
              "offset": "0x301",
              "size": 32,
              "description": "PPG Operation Mode Control Register 16"
            },
            "PPGC17": {
              "offset": "0x300",
              "size": 32,
              "description": "PPG Operation Mode Control Register 17"
            },
            "PPGC18": {
              "offset": "0x305",
              "size": 32,
              "description": "PPG Operation Mode Control Register 18"
            },
            "PPGC19": {
              "offset": "0x304",
              "size": 32,
              "description": "PPG Operation Mode Control Register 19"
            },
            "PPGC20": {
              "offset": "0x341",
              "size": 32,
              "description": "PPG Operation Mode Control Register 20"
            },
            "PPGC21": {
              "offset": "0x340",
              "size": 32,
              "description": "PPG Operation Mode Control Register 21"
            },
            "PPGC22": {
              "offset": "0x345",
              "size": 32,
              "description": "PPG Operation Mode Control Register 22"
            },
            "PPGC23": {
              "offset": "0x344",
              "size": 32,
              "description": "PPG Operation Mode Control Register 23"
            },
            "PRLH0": {
              "offset": "0x209",
              "size": 8,
              "description": "PPG0 Reload Registers High"
            },
            "PRLL0": {
              "offset": "0x208",
              "size": 8,
              "description": "PPG0 Reload Registers Low"
            },
            "PRLH1": {
              "offset": "0x20D",
              "size": 32,
              "description": "PPG1 Reload Registers High"
            },
            "PRLL1": {
              "offset": "0x20C",
              "size": 32,
              "description": "PPG1 Reload Registers Low"
            },
            "PRLH2": {
              "offset": "0x211",
              "size": 32,
              "description": "PPG2 Reload Registers High"
            },
            "PRLL2": {
              "offset": "0x210",
              "size": 32,
              "description": "PPG2 Reload Registers Low"
            },
            "PRLH3": {
              "offset": "0x215",
              "size": 32,
              "description": "PPG3 Reload Registers High"
            },
            "PRLL3": {
              "offset": "0x214",
              "size": 32,
              "description": "PPG3 Reload Registers Low"
            },
            "PRLH4": {
              "offset": "0x249",
              "size": 32,
              "description": "PPG4 Reload Registers High"
            },
            "PRLL4": {
              "offset": "0x248",
              "size": 32,
              "description": "PPG4 Reload Registers Low"
            },
            "PRLH5": {
              "offset": "0x24D",
              "size": 32,
              "description": "PPG5 Reload Registers High"
            },
            "PRLL5": {
              "offset": "0x24C",
              "size": 32,
              "description": "PPG5 Reload Registers Low"
            },
            "PRLH6": {
              "offset": "0x251",
              "size": 32,
              "description": "PPG6 Reload Registers High"
            },
            "PRLL6": {
              "offset": "0x250",
              "size": 32,
              "description": "PPG6 Reload Registers Low"
            },
            "PRLH7": {
              "offset": "0x255",
              "size": 32,
              "description": "PPG7 Reload Registers High"
            },
            "PRLL7": {
              "offset": "0x254",
              "size": 32,
              "description": "PPG7 Reload Registers Low"
            },
            "PRLH8": {
              "offset": "0x289",
              "size": 32,
              "description": "PPG8 Reload Registers High"
            },
            "PRLL8": {
              "offset": "0x288",
              "size": 32,
              "description": "PPG8 Reload Registers Low"
            },
            "PRLH9": {
              "offset": "0x28D",
              "size": 32,
              "description": "PPG9 Reload Registers High"
            },
            "PRLL9": {
              "offset": "0x28C",
              "size": 32,
              "description": "PPG9 Reload Registers Low"
            },
            "PRLH10": {
              "offset": "0x291",
              "size": 32,
              "description": "PPG10 Reload Registers High"
            },
            "PRLL10": {
              "offset": "0x290",
              "size": 32,
              "description": "PPG10 Reload Registers Low"
            },
            "PRLH11": {
              "offset": "0x295",
              "size": 32,
              "description": "PPG11 Reload Registers High"
            },
            "PRLL11": {
              "offset": "0x294",
              "size": 32,
              "description": "PPG11 Reload Registers Low"
            },
            "PRLH12": {
              "offset": "0x2C9",
              "size": 32,
              "description": "PPG12 Reload Registers High"
            },
            "PRLL12": {
              "offset": "0x2C8",
              "size": 32,
              "description": "PPG12 Reload Registers Low"
            },
            "PRLH13": {
              "offset": "0x2CD",
              "size": 32,
              "description": "PPG13 Reload Registers High"
            },
            "PRLL13": {
              "offset": "0x2CC",
              "size": 32,
              "description": "PPG13 Reload Registers Low"
            },
            "PRLH14": {
              "offset": "0x2D1",
              "size": 32,
              "description": "PPG14 Reload Registers High"
            },
            "PRLL14": {
              "offset": "0x2D0",
              "size": 32,
              "description": "PPG14 Reload Registers Low"
            },
            "PRLH15": {
              "offset": "0x2D5",
              "size": 32,
              "description": "PPG15 Reload Registers High"
            },
            "PRLL15": {
              "offset": "0x2D4",
              "size": 32,
              "description": "PPG15 Reload Registers Low"
            },
            "PRLH16": {
              "offset": "0x309",
              "size": 32,
              "description": "PPG16 Reload Registers High"
            },
            "PRLL16": {
              "offset": "0x308",
              "size": 32,
              "description": "PPG16 Reload Registers Low"
            },
            "PRLH17": {
              "offset": "0x30D",
              "size": 32,
              "description": "PPG17 Reload Registers High"
            },
            "PRLL17": {
              "offset": "0x30C",
              "size": 32,
              "description": "PPG17 Reload Registers Low"
            },
            "PRLH18": {
              "offset": "0x311",
              "size": 32,
              "description": "PPG18 Reload Registers High"
            },
            "PRLL18": {
              "offset": "0x310",
              "size": 32,
              "description": "PPG18 Reload Registers Low"
            },
            "PRLH19": {
              "offset": "0x315",
              "size": 32,
              "description": "PPG19 Reload Registers High"
            },
            "PRLL19": {
              "offset": "0x314",
              "size": 32,
              "description": "PPG19 Reload Registers Low"
            },
            "PRLH20": {
              "offset": "0x349",
              "size": 32,
              "description": "PPG20 Reload Registers High"
            },
            "PRLL20": {
              "offset": "0x348",
              "size": 32,
              "description": "PPG20 Reload Registers Low"
            },
            "PRLH21": {
              "offset": "0x34D",
              "size": 32,
              "description": "PPG21 Reload Registers High"
            },
            "PRLL21": {
              "offset": "0x34C",
              "size": 32,
              "description": "PPG21 Reload Registers Low"
            },
            "PRLH22": {
              "offset": "0x351",
              "size": 32,
              "description": "PPG22 Reload Registers High"
            },
            "PRLL22": {
              "offset": "0x350",
              "size": 32,
              "description": "PPG22 Reload Registers Low"
            },
            "PRLH23": {
              "offset": "0x355",
              "size": 32,
              "description": "PPG23 Reload Registers High"
            },
            "PRLL23": {
              "offset": "0x354",
              "size": 32,
              "description": "PPG23 Reload Registers Low"
            },
            "GATEC0": {
              "offset": "0x218",
              "size": 8,
              "description": "PPG Gate Function Control Register 0"
            },
            "GATEC4": {
              "offset": "0x258",
              "size": 8,
              "description": "PPG Gate Function Control Register 4"
            },
            "GATEC8": {
              "offset": "0x298",
              "size": 8,
              "description": "PPG Gate Function Control Register 8"
            },
            "GATEC12": {
              "offset": "0x2D8",
              "size": 8,
              "description": "PPG Gate Function Control Register 12"
            },
            "GATEC16": {
              "offset": "0x318",
              "size": 8,
              "description": "PPG Gate Function Control Register 16"
            },
            "GATEC20": {
              "offset": "0x358",
              "size": 8,
              "description": "PPG Gate Function Control Register 20"
            },
            "IGBTC": {
              "offset": "0x380",
              "size": 8,
              "description": "IGBT Mode Control Register"
            }
          },
          "bits": {
            "TTCR0": {
              "TRG6O": {
                "bit": 15,
                "description": "PPG6 trigger stop bit"
              },
              "TRG4O": {
                "bit": 14,
                "description": "PPG4 trigger stop bit"
              },
              "TRG2O": {
                "bit": 13,
                "description": "PPG2 trigger stop bit"
              },
              "TRG0O": {
                "bit": 12,
                "description": "PPG0 trigger stop bit"
              },
              "CS0": {
                "bit": 10,
                "description": "8-bit UP counter clock select bits for comparison",
                "width": 2
              },
              "MONI0": {
                "bit": 9,
                "description": "8-bit UP counter operation state monitor bit for comparison"
              },
              "STR0": {
                "bit": 8,
                "description": "8-bit UP counter operation enable bit for comparison"
              }
            },
            "TTCR1": {
              "TRG7O": {
                "bit": 15,
                "description": "PPG7 trigger stop bit"
              },
              "TRG5O": {
                "bit": 14,
                "description": "PPG5 trigger stop bit"
              },
              "TRG3O": {
                "bit": 13,
                "description": "PPG3 trigger stop bit"
              },
              "TRG1O": {
                "bit": 12,
                "description": "PPG1 trigger stop bit"
              },
              "CS1": {
                "bit": 10,
                "description": "8-bit UP counter clock select bits for comparison",
                "width": 2
              },
              "MONI1": {
                "bit": 9,
                "description": "8-bit UP counter operation state monitor bit for comparison"
              },
              "STR1": {
                "bit": 8,
                "description": "8-bit UP counter operation enable bit for comparison"
              }
            },
            "TTCR2": {
              "TRG22O": {
                "bit": 15,
                "description": "PPG22 trigger stop bit"
              },
              "TRG20O": {
                "bit": 14,
                "description": "PPG20 trigger stop bit"
              },
              "TRG18O": {
                "bit": 13,
                "description": "PPG18 trigger stop bit"
              },
              "TRG16O": {
                "bit": 12,
                "description": "PPG16 trigger stop bit"
              },
              "CS2": {
                "bit": 10,
                "description": "8-bit UP counter clock select bits for comparison",
                "width": 2
              },
              "MONI2": {
                "bit": 9,
                "description": "8-bit UP counter operation state monitor bit for comparison"
              },
              "STR2": {
                "bit": 8,
                "description": "8-bit UP counter operation enable bit for comparison"
              }
            },
            "TRG0": {
              "PEN15": {
                "bit": 15,
                "description": "PPG15 Start Trigger bit"
              },
              "PEN14": {
                "bit": 14,
                "description": "PPG14 Start Trigger bit"
              },
              "PEN13": {
                "bit": 13,
                "description": "PPG13 Start Trigger bit"
              },
              "PEN12": {
                "bit": 12,
                "description": "PPG12 Start Trigger bit"
              },
              "PEN11": {
                "bit": 11,
                "description": "PPG11 Start Trigger bit"
              },
              "PEN10": {
                "bit": 10,
                "description": "PPG10 Start Trigger bit"
              },
              "PEN09": {
                "bit": 9,
                "description": "PPG9 Start Trigger bit"
              },
              "PEN08": {
                "bit": 8,
                "description": "PPG8 Start Trigger bit"
              },
              "PEN07": {
                "bit": 7,
                "description": "PPG7 Start Trigger bit"
              },
              "PEN06": {
                "bit": 6,
                "description": "PPG6 Start Trigger bit"
              },
              "PEN05": {
                "bit": 5,
                "description": "PPG5 Start Trigger bit"
              },
              "PEN04": {
                "bit": 4,
                "description": "PPG4 Start Trigger bit"
              },
              "PEN03": {
                "bit": 3,
                "description": "PPG3 Start Trigger bit"
              },
              "PEN02": {
                "bit": 2,
                "description": "PPG2 Start Trigger bit"
              },
              "PEN01": {
                "bit": 1,
                "description": "PPG1 Start Trigger bit"
              },
              "PEN00": {
                "bit": 0,
                "description": "PPG0 Start Trigger bit"
              }
            },
            "TRG1": {
              "PEN23": {
                "bit": 7,
                "description": "PPG23 Start Trigger bit"
              },
              "PEN22": {
                "bit": 6,
                "description": "PPG22 Start Trigger bit"
              },
              "PEN21": {
                "bit": 5,
                "description": "PPG21 Start Trigger bit"
              },
              "PEN20": {
                "bit": 4,
                "description": "PPG20 Start Trigger bit"
              },
              "PEN19": {
                "bit": 3,
                "description": "PPG19 Start Trigger bit"
              },
              "PEN18": {
                "bit": 2,
                "description": "PPG18 Start Trigger bit"
              },
              "PEN17": {
                "bit": 1,
                "description": "PPG17 Start Trigger bit"
              },
              "PEN16": {
                "bit": 0,
                "description": "PPG16 Start Trigger bit"
              }
            },
            "REVC0": {
              "REV15": {
                "bit": 15,
                "description": "PPG15 Output Reverse Enable bit"
              },
              "REV14": {
                "bit": 14,
                "description": "PPG14 Output Reverse Enable bit"
              },
              "REV13": {
                "bit": 13,
                "description": "PPG13 Output Reverse Enable bit"
              },
              "REV12": {
                "bit": 12,
                "description": "PPG12 Output Reverse Enable bit"
              },
              "REV11": {
                "bit": 11,
                "description": "PPG11 Output Reverse Enable bit"
              },
              "REV10": {
                "bit": 10,
                "description": "PPG10 Output Reverse Enable bit"
              },
              "REV09": {
                "bit": 9,
                "description": "PPG9 Output Reverse Enable bit"
              },
              "REV08": {
                "bit": 8,
                "description": "PPG8 Output Reverse Enable bit"
              },
              "REV07": {
                "bit": 7,
                "description": "PPG7 Output Reverse Enable bit"
              },
              "REV06": {
                "bit": 6,
                "description": "PPG6 Output Reverse Enable bit"
              },
              "REV05": {
                "bit": 5,
                "description": "PPG5 Output Reverse Enable bit"
              },
              "REV04": {
                "bit": 4,
                "description": "PPG4 Output Reverse Enable bit"
              },
              "REV03": {
                "bit": 3,
                "description": "PPG3 Output Reverse Enable bit"
              },
              "REV02": {
                "bit": 2,
                "description": "PPG2 Output Reverse Enable bit"
              },
              "REV01": {
                "bit": 1,
                "description": "PPG1 Output Reverse Enable bit"
              },
              "REV00": {
                "bit": 0,
                "description": "PPG0 Output Reverse Enable bit"
              }
            },
            "REVC1": {
              "REV23": {
                "bit": 7,
                "description": "PPG23 Output Reverse Enable bit"
              },
              "REV22": {
                "bit": 6,
                "description": "PPG22 Output Reverse Enable bit"
              },
              "REV21": {
                "bit": 5,
                "description": "PPG21 Output Reverse Enable bit"
              },
              "REV20": {
                "bit": 4,
                "description": "PPG20 Output Reverse Enable bit"
              },
              "REV19": {
                "bit": 3,
                "description": "PPG19 Output Reverse Enable bit"
              },
              "REV18": {
                "bit": 2,
                "description": "PPG18 Output Reverse Enable bit"
              },
              "REV17": {
                "bit": 1,
                "description": "PPG17 Output Reverse Enable bit"
              },
              "REV16": {
                "bit": 0,
                "description": "PPG16 Output Reverse Enable bit"
              }
            },
            "PPGC0": {
              "PIE": {
                "bit": 7,
                "description": "PPG Interrupt Enable bit"
              },
              "PUF": {
                "bit": 6,
                "description": "PPG Counter Underflow bit"
              },
              "INTM": {
                "bit": 5,
                "description": "Interrupt Mode Select bit"
              },
              "PCS": {
                "bit": 3,
                "description": "PPG DOWN Counter Operation Clock Select bits",
                "width": 2
              },
              "MD": {
                "bit": 1,
                "description": "PPG Operation Mode Set bits",
                "width": 2
              },
              "TTRG": {
                "bit": 0,
                "description": "PPG start trigger select bit"
              }
            },
            "PPGC1": {
              "PIE": {
                "bit": 7,
                "description": "PPG Interrupt Enable bit"
              },
              "PUF": {
                "bit": 6,
                "description": "PPG Counter Underflow bit"
              },
              "INTM": {
                "bit": 5,
                "description": "Interrupt Mode Select bit"
              },
              "PCS": {
                "bit": 3,
                "description": "PPG DOWN Counter Operation Clock Select bits",
                "width": 2
              },
              "MD": {
                "bit": 1,
                "description": "PPG Operation Mode Set bits",
                "width": 2
              }
            },
            "PRLH0": {
              "PRLH": {
                "bit": 0,
                "description": "Reload Registers High",
                "width": 8
              }
            },
            "PRLL0": {
              "PRLL": {
                "bit": 0,
                "description": "Reload Registers Low",
                "width": 8
              }
            },
            "GATEC0": {
              "STRG2": {
                "bit": 5,
                "description": "Select trigger bit for PPG2"
              },
              "EDGE2": {
                "bit": 4,
                "description": "Start Effective Level Select bit for PPG2"
              },
              "STRG0": {
                "bit": 1,
                "description": "Select trigger bit for PPG0"
              },
              "EDGE0": {
                "bit": 0,
                "description": "Start Effective Level Select bit for PPG0"
              }
            },
            "GATEC4": {
              "STRG6": {
                "bit": 5,
                "description": "Select trigger bit for PPG6"
              },
              "EDGE6": {
                "bit": 4,
                "description": "Start Effective Level Select bit for PPG6"
              },
              "STRG4": {
                "bit": 1,
                "description": "Select trigger bit for PPG4"
              },
              "EDGE4": {
                "bit": 0,
                "description": "Start Effective Level Select bit for PPG4"
              }
            },
            "GATEC8": {
              "STRG10": {
                "bit": 5,
                "description": "Select trigger bit for PPG10"
              },
              "EDGE10": {
                "bit": 4,
                "description": "Start Effective Level Select bit for PPG10"
              },
              "STRG8": {
                "bit": 1,
                "description": "Select trigger bit for PPG8"
              },
              "EDGE8": {
                "bit": 0,
                "description": "Start Effective Level Select bit for PPG8"
              }
            },
            "GATEC12": {
              "STRG14": {
                "bit": 5,
                "description": "Select trigger bit for PPG14"
              },
              "EDGE14": {
                "bit": 4,
                "description": "Start Effective Level Select bit for PPG14"
              },
              "STRG12": {
                "bit": 1,
                "description": "Select trigger bit for PPG12"
              },
              "EDGE12": {
                "bit": 0,
                "description": "Start Effective Level Select bit for PPG12"
              }
            },
            "GATEC16": {
              "STRG18": {
                "bit": 5,
                "description": "Select trigger bit for PPG18"
              },
              "EDGE18": {
                "bit": 4,
                "description": "Start Effective Level Select bit for PPG18"
              },
              "STRG16": {
                "bit": 1,
                "description": "Select trigger bit for PPG16"
              },
              "EDGE16": {
                "bit": 0,
                "description": "Start Effective Level Select bit for PPG16"
              }
            },
            "GATEC20": {
              "STRG22": {
                "bit": 5,
                "description": "Select trigger bit for PPG22"
              },
              "EDGE22": {
                "bit": 4,
                "description": "Start Effective Level Select bit for PPG22"
              },
              "STRG20": {
                "bit": 1,
                "description": "Select trigger bit for PPG20"
              },
              "EDGE20": {
                "bit": 0,
                "description": "Start Effective Level Select bit for PPG20"
              }
            },
            "IGBTC": {
              "IGATIH": {
                "bit": 7,
                "description": "Stop prohibition mode selection in output active bit"
              },
              "IGNFW": {
                "bit": 4,
                "description": "Noise filter width selection bit",
                "width": 3
              },
              "IGOSEL": {
                "bit": 2,
                "description": "Output level selection bit",
                "width": 2
              },
              "IGTRGLV": {
                "bit": 1,
                "description": "Trigger input level selection bit"
              },
              "IGBTMD": {
                "bit": 0,
                "description": "IGBT mode selection bit"
              }
            }
          }
        },
        "BT0": {
          "instances": [
            {
              "name": "BT0",
              "base": "0x40025000",
              "irq": 31
            }
          ],
          "registers": {
            "PWM_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Control Register"
            },
            "PWM_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "Timer Control Register 2"
            },
            "PWM_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "Status Control Register"
            },
            "PWM_PCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "PWM Cycle Set Register"
            },
            "PWM_PDUT": {
              "offset": "0x04",
              "size": 16,
              "description": "PWM Duty Set Register"
            },
            "PWM_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "Timer Register"
            },
            "PPG_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Control Register"
            },
            "PPG_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "Timer Control Register 2"
            },
            "PPG_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "Status Control Register"
            },
            "PPG_PRLL": {
              "offset": "0x00",
              "size": 16,
              "description": "LOW Width Reload Register"
            },
            "PPG_PRLH": {
              "offset": "0x04",
              "size": 16,
              "description": "HIGH Width Reload Register"
            },
            "PPG_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "Timer Register"
            },
            "RT_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Control Register"
            },
            "RT_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "Timer Control Register 2"
            },
            "RT_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "Status Control Register"
            },
            "RT_PCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "Cycle Set Register"
            },
            "RT_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "Timer Register"
            },
            "PWC_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Timer Control Register"
            },
            "PWC_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "Timer Control Register 2"
            },
            "PWC_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "Status Control Register"
            },
            "PWC_DTBF": {
              "offset": "0x04",
              "size": 16,
              "description": "Data Buffer Register"
            }
          },
          "bits": {
            "PWM_TMCR": {
              "CKS": {
                "bit": 12,
                "description": "Count clock selection bits",
                "width": 3
              },
              "RTGEN": {
                "bit": 11,
                "description": "Restart enable bit"
              },
              "PMSK": {
                "bit": 10,
                "description": "Pulse output mask bit"
              },
              "EGS": {
                "bit": 8,
                "description": "Trigger input edge selection bits",
                "width": 2
              },
              "FMD": {
                "bit": 4,
                "description": "Timer function selection bits",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "Output polarity specification bit"
              },
              "MDSE": {
                "bit": 2,
                "description": "Mode selection bit"
              },
              "CTEN": {
                "bit": 1,
                "description": "Count operation enable bit"
              },
              "STRG": {
                "bit": 0,
                "description": "Software trigger bit"
              }
            },
            "PWM_TMCR2": {
              "CKS3": {
                "bit": 0,
                "description": "Count clock selection bit"
              }
            },
            "PWM_STC": {
              "TGIE": {
                "bit": 6,
                "description": "Trigger interrupt request enable bit"
              },
              "DTIE": {
                "bit": 5,
                "description": "Duty match interrupt request enable bit"
              },
              "UDIE": {
                "bit": 4,
                "description": "Underflow interrupt request enable bit"
              },
              "TGIR": {
                "bit": 2,
                "description": "Trigger interrupt request bit"
              },
              "DTIR": {
                "bit": 1,
                "description": "Duty match interrupt request bit"
              },
              "UDIR": {
                "bit": 0,
                "description": "Underflow interrupt request bit"
              }
            },
            "PPG_TMCR": {
              "CKS": {
                "bit": 12,
                "description": "Count clock selection bits",
                "width": 3
              },
              "RTGEN": {
                "bit": 11,
                "description": "Restart enable bit"
              },
              "PMSK": {
                "bit": 10,
                "description": "Pulse output mask bit"
              },
              "EGS": {
                "bit": 8,
                "description": "Trigger input edge selection bits",
                "width": 2
              },
              "FMD": {
                "bit": 4,
                "description": "Timer function selection bits",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "Output polarity specification bit"
              },
              "MDSE": {
                "bit": 2,
                "description": "Mode selection bit"
              },
              "CTEN": {
                "bit": 1,
                "description": "Count operation enable bit"
              },
              "STRG": {
                "bit": 0,
                "description": "Software trigger bit"
              }
            },
            "PPG_TMCR2": {
              "CKS3": {
                "bit": 0,
                "description": "Count clock selection bit"
              }
            },
            "PPG_STC": {
              "TGIE": {
                "bit": 6,
                "description": "Trigger interrupt request enable bit"
              },
              "UDIE": {
                "bit": 4,
                "description": "Underflow interrupt request enable bit"
              },
              "TGIR": {
                "bit": 2,
                "description": "Trigger interrupt request bit"
              },
              "UDIR": {
                "bit": 0,
                "description": "Underflow interrupt request bit"
              }
            },
            "RT_TMCR": {
              "CKS": {
                "bit": 12,
                "description": "Count clock selection bits",
                "width": 3
              },
              "EGS": {
                "bit": 8,
                "description": "Slection bits of trigger input edge and gate function level",
                "width": 2
              },
              "T32": {
                "bit": 7,
                "description": "32-bit timer selection bit"
              },
              "FMD": {
                "bit": 4,
                "description": "Timer function selection bits",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "Output polarity specification bit"
              },
              "MDSE": {
                "bit": 2,
                "description": "Mode selection bit"
              },
              "CTEN": {
                "bit": 1,
                "description": "Timer enable bit"
              },
              "STRG": {
                "bit": 0,
                "description": "Software trigger bit"
              }
            },
            "RT_TMCR2": {
              "GATE": {
                "bit": 7,
                "description": "Gate Input Enable bit"
              },
              "CKS3": {
                "bit": 0,
                "description": "Count clock selection bit"
              }
            },
            "RT_STC": {
              "TGIE": {
                "bit": 6,
                "description": "Trigger interrupt request enable bit"
              },
              "UDIE": {
                "bit": 4,
                "description": "Underflow interrupt request enable bit"
              },
              "TGIR": {
                "bit": 2,
                "description": "Trigger interrupt request bit"
              },
              "UDIR": {
                "bit": 0,
                "description": "Underflow interrupt request bit"
              }
            },
            "PWC_TMCR": {
              "CKS": {
                "bit": 12,
                "description": "Count clock selection bits",
                "width": 3
              },
              "EGS": {
                "bit": 8,
                "description": "Measurement edge selection bits",
                "width": 3
              },
              "T32": {
                "bit": 7,
                "description": "32-bit timer selection bit"
              },
              "FMD": {
                "bit": 4,
                "description": "Timer function selection bits",
                "width": 3
              },
              "MDSE": {
                "bit": 2,
                "description": "Mode selection bit"
              },
              "CTEN": {
                "bit": 1,
                "description": "Timer enable bit"
              }
            },
            "PWC_TMCR2": {
              "CKS3": {
                "bit": 0,
                "description": "Count clock selection bit"
              }
            },
            "PWC_STC": {
              "ERR": {
                "bit": 7,
                "description": "Error flag bit"
              },
              "EDIE": {
                "bit": 6,
                "description": "Measurement completion interrupt request enable bit"
              },
              "OVIE": {
                "bit": 4,
                "description": "Overflow interrupt request enable bit"
              },
              "EDIR": {
                "bit": 2,
                "description": "Measurement completion interrupt request bit"
              },
              "OVIR": {
                "bit": 0,
                "description": "Overflow interrupt request bit"
              }
            }
          }
        },
        "BT1": {
          "instances": [
            {
              "name": "BT1",
              "base": "0x40025040",
              "irq": 31
            }
          ],
          "registers": {}
        },
        "BT2": {
          "instances": [
            {
              "name": "BT2",
              "base": "0x40025080",
              "irq": 31
            }
          ],
          "registers": {}
        },
        "BT3": {
          "instances": [
            {
              "name": "BT3",
              "base": "0x400250C0",
              "irq": 31
            }
          ],
          "registers": {}
        },
        "BTIOSEL03": {
          "instances": [
            {
              "name": "BTIOSEL03",
              "base": "0x40025100"
            }
          ],
          "registers": {
            "BTSEL0123": {
              "offset": "0x00",
              "size": 16,
              "description": "I/O Select Register"
            }
          },
          "bits": {
            "BTSEL0123": {
              "SEL23": {
                "bit": 12,
                "description": "I/O select bits for Ch.2/Ch.3",
                "width": 4
              },
              "SEL01": {
                "bit": 8,
                "description": "I/O select bits for Ch.0/Ch.1",
                "width": 4
              }
            }
          }
        },
        "SBSSR": {
          "instances": [
            {
              "name": "SBSSR",
              "base": "0x40025F00"
            }
          ],
          "registers": {
            "BTSSSR": {
              "offset": "0xFC",
              "size": 16,
              "description": "Software-based Simultaneous Startup Register"
            }
          },
          "bits": {
            "BTSSSR": {
              "SSSR3": {
                "bit": 3,
                "description": "Software-based simultaneous startup bit of Ch.3"
              },
              "SSSR2": {
                "bit": 2,
                "description": "Software-based simultaneous startup bit of Ch.2"
              },
              "SSSR1": {
                "bit": 1,
                "description": "Software-based simultaneous startup bit of Ch.1"
              },
              "SSSR0": {
                "bit": 0,
                "description": "Software-based simultaneous startup bit of Ch.0"
              }
            }
          }
        },
        "QPRC0": {
          "instances": [
            {
              "name": "QPRC0",
              "base": "0x40026000",
              "irq": 6
            },
            {
              "name": "QPRC0_NF",
              "base": "0x40026100"
            }
          ],
          "registers": {
            "QPCR": {
              "offset": "0x00",
              "size": 16,
              "description": "QPRC Position Count Register"
            },
            "QRCR": {
              "offset": "0x04",
              "size": 16,
              "description": "QPRC Revolution Count Register"
            },
            "QPCCR": {
              "offset": "0x08",
              "size": 16,
              "description": "QPRC Position Counter Compare Register"
            },
            "QPRCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "QPRC Position and Revolution Counter Compare Register"
            },
            "QCRH": {
              "offset": "0x19",
              "size": 8,
              "description": "High-Order Bytes of QPRC Control Register"
            },
            "QCRL": {
              "offset": "0x18",
              "size": 8,
              "description": "Low-Order Bytes of QPRC Control Register"
            },
            "QECR": {
              "offset": "0x1C",
              "size": 16,
              "description": "QPRC Extension Control Register"
            },
            "QICRL": {
              "offset": "0x14",
              "size": 8,
              "description": "Low-Order Bytes of QPRC Interrupt Control Register"
            },
            "QICRH": {
              "offset": "0x15",
              "size": 8,
              "description": "High-Order Bytes of QPRC Interrupt Control Register"
            },
            "QMPR": {
              "offset": "0x10",
              "size": 16,
              "description": "QPRC Maximum Position Register"
            },
            "QPRCRR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Quad Counter Position Rotation Count Register"
            }
          },
          "bits": {
            "QCRH": {
              "CGE": {
                "bit": 6,
                "description": "Detection edge selection bits",
                "width": 2
              },
              "BES": {
                "bit": 4,
                "description": "BIN detection edge selection bits",
                "width": 2
              },
              "AES": {
                "bit": 2,
                "description": "AIN detection edge selection bits",
                "width": 2
              },
              "PCRM": {
                "bit": 0,
                "description": "Position counter reset mask bits",
                "width": 2
              }
            },
            "QCRL": {
              "SWAP": {
                "bit": 7,
                "description": "Swap bit"
              },
              "RSEL": {
                "bit": 6,
                "description": "Register function selection bit"
              },
              "CGSC": {
                "bit": 5,
                "description": "Count clear or gate selection bit"
              },
              "PSTP": {
                "bit": 4,
                "description": "Position counter stop bit"
              },
              "RCM": {
                "bit": 2,
                "description": "Revolution counter mode bits",
                "width": 2
              },
              "PCM": {
                "bit": 0,
                "description": "Position counter mode bits",
                "width": 2
              }
            },
            "QECR": {
              "ORNGIE": {
                "bit": 2,
                "description": "Outrange interrupt enable bit"
              },
              "ORNGF": {
                "bit": 1,
                "description": "Outrange interrupt request flag bit"
              },
              "ORNGMD": {
                "bit": 0,
                "description": "Outrange mode selection bit"
              }
            },
            "QICRL": {
              "ZIIF": {
                "bit": 7,
                "description": "Zero index interrupt request flag bit"
              },
              "OFDF": {
                "bit": 6,
                "description": "Overflow interrupt request flag bit"
              },
              "UFDF": {
                "bit": 5,
                "description": "Underflow interrupt request flag bit"
              },
              "OUZIE": {
                "bit": 4,
                "description": "Overflow@ underflow@ or zero index interrupt enable bit"
              },
              "QPRCMF": {
                "bit": 3,
                "description": "PC and RC match interrupt request flag bit"
              },
              "QPRCMIE": {
                "bit": 2,
                "description": "PC and RC match interrupt enable bit"
              },
              "QPCMF": {
                "bit": 1,
                "description": "PC match interrupt request flag bit"
              },
              "QPCMIE": {
                "bit": 0,
                "description": "PC match interrupt enable bit"
              }
            },
            "QICRH": {
              "QPCNRCMF": {
                "bit": 5,
                "description": "PC match and RC match interrupt request flag bit"
              },
              "QPCNRCMIE": {
                "bit": 4,
                "description": "PC match and RC match interrupt enable bit"
              },
              "DIROU": {
                "bit": 3,
                "description": "Last position counter flow direction bit"
              },
              "DIRPC": {
                "bit": 2,
                "description": "Last position counter direction bit"
              },
              "CDCF": {
                "bit": 1,
                "description": "Count inversion interrupt request flag bit"
              },
              "CDCIE": {
                "bit": 0,
                "description": "Count inversion interrupt enable bit"
              }
            },
            "QPRCRR": {
              "QRCRR": {
                "bit": 16,
                "description": "Quad counter rotation count display bit",
                "width": 16
              },
              "QPCRR": {
                "bit": 0,
                "description": "Quad counter position count display bit",
                "width": 16
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x40027000",
              "irq": 25
            }
          ],
          "registers": {
            "ADCR": {
              "offset": "0x01",
              "size": 8,
              "description": "A/D Control Register"
            },
            "ADSR": {
              "offset": "0x00",
              "size": 8,
              "description": "A/D Status Register"
            },
            "SCCR": {
              "offset": "0x09",
              "size": 8,
              "description": "Scan Conversion Control Register"
            },
            "SFNS": {
              "offset": "0x08",
              "size": 8,
              "description": "Scan Conversion FIFO Stage Count Setup Register"
            },
            "SCFD": {
              "offset": "0x0C",
              "size": 32,
              "description": "Scan Conversion FIFO Data Register"
            },
            "SCIS3": {
              "offset": "0x11",
              "size": 8,
              "description": "Scan Conversion Input Selection Register 3"
            },
            "SCIS2": {
              "offset": "0x10",
              "size": 8,
              "description": "Scan Conversion Input Selection Register 2"
            },
            "SCIS1": {
              "offset": "0x15",
              "size": 8,
              "description": "Scan Conversion Input Selection Register 1"
            },
            "SCIS0": {
              "offset": "0x14",
              "size": 8,
              "description": "Scan Conversion Input Selection Register 0"
            },
            "PFNS": {
              "offset": "0x18",
              "size": 8,
              "description": "Priority Conversion FIFO Stage Count Setup Register"
            },
            "PCCR": {
              "offset": "0x19",
              "size": 8,
              "description": "Priority Conversion Control Register"
            },
            "PCFD": {
              "offset": "0x1C",
              "size": 32,
              "description": "Priority Conversion FIFO Data Register"
            },
            "PCIS": {
              "offset": "0x20",
              "size": 8,
              "description": "Priority Conversion Input Selection Register"
            },
            "CMPCR": {
              "offset": "0x24",
              "size": 8,
              "description": "A/D Comparison Control Register"
            },
            "CMPD": {
              "offset": "0x26",
              "size": 16,
              "description": "A/D Comparison Value Setup Register"
            },
            "ADSS3": {
              "offset": "0x29",
              "size": 8,
              "description": "Sampling Time Selection Register 3"
            },
            "ADSS2": {
              "offset": "0x28",
              "size": 8,
              "description": "Sampling Time Selection Register 2"
            },
            "ADSS1": {
              "offset": "0x2D",
              "size": 8,
              "description": "Sampling Time Selection Register 1"
            },
            "ADSS0": {
              "offset": "0x2C",
              "size": 8,
              "description": "Sampling Time Selection Register 0"
            },
            "ADST1": {
              "offset": "0x30",
              "size": 8,
              "description": "Sampling Time Setup Register 1"
            },
            "ADST0": {
              "offset": "0x31",
              "size": 8,
              "description": "Sampling Time Setup Register 0"
            },
            "ADCT": {
              "offset": "0x34",
              "size": 8,
              "description": "Frequency Division Ratio Setup Register"
            },
            "PRTSL": {
              "offset": "0x38",
              "size": 8,
              "description": "Priority Conversion Timer Trigger Selection Register"
            },
            "SCTSL": {
              "offset": "0x39",
              "size": 8,
              "description": "Scan Conversion Timer Trigger Selection Register"
            },
            "ADCEN": {
              "offset": "0x3C",
              "size": 16,
              "description": "A/D Operation Enable Setup Register"
            },
            "WCMRCIF": {
              "offset": "0x44",
              "size": 32,
              "description": "Range Comparison Flag Register"
            },
            "WCMRCOT": {
              "offset": "0x48",
              "size": 32,
              "description": "Range Comparison Threshold Excess Flag Register"
            },
            "WCMPCR": {
              "offset": "0x4C",
              "size": 8,
              "description": "Range Comparison Control Register"
            },
            "WCMPSR": {
              "offset": "0x4D",
              "size": 8,
              "description": "Range Comparison Channel Select Register"
            },
            "WCMPDL": {
              "offset": "0x50",
              "size": 16,
              "description": "Lower Limit Threshold Setup Register"
            },
            "WCMPDH": {
              "offset": "0x52",
              "size": 16,
              "description": "Upper Limit Setup Register"
            }
          },
          "bits": {
            "ADCR": {
              "SCIF": {
                "bit": 7,
                "description": "Scan conversion interrupt request bit"
              },
              "PCIF": {
                "bit": 6,
                "description": "Priority conversion interrupt request bit"
              },
              "CMPIF": {
                "bit": 5,
                "description": "Conversion result comparison interrupt request bit"
              },
              "SCIE": {
                "bit": 3,
                "description": "Scan conversion interrupt enable bit"
              },
              "PCIE": {
                "bit": 2,
                "description": "Priority conversion interrupt enable bit"
              },
              "CMPIE": {
                "bit": 1,
                "description": "Conversion result comparison interrupt enable bit"
              },
              "OVRIE": {
                "bit": 0,
                "description": "FIFO overrun interrupt enable bit"
              }
            },
            "ADSR": {
              "ADSTP": {
                "bit": 7,
                "description": "A/D conversion forced stop bit"
              },
              "FDAS": {
                "bit": 6,
                "description": "FIFO data placement selection bit"
              },
              "PCNS": {
                "bit": 2,
                "description": "Priority conversion pending flag"
              },
              "PCS": {
                "bit": 1,
                "description": "Priority conversion status flag"
              },
              "SCS": {
                "bit": 0,
                "description": "Scan conversion status flag"
              }
            },
            "SCCR": {
              "SEMP": {
                "bit": 7,
                "description": "Scan conversion FIFO empty bit"
              },
              "SFUL": {
                "bit": 6,
                "description": "Scan conversion FIFO full bit"
              },
              "SOVR": {
                "bit": 5,
                "description": "Scan conversion overrun flag"
              },
              "SFCLR": {
                "bit": 4,
                "description": "Scan conversion FIFO clear bit"
              },
              "RPT": {
                "bit": 2,
                "description": "Scan conversion repeat bit"
              },
              "SHEN": {
                "bit": 1,
                "description": "Scan conversion timer start enable bit"
              },
              "SSTR": {
                "bit": 0,
                "description": "Scan conversion start bit"
              }
            },
            "SFNS": {
              "SFS": {
                "bit": 0,
                "description": "Scan conversion FIFO stage count setting bits",
                "width": 4
              }
            },
            "SCFD": {
              "SD": {
                "bit": 20,
                "description": "Scan conversion result",
                "width": 12
              },
              "INVL": {
                "bit": 12,
                "description": "A/D conversion result disable bit"
              },
              "RS": {
                "bit": 8,
                "description": "Scan conversion start factor",
                "width": 2
              },
              "SC": {
                "bit": 0,
                "description": "Conversion input channel bits",
                "width": 5
              }
            },
            "SCIS3": {
              "AN31": {
                "bit": 7,
                "description": "AN31 analog input selection bit"
              },
              "AN30": {
                "bit": 6,
                "description": "AN30 analog input selection bit"
              },
              "AN29": {
                "bit": 5,
                "description": "AN29 analog input selection bit"
              },
              "AN28": {
                "bit": 4,
                "description": "AN28 analog input selection bit"
              },
              "AN27": {
                "bit": 3,
                "description": "AN27 analog input selection bit"
              },
              "AN26": {
                "bit": 2,
                "description": "AN26 analog input selection bit"
              },
              "AN25": {
                "bit": 1,
                "description": "AN25 analog input selection bit"
              },
              "AN24": {
                "bit": 0,
                "description": "AN24 analog input selection bit"
              }
            },
            "SCIS2": {
              "AN23": {
                "bit": 7,
                "description": "AN23 analog input selection bit"
              },
              "AN22": {
                "bit": 6,
                "description": "AN22 analog input selection bit"
              },
              "AN21": {
                "bit": 5,
                "description": "AN21 analog input selection bit"
              },
              "AN20": {
                "bit": 4,
                "description": "AN20 analog input selection bit"
              },
              "AN19": {
                "bit": 3,
                "description": "AN19 analog input selection bit"
              },
              "AN18": {
                "bit": 2,
                "description": "AN18 analog input selection bit"
              },
              "AN17": {
                "bit": 1,
                "description": "AN17 analog input selection bit"
              },
              "AN16": {
                "bit": 0,
                "description": "AN16 analog input selection bit"
              }
            },
            "SCIS1": {
              "AN15": {
                "bit": 7,
                "description": "AN15 analog input selection bit"
              },
              "AN14": {
                "bit": 6,
                "description": "AN14 analog input selection bit"
              },
              "AN13": {
                "bit": 5,
                "description": "AN13 analog input selection bit"
              },
              "AN12": {
                "bit": 4,
                "description": "AN12 analog input selection bit"
              },
              "AN11": {
                "bit": 3,
                "description": "AN11 analog input selection bit"
              },
              "AN10": {
                "bit": 2,
                "description": "AN10 analog input selection bit"
              },
              "AN9": {
                "bit": 1,
                "description": "AN9 analog input selection bit"
              },
              "AN8": {
                "bit": 0,
                "description": "AN8 analog input selection bit"
              }
            },
            "SCIS0": {
              "AN7": {
                "bit": 7,
                "description": "AN7 analog input selection bit"
              },
              "AN6": {
                "bit": 6,
                "description": "AN6 analog input selection bit"
              },
              "AN5": {
                "bit": 5,
                "description": "AN5 analog input selection bit"
              },
              "AN4": {
                "bit": 4,
                "description": "AN4 analog input selection bit"
              },
              "AN3": {
                "bit": 3,
                "description": "AN3 analog input selection bit"
              },
              "AN2": {
                "bit": 2,
                "description": "AN2 analog input selection bit"
              },
              "AN1": {
                "bit": 1,
                "description": "AN1 analog input selection bit"
              },
              "AN0": {
                "bit": 0,
                "description": "AN0 analog input selection bit"
              }
            },
            "PFNS": {
              "TEST": {
                "bit": 4,
                "description": "Test bits",
                "width": 2
              },
              "PFS": {
                "bit": 0,
                "description": "Priority conversion FIFO stage count setting bits",
                "width": 2
              }
            },
            "PCCR": {
              "PEMP": {
                "bit": 7,
                "description": "Priority conversion FIFO empty bit"
              },
              "PFUL": {
                "bit": 6,
                "description": "Priority conversion FIFO full bit"
              },
              "POVR": {
                "bit": 5,
                "description": "Priority conversion overrun flag"
              },
              "PFCLR": {
                "bit": 4,
                "description": "Priority conversion FIFO clear bit"
              },
              "ESCE": {
                "bit": 3,
                "description": "External trigger analog input selection bit"
              },
              "PEEN": {
                "bit": 2,
                "description": "Priority conversion external start enable bit"
              },
              "PHEN": {
                "bit": 1,
                "description": "Priority conversion timer start enable bit"
              },
              "PSTR": {
                "bit": 0,
                "description": "Priority conversion start bit"
              }
            },
            "PCFD": {
              "PD": {
                "bit": 20,
                "description": "Priority conversion result",
                "width": 12
              },
              "INVL": {
                "bit": 12,
                "description": "A/D conversion result disable bit"
              },
              "RS": {
                "bit": 8,
                "description": "Scan conversion start factor",
                "width": 3
              },
              "PC": {
                "bit": 0,
                "description": "Conversion input channel bits",
                "width": 5
              }
            },
            "PCIS": {
              "P2A": {
                "bit": 3,
                "description": "Priority level 2 analog input selection",
                "width": 5
              },
              "P1A": {
                "bit": 0,
                "description": "Priority level 1 analog input selection",
                "width": 3
              }
            },
            "CMPCR": {
              "CMPEN": {
                "bit": 7,
                "description": "Conversion result comparison function operation enable bit"
              },
              "CMD1": {
                "bit": 6,
                "description": "Comparison mode 1"
              },
              "CMD0": {
                "bit": 5,
                "description": "Comparison mode 0"
              },
              "CCH": {
                "bit": 0,
                "description": "Comparison target analog input channel",
                "width": 5
              }
            },
            "CMPD": {
              "CMAD": {
                "bit": 6,
                "description": "A/D conversion compare value setting bits",
                "width": 10
              }
            },
            "ADSS3": {
              "TS31": {
                "bit": 7,
                "description": "AN31 sampling time selection bit"
              },
              "TS30": {
                "bit": 6,
                "description": "AN30 sampling time selection bit"
              },
              "TS29": {
                "bit": 5,
                "description": "AN29 sampling time selection bit"
              },
              "TS28": {
                "bit": 4,
                "description": "AN28 sampling time selection bit"
              },
              "TS27": {
                "bit": 3,
                "description": "AN27 sampling time selection bit"
              },
              "TS26": {
                "bit": 2,
                "description": "AN26 sampling time selection bit"
              },
              "TS25": {
                "bit": 1,
                "description": "AN25 sampling time selection bit"
              },
              "TS24": {
                "bit": 0,
                "description": "AN24 sampling time selection bit"
              }
            },
            "ADSS2": {
              "TS23": {
                "bit": 7,
                "description": "AN23 sampling time selection bit"
              },
              "TS22": {
                "bit": 6,
                "description": "AN22 sampling time selection bit"
              },
              "TS21": {
                "bit": 5,
                "description": "AN21 sampling time selection bit"
              },
              "TS20": {
                "bit": 4,
                "description": "AN20 sampling time selection bit"
              },
              "TS19": {
                "bit": 3,
                "description": "AN19 sampling time selection bit"
              },
              "TS18": {
                "bit": 2,
                "description": "AN18 sampling time selection bit"
              },
              "TS17": {
                "bit": 1,
                "description": "AN17 sampling time selection bit"
              },
              "TS16": {
                "bit": 0,
                "description": "AN16 sampling time selection bit"
              }
            },
            "ADSS1": {
              "TS15": {
                "bit": 7,
                "description": "AN15 sampling time selection bit"
              },
              "TS14": {
                "bit": 6,
                "description": "AN14 sampling time selection bit"
              },
              "TS13": {
                "bit": 5,
                "description": "AN13 sampling time selection bit"
              },
              "TS12": {
                "bit": 4,
                "description": "AN12 sampling time selection bit"
              },
              "TS11": {
                "bit": 3,
                "description": "AN11 sampling time selection bit"
              },
              "TS10": {
                "bit": 2,
                "description": "AN10 sampling time selection bit"
              },
              "TS9": {
                "bit": 1,
                "description": "AN9 sampling time selection bit"
              },
              "TS8": {
                "bit": 0,
                "description": "AN8 sampling time selection bit"
              }
            },
            "ADSS0": {
              "TS7": {
                "bit": 7,
                "description": "AN7 sampling time selection bit"
              },
              "TS6": {
                "bit": 6,
                "description": "AN6 sampling time selection bit"
              },
              "TS5": {
                "bit": 5,
                "description": "AN5 sampling time selection bit"
              },
              "TS4": {
                "bit": 4,
                "description": "AN4 sampling time selection bit"
              },
              "TS3": {
                "bit": 3,
                "description": "AN3 sampling time selection bit"
              },
              "TS2": {
                "bit": 2,
                "description": "AN2 sampling time selection bit"
              },
              "TS1": {
                "bit": 1,
                "description": "AN1 sampling time selection bit"
              },
              "TS0": {
                "bit": 0,
                "description": "AN0 sampling time selection bit"
              }
            },
            "ADST1": {
              "STX1": {
                "bit": 5,
                "description": "Sampling time N times setting bits",
                "width": 3
              },
              "ST1": {
                "bit": 0,
                "description": "Sampling time setting bits",
                "width": 5
              }
            },
            "ADST0": {
              "STX0": {
                "bit": 5,
                "description": "Sampling time N times setting bits",
                "width": 3
              },
              "ST0": {
                "bit": 0,
                "description": "Sampling time setting bits",
                "width": 5
              }
            },
            "ADCT": {
              "CT": {
                "bit": 0,
                "description": "Frequency division ratio setting bits",
                "width": 8
              }
            },
            "PRTSL": {
              "PRTSL": {
                "bit": 0,
                "description": "Priority conversion timer trigger selection bits",
                "width": 4
              }
            },
            "SCTSL": {
              "SCTSL": {
                "bit": 0,
                "description": "Scan conversion timer trigger selection bits",
                "width": 4
              }
            },
            "ADCEN": {
              "ENBLTIME": {
                "bit": 8,
                "description": "Operation enable state transition cycle selection bits",
                "width": 8
              },
              "READY": {
                "bit": 1,
                "description": "A/D operation enable state bit"
              },
              "ENBL": {
                "bit": 0,
                "description": "A/D operation enable bit"
              }
            },
            "WCMRCIF": {
              "RCINT": {
                "bit": 0,
                "description": "Range comparison interrupt factor flag bit"
              }
            },
            "WCMRCOT": {
              "RCOOF": {
                "bit": 0,
                "description": "Threshold excess flag bit"
              }
            },
            "WCMPCR": {
              "RCOCD": {
                "bit": 5,
                "description": "Continuous detection specification count/state indication bits",
                "width": 3
              },
              "RCOIRS": {
                "bit": 4,
                "description": "Selection bit of within-range and out-of- range confirmation"
              },
              "RCOIE": {
                "bit": 3,
                "description": "Range comparison interrupt request enable bit"
              },
              "RCOE": {
                "bit": 2,
                "description": "Range comparison execution enable bit"
              }
            },
            "WCMPSR": {
              "WCMD": {
                "bit": 5,
                "description": "Comparison mode select bit"
              },
              "WCCH": {
                "bit": 0,
                "description": "Comparison target analog input channel",
                "width": 5
              }
            },
            "WCMPDL": {
              "CMLD": {
                "bit": 6,
                "description": "Lower limit threshold bits",
                "width": 10
              }
            },
            "WCMPDH": {
              "CMHD": {
                "bit": 6,
                "description": "Upper limit threshold bits",
                "width": 10
              }
            }
          }
        },
        "CRTRIM": {
          "instances": [
            {
              "name": "CRTRIM",
              "base": "0x4002E000"
            }
          ],
          "registers": {
            "MCR_PSR": {
              "offset": "0x00",
              "size": 8,
              "description": "High-speed CR Oscillation Frequency Division Setup Register"
            },
            "MCR_FTRM": {
              "offset": "0x04",
              "size": 16,
              "description": "High-speed CR Oscillation Frequency Trimming Register"
            },
            "MCR_TTRM": {
              "offset": "0x08",
              "size": 8,
              "description": "High-speed CR Oscillation Temperature Trimming Setup Register"
            },
            "MCR_RLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "High-Speed CR Oscillation Register Write-Protect Register"
            }
          },
          "bits": {
            "MCR_PSR": {
              "CSR": {
                "bit": 0,
                "description": "High-speed CR oscillation frequency division ratio setting bits",
                "width": 3
              }
            },
            "MCR_FTRM": {
              "TRD": {
                "bit": 0,
                "description": "Frequency trimming setup bits",
                "width": 10
              }
            },
            "MCR_TTRM": {
              "TRT": {
                "bit": 0,
                "description": "Temperature trimming setup bits",
                "width": 5
              }
            },
            "MCR_RLR": {
              "TRMLCK": {
                "bit": 0,
                "description": "Register write-protect bits",
                "width": 32
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40030000",
              "irq": 4
            }
          ],
          "registers": {
            "ENIR": {
              "offset": "0x00",
              "size": 32,
              "description": "External Interrupt Enable Register"
            },
            "EIRR": {
              "offset": "0x04",
              "size": 32,
              "description": "External Interrupt Factor Register"
            },
            "EICL": {
              "offset": "0x08",
              "size": 32,
              "description": "External Interrupt Factor Clear Register"
            },
            "ELVR": {
              "offset": "0x0C",
              "size": 32,
              "description": "External Interrupt Factor Level Register"
            },
            "ELVR1": {
              "offset": "0x10",
              "size": 32,
              "description": "External Interrupt Factor Level Register 1"
            },
            "NMIRR": {
              "offset": "0x14",
              "size": 16,
              "description": "Non Maskable Interrupt Factor Register"
            },
            "NMICL": {
              "offset": "0x18",
              "size": 16,
              "description": "Non Maskable Interrupt Factor Clear Register"
            }
          },
          "bits": {
            "ENIR": {
              "EN31": {
                "bit": 31,
                "description": "External interrupt Ch.31 enable bit"
              },
              "EN30": {
                "bit": 30,
                "description": "External interrupt Ch.30 enable bit"
              },
              "EN29": {
                "bit": 29,
                "description": "External interrupt Ch.29 enable bit"
              },
              "EN28": {
                "bit": 28,
                "description": "External interrupt Ch.28 enable bit"
              },
              "EN27": {
                "bit": 27,
                "description": "External interrupt Ch.27 enable bit"
              },
              "EN26": {
                "bit": 26,
                "description": "External interrupt Ch.26 enable bit"
              },
              "EN25": {
                "bit": 25,
                "description": "External interrupt Ch.25 enable bit"
              },
              "EN24": {
                "bit": 24,
                "description": "External interrupt Ch.24 enable bit"
              },
              "EN23": {
                "bit": 23,
                "description": "External interrupt Ch.23 enable bit"
              },
              "EN22": {
                "bit": 22,
                "description": "External interrupt Ch.22 enable bit"
              },
              "EN21": {
                "bit": 21,
                "description": "External interrupt Ch.21 enable bit"
              },
              "EN20": {
                "bit": 20,
                "description": "External interrupt Ch.20 enable bit"
              },
              "EN19": {
                "bit": 19,
                "description": "External interrupt Ch.19 enable bit"
              },
              "EN18": {
                "bit": 18,
                "description": "External interrupt Ch.18 enable bit"
              },
              "EN17": {
                "bit": 17,
                "description": "External interrupt Ch.17 enable bit"
              },
              "EN16": {
                "bit": 16,
                "description": "External interrupt Ch.16 enable bit"
              },
              "EN15": {
                "bit": 15,
                "description": "External interrupt Ch.15 enable bit"
              },
              "EN14": {
                "bit": 14,
                "description": "External interrupt Ch.14 enable bit"
              },
              "EN13": {
                "bit": 13,
                "description": "External interrupt Ch.13 enable bit"
              },
              "EN12": {
                "bit": 12,
                "description": "External interrupt Ch.12 enable bit"
              },
              "EN11": {
                "bit": 11,
                "description": "External interrupt Ch.11 enable bit"
              },
              "EN10": {
                "bit": 10,
                "description": "External interrupt Ch.10 enable bit"
              },
              "EN9": {
                "bit": 9,
                "description": "External interrupt Ch.9 enable bit"
              },
              "EN8": {
                "bit": 8,
                "description": "External interrupt Ch.8 enable bit"
              },
              "EN7": {
                "bit": 7,
                "description": "External interrupt Ch.7 enable bit"
              },
              "EN6": {
                "bit": 6,
                "description": "External interrupt Ch.6 enable bit"
              },
              "EN5": {
                "bit": 5,
                "description": "External interrupt Ch.5 enable bit"
              },
              "EN4": {
                "bit": 4,
                "description": "External interrupt Ch.4 enable bit"
              },
              "EN3": {
                "bit": 3,
                "description": "External interrupt Ch.3 enable bit"
              },
              "EN2": {
                "bit": 2,
                "description": "External interrupt Ch.2 enable bit"
              },
              "EN1": {
                "bit": 1,
                "description": "External interrupt Ch.1 enable bit"
              },
              "EN0": {
                "bit": 0,
                "description": "External interrupt Ch.0 enable bit"
              }
            },
            "EIRR": {
              "ER31": {
                "bit": 31,
                "description": "External interrupt Ch.31 request detection bit"
              },
              "ER30": {
                "bit": 30,
                "description": "External interrupt Ch.30 request detection bit"
              },
              "ER29": {
                "bit": 29,
                "description": "External interrupt Ch.29 request detection bit"
              },
              "ER28": {
                "bit": 28,
                "description": "External interrupt Ch.28 request detection bit"
              },
              "ER27": {
                "bit": 27,
                "description": "External interrupt Ch.27 request detection bit"
              },
              "ER26": {
                "bit": 26,
                "description": "External interrupt Ch.26 request detection bit"
              },
              "ER25": {
                "bit": 25,
                "description": "External interrupt Ch.25 request detection bit"
              },
              "ER24": {
                "bit": 24,
                "description": "External interrupt Ch.24 request detection bit"
              },
              "ER23": {
                "bit": 23,
                "description": "External interrupt Ch.23 request detection bit"
              },
              "ER22": {
                "bit": 22,
                "description": "External interrupt Ch.22 request detection bit"
              },
              "ER21": {
                "bit": 21,
                "description": "External interrupt Ch.21 request detection bit"
              },
              "ER20": {
                "bit": 20,
                "description": "External interrupt Ch.20 request detection bit"
              },
              "ER19": {
                "bit": 19,
                "description": "External interrupt Ch.19 request detection bit"
              },
              "ER18": {
                "bit": 18,
                "description": "External interrupt Ch.18 request detection bit"
              },
              "ER17": {
                "bit": 17,
                "description": "External interrupt Ch.17 request detection bit"
              },
              "ER16": {
                "bit": 16,
                "description": "External interrupt Ch.16 request detection bit"
              },
              "ER15": {
                "bit": 15,
                "description": "External interrupt Ch.15 request detection bit"
              },
              "ER14": {
                "bit": 14,
                "description": "External interrupt Ch.14 request detection bit"
              },
              "ER13": {
                "bit": 13,
                "description": "External interrupt Ch.13 request detection bit"
              },
              "ER12": {
                "bit": 12,
                "description": "External interrupt Ch.12 request detection bit"
              },
              "ER11": {
                "bit": 11,
                "description": "External interrupt Ch.11 request detection bit"
              },
              "ER10": {
                "bit": 10,
                "description": "External interrupt Ch.10 request detection bit"
              },
              "ER9": {
                "bit": 9,
                "description": "External interrupt Ch.9 request detection bit"
              },
              "ER8": {
                "bit": 8,
                "description": "External interrupt Ch.8 request detection bit"
              },
              "ER7": {
                "bit": 7,
                "description": "External interrupt Ch.7 request detection bit"
              },
              "ER6": {
                "bit": 6,
                "description": "External interrupt Ch.6 request detection bit"
              },
              "ER5": {
                "bit": 5,
                "description": "External interrupt Ch.5 request detection bit"
              },
              "ER4": {
                "bit": 4,
                "description": "External interrupt Ch.4 request detection bit"
              },
              "ER3": {
                "bit": 3,
                "description": "External interrupt Ch.3 request detection bit"
              },
              "ER2": {
                "bit": 2,
                "description": "External interrupt Ch.2 request detection bit"
              },
              "ER1": {
                "bit": 1,
                "description": "External interrupt Ch.1 request detection bit"
              },
              "ER0": {
                "bit": 0,
                "description": "External interrupt Ch.0 request detection bit"
              }
            },
            "EICL": {
              "ECL31": {
                "bit": 31,
                "description": "External interrupt Ch.31 factor clear bit"
              },
              "ECL30": {
                "bit": 30,
                "description": "External interrupt Ch.30 factor clear bit"
              },
              "ECL29": {
                "bit": 29,
                "description": "External interrupt Ch.29 factor clear bit"
              },
              "ECL28": {
                "bit": 28,
                "description": "External interrupt Ch.28 factor clear bit"
              },
              "ECL27": {
                "bit": 27,
                "description": "External interrupt Ch.27 factor clear bit"
              },
              "ECL26": {
                "bit": 26,
                "description": "External interrupt Ch.26 factor clear bit"
              },
              "ECL25": {
                "bit": 25,
                "description": "External interrupt Ch.25 factor clear bit"
              },
              "ECL24": {
                "bit": 24,
                "description": "External interrupt Ch.24 factor clear bit"
              },
              "ECL23": {
                "bit": 23,
                "description": "External interrupt Ch.23 factor clear bit"
              },
              "ECL22": {
                "bit": 22,
                "description": "External interrupt Ch.22 factor clear bit"
              },
              "ECL21": {
                "bit": 21,
                "description": "External interrupt Ch.21 factor clear bit"
              },
              "ECL20": {
                "bit": 20,
                "description": "External interrupt Ch.20 factor clear bit"
              },
              "ECL19": {
                "bit": 19,
                "description": "External interrupt Ch.19 factor clear bit"
              },
              "ECL18": {
                "bit": 18,
                "description": "External interrupt Ch.18 factor clear bit"
              },
              "ECL17": {
                "bit": 17,
                "description": "External interrupt Ch.17 factor clear bit"
              },
              "ECL16": {
                "bit": 16,
                "description": "External interrupt Ch.16 factor clear bit"
              },
              "ECL15": {
                "bit": 15,
                "description": "External interrupt Ch.15 factor clear bit"
              },
              "ECL14": {
                "bit": 14,
                "description": "External interrupt Ch.14 factor clear bit"
              },
              "ECL13": {
                "bit": 13,
                "description": "External interrupt Ch.13 factor clear bit"
              },
              "ECL12": {
                "bit": 12,
                "description": "External interrupt Ch.12 factor clear bit"
              },
              "ECL11": {
                "bit": 11,
                "description": "External interrupt Ch.11 factor clear bit"
              },
              "ECL10": {
                "bit": 10,
                "description": "External interrupt Ch.10 factor clear bit"
              },
              "ECL9": {
                "bit": 9,
                "description": "External interrupt Ch.9 factor clear bit"
              },
              "ECL8": {
                "bit": 8,
                "description": "External interrupt Ch.8 factor clear bit"
              },
              "ECL7": {
                "bit": 7,
                "description": "External interrupt Ch.7 factor clear bit"
              },
              "ECL6": {
                "bit": 6,
                "description": "External interrupt Ch.6 factor clear bit"
              },
              "ECL5": {
                "bit": 5,
                "description": "External interrupt Ch.5 factor clear bit"
              },
              "ECL4": {
                "bit": 4,
                "description": "External interrupt Ch.4 factor clear bit"
              },
              "ECL3": {
                "bit": 3,
                "description": "External interrupt Ch.3 factor clear bit"
              },
              "ECL2": {
                "bit": 2,
                "description": "External interrupt Ch.2 factor clear bit"
              },
              "ECL1": {
                "bit": 1,
                "description": "External interrupt Ch.1 factor clear bit"
              },
              "ECL0": {
                "bit": 0,
                "description": "External interrupt Ch.0 factor clear bit"
              }
            },
            "ELVR": {
              "LB15": {
                "bit": 31,
                "description": "Bit31 of ELVR"
              },
              "LA15": {
                "bit": 30,
                "description": "Bit30 of ELVR"
              },
              "LB14": {
                "bit": 29,
                "description": "Bit29 of ELVR"
              },
              "LA14": {
                "bit": 28,
                "description": "Bit28 of ELVR"
              },
              "LB13": {
                "bit": 27,
                "description": "Bit27 of ELVR"
              },
              "LA13": {
                "bit": 26,
                "description": "Bit26 of ELVR"
              },
              "LB12": {
                "bit": 25,
                "description": "Bit25 of ELVR"
              },
              "LA12": {
                "bit": 24,
                "description": "Bit24 of ELVR"
              },
              "LB11": {
                "bit": 23,
                "description": "Bit23 of ELVR"
              },
              "LA11": {
                "bit": 22,
                "description": "Bit22 of ELVR"
              },
              "LB10": {
                "bit": 21,
                "description": "Bit21 of ELVR"
              },
              "LA10": {
                "bit": 20,
                "description": "Bit20 of ELVR"
              },
              "LB9": {
                "bit": 19,
                "description": "Bit19 of ELVR"
              },
              "LA9": {
                "bit": 18,
                "description": "Bit18 of ELVR"
              },
              "LB8": {
                "bit": 17,
                "description": "Bit17 of ELVR"
              },
              "LA8": {
                "bit": 16,
                "description": "Bit16 of ELVR"
              },
              "LB7": {
                "bit": 15,
                "description": "Bit15 of ELVR"
              },
              "LA7": {
                "bit": 14,
                "description": "Bit14 of ELVR"
              },
              "LB6": {
                "bit": 13,
                "description": "Bit13 of ELVR"
              },
              "LA6": {
                "bit": 12,
                "description": "Bit12 of ELVR"
              },
              "LB5": {
                "bit": 11,
                "description": "Bit11 of ELVR"
              },
              "LA5": {
                "bit": 10,
                "description": "Bit10 of ELVR"
              },
              "LB4": {
                "bit": 9,
                "description": "Bit9 of ELVR"
              },
              "LA4": {
                "bit": 8,
                "description": "Bit8 of ELVR"
              },
              "LB3": {
                "bit": 7,
                "description": "Bit7 of ELVR"
              },
              "LA3": {
                "bit": 6,
                "description": "Bit6 of ELVR"
              },
              "LB2": {
                "bit": 5,
                "description": "Bit5 of ELVR"
              },
              "LA2": {
                "bit": 4,
                "description": "Bit4 of ELVR"
              },
              "LB1": {
                "bit": 3,
                "description": "Bit3 of ELVR"
              },
              "LA1": {
                "bit": 2,
                "description": "Bit2 of ELVR"
              },
              "LB0": {
                "bit": 1,
                "description": "Bit1 of ELVR"
              },
              "LA0": {
                "bit": 0,
                "description": "Bit0 of ELVR"
              }
            },
            "ELVR1": {
              "LB31": {
                "bit": 31,
                "description": "Bit31 of ELVR1"
              },
              "LA31": {
                "bit": 30,
                "description": "Bit30 of ELVR1"
              },
              "LB30": {
                "bit": 29,
                "description": "Bit29 of ELVR1"
              },
              "LA30": {
                "bit": 28,
                "description": "Bit28 of ELVR1"
              },
              "LB29": {
                "bit": 27,
                "description": "Bit27 of ELVR1"
              },
              "LA29": {
                "bit": 26,
                "description": "Bit26 of ELVR1"
              },
              "LB28": {
                "bit": 25,
                "description": "Bit25 of ELVR1"
              },
              "LA28": {
                "bit": 24,
                "description": "Bit24 of ELVR1"
              },
              "LB27": {
                "bit": 23,
                "description": "Bit23 of ELVR1"
              },
              "LA27": {
                "bit": 22,
                "description": "Bit22 of ELVR1"
              },
              "LB26": {
                "bit": 21,
                "description": "Bit21 of ELVR1"
              },
              "LA26": {
                "bit": 20,
                "description": "Bit20 of ELVR1"
              },
              "LB25": {
                "bit": 19,
                "description": "Bit19 of ELVR1"
              },
              "LA25": {
                "bit": 18,
                "description": "Bit18 of ELVR1"
              },
              "LB24": {
                "bit": 17,
                "description": "Bit17 of ELVR1"
              },
              "LA24": {
                "bit": 16,
                "description": "Bit16 of ELVR1"
              },
              "LB23": {
                "bit": 15,
                "description": "Bit15 of ELVR1"
              },
              "LA23": {
                "bit": 14,
                "description": "Bit14 of ELVR1"
              },
              "LB22": {
                "bit": 13,
                "description": "Bit13 of ELVR1"
              },
              "LA22": {
                "bit": 12,
                "description": "Bit12 of ELVR1"
              },
              "LB21": {
                "bit": 11,
                "description": "Bit11 of ELVR1"
              },
              "LA21": {
                "bit": 10,
                "description": "Bit10 of ELVR1"
              },
              "LB20": {
                "bit": 9,
                "description": "Bit9 of ELVR1"
              },
              "LA20": {
                "bit": 8,
                "description": "Bit8 of ELVR1"
              },
              "LB19": {
                "bit": 7,
                "description": "Bit7 of ELVR1"
              },
              "LA19": {
                "bit": 6,
                "description": "Bit6 of ELVR1"
              },
              "LB18": {
                "bit": 5,
                "description": "Bit5 of ELVR1"
              },
              "LA18": {
                "bit": 4,
                "description": "Bit4 of ELVR1"
              },
              "LB17": {
                "bit": 3,
                "description": "Bit3 of ELVR1"
              },
              "LA17": {
                "bit": 2,
                "description": "Bit2 of ELVR1"
              },
              "LB16": {
                "bit": 1,
                "description": "Bit1 of ELVR1"
              },
              "LA16": {
                "bit": 0,
                "description": "Bit0 of ELVR1"
              }
            },
            "NMIRR": {
              "NR": {
                "bit": 0,
                "description": "NMI interrupt request detection bit"
              }
            },
            "NMICL": {
              "NCL": {
                "bit": 0,
                "description": "NMI interrupt factor clear bit"
              }
            }
          }
        },
        "INTREQ": {
          "instances": [
            {
              "name": "INTREQ",
              "base": "0x40031000"
            }
          ],
          "registers": {
            "DRQSEL": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA Request Selection Register"
            },
            "IRQCMODE": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Factor Vector Relocate Setting Register"
            },
            "EXC02MON": {
              "offset": "0x10",
              "size": 32,
              "description": "EXC02 Batch Read Register"
            },
            "IRQ00MON": {
              "offset": "0x14",
              "size": 32,
              "description": "IRQ00 Batch Read Register"
            },
            "IRQ01MON": {
              "offset": "0x18",
              "size": 32,
              "description": "IRQ01 Batch Read Register"
            },
            "IRQ02MON": {
              "offset": "0x1C",
              "size": 32,
              "description": "IRQ02 Batch Read Register"
            },
            "IRQ03MON": {
              "offset": "0x20",
              "size": 32,
              "description": "IRQ03 Batch Read Register"
            },
            "IRQ04MON": {
              "offset": "0x24",
              "size": 32,
              "description": "IRQ04 Batch Read Register"
            },
            "IRQ05MON": {
              "offset": "0x28",
              "size": 32,
              "description": "IRQ05 Batch Read Register"
            },
            "IRQ06MON": {
              "offset": "0x2C",
              "size": 32,
              "description": "IRQ06 Batch Read Register"
            },
            "IRQ07MON": {
              "offset": "0x30",
              "size": 32,
              "description": "IRQ07 Batch Read Register"
            },
            "IRQ08MON": {
              "offset": "0x34",
              "size": 32,
              "description": "IRQ08 Batch Read Register"
            },
            "IRQ09MON": {
              "offset": "0x38",
              "size": 32,
              "description": "IRQ09 Batch Read Register"
            },
            "IRQ10MON": {
              "offset": "0x3C",
              "size": 32,
              "description": "IRQ10 Batch Read Register"
            },
            "IRQ11MON": {
              "offset": "0x40",
              "size": 32,
              "description": "IRQ11 Batch Read Register"
            },
            "IRQ12MON": {
              "offset": "0x44",
              "size": 32,
              "description": "IRQ12 Batch Read Register"
            },
            "IRQ13MON": {
              "offset": "0x48",
              "size": 32,
              "description": "IRQ13 Batch Read Register"
            },
            "IRQ14MON": {
              "offset": "0x4C",
              "size": 32,
              "description": "IRQ14 Batch Read Register"
            },
            "IRQ15MON": {
              "offset": "0x50",
              "size": 32,
              "description": "IRQ15 Batch Read Register"
            },
            "IRQ16MON": {
              "offset": "0x54",
              "size": 32,
              "description": "IRQ16 Batch Read Register"
            },
            "IRQ17MON": {
              "offset": "0x58",
              "size": 32,
              "description": "IRQ17 Batch Read Register"
            },
            "IRQ18MON": {
              "offset": "0x5C",
              "size": 32,
              "description": "IRQ18 Batch Read Register"
            },
            "IRQ19MON": {
              "offset": "0x60",
              "size": 32,
              "description": "IRQ19 Batch Read Register"
            },
            "IRQ20MON": {
              "offset": "0x64",
              "size": 32,
              "description": "IRQ20 Batch Read Register"
            },
            "IRQ21MON": {
              "offset": "0x68",
              "size": 32,
              "description": "IRQ21 Batch Read Register"
            },
            "IRQ22MON": {
              "offset": "0x6C",
              "size": 32,
              "description": "IRQ22 Batch Read Register"
            },
            "IRQ23MON": {
              "offset": "0x70",
              "size": 32,
              "description": "IRQ23 Batch Read Register"
            },
            "IRQ24MON": {
              "offset": "0x74",
              "size": 32,
              "description": "IRQ24 Batch Read Register"
            },
            "IRQ25MON": {
              "offset": "0x78",
              "size": 32,
              "description": "IRQ25 Batch Read Register"
            },
            "IRQ26MON": {
              "offset": "0x7C",
              "size": 32,
              "description": "IRQ26 Batch Read Register"
            },
            "IRQ27MON": {
              "offset": "0x80",
              "size": 32,
              "description": "IRQ27 Batch Read Register"
            },
            "IRQ28MON": {
              "offset": "0x84",
              "size": 32,
              "description": "IRQ28 Batch Read Register"
            },
            "IRQ29MON": {
              "offset": "0x88",
              "size": 32,
              "description": "IRQ29 Batch Read Register"
            },
            "IRQ30MON": {
              "offset": "0x8C",
              "size": 32,
              "description": "IRQ30 Batch Read Register"
            },
            "IRQ31MON": {
              "offset": "0x90",
              "size": 32,
              "description": "IRQ31 Batch Read Register"
            },
            "RCINTSEL0": {
              "offset": "0x210",
              "size": 32,
              "description": "Interrupt Factor Selection Register 0"
            },
            "RCINTSEL1": {
              "offset": "0x214",
              "size": 32,
              "description": "Interrupt Factor Selection Register 1"
            }
          },
          "bits": {
            "DRQSEL": {
              "EXINT3": {
                "bit": 31,
                "description": "The interrupt signal of the external interrupt ch.3 is output as a transfer request to the DMAC"
              },
              "EXINT2": {
                "bit": 30,
                "description": "The interrupt signal of the external interrupt ch.2 is output as a transfer request to the DMAC"
              },
              "EXINT1": {
                "bit": 29,
                "description": "The interrupt signal of the external interrupt ch.1 is output as a transfer request to the DMAC"
              },
              "EXINT0": {
                "bit": 28,
                "description": "The interrupt signal of the external interrupt ch.0 is output as a transfer request to the DMAC"
              },
              "MFS7TX": {
                "bit": 27,
                "description": "The transmission interrupt signal of the MFS ch.7 is output as a transfer request to the DMAC"
              },
              "MFS7RX": {
                "bit": 26,
                "description": "The reception interrupt signal of the MFS ch.7 is output as a transfer request to the DMAC"
              },
              "MFS6TX": {
                "bit": 25,
                "description": "The transmission interrupt signal of the MFS ch.6 is output as a transfer request to the DMAC"
              },
              "MFS6RX": {
                "bit": 24,
                "description": "The reception interrupt signal of the MFS ch.6 is output as a transfer request to the DMAC"
              },
              "MFS5TX": {
                "bit": 23,
                "description": "The transmission interrupt signal of the MFS ch.5 is output as a transfer request to the DMAC"
              },
              "MFS5RX": {
                "bit": 22,
                "description": "The reception interrupt signal of the MFS ch.5 is output as a transfer request to the DMAC"
              },
              "MFS4TX": {
                "bit": 21,
                "description": "The transmission interrupt signal of the MFS ch.4 is output as a transfer request to the DMAC"
              },
              "MFS4RX": {
                "bit": 20,
                "description": "The reception interrupt signal of the MFS ch.4 is output as a transfer request to the DMAC"
              },
              "MFS3TX": {
                "bit": 19,
                "description": "The transmission interrupt signal of the MFS ch.3 is output as a transfer request to the DMAC"
              },
              "MFS3RX": {
                "bit": 18,
                "description": "The reception interrupt signal of the MFS ch.3 is output as a transfer request to the DMAC"
              },
              "MFS2TX": {
                "bit": 17,
                "description": "The transmission interrupt signal of the MFS ch.2 is output as a transfer request to the DMAC"
              },
              "MFS2RX": {
                "bit": 16,
                "description": "The reception interrupt signal of the MFS ch.2 is output as a transfer request to the DMAC"
              },
              "MFS1TX": {
                "bit": 15,
                "description": "The transmission interrupt signal of the MFS ch.1 is output as a transfer request to the DMAC"
              },
              "MFS1RX": {
                "bit": 14,
                "description": "The reception interrupt signal of the MFS ch.1 is output as a transfer request to the DMAC"
              },
              "MFS0TX": {
                "bit": 13,
                "description": "The transmission interrupt signal of the MFS ch.0 is output as a transfer request to the DMAC"
              },
              "MFS0RX": {
                "bit": 12,
                "description": "The reception interrupt signal of the MFS ch.0 is output as a transfer request to the DMAC"
              },
              "IRQ0BT6": {
                "bit": 11,
                "description": "The IRQ0 interrupt signal of the base timer ch.6 is output as a transfer request to the DMAC"
              },
              "IRQ0BT4": {
                "bit": 10,
                "description": "The IRQ0 interrupt signal of the base timer ch.4 is output as a transfer request to the DMAC"
              },
              "IRQ0BT2": {
                "bit": 9,
                "description": "The IRQ0 interrupt signal of the base timer ch.2 is output as a transfer request to the DMAC"
              },
              "IRQ0BT0": {
                "bit": 8,
                "description": "The IRQ0 interrupt signal of the base timer ch.0 is output as a transfer request to the DMAC"
              },
              "ADCSCAN2": {
                "bit": 7,
                "description": "The scan conversion interrupt signal of the A/D converter unit 2 is output as a transfer request to the DMAC"
              },
              "ADCSCAN1": {
                "bit": 6,
                "description": "The scan conversion interrupt signal of the A/D converter unit 1 is output as a transfer request to the DMAC"
              },
              "ADCSCAN0": {
                "bit": 5,
                "description": "The scan conversion interrupt signal of the A/D converter unit 0 is output as a transfer request to the DMAC"
              }
            },
            "IRQCMODE": {
              "IRQCMODE": {
                "bit": 0,
                "description": "Assigns the interrupt factor vector according to Table 1-1 in chapter \"Interrupt B\""
              }
            },
            "EXC02MON": {
              "HWINT": {
                "bit": 1,
                "description": "Hardware watchdog timer interrupt request"
              },
              "NMI": {
                "bit": 0,
                "description": "NMIX external pin interrupt request"
              }
            },
            "IRQ00MON": {
              "FCSINT": {
                "bit": 0,
                "description": "Anomalous frequency detection by CSV interrupt request"
              }
            },
            "IRQ01MON": {
              "SWWDTINT": {
                "bit": 0,
                "description": "Software watchdog timer interrupt request"
              }
            },
            "IRQ02MON": {
              "LVDINT": {
                "bit": 0,
                "description": "Low voltage detection (LVD) interrupt request"
              }
            },
            "IRQ03MON": {
              "WAVE2INT3": {
                "bit": 11,
                "description": "WFG timer 54 interrupt request in MFT unit 2"
              },
              "WAVE2INT2": {
                "bit": 10,
                "description": "WFG timer 32 interrupt request in MFT unit 2"
              },
              "WAVE2INT1": {
                "bit": 9,
                "description": "WFG timer 10 interrupt request in MFT unit 2"
              },
              "WAVE2INT0": {
                "bit": 8,
                "description": "DTIF (motor emergency stop) interrupt request in MFT unit 2"
              },
              "WAVE1INT3": {
                "bit": 7,
                "description": "WFG timer 54 interrupt request in MFT unit 1"
              },
              "WAVE1INT2": {
                "bit": 6,
                "description": "WFG timer 32 interrupt request in MFT unit 1"
              },
              "WAVE1INT1": {
                "bit": 5,
                "description": "WFG timer 10 interrupt request in MFT unit 1"
              },
              "WAVE1INT0": {
                "bit": 4,
                "description": "DTIF (motor emergency stop) interrupt request in MFT unit 1"
              },
              "WAVE0INT3": {
                "bit": 3,
                "description": "WFG timer 54 interrupt request in MFT unit 0"
              },
              "WAVE0INT2": {
                "bit": 2,
                "description": "WFG timer 32 interrupt request in MFT unit 0"
              },
              "WAVE0INT1": {
                "bit": 1,
                "description": "WFG timer 10 interrupt request in MFT unit 0"
              },
              "WAVE0INT0": {
                "bit": 0,
                "description": "DTIF (motor emergency stop) interrupt request in MFT unit 0"
              }
            },
            "IRQ04MON": {
              "EXTINT7": {
                "bit": 7,
                "description": "Interrupt request of external interrupt ch.7"
              },
              "EXTINT6": {
                "bit": 6,
                "description": "Interrupt request of external interrupt ch.6"
              },
              "EXTINT5": {
                "bit": 5,
                "description": "Interrupt request of external interrupt ch.5"
              },
              "EXTINT4": {
                "bit": 4,
                "description": "Interrupt request of external interrupt ch.4"
              },
              "EXTINT3": {
                "bit": 3,
                "description": "Interrupt request of external interrupt ch.3"
              },
              "EXTINT2": {
                "bit": 2,
                "description": "Interrupt request of external interrupt ch.2"
              },
              "EXTINT1": {
                "bit": 1,
                "description": "Interrupt request of external interrupt ch.1"
              },
              "EXTINT0": {
                "bit": 0,
                "description": "Interrupt request of external interrupt ch.0"
              }
            },
            "IRQ05MON": {
              "EXTINT31": {
                "bit": 23,
                "description": "Interrupt request of external interrupt ch.31"
              },
              "EXTINT30": {
                "bit": 22,
                "description": "Interrupt request of external interrupt ch.30"
              },
              "EXTINT29": {
                "bit": 21,
                "description": "Interrupt request of external interrupt ch.29"
              },
              "EXTINT28": {
                "bit": 20,
                "description": "Interrupt request of external interrupt ch.28"
              },
              "EXTINT27": {
                "bit": 19,
                "description": "Interrupt request of external interrupt ch.27"
              },
              "EXTINT26": {
                "bit": 18,
                "description": "Interrupt request of external interrupt ch.26"
              },
              "EXTINT25": {
                "bit": 17,
                "description": "Interrupt request of external interrupt ch.25"
              },
              "EXTINT24": {
                "bit": 16,
                "description": "Interrupt request of external interrupt ch.24"
              },
              "EXTINT23": {
                "bit": 15,
                "description": "Interrupt request of external interrupt ch.23"
              },
              "EXTINT22": {
                "bit": 14,
                "description": "Interrupt request of external interrupt ch.22"
              },
              "EXTINT21": {
                "bit": 13,
                "description": "Interrupt request of external interrupt ch.21"
              },
              "EXTINT20": {
                "bit": 12,
                "description": "Interrupt request of external interrupt ch.20"
              },
              "EXTINT19": {
                "bit": 11,
                "description": "Interrupt request of external interrupt ch.19"
              },
              "EXTINT18": {
                "bit": 10,
                "description": "Interrupt request of external interrupt ch.18"
              },
              "EXTINT17": {
                "bit": 9,
                "description": "Interrupt request of external interrupt ch.17"
              },
              "EXTINT16": {
                "bit": 8,
                "description": "Interrupt request of external interrupt ch.16"
              },
              "EXTINT15": {
                "bit": 7,
                "description": "Interrupt request of external interrupt ch.15"
              },
              "EXTINT14": {
                "bit": 6,
                "description": "Interrupt request of external interrupt ch.14"
              },
              "EXTINT13": {
                "bit": 5,
                "description": "Interrupt request of external interrupt ch.13"
              },
              "EXTINT12": {
                "bit": 4,
                "description": "Interrupt request of external interrupt ch.12"
              },
              "EXTINT11": {
                "bit": 3,
                "description": "Interrupt request of external interrupt ch.11"
              },
              "EXTINT10": {
                "bit": 2,
                "description": "Interrupt request of external interrupt ch.10"
              },
              "EXTINT9": {
                "bit": 1,
                "description": "Interrupt request of external interrupt ch.9"
              },
              "EXTINT8": {
                "bit": 0,
                "description": "Interrupt request of external interrupt ch.8"
              }
            },
            "IRQ06MON": {
              "QUD2INT5": {
                "bit": 19,
                "description": "PC match and RC match interrupt request of QPRC ch.2"
              },
              "QUD2INT4": {
                "bit": 18,
                "description": "Interrupt request detected RC out of range of QPRC ch.2"
              },
              "QUD2INT3": {
                "bit": 17,
                "description": "PC count invert interrupt request of QPRC ch.2"
              },
              "QUD2INT2": {
                "bit": 16,
                "description": "Overflow/underflow/zero index interrupt request of QPRC ch.2"
              },
              "QUD2INT1": {
                "bit": 15,
                "description": "PC and RC match interrupt request of QPRC ch.2"
              },
              "QUD2INT0": {
                "bit": 14,
                "description": "PC match interrupt request of QPRC ch.2"
              },
              "QUD1INT5": {
                "bit": 13,
                "description": "PC match and RC match interrupt request of QPRC ch.1"
              },
              "QUD1INT4": {
                "bit": 12,
                "description": "Interrupt request detected RC out of range of QPRC ch.1"
              },
              "QUD1INT3": {
                "bit": 11,
                "description": "PC count invert interrupt request of QPRC ch.1"
              },
              "QUD1INT2": {
                "bit": 10,
                "description": "Overflow/underflow/zero index interrupt request of QPRC ch.1"
              },
              "QUD1INT1": {
                "bit": 9,
                "description": "PC and RC match interrupt request of QPRC ch.1"
              },
              "QUD1INT0": {
                "bit": 8,
                "description": "PC match interrupt request of QPRC ch.1"
              },
              "QUD0INT5": {
                "bit": 7,
                "description": "PC match and RC match interrupt request of QPRC ch.0"
              },
              "QUD0INT4": {
                "bit": 6,
                "description": "Interrupt request detected RC out of range of QPRC ch.0"
              },
              "QUD0INT3": {
                "bit": 5,
                "description": "PC count invert interrupt request of QPRC ch.0"
              },
              "QUD0INT2": {
                "bit": 4,
                "description": "Overflow/underflow/zero index interrupt request of QPRC ch.0"
              },
              "QUD0INT1": {
                "bit": 3,
                "description": "PC and RC match interrupt request of QPRC ch.0"
              },
              "QUD0INT0": {
                "bit": 2,
                "description": "PC match interrupt request of QPRC ch.0"
              },
              "TIMINT2": {
                "bit": 1,
                "description": "Dual timer TIMINT2 interrupt request"
              },
              "TIMINT1": {
                "bit": 0,
                "description": "Dual timer TIMINT1 interrupt request"
              }
            },
            "IRQ07MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Reception interrupt request of MFS channel 8"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Reception interrupt request of MFS channel 0"
              }
            },
            "IRQ08MON": {
              "MFSINT3": {
                "bit": 3,
                "description": "Status interrupt request of MFS channel 8"
              },
              "MFSINT2": {
                "bit": 2,
                "description": "Transmission interrupt request of MFS channel 8"
              },
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of MFS channel 0"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of MFS channel 0"
              }
            },
            "IRQ09MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Reception interrupt request of MFS channel 9"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Reception interrupt request of MFS channel 1"
              }
            },
            "IRQ10MON": {
              "MFSINT3": {
                "bit": 3,
                "description": "Status interrupt request of MFS channel 9"
              },
              "MFSINT2": {
                "bit": 2,
                "description": "Transmission interrupt request of MFS channel 9"
              },
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of MFS channel 1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of MFS channel 1"
              }
            },
            "IRQ11MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Reception interrupt request of MFS channel 10"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Reception interrupt request of MFS channel 2"
              }
            },
            "IRQ12MON": {
              "MFSINT3": {
                "bit": 3,
                "description": "Status interrupt request of MFS channel 10"
              },
              "MFSINT2": {
                "bit": 2,
                "description": "Transmission interrupt request of MFS channel 10"
              },
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of MFS channel 2"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of MFS channel 2"
              }
            },
            "IRQ13MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Reception interrupt request of MFS channel 11"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Reception interrupt request of MFS channel 3"
              }
            },
            "IRQ14MON": {
              "MFSINT3": {
                "bit": 3,
                "description": "Status interrupt request of MFS channel 11"
              },
              "MFSINT2": {
                "bit": 2,
                "description": "Transmission interrupt request of MFS channel 11"
              },
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of MFS channel 3"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of MFS channel 3"
              }
            },
            "IRQ15MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Reception interrupt request of MFS channel 12"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Reception interrupt request of MFS channel 4"
              }
            },
            "IRQ16MON": {
              "MFSINT3": {
                "bit": 3,
                "description": "Status interrupt request of MFS channel 12"
              },
              "MFSINT2": {
                "bit": 2,
                "description": "Transmission interrupt request of MFS channel 12"
              },
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of MFS channel 4"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of MFS channel 4"
              }
            },
            "IRQ17MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "Reception interrupt request of MFS channel 13"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Reception interrupt request of MFS channel 5"
              }
            },
            "IRQ18MON": {
              "MFSINT3": {
                "bit": 3,
                "description": "Status interrupt request of MFS channel 13"
              },
              "MFSINT2": {
                "bit": 2,
                "description": "Transmission interrupt request of MFS channel 13"
              },
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of MFS channel 5"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of MFS channel 5"
              }
            },
            "IRQ19MON": {
              "DMAINT": {
                "bit": 4,
                "description": "Interrupt request of DMAC ch.0"
              },
              "MFSINT1": {
                "bit": 1,
                "description": "Reception interrupt request of MFS channel 14"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Reception interrupt request of MFS channel 6"
              }
            },
            "IRQ20MON": {
              "DMAINT": {
                "bit": 4,
                "description": "Interrupt request of DMAC ch.1"
              },
              "MFSINT3": {
                "bit": 3,
                "description": "Status interrupt request of MFS channel 14"
              },
              "MFSINT2": {
                "bit": 2,
                "description": "Transmission interrupt request of MFS channel 14"
              },
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of MFS channel 6"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of MFS channel 6"
              }
            },
            "IRQ21MON": {
              "DMAINT": {
                "bit": 4,
                "description": "Interrupt request of DMAC ch.2"
              },
              "MFSINT1": {
                "bit": 1,
                "description": "Reception interrupt request of MFS channel 15"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Reception interrupt request of MFS channel 7"
              }
            },
            "IRQ22MON": {
              "DMAINT": {
                "bit": 4,
                "description": "Interrupt request of DMAC ch.3"
              },
              "MFSINT3": {
                "bit": 3,
                "description": "Status interrupt request of MFS channel 15"
              },
              "MFSINT2": {
                "bit": 2,
                "description": "Transmission interrupt request of MFS channel 15"
              },
              "MFSINT1": {
                "bit": 1,
                "description": "Status interrupt request of MFS channel 7"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "Transmission interrupt request of MFS channel 7"
              }
            },
            "IRQ23MON": {
              "PPGINT8": {
                "bit": 8,
                "description": "Interrupt request of PPG ch.20"
              },
              "PPGINT7": {
                "bit": 7,
                "description": "Interrupt request of PPG ch.18"
              },
              "PPGINT6": {
                "bit": 6,
                "description": "Interrupt request of PPG ch.16"
              },
              "PPGINT5": {
                "bit": 5,
                "description": "Interrupt request of PPG ch.12"
              },
              "PPGINT4": {
                "bit": 4,
                "description": "Interrupt request of PPG ch.10"
              },
              "PPGINT3": {
                "bit": 3,
                "description": "Interrupt request of PPG ch.8"
              },
              "PPGINT2": {
                "bit": 2,
                "description": "Interrupt request of PPG ch.4"
              },
              "PPGINT1": {
                "bit": 1,
                "description": "Interrupt request of PPG ch.2"
              },
              "PPGINT0": {
                "bit": 0,
                "description": "Interrupt request of PPG ch.0"
              }
            },
            "IRQ24MON": {
              "RTCINT": {
                "bit": 5,
                "description": "RTC interrupt request"
              },
              "WCINT": {
                "bit": 4,
                "description": "Watch counter interrupt request"
              },
              "MPLLINT": {
                "bit": 2,
                "description": "Stabilization wait completion interrupt request for main PLL oscillation"
              },
              "SOSCINT": {
                "bit": 1,
                "description": "Stabilization wait completion interrupt request for sub-clock oscillation"
              },
              "MOSCINT": {
                "bit": 0,
                "description": "Stabilization wait completion interrupt request for main clock oscillation"
              }
            },
            "IRQ25MON": {
              "ADCINT4": {
                "bit": 4,
                "description": "Range comparison result interrupt request in the A/D converter unit 0"
              },
              "ADCINT3": {
                "bit": 3,
                "description": "Conversion result comparison interrupt request in the A/D converter unit 0"
              },
              "ADCINT2": {
                "bit": 2,
                "description": "FIFO overrun interrupt request in the A/D converter unit 0"
              },
              "ADCINT1": {
                "bit": 1,
                "description": "Scan conversion interrupt request in the A/D converter unit 0"
              },
              "ADCINT0": {
                "bit": 0,
                "description": "Priority conversion interrupt request in the A/D converter unit 0"
              }
            },
            "IRQ26MON": {
              "ADCINT4": {
                "bit": 4,
                "description": "Range comparison result interrupt request in the A/D converter unit 1"
              },
              "ADCINT3": {
                "bit": 3,
                "description": "Conversion result comparison interrupt request in the A/D converter unit 1"
              },
              "ADCINT2": {
                "bit": 2,
                "description": "FIFO overrun interrupt request in the A/D converter unit 1"
              },
              "ADCINT1": {
                "bit": 1,
                "description": "Scan conversion interrupt request in the A/D converter unit 1"
              },
              "ADCINT0": {
                "bit": 0,
                "description": "Priority conversion interrupt request in the A/D converter unit 1"
              }
            },
            "IRQ27MON": {
              "LCDCINT": {
                "bit": 5,
                "description": "Interrupt request for LCD controller"
              },
              "ADCINT4": {
                "bit": 4,
                "description": "Range comparison result interrupt request in the A/D converter unit 2"
              },
              "ADCINT3": {
                "bit": 3,
                "description": "Conversion result comparison interrupt request in the A/D converter unit 2"
              },
              "ADCINT2": {
                "bit": 2,
                "description": "FIFO overrun interrupt request in the A/D converter unit 2"
              },
              "ADCINT1": {
                "bit": 1,
                "description": "Scan conversion interrupt request in the A/D converter unit 2"
              },
              "ADCINT0": {
                "bit": 0,
                "description": "Priority conversion interrupt request in the A/D converter unit 2"
              }
            },
            "IRQ28MON": {
              "FRT2INT5": {
                "bit": 17,
                "description": "Zero detection interrupt request of the free run timer ch.2 in the MFT unit 2"
              },
              "FRT2INT4": {
                "bit": 16,
                "description": "Zero detection interrupt request of the free run timer ch.1 in the MFT unit 2"
              },
              "FRT2INT3": {
                "bit": 15,
                "description": "Zero detection interrupt request of the free run timer ch.0 in the MFT unit 2"
              },
              "FRT2INT2": {
                "bit": 14,
                "description": "Peak value detection interrupt request of the free run timer ch.2 in the MFT unit 2"
              },
              "FRT2INT1": {
                "bit": 13,
                "description": "Peak value detection interrupt request of the free run timer ch.1 in the MFT unit 2"
              },
              "FRT2INT0": {
                "bit": 12,
                "description": "Peak value detection interrupt request of the free run timer ch.0 in the MFT unit 2"
              },
              "FRT1INT5": {
                "bit": 11,
                "description": "Zero detection interrupt request of the free run timer ch.2 in the MFT unit 1"
              },
              "FRT1INT4": {
                "bit": 10,
                "description": "Zero detection interrupt request of the free run timer ch.1 in the MFT unit 1"
              },
              "FRT1INT3": {
                "bit": 9,
                "description": "Zero detection interrupt request of the free run timer ch.0 in the MFT unit 1"
              },
              "FRT1INT2": {
                "bit": 8,
                "description": "Peak value detection interrupt request of the free run timer ch.2 in the MFT unit 1"
              },
              "FRT1INT1": {
                "bit": 7,
                "description": "Peak value detection interrupt request of the free run timer ch.1 in the MFT unit 1"
              },
              "FRT1INT0": {
                "bit": 6,
                "description": "Peak value detection interrupt request of the free run timer ch.0 in the MFT unit 1"
              },
              "FRT0INT5": {
                "bit": 5,
                "description": "Zero detection interrupt request of the free run timer ch.2 in the MFT unit 0"
              },
              "FRT0INT4": {
                "bit": 4,
                "description": "Zero detection interrupt request of the free run timer ch.1 in the MFT unit 0"
              },
              "FRT0INT3": {
                "bit": 3,
                "description": "Zero detection interrupt request of the free run timer ch.0 in the MFT unit 0"
              },
              "FRT0INT2": {
                "bit": 2,
                "description": "Peak value detection interrupt request of the free run timer ch.2 in the MFT unit 0"
              },
              "FRT0INT1": {
                "bit": 1,
                "description": "Peak value detection interrupt request of the free run timer ch.1 in the MFT unit 0"
              },
              "FRT0INT0": {
                "bit": 0,
                "description": "Peak value detection interrupt request of the free run timer ch.0 in the MFT unit 0"
              }
            },
            "IRQ29MON": {
              "ICU2INT3": {
                "bit": 11,
                "description": "Interrupt request of the input capture ch.3 in the MFT unit 2"
              },
              "ICU2INT2": {
                "bit": 10,
                "description": "Interrupt request of the input capture ch.2 in the MFT unit 2"
              },
              "ICU2INT1": {
                "bit": 9,
                "description": "Interrupt request of the input capture ch.1 in the MFT unit 2"
              },
              "ICU2INT0": {
                "bit": 8,
                "description": "Interrupt request of the input capture ch.0 in the MFT unit 2"
              },
              "ICU1INT3": {
                "bit": 7,
                "description": "Interrupt request of the input capture ch.3 in the MFT unit 1"
              },
              "ICU1INT2": {
                "bit": 6,
                "description": "Interrupt request of the input capture ch.2 in the MFT unit 1"
              },
              "ICU1INT1": {
                "bit": 5,
                "description": "Interrupt request of the input capture ch.1 in the MFT unit 1"
              },
              "ICU1INT0": {
                "bit": 4,
                "description": "Interrupt request of the input capture ch.0 in the MFT unit 1"
              },
              "ICU0INT3": {
                "bit": 3,
                "description": "Interrupt request of the input capture ch.3 in the MFT unit 0"
              },
              "ICU0INT2": {
                "bit": 2,
                "description": "Interrupt request of the input capture ch.2 in the MFT unit 0"
              },
              "ICU0INT1": {
                "bit": 1,
                "description": "Interrupt request of the input capture ch.1 in the MFT unit 0"
              },
              "ICU0INT0": {
                "bit": 0,
                "description": "Interrupt request of the input capture ch.0 in the MFT unit 0"
              }
            },
            "IRQ30MON": {
              "OCU2INT5": {
                "bit": 17,
                "description": "Interrupt request of the output compare ch.5 in the MFT unit 2"
              },
              "OCU2INT4": {
                "bit": 16,
                "description": "Interrupt request of the output compare ch.4 in the MFT unit 2"
              },
              "OCU2INT3": {
                "bit": 15,
                "description": "Interrupt request of the output compare ch.3 in the MFT unit 2"
              },
              "OCU2INT2": {
                "bit": 14,
                "description": "Interrupt request of the output compare ch.2 in the MFT unit 2"
              },
              "OCU2INT1": {
                "bit": 13,
                "description": "Interrupt request of the output compare ch.1 in the MFT unit 2"
              },
              "OCU2INT0": {
                "bit": 12,
                "description": "Interrupt request of the output compare ch.0 in the MFT unit 2"
              },
              "OCU1INT5": {
                "bit": 11,
                "description": "Interrupt request of the output compare ch.5 in the MFT unit 1"
              },
              "OCU1INT4": {
                "bit": 10,
                "description": "Interrupt request of the output compare ch.4 in the MFT unit 1"
              },
              "OCU1INT3": {
                "bit": 9,
                "description": "Interrupt request of the output compare ch.3 in the MFT unit 1"
              },
              "OCU1INT2": {
                "bit": 8,
                "description": "Interrupt request of the output compare ch.2 in the MFT unit 1"
              },
              "OCU1INT1": {
                "bit": 7,
                "description": "Interrupt request of the output compare ch.1 in the MFT unit 1"
              },
              "OCU1INT0": {
                "bit": 6,
                "description": "Interrupt request of the output compare ch.0 in the MFT unit 1"
              },
              "OCU0INT5": {
                "bit": 5,
                "description": "Interrupt request of the output compare ch.5 in the MFT unit 0"
              },
              "OCU0INT4": {
                "bit": 4,
                "description": "Interrupt request of the output compare ch.4 in the MFT unit 0"
              },
              "OCU0INT3": {
                "bit": 3,
                "description": "Interrupt request of the output compare ch.3 in the MFT unit 0"
              },
              "OCU0INT2": {
                "bit": 2,
                "description": "Interrupt request of the output compare ch.2 in the MFT unit 0"
              },
              "OCU0INT1": {
                "bit": 1,
                "description": "Interrupt request of the output compare ch.1 in the MFT unit 0"
              },
              "OCU0INT0": {
                "bit": 0,
                "description": "Interrupt request of the output compare ch.0 in the MFT unit 0"
              }
            },
            "IRQ31MON": {
              "FLASHINT": {
                "bit": 27,
                "description": "RDY/HANG interrupt request for f lash memory"
              },
              "BTINT15": {
                "bit": 15,
                "description": "IRQ1 interrupt request of the base timer ch.7"
              },
              "BTINT14": {
                "bit": 14,
                "description": "IRQ0 interrupt request of the base timer ch.7"
              },
              "BTINT13": {
                "bit": 13,
                "description": "IRQ1 interrupt request of the base timer ch.6"
              },
              "BTINT12": {
                "bit": 12,
                "description": "IRQ0 interrupt request of the base timer ch.6"
              },
              "BTINT11": {
                "bit": 11,
                "description": "IRQ1 interrupt request of the base timer ch.5"
              },
              "BTINT10": {
                "bit": 10,
                "description": "IRQ0 interrupt request of the base timer ch.5"
              },
              "BTINT9": {
                "bit": 9,
                "description": "IRQ1 interrupt request of the base timer ch.4"
              },
              "BTINT8": {
                "bit": 8,
                "description": "IRQ0 interrupt request of the base timer ch.4"
              },
              "BTINT7": {
                "bit": 7,
                "description": "IRQ1 interrupt request of the base timer ch.3"
              },
              "BTINT6": {
                "bit": 6,
                "description": "IRQ0 interrupt request of the base timer ch.3"
              },
              "BTINT5": {
                "bit": 5,
                "description": "IRQ1 interrupt request of the base timer ch.2"
              },
              "BTINT4": {
                "bit": 4,
                "description": "IRQ0 interrupt request of the base timer ch.2"
              },
              "BTINT3": {
                "bit": 3,
                "description": "IRQ1 interrupt request of the base timer ch.1"
              },
              "BTINT2": {
                "bit": 2,
                "description": "IRQ0 interrupt request of the base timer ch.1"
              },
              "BTINT1": {
                "bit": 1,
                "description": "IRQ1 interrupt request of the base timer ch.0"
              },
              "BTINT0": {
                "bit": 0,
                "description": "IRQ0 interrupt request of the base timer ch.0"
              }
            },
            "RCINTSEL0": {
              "INTSEL3": {
                "bit": 24,
                "description": "Select the interrupt factor for the interrupt vector No.22",
                "width": 8
              },
              "INTSEL2": {
                "bit": 16,
                "description": "Select the interrupt factor for the interrupt vector No.21",
                "width": 8
              },
              "INTSEL1": {
                "bit": 8,
                "description": "Select the interrupt factor for the interrupt vector No.20",
                "width": 8
              },
              "INTSEL0": {
                "bit": 0,
                "description": "Select the interrupt factor for the interrupt vector No.19",
                "width": 8
              }
            },
            "RCINTSEL1": {
              "INTSEL7": {
                "bit": 24,
                "description": "Select the interrupt factor for the interrupt vector No.26",
                "width": 8
              },
              "INTSEL6": {
                "bit": 16,
                "description": "Select the interrupt factor for the interrupt vector No.25",
                "width": 8
              },
              "INTSEL5": {
                "bit": 8,
                "description": "Select the interrupt factor for the interrupt vector No.24",
                "width": 8
              },
              "INTSEL4": {
                "bit": 0,
                "description": "Select the interrupt factor for the interrupt vector No.23",
                "width": 8
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO",
              "base": "0x40033000"
            }
          ],
          "registers": {
            "PFR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Port Function Setting Register 0"
            },
            "PFR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Port Function Setting Register 1"
            },
            "PFR2": {
              "offset": "0x08",
              "size": 32,
              "description": "Port Function Setting Register 2"
            },
            "PFR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port Function Setting Register 3"
            },
            "PFR4": {
              "offset": "0x10",
              "size": 32,
              "description": "Port Function Setting Register 4"
            },
            "PFR5": {
              "offset": "0x14",
              "size": 32,
              "description": "Port Function Setting Register 5"
            },
            "PFR6": {
              "offset": "0x18",
              "size": 32,
              "description": "Port Function Setting Register 6"
            },
            "PFR8": {
              "offset": "0x20",
              "size": 32,
              "description": "Port Function Setting Register 8"
            },
            "PFRE": {
              "offset": "0x38",
              "size": 32,
              "description": "Port Function Setting Register E"
            },
            "PCR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Pull-up Setting Register 0"
            },
            "PCR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Pull-up Setting Register 1"
            },
            "PCR2": {
              "offset": "0x108",
              "size": 32,
              "description": "Pull-up Setting Register 2"
            },
            "PCR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "Pull-up Setting Register 3"
            },
            "PCR4": {
              "offset": "0x110",
              "size": 32,
              "description": "Pull-up Setting Register 4"
            },
            "PCR5": {
              "offset": "0x114",
              "size": 32,
              "description": "Pull-up Setting Register 5"
            },
            "PCR6": {
              "offset": "0x118",
              "size": 32,
              "description": "Pull-up Setting Register 6"
            },
            "PCR8": {
              "offset": "0x120",
              "size": 32,
              "description": "Pull-up Setting Register 8"
            },
            "PCRE": {
              "offset": "0x138",
              "size": 32,
              "description": "Pull-up Setting Register E"
            },
            "DDR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Port input/output Direction Setting Register 0"
            },
            "DDR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Port input/output Direction Setting Register 1"
            },
            "DDR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Port input/output Direction Setting Register 2"
            },
            "DDR3": {
              "offset": "0x20C",
              "size": 32,
              "description": "Port input/output Direction Setting Register 3"
            },
            "DDR4": {
              "offset": "0x210",
              "size": 32,
              "description": "Port input/output Direction Setting Register 4"
            },
            "DDR5": {
              "offset": "0x214",
              "size": 32,
              "description": "Port input/output Direction Setting Register 5"
            },
            "DDR6": {
              "offset": "0x218",
              "size": 32,
              "description": "Port input/output Direction Setting Register 6"
            },
            "DDR8": {
              "offset": "0x220",
              "size": 32,
              "description": "Port input/output Direction Setting Register 8"
            },
            "DDRE": {
              "offset": "0x238",
              "size": 32,
              "description": "Port input/output Direction Setting Register E"
            },
            "PDIR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Port Input Data Register 0"
            },
            "PDIR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Port Input Data Register 1"
            },
            "PDIR2": {
              "offset": "0x308",
              "size": 32,
              "description": "Port Input Data Register 2"
            },
            "PDIR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Port Input Data Register 3"
            },
            "PDIR4": {
              "offset": "0x310",
              "size": 32,
              "description": "Port Input Data Register 4"
            },
            "PDIR5": {
              "offset": "0x314",
              "size": 32,
              "description": "Port Input Data Register 5"
            },
            "PDIR6": {
              "offset": "0x318",
              "size": 32,
              "description": "Port Input Data Register 6"
            },
            "PDIR8": {
              "offset": "0x320",
              "size": 32,
              "description": "Port Input Data Register 8"
            },
            "PDIRE": {
              "offset": "0x338",
              "size": 32,
              "description": "Port Input Data Register E"
            },
            "PDOR0": {
              "offset": "0x400",
              "size": 32,
              "description": "Port Output Data Register 0"
            },
            "PDOR1": {
              "offset": "0x404",
              "size": 32,
              "description": "Port Output Data Register 1"
            },
            "PDOR2": {
              "offset": "0x408",
              "size": 32,
              "description": "Port Output Data Register 2"
            },
            "PDOR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Port Output Data Register 3"
            },
            "PDOR4": {
              "offset": "0x410",
              "size": 32,
              "description": "Port Output Data Register 4"
            },
            "PDOR5": {
              "offset": "0x414",
              "size": 32,
              "description": "Port Output Data Register 5"
            },
            "PDOR6": {
              "offset": "0x418",
              "size": 32,
              "description": "Port Output Data Register 6"
            },
            "PDOR8": {
              "offset": "0x420",
              "size": 32,
              "description": "Port Output Data Register 8"
            },
            "PDORE": {
              "offset": "0x438",
              "size": 32,
              "description": "Port Output Data Register E"
            },
            "ADE": {
              "offset": "0x500",
              "size": 32,
              "description": "Analog Input Setting Register"
            },
            "SPSR": {
              "offset": "0x580",
              "size": 32,
              "description": "Special Port Setting Register"
            },
            "EPFR00": {
              "offset": "0x600",
              "size": 32,
              "description": "Extended Pin Function Setting Register 00"
            },
            "EPFR01": {
              "offset": "0x604",
              "size": 32,
              "description": "Extended Pin Function Setting Register 01"
            },
            "EPFR02": {
              "offset": "0x608",
              "size": 32,
              "description": "Extended Pin Function Setting Register 02"
            },
            "EPFR03": {
              "offset": "0x60C",
              "size": 32,
              "description": "Extended Pin Function Setting Register 03"
            },
            "EPFR04": {
              "offset": "0x610",
              "size": 32,
              "description": "Extended Pin Function Setting Register 04"
            },
            "EPFR05": {
              "offset": "0x614",
              "size": 32,
              "description": "Extended Pin Function Setting Register 05"
            },
            "EPFR06": {
              "offset": "0x618",
              "size": 32,
              "description": "Extended Pin Function Setting Register 06"
            },
            "EPFR07": {
              "offset": "0x61C",
              "size": 32,
              "description": "Extended Pin Function Setting Register 07"
            },
            "EPFR08": {
              "offset": "0x620",
              "size": 32,
              "description": "Extended Pin Function Setting Register 08"
            },
            "EPFR09": {
              "offset": "0x624",
              "size": 32,
              "description": "Extended Pin Function Setting Register 09"
            },
            "EPFR12": {
              "offset": "0x630",
              "size": 32,
              "description": "Extended Pin Function Setting Register 12"
            },
            "EPFR13": {
              "offset": "0x634",
              "size": 32,
              "description": "Extended Pin Function Setting Register 13"
            },
            "EPFR14": {
              "offset": "0x638",
              "size": 32,
              "description": "Extended Pin Function Setting Register 14"
            },
            "EPFR15": {
              "offset": "0x63C",
              "size": 32,
              "description": "Extended Pin Function Setting Register 15"
            },
            "EPFR16": {
              "offset": "0x640",
              "size": 32,
              "description": "Extended Pin Function Setting Register 16"
            },
            "EPFR17": {
              "offset": "0x644",
              "size": 32,
              "description": "Extended Pin Function Setting Register 17"
            },
            "EPFR18": {
              "offset": "0x648",
              "size": 32,
              "description": "Extended Pin Function Setting Register 18"
            },
            "EPFR21": {
              "offset": "0x654",
              "size": 32,
              "description": "Extended Pin Function Setting Register 21"
            },
            "EPFR22": {
              "offset": "0x658",
              "size": 32,
              "description": "Extended Pin Function Setting Register 22"
            },
            "PZR0": {
              "offset": "0x700",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 0"
            },
            "PZR1": {
              "offset": "0x704",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 1"
            },
            "PZR2": {
              "offset": "0x708",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 2"
            },
            "PZR3": {
              "offset": "0x70C",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 3"
            },
            "PZR4": {
              "offset": "0x710",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 4"
            },
            "PZR5": {
              "offset": "0x714",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 5"
            },
            "PZR6": {
              "offset": "0x718",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 6"
            },
            "PZR8": {
              "offset": "0x720",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register 8"
            },
            "PZRE": {
              "offset": "0x738",
              "size": 32,
              "description": "Port Pseudo Open Drain Setting Register E"
            },
            "FPOER0": {
              "offset": "0x900",
              "size": 32,
              "description": "Fast GPIO Output Enable Register 0"
            },
            "FPOER1": {
              "offset": "0x904",
              "size": 32,
              "description": "Fast GPIO Output Enable Register 1"
            },
            "FPOER2": {
              "offset": "0x908",
              "size": 32,
              "description": "Fast GPIO Output Enable Register 2"
            },
            "FPOER3": {
              "offset": "0x90C",
              "size": 32,
              "description": "Fast GPIO Output Enable Register 3"
            },
            "FPOER4": {
              "offset": "0x910",
              "size": 32,
              "description": "Fast GPIO Output Enable Register 4"
            },
            "FPOER5": {
              "offset": "0x914",
              "size": 32,
              "description": "Fast GPIO Output Enable Register 5"
            },
            "FPOER6": {
              "offset": "0x918",
              "size": 32,
              "description": "Fast GPIO Output Enable Register 6"
            },
            "FPOER8": {
              "offset": "0x920",
              "size": 32,
              "description": "Fast GPIO Output Enable Register 8"
            },
            "FPOERE": {
              "offset": "0x938",
              "size": 32,
              "description": "Fast GPIO Output Enable Register E"
            }
          },
          "bits": {
            "PFR0": {
              "P0F": {
                "bit": 15,
                "description": "Bit15 of PFR0"
              },
              "P04": {
                "bit": 4,
                "description": "Bit4 of PFR0"
              },
              "P03": {
                "bit": 3,
                "description": "Bit3 of PFR0"
              },
              "P02": {
                "bit": 2,
                "description": "Bit2 of PFR0"
              },
              "P01": {
                "bit": 1,
                "description": "Bit1 of PFR0"
              },
              "P00": {
                "bit": 0,
                "description": "Bit0 of PFR0"
              }
            },
            "PFR1": {
              "P15": {
                "bit": 5,
                "description": "Bit5 of PFR1"
              },
              "P14": {
                "bit": 4,
                "description": "Bit4 of PFR1"
              },
              "P13": {
                "bit": 3,
                "description": "Bit3 of PFR1"
              },
              "P12": {
                "bit": 2,
                "description": "Bit2 of PFR1"
              },
              "P11": {
                "bit": 1,
                "description": "Bit1 of PFR1"
              },
              "P10": {
                "bit": 0,
                "description": "Bit0 of PFR1"
              }
            },
            "PFR2": {
              "P23": {
                "bit": 3,
                "description": "Bit3 of PFR2"
              },
              "P22": {
                "bit": 2,
                "description": "Bit2 of PFR2"
              },
              "P21": {
                "bit": 1,
                "description": "Bit1 of PFR2"
              }
            },
            "PFR3": {
              "P3F": {
                "bit": 15,
                "description": "Bit15 of PFR3"
              },
              "P3E": {
                "bit": 14,
                "description": "Bit14 of PFR3"
              },
              "P3D": {
                "bit": 13,
                "description": "Bit13 of PFR3"
              },
              "P3C": {
                "bit": 12,
                "description": "Bit12 of PFR3"
              },
              "P3B": {
                "bit": 11,
                "description": "Bit11 of PFR3"
              },
              "P3A": {
                "bit": 10,
                "description": "Bit10 of PFR3"
              },
              "P39": {
                "bit": 9,
                "description": "Bit9 of PFR3"
              }
            },
            "PFR4": {
              "P4A": {
                "bit": 10,
                "description": "Bit10 of PFR4"
              },
              "P49": {
                "bit": 9,
                "description": "Bit9 of PFR4"
              },
              "P47": {
                "bit": 7,
                "description": "Bit7 of PFR4"
              },
              "P46": {
                "bit": 6,
                "description": "Bit6 of PFR4"
              }
            },
            "PFR5": {
              "P52": {
                "bit": 2,
                "description": "Bit2 of PFR5"
              },
              "P51": {
                "bit": 1,
                "description": "Bit1 of PFR5"
              },
              "P50": {
                "bit": 0,
                "description": "Bit0 of PFR5"
              }
            },
            "PFR6": {
              "P61": {
                "bit": 1,
                "description": "Bit1 of PFR6"
              },
              "P60": {
                "bit": 0,
                "description": "Bit0 of PFR6"
              }
            },
            "PFR8": {
              "P82": {
                "bit": 2,
                "description": "Bit2 of PFR8"
              },
              "P81": {
                "bit": 1,
                "description": "Bit1 of PFR8"
              },
              "P80": {
                "bit": 0,
                "description": "Bit0 of PFR8"
              }
            },
            "PFRE": {
              "PE3": {
                "bit": 3,
                "description": "Bit3 of PFRE"
              },
              "PE2": {
                "bit": 2,
                "description": "Bit2 of PFRE"
              },
              "PE0": {
                "bit": 0,
                "description": "Bit0 of PFRE"
              }
            },
            "DDR0": {
              "P0F": {
                "bit": 15,
                "description": "Bit15 of DDR0"
              },
              "P04": {
                "bit": 4,
                "description": "Bit4 of DDR0"
              },
              "P03": {
                "bit": 3,
                "description": "Bit3 of DDR0"
              },
              "P02": {
                "bit": 2,
                "description": "Bit2 of DDR0"
              },
              "P01": {
                "bit": 1,
                "description": "Bit1 of DDR0"
              },
              "P00": {
                "bit": 0,
                "description": "Bit0 of DDR0"
              }
            },
            "PDIR0": {
              "P0F": {
                "bit": 15,
                "description": "Bit15 of PDIR0"
              },
              "P04": {
                "bit": 4,
                "description": "Bit4 of PDIR0"
              },
              "P03": {
                "bit": 3,
                "description": "Bit3 of PDIR0"
              },
              "P02": {
                "bit": 2,
                "description": "Bit2 of PDIR0"
              },
              "P01": {
                "bit": 1,
                "description": "Bit1 of PDIR0"
              },
              "P00": {
                "bit": 0,
                "description": "Bit0 of PDIR0"
              }
            },
            "PDIR1": {
              "P15": {
                "bit": 5,
                "description": "Bit5 of PDIR1"
              },
              "P14": {
                "bit": 4,
                "description": "Bit4 of PDIR1"
              },
              "P13": {
                "bit": 3,
                "description": "Bit3 of PDIR1"
              },
              "P12": {
                "bit": 2,
                "description": "Bit2 of PDIR1"
              },
              "P11": {
                "bit": 1,
                "description": "Bit1 of PDIR1"
              },
              "P10": {
                "bit": 0,
                "description": "Bit0 of PDIR1"
              }
            },
            "PDIR2": {
              "P23": {
                "bit": 3,
                "description": "Bit3 of PDIR2"
              },
              "P22": {
                "bit": 2,
                "description": "Bit2 of PDIR2"
              },
              "P21": {
                "bit": 1,
                "description": "Bit1 of PDIR2"
              }
            },
            "PDIR3": {
              "P3F": {
                "bit": 15,
                "description": "Bit15 of PDIR3"
              },
              "P3E": {
                "bit": 14,
                "description": "Bit14 of PDIR3"
              },
              "P3D": {
                "bit": 13,
                "description": "Bit13 of PDIR3"
              },
              "P3C": {
                "bit": 12,
                "description": "Bit12 of PDIR3"
              },
              "P3B": {
                "bit": 11,
                "description": "Bit11 of PDIR3"
              },
              "P3A": {
                "bit": 10,
                "description": "Bit10 of PDIR3"
              },
              "P39": {
                "bit": 9,
                "description": "Bit9 of PDIR3"
              }
            },
            "PDIR4": {
              "P4A": {
                "bit": 10,
                "description": "Bit10 of PDIR4"
              },
              "P49": {
                "bit": 9,
                "description": "Bit9 of PDIR4"
              },
              "P47": {
                "bit": 7,
                "description": "Bit7 of PDIR4"
              },
              "P46": {
                "bit": 6,
                "description": "Bit6 of PDIR4"
              }
            },
            "PDIR5": {
              "P52": {
                "bit": 2,
                "description": "Bit2 of PDIR5"
              },
              "P51": {
                "bit": 1,
                "description": "Bit1 of PDIR5"
              },
              "P50": {
                "bit": 0,
                "description": "Bit0 of PDIR5"
              }
            },
            "PDIR6": {
              "P61": {
                "bit": 1,
                "description": "Bit1 of PDIR6"
              },
              "P60": {
                "bit": 0,
                "description": "Bit0 of PDIR6"
              }
            },
            "PDIR8": {
              "P82": {
                "bit": 2,
                "description": "Bit2 of PDIR8"
              },
              "P81": {
                "bit": 1,
                "description": "Bit1 of PDIR8"
              },
              "P80": {
                "bit": 0,
                "description": "Bit0 of PDIR8"
              }
            },
            "PDIRE": {
              "PE3": {
                "bit": 3,
                "description": "Bit3 of PDIRE"
              },
              "PE2": {
                "bit": 2,
                "description": "Bit2 of PDIRE"
              },
              "PE0": {
                "bit": 0,
                "description": "Bit0 of PDIRE"
              }
            },
            "ADE": {
              "AN31": {
                "bit": 31,
                "description": "Analog Input Ch.31 Setting Register"
              },
              "AN30": {
                "bit": 30,
                "description": "Analog Input Ch.30 Setting Register"
              },
              "AN29": {
                "bit": 29,
                "description": "Analog Input Ch.29 Setting Register"
              },
              "AN28": {
                "bit": 28,
                "description": "Analog Input Ch.28 Setting Register"
              },
              "AN27": {
                "bit": 27,
                "description": "Analog Input Ch.27 Setting Register"
              },
              "AN26": {
                "bit": 26,
                "description": "Analog Input Ch.26 Setting Register"
              },
              "AN25": {
                "bit": 25,
                "description": "Analog Input Ch.25 Setting Register"
              },
              "AN24": {
                "bit": 24,
                "description": "Analog Input Ch.24 Setting Register"
              },
              "AN23": {
                "bit": 23,
                "description": "Analog Input Ch.23 Setting Register"
              },
              "AN22": {
                "bit": 22,
                "description": "Analog Input Ch.22 Setting Register"
              },
              "AN21": {
                "bit": 21,
                "description": "Analog Input Ch.21 Setting Register"
              },
              "AN20": {
                "bit": 20,
                "description": "Analog Input Ch.20 Setting Register"
              },
              "AN19": {
                "bit": 19,
                "description": "Analog Input Ch.19 Setting Register"
              },
              "AN18": {
                "bit": 18,
                "description": "Analog Input Ch.18 Setting Register"
              },
              "AN17": {
                "bit": 17,
                "description": "Analog Input Ch.17 Setting Register"
              },
              "AN16": {
                "bit": 16,
                "description": "Analog Input Ch.16 Setting Register"
              },
              "AN15": {
                "bit": 15,
                "description": "Analog Input Ch.15 Setting Register"
              },
              "AN14": {
                "bit": 14,
                "description": "Analog Input Ch.14 Setting Register"
              },
              "AN13": {
                "bit": 13,
                "description": "Analog Input Ch.13 Setting Register"
              },
              "AN12": {
                "bit": 12,
                "description": "Analog Input Ch.12 Setting Register"
              },
              "AN11": {
                "bit": 11,
                "description": "Analog Input Ch.11 Setting Register"
              },
              "AN10": {
                "bit": 10,
                "description": "Analog Input Ch.10 Setting Register"
              },
              "AN09": {
                "bit": 9,
                "description": "Analog Input Ch.9 Setting Register"
              },
              "AN08": {
                "bit": 8,
                "description": "Analog Input Ch.8 Setting Register"
              },
              "AN07": {
                "bit": 7,
                "description": "Analog Input Ch.7 Setting Register"
              },
              "AN06": {
                "bit": 6,
                "description": "Analog Input Ch.6 Setting Register"
              },
              "AN05": {
                "bit": 5,
                "description": "Analog Input Ch.5 Setting Register"
              },
              "AN04": {
                "bit": 4,
                "description": "Analog Input Ch.4 Setting Register"
              },
              "AN03": {
                "bit": 3,
                "description": "Analog Input Ch.3 Setting Register"
              },
              "AN02": {
                "bit": 2,
                "description": "Analog Input Ch.2 Setting Register"
              },
              "AN01": {
                "bit": 1,
                "description": "Analog Input Ch.1 Setting Register"
              },
              "AN00": {
                "bit": 0,
                "description": "Analog Input Ch.0 Setting Register"
              }
            },
            "SPSR": {
              "MAINXC": {
                "bit": 2,
                "description": "Main Clock (Oscillation) Pin Setting Register",
                "width": 2
              },
              "SUBXC": {
                "bit": 0,
                "description": "Sub Clock (Oscillation) Pin Setting Register",
                "width": 2
              }
            },
            "EPFR00": {
              "SWDEN": {
                "bit": 16,
                "description": "Serial Wire Debug Function Select bit"
              },
              "SUBOUTE": {
                "bit": 6,
                "description": "Sub clock divide output function select bit",
                "width": 2
              },
              "RTCCOE": {
                "bit": 4,
                "description": "RTC clock output select bit",
                "width": 2
              },
              "CROUTE": {
                "bit": 1,
                "description": "Internal high-speed CR Oscillation Output Function Select bit",
                "width": 2
              },
              "NMIS": {
                "bit": 0,
                "description": "NMIX Function Select bit"
              }
            },
            "EPFR01": {
              "IC03S": {
                "bit": 29,
                "description": "IC03 Input Select bits",
                "width": 3
              },
              "IC02S": {
                "bit": 26,
                "description": "IC02 Input Select bits",
                "width": 3
              },
              "IC01S": {
                "bit": 23,
                "description": "IC01 Input Select bits",
                "width": 3
              },
              "IC00S": {
                "bit": 20,
                "description": "IC00 Input Select bits",
                "width": 3
              },
              "FRCK0S": {
                "bit": 18,
                "description": "FRCK0 Input Select bits",
                "width": 2
              },
              "DTTI0S": {
                "bit": 16,
                "description": "DTTIX0 Input Select bits",
                "width": 2
              },
              "DTTI0C": {
                "bit": 12,
                "description": "DTTIX0 Function Select bit"
              },
              "RTO05E": {
                "bit": 10,
                "description": "RTO05 Output Select bits",
                "width": 2
              },
              "RTO04E": {
                "bit": 8,
                "description": "RTO04 Output Select bits",
                "width": 2
              },
              "RTO03E": {
                "bit": 6,
                "description": "RTO03 Output Select bits",
                "width": 2
              },
              "RTO02E": {
                "bit": 4,
                "description": "RTO02 Output Select bits",
                "width": 2
              },
              "RTO01E": {
                "bit": 2,
                "description": "RTO01 Output Select bits",
                "width": 2
              },
              "RTO00E": {
                "bit": 0,
                "description": "RTO00 Output Select bits",
                "width": 2
              }
            },
            "EPFR02": {
              "IC13S": {
                "bit": 29,
                "description": "IC13 Input Select bits",
                "width": 3
              },
              "IC12S": {
                "bit": 26,
                "description": "IC12 Input Select bits",
                "width": 3
              },
              "IC11S": {
                "bit": 23,
                "description": "IC11 Input Select bits",
                "width": 3
              },
              "IC10S": {
                "bit": 20,
                "description": "IC10 Input Select bits",
                "width": 3
              },
              "FRCK1S": {
                "bit": 18,
                "description": "FRCK1 Input Select bits",
                "width": 2
              },
              "DTTI1S": {
                "bit": 16,
                "description": "DTTIX1 Input Select bits",
                "width": 2
              },
              "IGTRG0": {
                "bit": 13,
                "description": "IGTRG0 Input Select bit"
              },
              "DTTI1C": {
                "bit": 12,
                "description": "DTTIX1 Function Select bit"
              },
              "RTO15E": {
                "bit": 10,
                "description": "RTO15 Output Select bits",
                "width": 2
              },
              "RTO14E": {
                "bit": 8,
                "description": "RTO14 Output Select bits",
                "width": 2
              },
              "RTO13E": {
                "bit": 6,
                "description": "RTO13 Output Select bits",
                "width": 2
              },
              "RTO12E": {
                "bit": 4,
                "description": "RTO12 Output Select bits",
                "width": 2
              },
              "RTO11E": {
                "bit": 2,
                "description": "RTO11 Output Select bits",
                "width": 2
              },
              "RTO10E": {
                "bit": 0,
                "description": "RTO10 Output Select bits",
                "width": 2
              }
            },
            "EPFR03": {
              "IC23S": {
                "bit": 29,
                "description": "IC23 Input Select bits",
                "width": 3
              },
              "IC22S": {
                "bit": 26,
                "description": "IC22 Input Select bits",
                "width": 3
              },
              "IC21S": {
                "bit": 23,
                "description": "IC21 Input Select bits",
                "width": 3
              },
              "IC20S": {
                "bit": 20,
                "description": "IC20 Input Select bits",
                "width": 3
              },
              "FRCK2S": {
                "bit": 18,
                "description": "FRCK2 Input Select bits",
                "width": 2
              },
              "DTTI2S": {
                "bit": 16,
                "description": "DTTIX2 Input Select bits",
                "width": 2
              },
              "DTTI2C": {
                "bit": 12,
                "description": "DTTIX2 Function Select bit"
              },
              "RTO25E": {
                "bit": 10,
                "description": "RTO25 Output Select bits",
                "width": 2
              },
              "RTO24E": {
                "bit": 8,
                "description": "RTO24 Output Select bits",
                "width": 2
              },
              "RTO23E": {
                "bit": 6,
                "description": "RTO23 Output Select bits",
                "width": 2
              },
              "RTO22E": {
                "bit": 4,
                "description": "RTO22 Output Select bits",
                "width": 2
              },
              "RTO21E": {
                "bit": 2,
                "description": "RTO21 Output Select bits",
                "width": 2
              },
              "RTO20E": {
                "bit": 0,
                "description": "RTO20 Output Select bits",
                "width": 2
              }
            },
            "EPFR04": {
              "TIOB3S": {
                "bit": 28,
                "description": "TIOB3 Input Select bits",
                "width": 2
              },
              "TIOA3E": {
                "bit": 26,
                "description": "TIOA3 Output Select bits",
                "width": 2
              },
              "TIOA3S": {
                "bit": 24,
                "description": "TIOA3 Input Select bits",
                "width": 2
              },
              "TIOB2S": {
                "bit": 20,
                "description": "TIOB2 Input Select bits",
                "width": 2
              },
              "TIOA2E": {
                "bit": 18,
                "description": "TIOA2 Output Select bits",
                "width": 2
              },
              "TIOB1S": {
                "bit": 12,
                "description": "TIOB1 Input Select bits",
                "width": 2
              },
              "TIOA1E": {
                "bit": 10,
                "description": "TIOA1 Output Select bits",
                "width": 2
              },
              "TIOA1S": {
                "bit": 8,
                "description": "TIOA1 Input Select bits",
                "width": 2
              },
              "TIOB0S": {
                "bit": 4,
                "description": "TIOB0 Input Select bits",
                "width": 3
              },
              "TIOA0E": {
                "bit": 2,
                "description": "TIOA0 Output Select bits",
                "width": 2
              }
            },
            "EPFR05": {
              "TIOB7S": {
                "bit": 28,
                "description": "TIOB7 Input Select bits",
                "width": 2
              },
              "TIOA7E": {
                "bit": 26,
                "description": "TIOA7 Output Select bits",
                "width": 2
              },
              "TIOA7S": {
                "bit": 24,
                "description": "TIOA7 Input Select bits",
                "width": 2
              },
              "TIOB6S": {
                "bit": 20,
                "description": "TIOB6 Input Select bits",
                "width": 2
              },
              "TIOA6E": {
                "bit": 18,
                "description": "TIOA6 Output Select bits",
                "width": 2
              },
              "TIOB5S": {
                "bit": 12,
                "description": "TIOB5 Input Select bits",
                "width": 2
              },
              "TIOA5E": {
                "bit": 10,
                "description": "TIOA5 Output Select bits",
                "width": 2
              },
              "TIOA5S": {
                "bit": 8,
                "description": "TIOA5 Input Select bits",
                "width": 2
              },
              "TIOB4S": {
                "bit": 4,
                "description": "TIOB4 Input Select bits",
                "width": 2
              },
              "TIOA4E": {
                "bit": 2,
                "description": "TIOA4 Output Select bits",
                "width": 2
              }
            },
            "EPFR06": {
              "EINT15S": {
                "bit": 30,
                "description": "External Interrupt 15 Input Select bits",
                "width": 2
              },
              "EINT14S": {
                "bit": 28,
                "description": "External Interrupt 14 Input Select bits",
                "width": 2
              },
              "EINT13S": {
                "bit": 26,
                "description": "External Interrupt 13 Input Select bits",
                "width": 2
              },
              "EINT12S": {
                "bit": 24,
                "description": "External Interrupt 12 Input Select bits",
                "width": 2
              },
              "EINT11S": {
                "bit": 22,
                "description": "External Interrupt 11 Input Select bits",
                "width": 2
              },
              "EINT10S": {
                "bit": 20,
                "description": "External Interrupt 10 Input Select bits",
                "width": 2
              },
              "EINT09S": {
                "bit": 18,
                "description": "External Interrupt 09 Input Select bits",
                "width": 2
              },
              "EINT08S": {
                "bit": 16,
                "description": "External Interrupt 08 Input Select bits",
                "width": 2
              },
              "EINT07S": {
                "bit": 14,
                "description": "External Interrupt 07 Input Select bits",
                "width": 2
              },
              "EINT06S": {
                "bit": 12,
                "description": "External Interrupt 06 Input Select bits",
                "width": 2
              },
              "EINT05S": {
                "bit": 10,
                "description": "External Interrupt 05 Input Select bits",
                "width": 2
              },
              "EINT04S": {
                "bit": 8,
                "description": "External Interrupt 04 Input Select bits",
                "width": 2
              },
              "EINT03S": {
                "bit": 6,
                "description": "External Interrupt 03 Input Select bits",
                "width": 2
              },
              "EINT02S": {
                "bit": 4,
                "description": "External Interrupt 02 Input Select bits",
                "width": 2
              },
              "EINT01S": {
                "bit": 2,
                "description": "External Interrupt 01 Input Select bits",
                "width": 2
              },
              "EINT00S": {
                "bit": 0,
                "description": "External Interrupt 00 Input Select bits",
                "width": 2
              }
            },
            "EPFR07": {
              "SCK3B": {
                "bit": 26,
                "description": "SCK3 Input/Output Select bits",
                "width": 2
              },
              "SOT3B": {
                "bit": 24,
                "description": "SOT3 Input/Output Select bits",
                "width": 2
              },
              "SIN3S": {
                "bit": 22,
                "description": "SIN3 Input Select bits",
                "width": 2
              },
              "SCK2B": {
                "bit": 20,
                "description": "SCK2 Input/Output Select bits",
                "width": 2
              },
              "SOT2B": {
                "bit": 18,
                "description": "SOT2 Input/Output Select bits",
                "width": 2
              },
              "SIN2S": {
                "bit": 16,
                "description": "SIN2 Input Select bits",
                "width": 2
              },
              "SCK1B": {
                "bit": 14,
                "description": "SCK1 Input/Output Select bits",
                "width": 2
              },
              "SOT1B": {
                "bit": 12,
                "description": "SOT1 Input/Output Select bits",
                "width": 2
              },
              "SIN1S": {
                "bit": 10,
                "description": "SIN1 Input Select bits",
                "width": 2
              },
              "SCK0B": {
                "bit": 8,
                "description": "SCK0 Input/Output Select bits",
                "width": 2
              },
              "SOT0B": {
                "bit": 6,
                "description": "SOT0 Input/Output Select bits",
                "width": 2
              },
              "SIN0S": {
                "bit": 4,
                "description": "SIN0 Input Select bits",
                "width": 2
              }
            },
            "EPFR08": {
              "SCK7B": {
                "bit": 26,
                "description": "SCK7 Input/Output Select bits",
                "width": 2
              },
              "SOT7B": {
                "bit": 24,
                "description": "SOT7 Input/Output Select bits",
                "width": 2
              },
              "SIN7S": {
                "bit": 22,
                "description": "SIN7 Input Select bits",
                "width": 2
              },
              "SCK6B": {
                "bit": 20,
                "description": "SCK6 Input/Output Select bits",
                "width": 2
              },
              "SOT6B": {
                "bit": 18,
                "description": "SOT6 Input/Output Select bits",
                "width": 2
              },
              "SIN6S": {
                "bit": 16,
                "description": "SIN6 Input Select bits",
                "width": 2
              },
              "SCK5B": {
                "bit": 14,
                "description": "SCK5 Input/Output Select bits",
                "width": 2
              },
              "SOT5B": {
                "bit": 12,
                "description": "SOT5 Input/Output Select bits",
                "width": 2
              },
              "SIN5S": {
                "bit": 10,
                "description": "SIN5 Input Select bits",
                "width": 2
              },
              "SCK4B": {
                "bit": 8,
                "description": "SCK4 Input/Output Select bits",
                "width": 2
              },
              "SOT4B": {
                "bit": 6,
                "description": "SOT4 Input/Output Select bits",
                "width": 2
              },
              "SIN4S": {
                "bit": 4,
                "description": "SIN4 Input Select bits",
                "width": 2
              },
              "CTS4S": {
                "bit": 2,
                "description": "CTS4 Input Select bits",
                "width": 2
              },
              "RTS4E": {
                "bit": 0,
                "description": "RTS4 Output Select bits",
                "width": 2
              }
            },
            "EPFR09": {
              "CTX1E": {
                "bit": 30,
                "description": "CTX1E Output Select bits",
                "width": 2
              },
              "CRX1S": {
                "bit": 28,
                "description": "CRX1S Input Select bits",
                "width": 2
              },
              "CTX0E": {
                "bit": 26,
                "description": "CTX0E Output Select bits",
                "width": 2
              },
              "CRX0S": {
                "bit": 24,
                "description": "CRX0S Input Select bits",
                "width": 2
              },
              "ADTRG2S": {
                "bit": 20,
                "description": "ADTRG2 Input Select bits",
                "width": 4
              },
              "ADTRG1S": {
                "bit": 16,
                "description": "ADTRG1 Input Select bits",
                "width": 4
              },
              "ADTRG0S": {
                "bit": 12,
                "description": "ADTRG0 Input Select bits",
                "width": 4
              },
              "QZIN1S": {
                "bit": 10,
                "description": "QZIN1S Input Select bits",
                "width": 2
              },
              "QBIN1S": {
                "bit": 8,
                "description": "QBIN1S Input Select bits",
                "width": 2
              },
              "QAIN1S": {
                "bit": 6,
                "description": "QAIN1S Input Select bits",
                "width": 2
              },
              "QZIN0S": {
                "bit": 4,
                "description": "QZIN0S Input Select bits",
                "width": 2
              },
              "QBIN0S": {
                "bit": 2,
                "description": "QBIN0S Input Select bits",
                "width": 2
              },
              "QAIN0S": {
                "bit": 0,
                "description": "QAIN0S Input Select bits",
                "width": 2
              }
            },
            "EPFR12": {
              "TIOB11S": {
                "bit": 28,
                "description": "TIOB11 Input Select bits",
                "width": 2
              },
              "TIOA11E": {
                "bit": 26,
                "description": "TIOA11 Output Select bits",
                "width": 2
              },
              "TIOA11S": {
                "bit": 24,
                "description": "TIOA11 Input Select bits",
                "width": 2
              },
              "TIOB10S": {
                "bit": 20,
                "description": "TIOB10 Input Select bits",
                "width": 2
              },
              "TIOA10E": {
                "bit": 18,
                "description": "TIOA10 Output Select bits",
                "width": 2
              },
              "TIOB9S": {
                "bit": 12,
                "description": "TIOB9 Input Select bits",
                "width": 2
              },
              "TIOA9E": {
                "bit": 10,
                "description": "TIOA9 Output Select bits",
                "width": 2
              },
              "TIOA9S": {
                "bit": 8,
                "description": "TIOA9 Input Select bits",
                "width": 2
              },
              "TIOB8S": {
                "bit": 4,
                "description": "TIOB8 Input Select bits",
                "width": 2
              },
              "TIOA8E": {
                "bit": 2,
                "description": "TIOA8 Output Select bits",
                "width": 2
              }
            },
            "EPFR13": {
              "TIOB15S": {
                "bit": 28,
                "description": "TIOB15 Input Select bits",
                "width": 2
              },
              "TIOA15E": {
                "bit": 26,
                "description": "TIOA15 Output Select bits",
                "width": 2
              },
              "TIOA15S": {
                "bit": 24,
                "description": "TIOA15 Input Select bits",
                "width": 2
              },
              "TIOB14S": {
                "bit": 20,
                "description": "TIOB14 Input Select bits",
                "width": 2
              },
              "TIOA14E": {
                "bit": 18,
                "description": "TIOA14 Output Select bits",
                "width": 2
              },
              "TIOB13S": {
                "bit": 12,
                "description": "TIOB13 Input Select bits",
                "width": 2
              },
              "TIOA13E": {
                "bit": 10,
                "description": "TIOA13 Output Select bits",
                "width": 2
              },
              "TIOA13S": {
                "bit": 8,
                "description": "TIOA13 Input Select bits",
                "width": 2
              },
              "TIOB12S": {
                "bit": 4,
                "description": "TIOB12 Input Select bits",
                "width": 2
              },
              "TIOA12E": {
                "bit": 2,
                "description": "TIOA12 Output Select bits",
                "width": 2
              }
            },
            "EPFR14": {
              "QZIN2S": {
                "bit": 4,
                "description": "QPRC-ch.2 ZIN Input Pin bits",
                "width": 2
              },
              "QBIN2S": {
                "bit": 2,
                "description": "QPRC-ch.2 BIN Input Pin bits",
                "width": 2
              },
              "QAIN2S": {
                "bit": 0,
                "description": "QPRC-ch.2 AIN Input Pin bits",
                "width": 2
              }
            },
            "EPFR15": {
              "EINT31S": {
                "bit": 30,
                "description": "External Interrupt 31 Input Select bits",
                "width": 2
              },
              "EINT30S": {
                "bit": 28,
                "description": "External Interrupt 30 Input Select bits",
                "width": 2
              },
              "EINT29S": {
                "bit": 26,
                "description": "External Interrupt 29 Input Select bits",
                "width": 2
              },
              "EINT28S": {
                "bit": 24,
                "description": "External Interrupt 28 Input Select bits",
                "width": 2
              },
              "EINT27S": {
                "bit": 22,
                "description": "External Interrupt 27 Input Select bits",
                "width": 2
              },
              "EINT26S": {
                "bit": 20,
                "description": "External Interrupt 26 Input Select bits",
                "width": 2
              },
              "EINT25S": {
                "bit": 18,
                "description": "External Interrupt 25 Input Select bits",
                "width": 2
              },
              "EINT24S": {
                "bit": 16,
                "description": "External Interrupt 24 Input Select bits",
                "width": 2
              },
              "EINT23S": {
                "bit": 14,
                "description": "External Interrupt 23 Input Select bits",
                "width": 2
              },
              "EINT22S": {
                "bit": 12,
                "description": "External Interrupt 22 Input Select bits",
                "width": 2
              },
              "EINT21S": {
                "bit": 10,
                "description": "External Interrupt 21 Input Select bits",
                "width": 2
              },
              "EINT20S": {
                "bit": 8,
                "description": "External Interrupt 20 Input Select bits",
                "width": 2
              },
              "EINT19S": {
                "bit": 6,
                "description": "External Interrupt 19 Input Select bits",
                "width": 2
              },
              "EINT18S": {
                "bit": 4,
                "description": "External Interrupt 18 Input Select bits",
                "width": 2
              },
              "EINT17S": {
                "bit": 2,
                "description": "External Interrupt 17 Input Select bits",
                "width": 2
              },
              "EINT16S": {
                "bit": 0,
                "description": "External Interrupt 16 Input Select bits",
                "width": 2
              }
            },
            "EPFR16": {
              "SCK11B": {
                "bit": 26,
                "description": "SCK11 Input/Output Select bits",
                "width": 2
              },
              "SOT11B": {
                "bit": 24,
                "description": "SOT11 Input/Output Select bits",
                "width": 2
              },
              "SIN11S": {
                "bit": 22,
                "description": "SIN11 Input Select bits",
                "width": 2
              },
              "SCK10B": {
                "bit": 20,
                "description": "SCK10 Input/Output Select bits",
                "width": 2
              },
              "SOT10B": {
                "bit": 18,
                "description": "SOT10 Input/Output Select bits",
                "width": 2
              },
              "SIN10S": {
                "bit": 16,
                "description": "SIN10 Input Select bits",
                "width": 2
              },
              "SCK9B": {
                "bit": 14,
                "description": "SCK9 Input/Output Select bits",
                "width": 2
              },
              "SOT9B": {
                "bit": 12,
                "description": "SOT9 Input/Output Select bits",
                "width": 2
              },
              "SIN9S": {
                "bit": 10,
                "description": "SIN9 Input Select bits",
                "width": 2
              },
              "SCK8B": {
                "bit": 8,
                "description": "SCK8 Input/Output Select bits",
                "width": 2
              },
              "SOT8B": {
                "bit": 6,
                "description": "SOT8 Input/Output Select bits",
                "width": 2
              },
              "SIN8S": {
                "bit": 4,
                "description": "SIN8 Input Select bits",
                "width": 2
              }
            },
            "EPFR17": {
              "SCK15B": {
                "bit": 26,
                "description": "SCK15 Input/Output Select bits",
                "width": 2
              },
              "SOT15B": {
                "bit": 24,
                "description": "SOT15 Input/Output Select bits",
                "width": 2
              },
              "SIN15S": {
                "bit": 22,
                "description": "SIN15 Input Select bits",
                "width": 2
              },
              "SCK14B": {
                "bit": 20,
                "description": "SCK14 Input/Output Select bits",
                "width": 2
              },
              "SOT14B": {
                "bit": 18,
                "description": "SOT14 Input/Output Select bits",
                "width": 2
              },
              "SIN14S": {
                "bit": 16,
                "description": "SIN14 Input Select bits",
                "width": 2
              },
              "SCK13B": {
                "bit": 14,
                "description": "SCK13 Input/Output Select bits",
                "width": 2
              },
              "SOT13B": {
                "bit": 12,
                "description": "SOT13 Input/Output Select bits",
                "width": 2
              },
              "SIN13S": {
                "bit": 10,
                "description": "SIN13 Input Select bits",
                "width": 2
              },
              "SCK12B": {
                "bit": 8,
                "description": "SCK12 Input/Output Select bits",
                "width": 2
              },
              "SOT12B": {
                "bit": 6,
                "description": "SOT12 Input/Output Select bits",
                "width": 2
              },
              "SIN12S": {
                "bit": 4,
                "description": "SIN12 Input Select bits",
                "width": 2
              }
            },
            "EPFR18": {
              "CECR1B": {
                "bit": 2,
                "description": "CEC1 input/output selection bits",
                "width": 2
              },
              "CECR0B": {
                "bit": 0,
                "description": "CEC0 input/output selection bits",
                "width": 2
              }
            },
            "EPFR21": {
              "QZIN0S": {
                "bit": 2,
                "description": "QPRC-ch.0 ZIN Input Pin bits"
              },
              "QBIN0S": {
                "bit": 1,
                "description": "QPRC-ch.0 BIN Input Pin bits"
              },
              "QAIN0S": {
                "bit": 0,
                "description": "QPRC-ch.0 AIN Input Pin bits"
              }
            },
            "EPFR22": {
              "SCS31E": {
                "bit": 14,
                "description": "SCS31 Output Select bits",
                "width": 2
              },
              "SCS30B": {
                "bit": 12,
                "description": "SCS30 Input/Output Select bits",
                "width": 2
              },
              "SCS11E": {
                "bit": 6,
                "description": "SCS11 Output Select bits",
                "width": 2
              },
              "SCS10B": {
                "bit": 4,
                "description": "SCS10 Input/Output Select bits",
                "width": 2
              }
            },
            "FPOER0": {
              "P0F": {
                "bit": 15,
                "description": "Bit15 of FPOER0"
              },
              "P04": {
                "bit": 4,
                "description": "Bit4 of FPOER0"
              },
              "P03": {
                "bit": 3,
                "description": "Bit3 of FPOER0"
              },
              "P02": {
                "bit": 2,
                "description": "Bit2 of FPOER0"
              },
              "P01": {
                "bit": 1,
                "description": "Bit1 of FPOER0"
              },
              "P00": {
                "bit": 0,
                "description": "Bit0 of FPOER0"
              }
            },
            "FPOER1": {
              "P15": {
                "bit": 5,
                "description": "Bit5 of FPOER1"
              },
              "P14": {
                "bit": 4,
                "description": "Bit4 of FPOER1"
              },
              "P13": {
                "bit": 3,
                "description": "Bit3 of FPOER1"
              },
              "P12": {
                "bit": 2,
                "description": "Bit2 of FPOER1"
              },
              "P11": {
                "bit": 1,
                "description": "Bit1 of FPOER1"
              },
              "P10": {
                "bit": 0,
                "description": "Bit0 of FPOER1"
              }
            },
            "FPOER2": {
              "P23": {
                "bit": 3,
                "description": "Bit3 of FPOER2"
              },
              "P22": {
                "bit": 2,
                "description": "Bit2 of FPOER2"
              },
              "P21": {
                "bit": 1,
                "description": "Bit1 of FPOER2"
              }
            },
            "FPOER3": {
              "P3F": {
                "bit": 15,
                "description": "Bit15 of FPOER3"
              },
              "P3E": {
                "bit": 14,
                "description": "Bit14 of FPOER3"
              },
              "P3D": {
                "bit": 13,
                "description": "Bit13 of FPOER3"
              },
              "P3C": {
                "bit": 12,
                "description": "Bit12 of FPOER3"
              },
              "P3B": {
                "bit": 11,
                "description": "Bit11 of FPOER3"
              },
              "P3A": {
                "bit": 10,
                "description": "Bit10 of FPOER3"
              },
              "P39": {
                "bit": 9,
                "description": "Bit9 of FPOER3"
              }
            },
            "FPOER4": {
              "P4A": {
                "bit": 10,
                "description": "Bit10 of FPOER4"
              },
              "P49": {
                "bit": 9,
                "description": "Bit9 of FPOER4"
              },
              "P47": {
                "bit": 7,
                "description": "Bit7 of FPOER4"
              },
              "P46": {
                "bit": 6,
                "description": "Bit6 of FPOER4"
              }
            },
            "FPOER5": {
              "P52": {
                "bit": 2,
                "description": "Bit2 of FPOER5"
              },
              "P51": {
                "bit": 1,
                "description": "Bit1 of FPOER5"
              },
              "P50": {
                "bit": 0,
                "description": "Bit0 of FPOER5"
              }
            },
            "FPOER6": {
              "P61": {
                "bit": 1,
                "description": "Bit1 of FPOER6"
              },
              "P60": {
                "bit": 0,
                "description": "Bit0 of FPOER6"
              }
            },
            "FPOER8": {
              "P82": {
                "bit": 2,
                "description": "Bit2 of FPOER8"
              },
              "P81": {
                "bit": 1,
                "description": "Bit1 of FPOER8"
              },
              "P80": {
                "bit": 0,
                "description": "Bit0 of FPOER8"
              }
            },
            "FPOERE": {
              "PE3": {
                "bit": 3,
                "description": "Bit3 of FPOERE"
              },
              "PE2": {
                "bit": 2,
                "description": "Bit2 of FPOERE"
              },
              "PE0": {
                "bit": 0,
                "description": "Bit0 of FPOERE"
              }
            }
          }
        },
        "LVD": {
          "instances": [
            {
              "name": "LVD",
              "base": "0x40035000",
              "irq": 2
            }
          ],
          "registers": {
            "LVD_CTL": {
              "offset": "0x00",
              "size": 16,
              "description": "Low-voltage Detection Voltage Control Register"
            },
            "LVD_STR": {
              "offset": "0x04",
              "size": 8,
              "description": "Low-voltage Detection Interrupt Factor Register"
            },
            "LVD_CLR": {
              "offset": "0x08",
              "size": 8,
              "description": "Low-voltage Detection Interrupt Factor Clear Register"
            },
            "LVD_RLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Low-voltage Detection Voltage Protection Register"
            },
            "LVD_STR2": {
              "offset": "0x10",
              "size": 8,
              "description": "Low-voltage Detection Circuit Status Register"
            }
          },
          "bits": {
            "LVD_CTL": {
              "LVDRE": {
                "bit": 15,
                "description": "Low-voltage detection reset operation enable bit"
              },
              "SVHR": {
                "bit": 10,
                "description": "Low-voltage detection reset voltage setting bits",
                "width": 5
              },
              "LVDIE": {
                "bit": 7,
                "description": "Low-voltage detection interrupt enable bit"
              },
              "SVHI": {
                "bit": 2,
                "description": "Low-voltage detection interrupt voltage setting bits",
                "width": 5
              }
            },
            "LVD_STR": {
              "LVDIR": {
                "bit": 7,
                "description": "Low-voltage detection interrupt factor bit"
              }
            },
            "LVD_CLR": {
              "LVDCL": {
                "bit": 7,
                "description": "Low-voltage detection interrupt factor clear bit"
              }
            },
            "LVD_RLR": {
              "LVDLCK": {
                "bit": 0,
                "description": "Low-voltage Detection Voltage Control Register protection bits",
                "width": 32
              }
            },
            "LVD_STR2": {
              "LVDIRDY": {
                "bit": 7,
                "description": "Low-voltage detection interrupt status flag"
              },
              "LVDRRDY": {
                "bit": 6,
                "description": "Low-voltage detection reset status flag"
              }
            }
          }
        },
        "DS": {
          "instances": [
            {
              "name": "DS",
              "base": "0x40035100"
            }
          ],
          "registers": {
            "REG_CTL": {
              "offset": "0x00",
              "size": 8,
              "description": "Sub Oscillation Circuit Power Supply Control Register"
            },
            "RCK_CTL": {
              "offset": "0x04",
              "size": 8,
              "description": "Sub Clock Control Register"
            },
            "PMD_CTL": {
              "offset": "0x700",
              "size": 8,
              "description": "RTC Mode Control Register"
            },
            "WRFSR": {
              "offset": "0x704",
              "size": 8,
              "description": "Deep Standby Return Factor Register 1"
            },
            "WIFSR": {
              "offset": "0x708",
              "size": 16,
              "description": "Deep Standby Return Factor Register 2"
            },
            "WIER": {
              "offset": "0x70C",
              "size": 16,
              "description": "Deep Standby Return Enable Register"
            },
            "WILVR": {
              "offset": "0x710",
              "size": 8,
              "description": "WKUP Pin Input Level Register"
            },
            "DSRAMR": {
              "offset": "0x714",
              "size": 8,
              "description": "Deep Standby RAM Retention Register"
            },
            "BUR01": {
              "offset": "0x800",
              "size": 8,
              "description": "Backup Register 01"
            },
            "BUR02": {
              "offset": "0x801",
              "size": 8,
              "description": "Backup Register 02"
            },
            "BUR03": {
              "offset": "0x802",
              "size": 8,
              "description": "Backup Register 03"
            },
            "BUR04": {
              "offset": "0x803",
              "size": 8,
              "description": "Backup Register 04"
            },
            "BUR05": {
              "offset": "0x804",
              "size": 8,
              "description": "Backup Register 05"
            },
            "BUR06": {
              "offset": "0x805",
              "size": 8,
              "description": "Backup Register 06"
            },
            "BUR07": {
              "offset": "0x806",
              "size": 8,
              "description": "Backup Register 07"
            },
            "BUR08": {
              "offset": "0x807",
              "size": 8,
              "description": "Backup Register 08"
            },
            "BUR09": {
              "offset": "0x808",
              "size": 8,
              "description": "Backup Register 09"
            },
            "BUR10": {
              "offset": "0x809",
              "size": 8,
              "description": "Backup Register 10"
            },
            "BUR11": {
              "offset": "0x80A",
              "size": 8,
              "description": "Backup Register 11"
            },
            "BUR12": {
              "offset": "0x80B",
              "size": 8,
              "description": "Backup Register 12"
            },
            "BUR13": {
              "offset": "0x80C",
              "size": 8,
              "description": "Backup Register 13"
            },
            "BUR14": {
              "offset": "0x80D",
              "size": 8,
              "description": "Backup Register 14"
            },
            "BUR15": {
              "offset": "0x80E",
              "size": 8,
              "description": "Backup Register 15"
            },
            "BUR16": {
              "offset": "0x80F",
              "size": 8,
              "description": "Backup Register 16"
            }
          },
          "bits": {
            "REG_CTL": {
              "ISUBSEL": {
                "bit": 1,
                "description": "Sub oscillation circuit current setting bits",
                "width": 2
              }
            },
            "RCK_CTL": {
              "CECCKE": {
                "bit": 1,
                "description": "CEC clock control bit"
              },
              "RTCCKE": {
                "bit": 0,
                "description": "RTC clock control bit"
              }
            },
            "PMD_CTL": {
              "RTCE": {
                "bit": 0,
                "description": "RTC mode control bit"
              }
            },
            "WRFSR": {
              "WLVDH": {
                "bit": 1,
                "description": "Low-voltage detection reset return bit"
              },
              "WINITX": {
                "bit": 0,
                "description": "INITX pin input reset return bit"
              }
            },
            "WIFSR": {
              "WCEC1I": {
                "bit": 9,
                "description": "CEC ch.1 interrupt return bit"
              },
              "WCEC0I": {
                "bit": 8,
                "description": "CEC ch.0 interrupt return bit"
              },
              "WUI5": {
                "bit": 7,
                "description": "WKUP5 pin input return bit"
              },
              "WUI4": {
                "bit": 6,
                "description": "WKUP4 pin input return bit"
              },
              "WUI3": {
                "bit": 5,
                "description": "WKUP3 pin input return bit"
              },
              "WUI2": {
                "bit": 4,
                "description": "WKUP2 pin input return bit"
              },
              "WUI1": {
                "bit": 3,
                "description": "WKUP1 pin input return bit"
              },
              "WUI0": {
                "bit": 2,
                "description": "WKUP0 pin input return bit"
              },
              "WLVDI": {
                "bit": 1,
                "description": "LVD interrupt return bit"
              },
              "WRTCI": {
                "bit": 0,
                "description": "RTC interrupt return bit"
              }
            },
            "WIER": {
              "WCEC1E": {
                "bit": 9,
                "description": "HDMI-CEC/ Remote Control Reception ch.1 interrupt return enable bit"
              },
              "WCEC0E": {
                "bit": 8,
                "description": "HDMI-CEC/ Remote Control Reception ch.0 interrupt return enable bit"
              },
              "WUI5E": {
                "bit": 7,
                "description": "WKUP5 pin input return enable bit"
              },
              "WUI4E": {
                "bit": 6,
                "description": "WKUP4 pin input return enable bit"
              },
              "WUI3E": {
                "bit": 5,
                "description": "WKUP3 pin input return enable bit"
              },
              "WUI2E": {
                "bit": 4,
                "description": "WKUP2 pin input return enable bit"
              },
              "WUI1E": {
                "bit": 3,
                "description": "WKUP1 pin input return enable bit"
              },
              "WLVDE": {
                "bit": 1,
                "description": "LVD interrupt return enable bit"
              },
              "WRTCE": {
                "bit": 0,
                "description": "RTC interrupt return enable bit"
              }
            },
            "WILVR": {
              "WUI5LV": {
                "bit": 4,
                "description": "WKUP5 pin input level select bit"
              },
              "WUI4LV": {
                "bit": 3,
                "description": "WKUP4 pin input level select bit"
              },
              "WUI3LV": {
                "bit": 2,
                "description": "WKUP3 pin input level select bit"
              },
              "WUI2LV": {
                "bit": 1,
                "description": "WKUP2 pin input level select bit"
              },
              "WUI1LV": {
                "bit": 0,
                "description": "WKUP1 pin input level select bit"
              }
            },
            "DSRAMR": {
              "SRAMR": {
                "bit": 0,
                "description": "On-chip SRAM retention control bits",
                "width": 2
              }
            }
          }
        },
        "MFS0": {
          "instances": [
            {
              "name": "MFS0",
              "base": "0x40038000",
              "irq": 7
            }
          ],
          "registers": {
            "UART_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "Serial Control Register"
            },
            "UART_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "UART_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "UART_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "Extended Communication Control Register"
            },
            "UART_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "UART_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "UART_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "UART_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "FIFO Control Register 1"
            },
            "UART_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "FIFO Control Register 0"
            },
            "UART_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "FIFO Byte Register 1"
            },
            "UART_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "FIFO Byte Register 2"
            },
            "CSIO_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "Serial Control Register"
            },
            "CSIO_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "CSIO_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "CSIO_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "Extended Communication Control Register"
            },
            "CSIO_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "CSIO_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "CSIO_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "CSIO_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "FIFO Control Register 1"
            },
            "CSIO_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "FIFO Control Register 0"
            },
            "CSIO_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "FIFO Byte Register 1"
            },
            "CSIO_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "FIFO Byte Register 2"
            },
            "CSIO_SCSTR0": {
              "offset": "0x1C",
              "size": 8,
              "description": "Serial Chip Select Timing Register 0"
            },
            "CSIO_SCSTR1": {
              "offset": "0x1D",
              "size": 8,
              "description": "Serial Chip Select Timing Register 1"
            },
            "CSIO_SCSTR2": {
              "offset": "0x20",
              "size": 16,
              "description": "Serial Chip Select Timing Registers 2/3"
            },
            "CSIO_SACSR": {
              "offset": "0x24",
              "size": 16,
              "description": "Serial Support Control Register"
            },
            "CSIO_STMR": {
              "offset": "0x28",
              "size": 16,
              "description": "Serial Timer Register"
            },
            "CSIO_STMCR": {
              "offset": "0x2C",
              "size": 16,
              "description": "Serial Timer Comparison Register"
            },
            "CSIO_SCSCR": {
              "offset": "0x30",
              "size": 16,
              "description": "Serial Chip Select Control Status Register"
            },
            "CSIO_SCSFR0": {
              "offset": "0x34",
              "size": 8,
              "description": "Serial Chip Select Format Register 0"
            },
            "CSIO_SCSFR1": {
              "offset": "0x35",
              "size": 8,
              "description": "Serial Chip Select Format Register 1"
            },
            "CSIO_SCSFR2": {
              "offset": "0x38",
              "size": 8,
              "description": "Serial Chip Select Format Register 0"
            },
            "CSIO_TBYTE0": {
              "offset": "0x3C",
              "size": 8,
              "description": "Transfer Byte Register 0"
            },
            "CSIO_TBYTE1": {
              "offset": "0x3D",
              "size": 8,
              "description": "Transfer Byte Register 1"
            },
            "CSIO_TBYTE2": {
              "offset": "0x40",
              "size": 8,
              "description": "Transfer Byte Register 2"
            },
            "CSIO_TBYTE3": {
              "offset": "0x41",
              "size": 8,
              "description": "Transfer Byte Register 3"
            },
            "LIN_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "Serial Control Register"
            },
            "LIN_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "LIN_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "LIN_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "Extended Communication Control Register"
            },
            "LIN_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "LIN_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "LIN_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "LIN_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "FIFO Control Register 1"
            },
            "LIN_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "FIFO Control Register 0"
            },
            "LIN_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "FIFO Byte Register 1"
            },
            "LIN_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "FIFO Byte Register 2"
            },
            "I2C_IBCR": {
              "offset": "0x01",
              "size": 8,
              "description": "I2C Bus Control Register"
            },
            "I2C_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "Serial Mode Register"
            },
            "I2C_IBSR": {
              "offset": "0x04",
              "size": 8,
              "description": "I2C Bus Status Register"
            },
            "I2C_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "Serial Status Register"
            },
            "I2C_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Received Data Register"
            },
            "I2C_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "Transmit Data Register"
            },
            "I2C_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "Baud Rate Generator Registers"
            },
            "I2C_ISMK": {
              "offset": "0x11",
              "size": 8,
              "description": "7-bit Slave Address Mask Register"
            },
            "I2C_ISBA": {
              "offset": "0x10",
              "size": 8,
              "description": "7-bit Slave Address Register"
            },
            "I2C_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "FIFO Control Register 1"
            },
            "I2C_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "FIFO Control Register 0"
            },
            "I2C_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "FIFO Byte Register 1"
            },
            "I2C_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "FIFO Byte Register 2"
            },
            "I2C_NFCR": {
              "offset": "0x1C",
              "size": 8,
              "description": "Noise Filter Control Register"
            },
            "I2C_EIBCR": {
              "offset": "0x1D",
              "size": 8,
              "description": "Extension I2C Bus Control Register"
            }
          },
          "bits": {
            "UART_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "Programmable Clear bit"
              },
              "RIE": {
                "bit": 4,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 3,
                "description": "Transmit interrupt enable bit"
              },
              "TBIE": {
                "bit": 2,
                "description": "Transmit bus idle interrupt enable bit"
              },
              "RXE": {
                "bit": 1,
                "description": "Received operation enable bit"
              },
              "TXE": {
                "bit": 0,
                "description": "Transmission operation enable bit"
              }
            },
            "UART_SMR": {
              "MD": {
                "bit": 5,
                "description": "Operation mode set bit",
                "width": 3
              },
              "SBL": {
                "bit": 3,
                "description": "Stop bit length select bit"
              },
              "BDS": {
                "bit": 2,
                "description": "Transfer direction select bit"
              },
              "SOE": {
                "bit": 0,
                "description": "Serial data output enable bit"
              }
            },
            "UART_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received error flag clear bit"
              },
              "PE": {
                "bit": 5,
                "description": "Parity error flag bit (only functions in operation mode 0)"
              },
              "FRE": {
                "bit": 4,
                "description": "Framing error flag bit"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag"
              }
            },
            "UART_ESCR": {
              "FLWEN": {
                "bit": 7,
                "description": "Flow control enable bit"
              },
              "ESBL": {
                "bit": 6,
                "description": "Extension stop bit length select bit"
              },
              "INV": {
                "bit": 5,
                "description": "Inverted serial data format bit"
              },
              "PEN": {
                "bit": 4,
                "description": "Parity enable bit (only functions in operation mode 0)"
              },
              "P": {
                "bit": 3,
                "description": "Parity select bit (only functions in operation mode 0)"
              },
              "L": {
                "bit": 0,
                "description": "Data length select bit",
                "width": 3
              }
            },
            "UART_RDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 9
              }
            },
            "UART_TDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 9
              }
            },
            "UART_BGR": {
              "EXT": {
                "bit": 15,
                "description": "External clock select bit"
              },
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Register 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Register 0",
                "width": 8
              }
            },
            "UART_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "Re-transmission data lost detect enable bit"
              },
              "FRIIE": {
                "bit": 3,
                "description": "Received FIFO idle detection enable bit"
              },
              "FDRQ": {
                "bit": 2,
                "description": "Transmit FIFO data request bit"
              },
              "FTIE": {
                "bit": 1,
                "description": "Transmit FIFO interrupt enable bit"
              },
              "FSEL": {
                "bit": 0,
                "description": "FIFO select bit"
              }
            },
            "UART_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "FIFO re-transmit data lost flag bit"
              },
              "FLD": {
                "bit": 5,
                "description": "FIFO pointer reload bit"
              },
              "FSET": {
                "bit": 4,
                "description": "FIFO pointer save bit"
              },
              "FCL2": {
                "bit": 3,
                "description": "FIFO2 reset bit"
              },
              "FCL1": {
                "bit": 2,
                "description": "FIFO1 reset bit"
              },
              "FE2": {
                "bit": 1,
                "description": "FIFO2 operation enable bit"
              },
              "FE1": {
                "bit": 0,
                "description": "FIFO1 operation enable bit"
              }
            },
            "CSIO_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "Programmable clear bit"
              },
              "MS": {
                "bit": 6,
                "description": "Master/Slave function select bit"
              },
              "SPI": {
                "bit": 5,
                "description": "SPI corresponding bit"
              },
              "RIE": {
                "bit": 4,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 3,
                "description": "Transmit interrupt enable bit"
              },
              "TBIE": {
                "bit": 2,
                "description": "Transmit bus idle interrupt enable bit"
              },
              "RXE": {
                "bit": 1,
                "description": "Data received enable bit"
              },
              "TXE": {
                "bit": 0,
                "description": "Data transmission enable bit"
              }
            },
            "CSIO_SMR": {
              "MD": {
                "bit": 5,
                "description": "Operation mode set bits",
                "width": 3
              },
              "SCINV": {
                "bit": 3,
                "description": "Serial clock invert bit"
              },
              "BDS": {
                "bit": 2,
                "description": "Transfer direction select bit"
              },
              "SCKE": {
                "bit": 1,
                "description": "Master mode serial clock output enable bit"
              },
              "SOE": {
                "bit": 0,
                "description": "Serial data output enable bit"
              }
            },
            "CSIO_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received error flag clear bit"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag bit"
              }
            },
            "CSIO_ESCR": {
              "SOP": {
                "bit": 7,
                "description": "Serial output pin set bit"
              },
              "L3": {
                "bit": 6,
                "description": "Bit3 of Data length select bits"
              },
              "CSFE": {
                "bit": 5,
                "description": "Serial Chip Select Format enable bit"
              },
              "WT": {
                "bit": 3,
                "description": "Data transmit/received wait select bits",
                "width": 2
              },
              "L": {
                "bit": 0,
                "description": "Bit0-2 of Data length select bits",
                "width": 3
              }
            },
            "CSIO_RDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 16
              }
            },
            "CSIO_TDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 16
              }
            },
            "CSIO_BGR": {
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Register 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Register 0",
                "width": 8
              }
            },
            "CSIO_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "Re-transmission data lost detect enable bit"
              },
              "FRIIE": {
                "bit": 3,
                "description": "Received FIFO idle detection enable bit"
              },
              "FDRQ": {
                "bit": 2,
                "description": "Transmit FIFO data request bit"
              },
              "FTIE": {
                "bit": 1,
                "description": "Transmit FIFO interrupt enable bit"
              },
              "FSEL": {
                "bit": 0,
                "description": "FIFO select bit"
              }
            },
            "CSIO_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "FIFO re-transmit data lost flag bit"
              },
              "FLD": {
                "bit": 5,
                "description": "FIFO pointer reload bit"
              },
              "FSET": {
                "bit": 4,
                "description": "FIFO pointer save bit"
              },
              "FCL2": {
                "bit": 3,
                "description": "FIFO2 reset bit"
              },
              "FCL1": {
                "bit": 2,
                "description": "FIFO1 reset bit"
              },
              "FE2": {
                "bit": 1,
                "description": "FIFO2 operation enable bit"
              },
              "FE1": {
                "bit": 0,
                "description": "FIFO1 operation enable bit"
              }
            },
            "CSIO_SCSTR0": {
              "CSHD": {
                "bit": 0,
                "description": "Serial Chip Select Hold Delay bits",
                "width": 8
              }
            },
            "CSIO_SCSTR1": {
              "CSSU": {
                "bit": 0,
                "description": "Serial Chip Select Setup Delay bits",
                "width": 8
              }
            },
            "CSIO_SCSTR2": {
              "CSDS": {
                "bit": 0,
                "description": "Serial Chip Deselect bits",
                "width": 16
              }
            },
            "CSIO_SACSR": {
              "TBEEN": {
                "bit": 13,
                "description": "Transfer Byte Error Enable bit"
              },
              "CSEIE": {
                "bit": 12,
                "description": "Chip Select Error Interupt Enable bit"
              },
              "CSE": {
                "bit": 11,
                "description": "Chip Select Error Flag"
              },
              "TINT": {
                "bit": 8,
                "description": "Timer Interrupt Flag"
              },
              "TINTE": {
                "bit": 7,
                "description": "Timer Interrupt Enable bit"
              },
              "TSYNE": {
                "bit": 6,
                "description": "Synchronous Transmission Enable bit"
              },
              "TDIV": {
                "bit": 1,
                "description": "Timer Operation Clock Division bit",
                "width": 4
              },
              "TMRE": {
                "bit": 0,
                "description": "Serial Timer Enable bit"
              }
            },
            "CSIO_STMR": {
              "TM": {
                "bit": 0,
                "description": "Timer Data bits",
                "width": 16
              }
            },
            "CSIO_STMCR": {
              "TC": {
                "bit": 0,
                "description": "Compare bits",
                "width": 16
              }
            },
            "CSIO_SCSCR": {
              "SST": {
                "bit": 14,
                "description": "Serial Chip Select Active Start bit",
                "width": 2
              },
              "SED": {
                "bit": 12,
                "description": "Serial Chip Select Active End bit",
                "width": 2
              },
              "SCD": {
                "bit": 10,
                "description": "Serial Chip Select Active Display bit",
                "width": 2
              },
              "SCAM": {
                "bit": 9,
                "description": "Serial Chip Select Active Hold bit"
              },
              "CDIV": {
                "bit": 6,
                "description": "Serial Chip Select Timing Operation Clock Division bit",
                "width": 3
              },
              "CSLVL": {
                "bit": 5,
                "description": "Serial Chip Select Level Setting bit"
              },
              "CSEN3": {
                "bit": 4,
                "description": "Serial Chip Select Enable bit"
              },
              "CSEN2": {
                "bit": 3,
                "description": "Serial Chip Select Enable bit"
              },
              "CSEN1": {
                "bit": 2,
                "description": "Serial Chip Select Enable bit"
              },
              "CSEN0": {
                "bit": 1,
                "description": "Serial Chip Select Enable bit"
              },
              "CSOE": {
                "bit": 0,
                "description": "Serial Chip Select Output Enable bit"
              }
            },
            "CSIO_SCSFR0": {
              "CS1CSLVL": {
                "bit": 7,
                "description": "Serial Chip Select 1 Level Setting bit"
              },
              "CS1SCINV": {
                "bit": 6,
                "description": "Serial Clock Invert bit of Serial Chip Select 1"
              },
              "CS1SPI": {
                "bit": 5,
                "description": "SPI corresponding bit of Serial Chip Select 1"
              },
              "CS1BDS": {
                "bit": 4,
                "description": "Transfer direction select bit of Serial Chip Select 1"
              },
              "CS1L": {
                "bit": 0,
                "description": "Data length select bits of Serial Chip Select 1",
                "width": 4
              }
            },
            "CSIO_SCSFR1": {
              "CS2CSLVL": {
                "bit": 7,
                "description": "Serial Chip Select 2 Level Setting bit"
              },
              "CS2SCINV": {
                "bit": 6,
                "description": "Serial Clock Invert bit of Serial Chip Select 2"
              },
              "CS2SPI": {
                "bit": 5,
                "description": "SPI corresponding bit of Serial Chip Select 2"
              },
              "CS2BDS": {
                "bit": 4,
                "description": "Transfer direction select bit of Serial Chip Select 2"
              },
              "CS2L": {
                "bit": 0,
                "description": "Data length select bits of Serial Chip Select 2",
                "width": 4
              }
            },
            "CSIO_SCSFR2": {
              "CS0CSLVL": {
                "bit": 7,
                "description": "Serial Chip Select 0 Level Setting bit"
              },
              "CS0SCINV": {
                "bit": 6,
                "description": "Serial Clock Invert bit of Serial Chip Select 0"
              },
              "CS0SPI": {
                "bit": 5,
                "description": "SPI corresponding bit of Serial Chip Select 0"
              },
              "CS0BDS": {
                "bit": 4,
                "description": "Transfer direction select bit of Serial Chip Select 0"
              },
              "CS0L": {
                "bit": 0,
                "description": "Data length select bits of Serial Chip Select 0",
                "width": 4
              }
            },
            "LIN_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "Programmable clear bit"
              },
              "MS": {
                "bit": 6,
                "description": "Master/Slave function select bit"
              },
              "LBR": {
                "bit": 5,
                "description": "LIN Break Field setting bit (valid in master mode only)"
              },
              "RIE": {
                "bit": 4,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 3,
                "description": "Transmit interrupt enable bit"
              },
              "TBIE": {
                "bit": 2,
                "description": "Transmit bus idle interrupt enable bit"
              },
              "RXE": {
                "bit": 1,
                "description": "Data reception enable bit"
              },
              "TXE": {
                "bit": 0,
                "description": "Data transmission enable bit"
              }
            },
            "LIN_SMR": {
              "MD": {
                "bit": 5,
                "description": "Operation mode setting bits",
                "width": 3
              },
              "SBL": {
                "bit": 3,
                "description": "Stop bit length select bit"
              },
              "SOE": {
                "bit": 0,
                "description": "Serial data output enable bit"
              }
            },
            "LIN_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received Error flag clear bit"
              },
              "LBD": {
                "bit": 5,
                "description": "LIN Break field detection flag bit"
              },
              "FRE": {
                "bit": 4,
                "description": "Framing error flag bit"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag bit"
              }
            },
            "LIN_ESCR": {
              "ESBL": {
                "bit": 6,
                "description": "Extended stop bit length select bit"
              },
              "LBIE": {
                "bit": 4,
                "description": "LIN Break field detect interrupt enable bit"
              },
              "LBL": {
                "bit": 2,
                "description": "LIN Break field length select bits (valid in master mode only)",
                "width": 2
              },
              "DEL": {
                "bit": 0,
                "description": "LIN Break delimiter length select bits (valid in master mode only)",
                "width": 2
              }
            },
            "LIN_RDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "LIN_TDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "LIN_BGR": {
              "EXT": {
                "bit": 15,
                "description": "External clock select bit"
              },
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Registers 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Registers 0",
                "width": 8
              }
            },
            "LIN_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "Re-transmission data lost detect enable bit"
              },
              "FRIIE": {
                "bit": 3,
                "description": "Received FIFO idle detection enable bit"
              },
              "FDRQ": {
                "bit": 2,
                "description": "Transmit FIFO data request bit"
              },
              "FTIE": {
                "bit": 1,
                "description": "Transmit FIFO interrupt enable bit"
              },
              "FSEL": {
                "bit": 0,
                "description": "FIFO select bit"
              }
            },
            "LIN_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "FIFO re-transmit data lost flag bit"
              },
              "FLD": {
                "bit": 5,
                "description": "FIFO pointer reload bit"
              },
              "FSET": {
                "bit": 4,
                "description": "FIFO pointer save bit"
              },
              "FCL2": {
                "bit": 3,
                "description": "FIFO2 reset bit"
              },
              "FCL1": {
                "bit": 2,
                "description": "FIFO1 reset bit"
              },
              "FE2": {
                "bit": 1,
                "description": "FIFO2 operation enable bit"
              },
              "FE1": {
                "bit": 0,
                "description": "FIFO1 operation enable bit"
              }
            },
            "I2C_IBCR": {
              "MSS": {
                "bit": 7,
                "description": "Master/slave select bit"
              },
              "ACT_SCC": {
                "bit": 6,
                "description": "Operation flag/iteration start condition generation bit"
              },
              "ACKE": {
                "bit": 5,
                "description": "Data byte acknowledge enable bit"
              },
              "WSEL": {
                "bit": 4,
                "description": "Wait selection bit"
              },
              "CNDE": {
                "bit": 3,
                "description": "Condition detection interrupt enable bit"
              },
              "INTE": {
                "bit": 2,
                "description": "Interrupt enable bit"
              },
              "BER": {
                "bit": 1,
                "description": "Bus error flag bit"
              },
              "INT": {
                "bit": 0,
                "description": "Interrupt flag bit"
              }
            },
            "I2C_SMR": {
              "MD": {
                "bit": 5,
                "description": "Operation mode set bits",
                "width": 3
              },
              "RIE": {
                "bit": 3,
                "description": "Received interrupt enable bit"
              },
              "TIE": {
                "bit": 2,
                "description": "Transmit interrupt enable bit"
              }
            },
            "I2C_IBSR": {
              "FBT": {
                "bit": 7,
                "description": "First byte bit"
              },
              "RACK": {
                "bit": 6,
                "description": "Acknowledge flag bit"
              },
              "RSA": {
                "bit": 5,
                "description": "Reserved address detection bit"
              },
              "TRX": {
                "bit": 4,
                "description": "Data direction bit"
              },
              "AL": {
                "bit": 3,
                "description": "Arbitration lost bit"
              },
              "RSC": {
                "bit": 2,
                "description": "Iteration start condition check bit"
              },
              "SPC": {
                "bit": 1,
                "description": "Stop condition check bit"
              },
              "BB": {
                "bit": 0,
                "description": "Bus state bit"
              }
            },
            "I2C_SSR": {
              "REC": {
                "bit": 7,
                "description": "Received error flag clear bit"
              },
              "TSET": {
                "bit": 6,
                "description": "Transmit empty flag set bit"
              },
              "DMA": {
                "bit": 5,
                "description": "DMA mode enable bit"
              },
              "TBIE": {
                "bit": 4,
                "description": "Transmit bus idle interrupt enable bit (Effective only when DMA mode is enabled)"
              },
              "ORE": {
                "bit": 3,
                "description": "Overrun error flag bit"
              },
              "RDRF": {
                "bit": 2,
                "description": "Received data full flag bit"
              },
              "TDRE": {
                "bit": 1,
                "description": "Transmit data empty flag bit"
              },
              "TBI": {
                "bit": 0,
                "description": "Transmit bus idle flag bit (Effective only when DMA mode is enabled)"
              }
            },
            "I2C_RDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "I2C_TDR": {
              "D": {
                "bit": 0,
                "description": "Data",
                "width": 8
              }
            },
            "I2C_BGR": {
              "BGR1": {
                "bit": 8,
                "description": "Baud Rate Generator Register 1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "Baud Rate Generator Register 0",
                "width": 8
              }
            },
            "I2C_ISMK": {
              "EN": {
                "bit": 7,
                "description": "I2C interface operation enable bit"
              },
              "SM": {
                "bit": 0,
                "description": "Slave address mask bits",
                "width": 7
              }
            },
            "I2C_ISBA": {
              "SAEN": {
                "bit": 7,
                "description": "Slave address enable bit"
              },
              "SA": {
                "bit": 0,
                "description": "7-bit slave address",
                "width": 7
              }
            },
            "I2C_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "Re-transmission data lost detect enable bit"
              },
              "FRIIE": {
                "bit": 3,
                "description": "Received FIFO idle detection enable bit"
              },
              "FDRQ": {
                "bit": 2,
                "description": "Transmit FIFO data request bit"
              },
              "FTIE": {
                "bit": 1,
                "description": "Transmit FIFO interrupt enable bit"
              },
              "FSEL": {
                "bit": 0,
                "description": "FIFO select bit"
              }
            },
            "I2C_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "FIFO re-transmit data lost flag bit"
              },
              "FLD": {
                "bit": 5,
                "description": "FIFO pointer reload bit"
              },
              "FSET": {
                "bit": 4,
                "description": "FIFO pointer save bit"
              },
              "FCL2": {
                "bit": 3,
                "description": "FIFO2 reset bit"
              },
              "FCL1": {
                "bit": 2,
                "description": "FIFO1 reset bit"
              },
              "FE2": {
                "bit": 1,
                "description": "FIFO2 operation enable bit"
              },
              "FE1": {
                "bit": 0,
                "description": "FIFO1 operation enable bit"
              }
            },
            "I2C_NFCR": {
              "NFT": {
                "bit": 0,
                "description": "Noise Filter Time Select bits",
                "width": 5
              }
            },
            "I2C_EIBCR": {
              "SDAS": {
                "bit": 5,
                "description": "SDA status bit"
              },
              "SCLS": {
                "bit": 4,
                "description": "SCL status bit"
              },
              "SDAC": {
                "bit": 3,
                "description": "SDA output control bit"
              },
              "SCLC": {
                "bit": 2,
                "description": "SCL output control bit"
              },
              "SOCE": {
                "bit": 1,
                "description": "Serial output enabled bit"
              },
              "BEC": {
                "bit": 0,
                "description": "Bus error control bit"
              }
            }
          }
        },
        "MFS1": {
          "instances": [
            {
              "name": "MFS1",
              "base": "0x40038100",
              "irq": 9
            }
          ],
          "registers": {}
        },
        "MFS3": {
          "instances": [
            {
              "name": "MFS3",
              "base": "0x40038300",
              "irq": 13
            }
          ],
          "registers": {}
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40039000"
            }
          ],
          "registers": {
            "CRCCR": {
              "offset": "0x00",
              "size": 8,
              "description": "CRC Control Register"
            },
            "CRCINIT": {
              "offset": "0x04",
              "size": 32,
              "description": "Initial Value Register"
            },
            "CRCIN": {
              "offset": "0x08",
              "size": 32,
              "description": "Input Data Register"
            },
            "CRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "CRC Register"
            }
          },
          "bits": {
            "CRCCR": {
              "FXOR": {
                "bit": 6,
                "description": "Final XOR control bit"
              },
              "CRCLSF": {
                "bit": 5,
                "description": "CRC result bit-order setting bit"
              },
              "CRCLTE": {
                "bit": 4,
                "description": "CRC result byte-order setting bit"
              },
              "LSBFST": {
                "bit": 3,
                "description": "Bit-order setting bit"
              },
              "LTLEND": {
                "bit": 2,
                "description": "Byte-order setting bit"
              },
              "CRC32": {
                "bit": 1,
                "description": "CRC mode selection bit"
              },
              "INIT": {
                "bit": 0,
                "description": "Initialization bit"
              }
            },
            "CRCINIT": {
              "D": {
                "bit": 0,
                "description": "Initial value bits",
                "width": 32
              }
            },
            "CRCIN": {
              "D": {
                "bit": 0,
                "description": "Input data bits",
                "width": 32
              }
            },
            "CRCR": {
              "D": {
                "bit": 0,
                "description": "CRC bits",
                "width": 32
              }
            }
          }
        },
        "WC": {
          "instances": [
            {
              "name": "WC",
              "base": "0x4003A000",
              "irq": 24
            }
          ],
          "registers": {
            "WCRD": {
              "offset": "0x00",
              "size": 8,
              "description": "Watch Counter Read Register"
            },
            "WCRL": {
              "offset": "0x01",
              "size": 8,
              "description": "Watch Counter Reload Register"
            },
            "WCCR": {
              "offset": "0x02",
              "size": 8,
              "description": "Watch Counter Control Register"
            },
            "CLK_SEL": {
              "offset": "0x10",
              "size": 16,
              "description": "Clock Selection Register"
            },
            "CLK_EN": {
              "offset": "0x14",
              "size": 8,
              "description": "Division Clock Enable Register"
            }
          },
          "bits": {
            "WCRD": {
              "CTR": {
                "bit": 0,
                "description": "Counter read bits",
                "width": 6
              }
            },
            "WCRL": {
              "RLC": {
                "bit": 0,
                "description": "Counter reload value setting bits",
                "width": 6
              }
            },
            "WCCR": {
              "WCEN": {
                "bit": 7,
                "description": "Watch counter operation enable bit"
              },
              "WCOP": {
                "bit": 6,
                "description": "Watch counter operating state flag"
              },
              "CS": {
                "bit": 2,
                "description": "Count clock select bits",
                "width": 2
              },
              "WCIE": {
                "bit": 1,
                "description": "Interrupt request enable bit"
              },
              "WCIF": {
                "bit": 0,
                "description": "Interrupt request flag bit"
              }
            },
            "CLK_SEL": {
              "SEL_OUT": {
                "bit": 8,
                "description": "Output clock selection bit",
                "width": 3
              },
              "SEL_IN": {
                "bit": 0,
                "description": "Input clock selection bit",
                "width": 2
              }
            },
            "CLK_EN": {
              "CLK_EN_R": {
                "bit": 1,
                "description": "Division clock enable read bit"
              },
              "CLK_EN": {
                "bit": 0,
                "description": "Division clock enable bit"
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003B000",
              "irq": 24
            }
          ],
          "registers": {
            "WTCR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control Register 1"
            },
            "WTCR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control Register 2"
            },
            "WTBR": {
              "offset": "0x08",
              "size": 32,
              "description": "Counter Cycle Setting Register"
            },
            "WTDR": {
              "offset": "0x0F",
              "size": 8,
              "description": "Date Register"
            },
            "WTHR": {
              "offset": "0x0E",
              "size": 8,
              "description": "Hour register"
            },
            "WTMIR": {
              "offset": "0x0D",
              "size": 8,
              "description": "Minute Register"
            },
            "WTSR": {
              "offset": "0x0C",
              "size": 8,
              "description": "Second Register"
            },
            "WTYR": {
              "offset": "0x12",
              "size": 8,
              "description": "Year Register"
            },
            "WTMOR": {
              "offset": "0x11",
              "size": 8,
              "description": "Month Register"
            },
            "WTDW": {
              "offset": "0x10",
              "size": 8,
              "description": "Day of the Week Register"
            },
            "ALDR": {
              "offset": "0x17",
              "size": 8,
              "description": "Alarm Date Register"
            },
            "ALHR": {
              "offset": "0x16",
              "size": 8,
              "description": "Alarm Hour Register"
            },
            "ALMIR": {
              "offset": "0x15",
              "size": 8,
              "description": "Alarm Minute Register"
            },
            "ALYR": {
              "offset": "0x1A",
              "size": 8,
              "description": "Alarm Years Register"
            },
            "ALMOR": {
              "offset": "0x19",
              "size": 8,
              "description": "Alarm Month Register"
            },
            "WTTR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Timer Setting Register"
            },
            "WTCLKS": {
              "offset": "0x20",
              "size": 8,
              "description": "Clock Selection Register"
            },
            "WTCLKM": {
              "offset": "0x21",
              "size": 8,
              "description": "Selection Clock Status Register"
            },
            "WTCAL": {
              "offset": "0x24",
              "size": 16,
              "description": "Frequency Correction Value Setting Register"
            },
            "WTCALEN": {
              "offset": "0x26",
              "size": 8,
              "description": "Frequency Correction Enable Register"
            },
            "WTDIV": {
              "offset": "0x28",
              "size": 8,
              "description": "Divider Ratio Setting Register"
            },
            "WTDIVEN": {
              "offset": "0x29",
              "size": 8,
              "description": "Divider Output Enable Register"
            },
            "WTCALPRD": {
              "offset": "0x2C",
              "size": 8,
              "description": "Frequency Correction Cycle Setting Register"
            },
            "WTCOSEL": {
              "offset": "0x30",
              "size": 8,
              "description": "RTCCO Output Selection Register"
            }
          },
          "bits": {
            "WTCR1": {
              "INTCRIE": {
                "bit": 31,
                "description": "Year/month/date/hour/minute/second/day of the week counter value read completion interrupt enable bit"
              },
              "INTERIE": {
                "bit": 30,
                "description": "Time rewrite error interrupt enable bit"
              },
              "INTALIE": {
                "bit": 29,
                "description": "Alarm interrupt enable bit"
              },
              "INTTMIE": {
                "bit": 28,
                "description": "Timer interrupt enable bit"
              },
              "INTHIE": {
                "bit": 27,
                "description": "1-hour interrupt enable bit"
              },
              "INTMIE": {
                "bit": 26,
                "description": "1-minute interrupt enable bit"
              },
              "INTSIE": {
                "bit": 25,
                "description": "1-second interrupt enable bit"
              },
              "INTSSIE": {
                "bit": 24,
                "description": "0.5-second interrupt enable bit"
              },
              "INTCRI": {
                "bit": 23,
                "description": "Year/month/date/hour/minute/second/day of the week counter value read completion interrupt flag bit"
              },
              "INTERI": {
                "bit": 22,
                "description": "Time rewrite error interrupt flag bit"
              },
              "INTALI": {
                "bit": 21,
                "description": "Alarm interrupt flag bit"
              },
              "INTTMI": {
                "bit": 20,
                "description": "Timer interrupt flag bit"
              },
              "INTHI": {
                "bit": 19,
                "description": "1-hour interrupt flag bit"
              },
              "INTMI": {
                "bit": 18,
                "description": "1-minute interrupt flag bit"
              },
              "INTSI": {
                "bit": 17,
                "description": "1-second interrupt flag bit"
              },
              "INTSSI": {
                "bit": 16,
                "description": "0.5-second interrupt flag bit"
              },
              "YEN": {
                "bit": 12,
                "description": "Alarm year register enable bit"
              },
              "MOEN": {
                "bit": 11,
                "description": "Alarm month register enable bit"
              },
              "DEN": {
                "bit": 10,
                "description": "Alarm date register enable bit"
              },
              "HEN": {
                "bit": 9,
                "description": "Alarm hour register enable bit"
              },
              "MIEN": {
                "bit": 8,
                "description": "Alarm minute register enable bit"
              },
              "BUSY": {
                "bit": 6,
                "description": "Busy bit"
              },
              "SCRST": {
                "bit": 5,
                "description": "Sub second generation/1-second generation counter reset bit"
              },
              "SCST": {
                "bit": 4,
                "description": "1-second clock output stop bit"
              },
              "SRST": {
                "bit": 3,
                "description": "RTC reset bit"
              },
              "RUN": {
                "bit": 2,
                "description": "RTC count block operation bit"
              },
              "ST": {
                "bit": 0,
                "description": "Start bit"
              }
            },
            "WTCR2": {
              "TMRUN": {
                "bit": 10,
                "description": "Timer counter operation bit"
              },
              "TMEN": {
                "bit": 9,
                "description": "Timer counter control bit"
              },
              "TMST": {
                "bit": 8,
                "description": "Timer counter start bit"
              },
              "CREAD": {
                "bit": 0,
                "description": "Year/month/date/hour/minute/second/day of the week counter value read control bit"
              }
            },
            "WTBR": {
              "BR23": {
                "bit": 23,
                "description": "Bit23 of WTBR"
              },
              "BR22": {
                "bit": 22,
                "description": "Bit22 of WTBR"
              },
              "BR21": {
                "bit": 21,
                "description": "Bit21 of WTBR"
              },
              "BR20": {
                "bit": 20,
                "description": "Bit20 of WTBR"
              },
              "BR19": {
                "bit": 19,
                "description": "Bit19 of WTBR"
              },
              "BR18": {
                "bit": 18,
                "description": "Bit18 of WTBR"
              },
              "BR17": {
                "bit": 17,
                "description": "Bit17 of WTBR"
              },
              "BR16": {
                "bit": 16,
                "description": "Bit16 of WTBR"
              },
              "BR15": {
                "bit": 15,
                "description": "Bit15 of WTBR"
              },
              "BR14": {
                "bit": 14,
                "description": "Bit14 of WTBR"
              },
              "BR13": {
                "bit": 13,
                "description": "Bit13 of WTBR"
              },
              "BR12": {
                "bit": 12,
                "description": "Bit12 of WTBR"
              },
              "BR11": {
                "bit": 11,
                "description": "Bit11 of WTBR"
              },
              "BR10": {
                "bit": 10,
                "description": "Bit10 of WTBR"
              },
              "BR9": {
                "bit": 9,
                "description": "Bit9 of WTBR"
              },
              "BR8": {
                "bit": 8,
                "description": "Bit8 of WTBR"
              },
              "BR7": {
                "bit": 7,
                "description": "Bit7 of WTBR"
              },
              "BR6": {
                "bit": 6,
                "description": "Bit6 of WTBR"
              },
              "BR5": {
                "bit": 5,
                "description": "Bit5 of WTBR"
              },
              "BR4": {
                "bit": 4,
                "description": "Bit4 of WTBR"
              },
              "BR3": {
                "bit": 3,
                "description": "Bit3 of WTBR"
              },
              "BR2": {
                "bit": 2,
                "description": "Bit2 of WTBR"
              },
              "BR1": {
                "bit": 1,
                "description": "Bit1 of WTBR"
              },
              "BR0": {
                "bit": 0,
                "description": "Bit0 of WTBR"
              }
            },
            "WTDR": {
              "TD": {
                "bit": 4,
                "description": "The second digit of the date",
                "width": 2
              },
              "D": {
                "bit": 0,
                "description": "The first digit of the date",
                "width": 4
              }
            },
            "WTHR": {
              "TH": {
                "bit": 4,
                "description": "The second digit of the hour",
                "width": 2
              },
              "H": {
                "bit": 0,
                "description": "The first digit of the hour",
                "width": 4
              }
            },
            "WTMIR": {
              "TMI": {
                "bit": 4,
                "description": "The second digit of the minute",
                "width": 3
              },
              "MI": {
                "bit": 0,
                "description": "The first digit of the minute",
                "width": 4
              }
            },
            "WTSR": {
              "TS": {
                "bit": 4,
                "description": "The second digit of the second",
                "width": 3
              },
              "S": {
                "bit": 0,
                "description": "The first digit of the second",
                "width": 4
              }
            },
            "WTYR": {
              "TY": {
                "bit": 4,
                "description": "The second digit of the year",
                "width": 4
              },
              "Y": {
                "bit": 0,
                "description": "The first digit of the year",
                "width": 4
              }
            },
            "WTMOR": {
              "TMO0": {
                "bit": 4,
                "description": "The second digit in the month"
              },
              "MO": {
                "bit": 0,
                "description": "The first digit of the month",
                "width": 4
              }
            },
            "WTDW": {
              "DW": {
                "bit": 0,
                "description": "Day of the week",
                "width": 3
              }
            },
            "ALDR": {
              "TAD": {
                "bit": 4,
                "description": "The second digit of the alarm-set date",
                "width": 2
              },
              "AD": {
                "bit": 0,
                "description": "The first digit of the alarm-set date",
                "width": 4
              }
            },
            "ALHR": {
              "TAH": {
                "bit": 4,
                "description": "The second digit of the alarm-set hour",
                "width": 2
              },
              "AH": {
                "bit": 0,
                "description": "The first digit of the alarm-set hour",
                "width": 4
              }
            },
            "ALMIR": {
              "TAMI": {
                "bit": 4,
                "description": "The second digit of the alarm-set minute",
                "width": 3
              },
              "AMI": {
                "bit": 0,
                "description": "The first digit of the alarm-set minute",
                "width": 4
              }
            },
            "ALYR": {
              "TAY": {
                "bit": 4,
                "description": "The second digit of the alarm-set year",
                "width": 4
              },
              "AY": {
                "bit": 0,
                "description": "The first digit of the alarm-set year",
                "width": 4
              }
            },
            "ALMOR": {
              "TAMO0": {
                "bit": 4,
                "description": "The second digit of the alarm-set month"
              },
              "AMO": {
                "bit": 0,
                "description": "The first digit of the alarm-set month",
                "width": 4
              }
            },
            "WTTR": {
              "TM": {
                "bit": 0,
                "description": "Timer setting register",
                "width": 18
              }
            },
            "WTCLKS": {
              "WTCLKS": {
                "bit": 0,
                "description": "Input clock selection bit"
              }
            },
            "WTCLKM": {
              "WTCLKM": {
                "bit": 0,
                "description": "Clock selection status bits",
                "width": 2
              }
            },
            "WTCAL": {
              "WTCAL": {
                "bit": 0,
                "description": "Frequency correction value setting bits",
                "width": 10
              }
            },
            "WTCALEN": {
              "WTCALEN": {
                "bit": 0,
                "description": "Frequency correction enable bit"
              }
            },
            "WTDIV": {
              "WTDIV": {
                "bit": 0,
                "description": "Divider ratio setting bits",
                "width": 4
              }
            },
            "WTDIVEN": {
              "WTDIVRDY": {
                "bit": 1,
                "description": "Divider status bit"
              },
              "WTDIVEN": {
                "bit": 0,
                "description": "Divider enable bit"
              }
            },
            "WTCALPRD": {
              "WTCALPRD": {
                "bit": 0,
                "description": "Frequency correction value setting bits",
                "width": 6
              }
            },
            "WTCOSEL": {
              "WTCOSEL": {
                "bit": 0,
                "description": "RTCCO output selection bit"
              }
            }
          }
        },
        "LSCRP": {
          "instances": [
            {
              "name": "LSCRP",
              "base": "0x4003C000"
            }
          ],
          "registers": {
            "LCR_PRSLD": {
              "offset": "0x00",
              "size": 8,
              "description": "Low-speed CR Prescaler Control Register"
            }
          },
          "bits": {
            "LCR_PRSLD": {
              "LCR_PRSLD": {
                "bit": 0,
                "description": "Low-speed CR Prescaler Load",
                "width": 6
              }
            }
          }
        },
        "PCG": {
          "instances": [
            {
              "name": "PCG",
              "base": "0x4003C100"
            }
          ],
          "registers": {
            "CKEN0": {
              "offset": "0x00",
              "size": 32,
              "description": "Peripheral Function Clock Control Register 0"
            },
            "MRST0": {
              "offset": "0x04",
              "size": 32,
              "description": "Peripheral Function Reset Control Register 0"
            },
            "CKEN1": {
              "offset": "0x10",
              "size": 32,
              "description": "Peripheral Function Clock Control Register 1"
            },
            "MRST1": {
              "offset": "0x14",
              "size": 32,
              "description": "Peripheral Function Reset Control Register 1"
            },
            "CKEN2": {
              "offset": "0x20",
              "size": 32,
              "description": "Peripheral Function Clock Control Register 2"
            },
            "MRST2": {
              "offset": "0x24",
              "size": 32,
              "description": "Peripheral Function Reset Control Register 2"
            }
          },
          "bits": {
            "CKEN0": {
              "GIOCK": {
                "bit": 28,
                "description": "Software clock control of GPIO/Fast GPIO function"
              },
              "DMACK": {
                "bit": 24,
                "description": "Supplying and gating settings of DMAC operation clock"
              },
              "ADCCK3": {
                "bit": 19,
                "description": "Settings for operation clock supplying and gating to A/D converter unit 3"
              },
              "ADCCK2": {
                "bit": 18,
                "description": "Settings for operation clock supplying and gating to A/D converter unit 2"
              },
              "ADCCK1": {
                "bit": 17,
                "description": "Settings for operation clock supplying and gating to A/D converter unit 1"
              },
              "ADCCK0": {
                "bit": 16,
                "description": "Settings for operation clock supplying and gating to A/D converter unit 0"
              },
              "MFSCK15": {
                "bit": 15,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.15"
              },
              "MFSCK14": {
                "bit": 14,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.14"
              },
              "MFSCK13": {
                "bit": 13,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.13"
              },
              "MFSCK12": {
                "bit": 12,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.12"
              },
              "MFSCK11": {
                "bit": 11,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.11"
              },
              "MFSCK10": {
                "bit": 10,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.10"
              },
              "MFSCK9": {
                "bit": 9,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.9"
              },
              "MFSCK8": {
                "bit": 8,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.8"
              },
              "MFSCK7": {
                "bit": 7,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.7"
              },
              "MFSCK6": {
                "bit": 6,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.6"
              },
              "MFSCK5": {
                "bit": 5,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.5"
              },
              "MFSCK4": {
                "bit": 4,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.4"
              },
              "MFSCK3": {
                "bit": 3,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.3"
              },
              "MFSCK2": {
                "bit": 2,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.2"
              },
              "MFSCK1": {
                "bit": 1,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.1"
              },
              "MFSCK0": {
                "bit": 0,
                "description": "Settings for operation clock supply and gating to multi-function serial interface ch.0"
              }
            },
            "MRST0": {
              "DMARST": {
                "bit": 24,
                "description": "Reset control of DMAC"
              },
              "ADCRST3": {
                "bit": 19,
                "description": "Reset control of A/D converter unit 3"
              },
              "ADCRST2": {
                "bit": 18,
                "description": "Reset control of A/D converter unit 2"
              },
              "ADCRST1": {
                "bit": 17,
                "description": "Reset control of A/D converter unit 1"
              },
              "ADCRST0": {
                "bit": 16,
                "description": "Reset control of A/D converter unit 0"
              },
              "MFSRST15": {
                "bit": 15,
                "description": "Control of software reset of multi-function serial interface ch.15"
              },
              "MFSRST14": {
                "bit": 14,
                "description": "Control of software reset of multi-function serial interface ch.14"
              },
              "MFSRST13": {
                "bit": 13,
                "description": "Control of software reset of multi-function serial interface ch.13"
              },
              "MFSRST12": {
                "bit": 12,
                "description": "Control of software reset of multi-function serial interface ch.12"
              },
              "MFSRST11": {
                "bit": 11,
                "description": "Control of software reset of multi-function serial interface ch.11"
              },
              "MFSRST10": {
                "bit": 10,
                "description": "Control of software reset of multi-function serial interface ch.10"
              },
              "MFSRST9": {
                "bit": 9,
                "description": "Control of software reset of multi-function serial interface ch.9"
              },
              "MFSRST8": {
                "bit": 8,
                "description": "Control of software reset of multi-function serial interface ch.8"
              },
              "MFSRST7": {
                "bit": 7,
                "description": "Control of software reset of multi-function serial interface ch.7"
              },
              "MFSRST6": {
                "bit": 6,
                "description": "Control of software reset of multi-function serial interface ch.6"
              },
              "MFSRST5": {
                "bit": 5,
                "description": "Control of software reset of multi-function serial interface ch.5"
              },
              "MFSRST4": {
                "bit": 4,
                "description": "Control of software reset of multi-function serial interface ch.4"
              },
              "MFSRST3": {
                "bit": 3,
                "description": "Control of software reset of multi-function serial interface ch.3"
              },
              "MFSRST2": {
                "bit": 2,
                "description": "Control of software reset of multi-function serial interface ch.2"
              },
              "MFSRST1": {
                "bit": 1,
                "description": "Control of software reset of multi-function serial interface ch.1"
              },
              "MFSRST0": {
                "bit": 0,
                "description": "Control of software reset of multi-function serial interface ch.0"
              }
            },
            "CKEN1": {
              "QDUCK3": {
                "bit": 19,
                "description": "Settings for operation clock supply and gating of quad counter unit 3"
              },
              "QDUCK2": {
                "bit": 18,
                "description": "Settings for operation clock supply and gating of quad counter unit 2"
              },
              "QDUCK1": {
                "bit": 17,
                "description": "Settings for operation clock supply and gating of quad counter unit 1"
              },
              "QDUCK0": {
                "bit": 16,
                "description": "Settings for operation clock supply and gating of quad counter unit 0"
              },
              "MFTCK3": {
                "bit": 11,
                "description": "Settings for operation clock supply and gating of multi-function timer 3 and PPG 24/26/28/30"
              },
              "MFTCK2": {
                "bit": 10,
                "description": "Settings for operation clock supply and gating of multi-function timer 2 and PPG 16/18/20/22"
              },
              "MFTCK1": {
                "bit": 9,
                "description": "Settings for operation clock supply and gating of multi-function timer 1 and PPG 8/10/12/14"
              },
              "MFTCK0": {
                "bit": 8,
                "description": "Settings for operation clock supply and gating of multi-function timer 0 and PPG 0/2/4/6"
              },
              "BTMCK3": {
                "bit": 3,
                "description": "Settings operation clock supply and gating to base timer 12/13/14/15"
              },
              "BTMCK2": {
                "bit": 2,
                "description": "Settings operation clock supply and gating to base timer 8/9/10/11"
              },
              "BTMCK1": {
                "bit": 1,
                "description": "Settings operation clock supply and gating to base timer 4/5/6/7"
              },
              "BTMCK0": {
                "bit": 0,
                "description": "Settings operation clock supply and gating to base timer 0/1/2/3"
              }
            },
            "MRST1": {
              "QDURST3": {
                "bit": 19,
                "description": "Reset control of quad counter unit 3"
              },
              "QDURST2": {
                "bit": 18,
                "description": "Reset control of quad counter unit 2"
              },
              "QDURST1": {
                "bit": 17,
                "description": "Reset control of quad counter unit 1"
              },
              "QDURST0": {
                "bit": 16,
                "description": "Reset control of quad counter unit 0"
              },
              "MFTRST3": {
                "bit": 11,
                "description": "Control of multi-function timer 3 and PPG 24/26/28/30 reset control"
              },
              "MFTRST2": {
                "bit": 10,
                "description": "Control of multi-function timer 2 and PPG 16/18/20/22 reset control"
              },
              "MFTRST1": {
                "bit": 9,
                "description": "Control of multi-function timer 1 and PPG 8/10/12/14 reset control"
              },
              "MFTRST0": {
                "bit": 8,
                "description": "Control of multi-function timer 0 and PPG 0/2/4/6 reset control"
              },
              "BTMRST3": {
                "bit": 3,
                "description": "Reset control of base timer 12/13/14/15"
              },
              "BTMRST2": {
                "bit": 2,
                "description": "Reset control of base timer 8/9/10/11"
              },
              "BTMRST1": {
                "bit": 1,
                "description": "Reset control of base timer 4/5/6/7"
              },
              "BTMRST0": {
                "bit": 0,
                "description": "Reset control of base timer 0/1/2/3"
              }
            },
            "CKEN2": {
              "CANCK1": {
                "bit": 5,
                "description": "Peripheral Function Clock Control Register 2"
              },
              "CANCK0": {
                "bit": 4,
                "description": "$"
              }
            },
            "MRST2": {
              "CANRST1": {
                "bit": 5,
                "description": "Peripheral Function Reset Control Register 2"
              },
              "CANRST0": {
                "bit": 4,
                "description": "$"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMAC",
              "base": "0x40060000",
              "irq": 19
            }
          ],
          "registers": {
            "DMACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Entire DMAC Configuration Register"
            },
            "DMACA0": {
              "offset": "0x10",
              "size": 32,
              "description": "Configuration A Register"
            },
            "DMACB0": {
              "offset": "0x14",
              "size": 32,
              "description": "Configuration B Register"
            },
            "DMACSA0": {
              "offset": "0x18",
              "size": 32,
              "description": "Transfer Source Address Register 0"
            },
            "DMACDA0": {
              "offset": "0x1C",
              "size": 32,
              "description": "Transfer Destination Address Register 0"
            },
            "DMACA1": {
              "offset": "0x20",
              "size": 32,
              "description": "Configuration A Register 1"
            },
            "DMACB1": {
              "offset": "0x24",
              "size": 32,
              "description": "Configuration B Register 1"
            },
            "DMACSA1": {
              "offset": "0x28",
              "size": 32,
              "description": "Transfer Source Address Register 1"
            },
            "DMACDA1": {
              "offset": "0x2C",
              "size": 32,
              "description": "Transfer Destination Address Register 1"
            },
            "DMACA2": {
              "offset": "0x30",
              "size": 32,
              "description": "Configuration A Register 2"
            },
            "DMACB2": {
              "offset": "0x34",
              "size": 32,
              "description": "Configuration B Register 2"
            },
            "DMACSA2": {
              "offset": "0x38",
              "size": 32,
              "description": "Transfer Source Address Register 2"
            },
            "DMACDA2": {
              "offset": "0x3C",
              "size": 32,
              "description": "Transfer Destination Address Register 2"
            },
            "DMACA3": {
              "offset": "0x40",
              "size": 32,
              "description": "Configuration A Register 3"
            },
            "DMACB3": {
              "offset": "0x44",
              "size": 32,
              "description": "Configuration B Register 3"
            },
            "DMACSA3": {
              "offset": "0x48",
              "size": 32,
              "description": "Transfer Source Address Register 3"
            },
            "DMACDA3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Transfer Destination Address Register 3"
            },
            "DMACA4": {
              "offset": "0x50",
              "size": 32,
              "description": "Configuration A Register 4"
            },
            "DMACB4": {
              "offset": "0x54",
              "size": 32,
              "description": "Configuration B Register 4"
            },
            "DMACSA4": {
              "offset": "0x58",
              "size": 32,
              "description": "Transfer Source Address Register 4"
            },
            "DMACDA4": {
              "offset": "0x5C",
              "size": 32,
              "description": "Transfer Destination Address Register 4"
            },
            "DMACA5": {
              "offset": "0x60",
              "size": 32,
              "description": "Configuration A Register 5"
            },
            "DMACB5": {
              "offset": "0x64",
              "size": 32,
              "description": "Configuration B Register 5"
            },
            "DMACSA5": {
              "offset": "0x68",
              "size": 32,
              "description": "Transfer Source Address Register 5"
            },
            "DMACDA5": {
              "offset": "0x6C",
              "size": 32,
              "description": "Transfer Destination Address Register 5"
            },
            "DMACA6": {
              "offset": "0x70",
              "size": 32,
              "description": "Configuration A Register 6"
            },
            "DMACB6": {
              "offset": "0x74",
              "size": 32,
              "description": "Configuration B Register 6"
            },
            "DMACSA6": {
              "offset": "0x78",
              "size": 32,
              "description": "Transfer Source Address Register 6"
            },
            "DMACDA6": {
              "offset": "0x7C",
              "size": 32,
              "description": "Transfer Destination Address Register 6"
            },
            "DMACA7": {
              "offset": "0x80",
              "size": 32,
              "description": "Configuration A Register 7"
            },
            "DMACB7": {
              "offset": "0x84",
              "size": 32,
              "description": "Configuration B Register 7"
            },
            "DMACSA7": {
              "offset": "0x88",
              "size": 32,
              "description": "Transfer Source Address Register 7"
            },
            "DMACDA7": {
              "offset": "0x8C",
              "size": 32,
              "description": "Transfer Destination Address Register 7"
            }
          },
          "bits": {
            "DMACR": {
              "DE": {
                "bit": 31,
                "description": "DMA Enable (all-channel operation enable bit)"
              },
              "DS": {
                "bit": 30,
                "description": "DMA Stop"
              },
              "PR": {
                "bit": 28,
                "description": "Priority Rotation"
              },
              "DH": {
                "bit": 24,
                "description": "DMA Halt (All-channel pause bit)",
                "width": 4
              }
            },
            "DMACA0": {
              "EB": {
                "bit": 31,
                "description": "Enable bit (individual-channel operation enable bit)"
              },
              "PB": {
                "bit": 30,
                "description": "Pause bit (individual-channel pause bit)"
              },
              "ST": {
                "bit": 29,
                "description": "Software Trigger"
              },
              "IS": {
                "bit": 23,
                "description": "Input Select",
                "width": 6
              },
              "BC": {
                "bit": 16,
                "description": "Block Count",
                "width": 4
              },
              "TC": {
                "bit": 0,
                "description": "Transfer Count",
                "width": 16
              }
            },
            "DMACB0": {
              "MS": {
                "bit": 28,
                "description": "Mode Select",
                "width": 2
              },
              "TW": {
                "bit": 26,
                "description": "Transfer Width",
                "width": 2
              },
              "FS": {
                "bit": 25,
                "description": "Fixed Source"
              },
              "FD": {
                "bit": 24,
                "description": "Fixed Destination"
              },
              "RC": {
                "bit": 23,
                "description": "Reload Count (BC/TC reload)"
              },
              "RS": {
                "bit": 22,
                "description": "Reload Source"
              },
              "RD": {
                "bit": 21,
                "description": "Reload Destination"
              },
              "EI": {
                "bit": 20,
                "description": "Error Interrupt (unsuccessful transfer completion interrupt enable)"
              },
              "CI": {
                "bit": 19,
                "description": "Completion Interrupt (successful transfer completion interrupt enable)"
              },
              "SS": {
                "bit": 16,
                "description": "Stop Status (stop status notification)",
                "width": 3
              },
              "EM": {
                "bit": 0,
                "description": "Enable bit Mask (EB bit clear mask)"
              }
            }
          }
        },
        "MTB": {
          "instances": [
            {
              "name": "MTB_DWT",
              "base": "0xF0001000"
            }
          ],
          "registers": {
            "CMP_ADDR_START": {
              "offset": "0x00",
              "size": 32,
              "description": "MTB_DWT Address Compare Start trace Register"
            },
            "CMP_DATA_START": {
              "offset": "0x04",
              "size": 32,
              "description": "MTB_DWT Data Compare Start trace Register"
            },
            "CMP_MASK_START": {
              "offset": "0x08",
              "size": 32,
              "description": "MTB_DWT Mask Data Compare Start Trace Register"
            },
            "CMP_ADDR_STOP": {
              "offset": "0x10",
              "size": 32,
              "description": "MTB_DWT Address Compare Stop trace Register"
            },
            "CMP_DATA_STOP": {
              "offset": "0x14",
              "size": 32,
              "description": "MTB_DWT Data Compare Stop trace Register"
            },
            "CMP_MASK_STOP": {
              "offset": "0x18",
              "size": 32,
              "description": "MTB_DWT Mask Data Compare Stop Trace Register"
            },
            "FCT": {
              "offset": "0x20",
              "size": 8,
              "description": "MTB_DWT Function Register"
            },
            "PID4": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Peripheral ID4 Register"
            },
            "PID5": {
              "offset": "0xFD4",
              "size": 32,
              "description": "Peripheral ID5 Register"
            },
            "PID6": {
              "offset": "0xFD8",
              "size": 32,
              "description": "Peripheral ID6 Register"
            },
            "PID7": {
              "offset": "0xFDC",
              "size": 32,
              "description": "Peripheral ID7 Register"
            },
            "PID0": {
              "offset": "0xFE0",
              "size": 32,
              "description": "Peripheral ID0 Register"
            },
            "PID1": {
              "offset": "0xFE4",
              "size": 32,
              "description": "Peripheral ID1 Register"
            },
            "PID2": {
              "offset": "0xFE8",
              "size": 32,
              "description": "Peripheral ID2 Register"
            },
            "PID3": {
              "offset": "0xFEC",
              "size": 32,
              "description": "Peripheral ID3 Register"
            },
            "CID0": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Component ID0 Register"
            },
            "CID1": {
              "offset": "0xFF4",
              "size": 32,
              "description": "Component ID1 Register"
            },
            "CID2": {
              "offset": "0xFF8",
              "size": 32,
              "description": "Component ID2 Register"
            },
            "CID3": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Component ID3 Register"
            }
          },
          "bits": {
            "CMP_ADDR_START": {
              "ADCMP_STA": {
                "bit": 0,
                "description": "MTB_DWT address comparison start trace bits",
                "width": 32
              }
            },
            "CMP_DATA_START": {
              "DTCMP_STA": {
                "bit": 0,
                "description": "MTB_DWT data comparison start trace bits",
                "width": 32
              }
            },
            "CMP_MASK_START": {
              "MSK_STA": {
                "bit": 0,
                "description": "MTB_DWT data compare start trace register mask bits",
                "width": 32
              }
            },
            "CMP_ADDR_STOP": {
              "ADCMP_STO": {
                "bit": 0,
                "description": "MTB_DWT address comparison stop trace bits",
                "width": 32
              }
            },
            "CMP_DATA_STOP": {
              "DTCMP_STO": {
                "bit": 0,
                "description": "MTB_DWT data comparison stop trace bits",
                "width": 32
              }
            },
            "CMP_MASK_STOP": {
              "MSK_STO": {
                "bit": 0,
                "description": "MTB_DWT data compare stop trace register mask bits",
                "width": 32
              }
            },
            "FCT": {
              "DSTP": {
                "bit": 6,
                "description": "Data size stop bits",
                "width": 2
              },
              "DSTA": {
                "bit": 4,
                "description": "Data size start bits",
                "width": 2
              },
              "STPEN": {
                "bit": 2,
                "description": "Enable MTB_DWT stop MTB function bits",
                "width": 2
              },
              "STAEN": {
                "bit": 0,
                "description": "Enable MTB_DWT start MTB function bits",
                "width": 2
              }
            },
            "PID4": {
              "PERID": {
                "bit": 0,
                "description": "Peripheral ID bits",
                "width": 32
              }
            },
            "PID5": {
              "PERID": {
                "bit": 0,
                "description": "Peripheral ID bits",
                "width": 32
              }
            },
            "PID6": {
              "PERID": {
                "bit": 0,
                "description": "Peripheral ID bits",
                "width": 32
              }
            },
            "PID7": {
              "PERID": {
                "bit": 0,
                "description": "Peripheral ID bits",
                "width": 32
              }
            },
            "PID0": {
              "PERID": {
                "bit": 0,
                "description": "Peripheral ID bits",
                "width": 32
              }
            },
            "PID1": {
              "PERID": {
                "bit": 0,
                "description": "Peripheral ID bits",
                "width": 32
              }
            },
            "PID2": {
              "PERID": {
                "bit": 0,
                "description": "Peripheral ID bits",
                "width": 32
              }
            },
            "PID3": {
              "PERID": {
                "bit": 0,
                "description": "Peripheral ID bits",
                "width": 32
              }
            },
            "CID0": {
              "CPNTID": {
                "bit": 0,
                "description": "Component ID bits",
                "width": 32
              }
            },
            "CID1": {
              "CPNTID": {
                "bit": 0,
                "description": "Component ID bits",
                "width": 32
              }
            },
            "CID2": {
              "CPNTID": {
                "bit": 0,
                "description": "Component ID bits",
                "width": 32
              }
            },
            "CID3": {
              "CPNTID": {
                "bit": 0,
                "description": "Component ID bits",
                "width": 32
              }
            }
          }
        },
        "FASTIO": {
          "instances": [
            {
              "name": "FASTIO",
              "base": "0xF8000000"
            }
          ],
          "registers": {
            "FPDIR0": {
              "offset": "0x00",
              "size": 32,
              "description": "Fast GPIO Input Data Register 0"
            },
            "FPDIR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Fast GPIO Input Data Register 1"
            },
            "FPDIR2": {
              "offset": "0x08",
              "size": 32,
              "description": "Fast GPIO Input Data Register 2"
            },
            "FPDIR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Fast GPIO Input Data Register 3"
            },
            "FPDIR4": {
              "offset": "0x10",
              "size": 32,
              "description": "Fast GPIO Input Data Register 4"
            },
            "FPDIR5": {
              "offset": "0x14",
              "size": 32,
              "description": "Fast GPIO Input Data Register 5"
            },
            "FPDIR6": {
              "offset": "0x18",
              "size": 32,
              "description": "Fast GPIO Input Data Register 6"
            },
            "FPDIR8": {
              "offset": "0x20",
              "size": 32,
              "description": "Fast GPIO Input Data Register 8"
            },
            "FPDIRE": {
              "offset": "0x38",
              "size": 32,
              "description": "Fast GPIO Input Data Register E"
            },
            "FPDOR0": {
              "offset": "0x40",
              "size": 32,
              "description": "Fast GPIO Output Data Register 0"
            },
            "FPDOR1": {
              "offset": "0x44",
              "size": 32,
              "description": "Fast GPIO Output Data Register 1"
            },
            "FPDOR2": {
              "offset": "0x48",
              "size": 32,
              "description": "Fast GPIO Output Data Register 2"
            },
            "FPDOR3": {
              "offset": "0x4C",
              "size": 32,
              "description": "Fast GPIO Output Data Register 3"
            },
            "FPDOR4": {
              "offset": "0x50",
              "size": 32,
              "description": "Fast GPIO Output Data Register 4"
            },
            "FPDOR5": {
              "offset": "0x54",
              "size": 32,
              "description": "Fast GPIO Output Data Register 5"
            },
            "FPDOR6": {
              "offset": "0x58",
              "size": 32,
              "description": "Fast GPIO Output Data Register 6"
            },
            "FPDOR8": {
              "offset": "0x60",
              "size": 32,
              "description": "Fast GPIO Output Data Register 8"
            },
            "FPDORE": {
              "offset": "0x78",
              "size": 32,
              "description": "Fast GPIO Output Data Register E"
            },
            "M_FPDIR0": {
              "offset": "0x80",
              "size": 32,
              "description": "Mirror Fast GPIO Input Data Register 0"
            },
            "M_FPDIR1": {
              "offset": "0x84",
              "size": 32,
              "description": "Mirror Fast GPIO Input Data Register 1"
            },
            "M_FPDOR0": {
              "offset": "0xC0",
              "size": 32,
              "description": "Mirror Fast GPIO Output Data Register 0"
            },
            "M_FPDOR1": {
              "offset": "0xC4",
              "size": 32,
              "description": "Mirror Fast GPIO Output Data Register 1"
            }
          },
          "bits": {
            "FPDIR0": {
              "P0F": {
                "bit": 15,
                "description": "Bit15 of FPDIR0"
              },
              "P04": {
                "bit": 4,
                "description": "Bit4 of FPDIR0"
              },
              "P03": {
                "bit": 3,
                "description": "Bit3 of FPDIR0"
              },
              "P02": {
                "bit": 2,
                "description": "Bit2 of FPDIR0"
              },
              "P01": {
                "bit": 1,
                "description": "Bit1 of FPDIR0"
              },
              "P00": {
                "bit": 0,
                "description": "Bit0 of FPDIR0"
              }
            },
            "FPDIR1": {
              "P15": {
                "bit": 5,
                "description": "Bit5 of FPDIR1"
              },
              "P14": {
                "bit": 4,
                "description": "Bit4 of FPDIR1"
              },
              "P13": {
                "bit": 3,
                "description": "Bit3 of FPDIR1"
              },
              "P12": {
                "bit": 2,
                "description": "Bit2 of FPDIR1"
              },
              "P11": {
                "bit": 1,
                "description": "Bit1 of FPDIR1"
              },
              "P10": {
                "bit": 0,
                "description": "Bit0 of FPDIR1"
              }
            },
            "FPDIR2": {
              "P23": {
                "bit": 3,
                "description": "Bit3 of FPDIR2"
              },
              "P22": {
                "bit": 2,
                "description": "Bit2 of FPDIR2"
              },
              "P21": {
                "bit": 1,
                "description": "Bit1 of FPDIR2"
              }
            },
            "FPDIR3": {
              "P3F": {
                "bit": 15,
                "description": "Bit15 of FPDIR3"
              },
              "P3E": {
                "bit": 14,
                "description": "Bit14 of FPDIR3"
              },
              "P3D": {
                "bit": 13,
                "description": "Bit13 of FPDIR3"
              },
              "P3C": {
                "bit": 12,
                "description": "Bit12 of FPDIR3"
              },
              "P3B": {
                "bit": 11,
                "description": "Bit11 of FPDIR3"
              },
              "P3A": {
                "bit": 10,
                "description": "Bit10 of FPDIR3"
              },
              "P39": {
                "bit": 9,
                "description": "Bit9 of FPDIR3"
              }
            },
            "FPDIR4": {
              "P4A": {
                "bit": 10,
                "description": "Bit10 of FPDIR4"
              },
              "P49": {
                "bit": 9,
                "description": "Bit9 of FPDIR4"
              },
              "P47": {
                "bit": 7,
                "description": "Bit7 of FPDIR4"
              },
              "P46": {
                "bit": 6,
                "description": "Bit6 of FPDIR4"
              }
            },
            "FPDIR5": {
              "P52": {
                "bit": 2,
                "description": "Bit2 of FPDIR5"
              },
              "P51": {
                "bit": 1,
                "description": "Bit1 of FPDIR5"
              },
              "P50": {
                "bit": 0,
                "description": "Bit0 of FPDIR5"
              }
            },
            "FPDIR6": {
              "P61": {
                "bit": 1,
                "description": "Bit1 of FPDIR6"
              },
              "P60": {
                "bit": 0,
                "description": "Bit0 of FPDIR6"
              }
            },
            "FPDIR8": {
              "P82": {
                "bit": 2,
                "description": "Bit2 of FPDIR8"
              },
              "P81": {
                "bit": 1,
                "description": "Bit1 of FPDIR8"
              },
              "P80": {
                "bit": 0,
                "description": "Bit0 of FPDIR8"
              }
            },
            "FPDIRE": {
              "PE3": {
                "bit": 3,
                "description": "Bit3 of FPDIRE"
              },
              "PE2": {
                "bit": 2,
                "description": "Bit2 of FPDIRE"
              },
              "PE0": {
                "bit": 0,
                "description": "Bit0 of FPDIRE"
              }
            },
            "FPDOR0": {
              "P0F": {
                "bit": 15,
                "description": "Bit15 of FPDOR0"
              },
              "P04": {
                "bit": 4,
                "description": "Bit4 of FPDOR0"
              },
              "P03": {
                "bit": 3,
                "description": "Bit3 of FPDOR0"
              },
              "P02": {
                "bit": 2,
                "description": "Bit2 of FPDOR0"
              },
              "P01": {
                "bit": 1,
                "description": "Bit1 of FPDOR0"
              },
              "P00": {
                "bit": 0,
                "description": "Bit0 of FPDOR0"
              }
            },
            "FPDOR1": {
              "P15": {
                "bit": 5,
                "description": "Bit5 of FPDOR1"
              },
              "P14": {
                "bit": 4,
                "description": "Bit4 of FPDOR1"
              },
              "P13": {
                "bit": 3,
                "description": "Bit3 of FPDOR1"
              },
              "P12": {
                "bit": 2,
                "description": "Bit2 of FPDOR1"
              },
              "P11": {
                "bit": 1,
                "description": "Bit1 of FPDOR1"
              },
              "P10": {
                "bit": 0,
                "description": "Bit0 of FPDOR1"
              }
            },
            "FPDOR2": {
              "P23": {
                "bit": 3,
                "description": "Bit3 of FPDOR2"
              },
              "P22": {
                "bit": 2,
                "description": "Bit2 of FPDOR2"
              },
              "P21": {
                "bit": 1,
                "description": "Bit1 of FPDOR2"
              }
            },
            "FPDOR3": {
              "P3F": {
                "bit": 15,
                "description": "Bit15 of FPDOR3"
              },
              "P3E": {
                "bit": 14,
                "description": "Bit14 of FPDOR3"
              },
              "P3D": {
                "bit": 13,
                "description": "Bit13 of FPDOR3"
              },
              "P3C": {
                "bit": 12,
                "description": "Bit12 of FPDOR3"
              },
              "P3B": {
                "bit": 11,
                "description": "Bit11 of FPDOR3"
              },
              "P3A": {
                "bit": 10,
                "description": "Bit10 of FPDOR3"
              },
              "P39": {
                "bit": 9,
                "description": "Bit9 of FPDOR3"
              }
            },
            "FPDOR4": {
              "P4A": {
                "bit": 10,
                "description": "Bit10 of FPDOR4"
              },
              "P49": {
                "bit": 9,
                "description": "Bit9 of FPDOR4"
              },
              "P47": {
                "bit": 7,
                "description": "Bit7 of FPDOR4"
              },
              "P46": {
                "bit": 6,
                "description": "Bit6 of FPDOR4"
              }
            },
            "FPDOR5": {
              "P52": {
                "bit": 2,
                "description": "Bit2 of FPDOR5"
              },
              "P51": {
                "bit": 1,
                "description": "Bit1 of FPDOR5"
              },
              "P50": {
                "bit": 0,
                "description": "Bit0 of FPDOR5"
              }
            },
            "FPDOR6": {
              "P61": {
                "bit": 1,
                "description": "Bit1 of FPDOR6"
              },
              "P60": {
                "bit": 0,
                "description": "Bit0 of FPDOR6"
              }
            },
            "FPDOR8": {
              "P82": {
                "bit": 2,
                "description": "Bit2 of FPDOR8"
              },
              "P81": {
                "bit": 1,
                "description": "Bit1 of FPDOR8"
              },
              "P80": {
                "bit": 0,
                "description": "Bit0 of FPDOR8"
              }
            },
            "FPDORE": {
              "PE3": {
                "bit": 3,
                "description": "Bit3 of FPDORE"
              },
              "PE2": {
                "bit": 2,
                "description": "Bit2 of FPDORE"
              },
              "PE0": {
                "bit": 0,
                "description": "Bit0 of FPDORE"
              }
            },
            "M_FPDIR0": {
              "P22": {
                "bit": 7,
                "description": "Bit7 of M_FPDIR0"
              },
              "P23": {
                "bit": 6,
                "description": "Bit6 of M_FPDIR0"
              },
              "P15": {
                "bit": 5,
                "description": "Bit5 of M_FPDIR0"
              },
              "P14": {
                "bit": 4,
                "description": "Bit4 of M_FPDIR0"
              },
              "P13": {
                "bit": 3,
                "description": "Bit3 of M_FPDIR0"
              },
              "P12": {
                "bit": 2,
                "description": "Bit2 of M_FPDIR0"
              },
              "P11": {
                "bit": 1,
                "description": "Bit1 of M_FPDIR0"
              },
              "P10": {
                "bit": 0,
                "description": "Bit0 of M_FPDIR0"
              }
            },
            "M_FPDIR1": {
              "P47": {
                "bit": 7,
                "description": "Bit7 of M_FPDIR1"
              },
              "P46": {
                "bit": 6,
                "description": "Bit6 of M_FPDIR1"
              },
              "P3F": {
                "bit": 5,
                "description": "Bit5 of M_FPDIR1"
              },
              "P3E": {
                "bit": 4,
                "description": "Bit4 of M_FPDIR1"
              },
              "P3D": {
                "bit": 3,
                "description": "Bit3 of M_FPDIR1"
              },
              "P3C": {
                "bit": 2,
                "description": "Bit2 of M_FPDIR1"
              },
              "P3B": {
                "bit": 1,
                "description": "Bit1 of M_FPDIR1"
              },
              "P3A": {
                "bit": 0,
                "description": "Bit0 of M_FPDIR1"
              }
            },
            "M_FPDOR0": {
              "P22": {
                "bit": 7,
                "description": "Bit7 of M_FPDOR0"
              },
              "P23": {
                "bit": 6,
                "description": "Bit6 of M_FPDOR0"
              },
              "P15": {
                "bit": 5,
                "description": "Bit5 of M_FPDOR0"
              },
              "P14": {
                "bit": 4,
                "description": "Bit4 of M_FPDOR0"
              },
              "P13": {
                "bit": 3,
                "description": "Bit3 of M_FPDOR0"
              },
              "P12": {
                "bit": 2,
                "description": "Bit2 of M_FPDOR0"
              },
              "P11": {
                "bit": 1,
                "description": "Bit1 of M_FPDOR0"
              },
              "P10": {
                "bit": 0,
                "description": "Bit0 of M_FPDOR0"
              }
            },
            "M_FPDOR1": {
              "P47": {
                "bit": 7,
                "description": "Bit7 of M_FPDOR1"
              },
              "P46": {
                "bit": 6,
                "description": "Bit6 of M_FPDOR1"
              },
              "P3F": {
                "bit": 5,
                "description": "Bit5 of M_FPDOR1"
              },
              "P3E": {
                "bit": 4,
                "description": "Bit4 of M_FPDOR1"
              },
              "P3D": {
                "bit": 3,
                "description": "Bit3 of M_FPDOR1"
              },
              "P3C": {
                "bit": 2,
                "description": "Bit2 of M_FPDOR1"
              },
              "P3B": {
                "bit": 1,
                "description": "Bit1 of M_FPDOR1"
              },
              "P3A": {
                "bit": 0,
                "description": "Bit0 of M_FPDOR1"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 48,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "CSV_IRQHandler"
          },
          {
            "number": 17,
            "name": "SWDT_IRQHandler"
          },
          {
            "number": 18,
            "name": "LVD_IRQHandler"
          },
          {
            "number": 19,
            "name": "WFG_DTIF_IRQHandler"
          },
          {
            "number": 20,
            "name": "EXINT0_7_IRQHandler"
          },
          {
            "number": 22,
            "name": "DTIM_QDU_IRQHandler"
          },
          {
            "number": 23,
            "name": "MFS0RX_IRQHandler"
          },
          {
            "number": 24,
            "name": "MFS0TX_IRQHandler"
          },
          {
            "number": 25,
            "name": "MFS1RX_IRQHandler"
          },
          {
            "number": 26,
            "name": "MFS1TX_IRQHandler"
          },
          {
            "number": 29,
            "name": "MFS3RX_IRQHandler"
          },
          {
            "number": 30,
            "name": "MFS3TX_IRQHandler"
          },
          {
            "number": 35,
            "name": "DMAC0_IRQHandler"
          },
          {
            "number": 36,
            "name": "DMAC1_IRQHandler"
          },
          {
            "number": 39,
            "name": "PPG_IRQHandler"
          },
          {
            "number": 40,
            "name": "OSC_PLL_WC_RTC_IRQHandler"
          },
          {
            "number": 41,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 44,
            "name": "FRTIM_IRQHandler"
          },
          {
            "number": 45,
            "name": "INCAP_IRQHandler"
          },
          {
            "number": 46,
            "name": "OUTCOMP_IRQHandler"
          },
          {
            "number": 47,
            "name": "BTIM0_3_FLASH_IRQHandler"
          }
        ]
      }
    }
  }
}