// Seed: 368387550
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_6;
  wire id_7;
  assign id_6 = 1;
  tri0 id_8;
  assign id_2 = id_3;
  assign id_8 = 1;
  wire id_9;
  wire id_10;
  wire id_11 = id_2;
  tri0 id_12 = (id_8 - 1);
endmodule
module module_1 (
    output tri1 id_0,
    input  tri0 id_1,
    output wand id_2,
    input  tri1 id_3,
    output wand id_4,
    output tri0 id_5
);
  wire id_7;
  wire id_8, id_9;
  module_0(
      id_8, id_9, id_8, id_9, id_9
  );
endmodule
