

================================================================
== Vitis HLS Report for 'find_max_abs'
================================================================
* Date:           Mon Jul 29 22:45:41 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Bit_linear
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arr_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %arr_3_val" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7->Bit_linear/src/bit_linear.h:21]   --->   Operation 6 'read' 'arr_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_2_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %arr_2_val" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7->Bit_linear/src/bit_linear.h:21]   --->   Operation 7 'read' 'arr_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_1_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %arr_1_val" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7->Bit_linear/src/bit_linear.h:21]   --->   Operation 8 'read' 'arr_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %arr_0_val" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7->Bit_linear/src/bit_linear.h:21]   --->   Operation 9 'read' 'arr_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data = bitcast i32 %arr_0_val_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 10 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i32 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 11 'trunc' 'trunc_ln313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i32 %data" [Bit_linear/src/bit_linear.h:22]   --->   Operation 12 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 13 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%abs_val = bitcast i32 %t" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 14 'bitcast' 'abs_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [Bit_linear/src/bit_linear.h:22]   --->   Operation 15 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.87ns)   --->   "%icmp_ln22 = icmp_ne  i8 %tmp_1, i8 255" [Bit_linear/src/bit_linear.h:22]   --->   Operation 16 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.13ns)   --->   "%icmp_ln22_1 = icmp_eq  i23 %trunc_ln22, i23 0" [Bit_linear/src/bit_linear.h:22]   --->   Operation 17 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [2/2] (1.91ns)   --->   "%tmp_2 = fcmp_ogt  i32 %abs_val, i32 0" [Bit_linear/src/bit_linear.h:22]   --->   Operation 18 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.11>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node max_val_1)   --->   "%or_ln22 = or i1 %icmp_ln22_1, i1 %icmp_ln22" [Bit_linear/src/bit_linear.h:22]   --->   Operation 19 'or' 'or_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/2] (1.91ns)   --->   "%tmp_2 = fcmp_ogt  i32 %abs_val, i32 0" [Bit_linear/src/bit_linear.h:22]   --->   Operation 20 'fcmp' 'tmp_2' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node max_val_1)   --->   "%and_ln22 = and i1 %or_ln22, i1 %tmp_2" [Bit_linear/src/bit_linear.h:22]   --->   Operation 21 'and' 'and_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.28ns) (out node of the LUT)   --->   "%max_val_1 = select i1 %and_ln22, i32 %abs_val, i32 0" [Bit_linear/src/bit_linear.h:22]   --->   Operation 22 'select' 'max_val_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%data_2 = bitcast i32 %arr_1_val_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 23 'bitcast' 'data_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln313_1 = trunc i32 %data_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 24 'trunc' 'trunc_ln313_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i32 %data_2" [Bit_linear/src/bit_linear.h:22]   --->   Operation 25 'trunc' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 26 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%abs_val_1 = bitcast i32 %t_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 27 'bitcast' 'abs_val_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_2, i32 23, i32 30" [Bit_linear/src/bit_linear.h:22]   --->   Operation 28 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.87ns)   --->   "%icmp_ln22_2 = icmp_ne  i8 %tmp_4, i8 255" [Bit_linear/src/bit_linear.h:22]   --->   Operation 29 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.13ns)   --->   "%icmp_ln22_3 = icmp_eq  i23 %trunc_ln22_1, i23 0" [Bit_linear/src/bit_linear.h:22]   --->   Operation 30 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [2/2] (1.91ns)   --->   "%tmp_6 = fcmp_ogt  i32 %abs_val_1, i32 %max_val_1" [Bit_linear/src/bit_linear.h:22]   --->   Operation 31 'fcmp' 'tmp_6' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.26>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %max_val_1" [Bit_linear/src/bit_linear.h:22]   --->   Operation 32 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22, i32 23, i32 30" [Bit_linear/src/bit_linear.h:22]   --->   Operation 33 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = trunc i32 %bitcast_ln22" [Bit_linear/src/bit_linear.h:22]   --->   Operation 34 'trunc' 'trunc_ln22_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_2)   --->   "%or_ln22_1 = or i1 %icmp_ln22_3, i1 %icmp_ln22_2" [Bit_linear/src/bit_linear.h:22]   --->   Operation 35 'or' 'or_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.87ns)   --->   "%icmp_ln22_4 = icmp_ne  i8 %tmp_5, i8 255" [Bit_linear/src/bit_linear.h:22]   --->   Operation 36 'icmp' 'icmp_ln22_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.13ns)   --->   "%icmp_ln22_5 = icmp_eq  i23 %trunc_ln22_2, i23 0" [Bit_linear/src/bit_linear.h:22]   --->   Operation 37 'icmp' 'icmp_ln22_5' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_2)   --->   "%or_ln22_2 = or i1 %icmp_ln22_5, i1 %icmp_ln22_4" [Bit_linear/src/bit_linear.h:22]   --->   Operation 38 'or' 'or_ln22_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_2)   --->   "%and_ln22_1 = and i1 %or_ln22_1, i1 %or_ln22_2" [Bit_linear/src/bit_linear.h:22]   --->   Operation 39 'and' 'and_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/2] (1.91ns)   --->   "%tmp_6 = fcmp_ogt  i32 %abs_val_1, i32 %max_val_1" [Bit_linear/src/bit_linear.h:22]   --->   Operation 40 'fcmp' 'tmp_6' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln22_2 = and i1 %and_ln22_1, i1 %tmp_6" [Bit_linear/src/bit_linear.h:22]   --->   Operation 41 'and' 'and_ln22_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.28ns) (out node of the LUT)   --->   "%max_val_3 = select i1 %and_ln22_2, i32 %abs_val_1, i32 %max_val_1" [Bit_linear/src/bit_linear.h:22]   --->   Operation 42 'select' 'max_val_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%data_3 = bitcast i32 %arr_2_val_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 43 'bitcast' 'data_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln313_2 = trunc i32 %data_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 44 'trunc' 'trunc_ln313_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = trunc i32 %data_3" [Bit_linear/src/bit_linear.h:22]   --->   Operation 45 'trunc' 'trunc_ln22_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%t_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_2" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 46 'bitconcatenate' 't_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%abs_val_2 = bitcast i32 %t_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 47 'bitcast' 'abs_val_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_3, i32 23, i32 30" [Bit_linear/src/bit_linear.h:22]   --->   Operation 48 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.87ns)   --->   "%icmp_ln22_6 = icmp_ne  i8 %tmp_8, i8 255" [Bit_linear/src/bit_linear.h:22]   --->   Operation 49 'icmp' 'icmp_ln22_6' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.13ns)   --->   "%icmp_ln22_7 = icmp_eq  i23 %trunc_ln22_3, i23 0" [Bit_linear/src/bit_linear.h:22]   --->   Operation 50 'icmp' 'icmp_ln22_7' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [2/2] (1.91ns)   --->   "%tmp_s = fcmp_ogt  i32 %abs_val_2, i32 %max_val_3" [Bit_linear/src/bit_linear.h:22]   --->   Operation 51 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.26>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i32 %max_val_3" [Bit_linear/src/bit_linear.h:22]   --->   Operation 52 'bitcast' 'bitcast_ln22_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_1, i32 23, i32 30" [Bit_linear/src/bit_linear.h:22]   --->   Operation 53 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln22_4 = trunc i32 %bitcast_ln22_1" [Bit_linear/src/bit_linear.h:22]   --->   Operation 54 'trunc' 'trunc_ln22_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_4)   --->   "%or_ln22_3 = or i1 %icmp_ln22_7, i1 %icmp_ln22_6" [Bit_linear/src/bit_linear.h:22]   --->   Operation 55 'or' 'or_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.87ns)   --->   "%icmp_ln22_8 = icmp_ne  i8 %tmp_9, i8 255" [Bit_linear/src/bit_linear.h:22]   --->   Operation 56 'icmp' 'icmp_ln22_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.13ns)   --->   "%icmp_ln22_9 = icmp_eq  i23 %trunc_ln22_4, i23 0" [Bit_linear/src/bit_linear.h:22]   --->   Operation 57 'icmp' 'icmp_ln22_9' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_4)   --->   "%or_ln22_4 = or i1 %icmp_ln22_9, i1 %icmp_ln22_8" [Bit_linear/src/bit_linear.h:22]   --->   Operation 58 'or' 'or_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_4)   --->   "%and_ln22_3 = and i1 %or_ln22_3, i1 %or_ln22_4" [Bit_linear/src/bit_linear.h:22]   --->   Operation 59 'and' 'and_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/2] (1.91ns)   --->   "%tmp_s = fcmp_ogt  i32 %abs_val_2, i32 %max_val_3" [Bit_linear/src/bit_linear.h:22]   --->   Operation 60 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln22_4 = and i1 %and_ln22_3, i1 %tmp_s" [Bit_linear/src/bit_linear.h:22]   --->   Operation 61 'and' 'and_ln22_4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.28ns) (out node of the LUT)   --->   "%max_val_5 = select i1 %and_ln22_4, i32 %abs_val_2, i32 %max_val_3" [Bit_linear/src/bit_linear.h:22]   --->   Operation 62 'select' 'max_val_5' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%data_4 = bitcast i32 %arr_3_val_read" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 63 'bitcast' 'data_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln313_3 = trunc i32 %data_4" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 64 'trunc' 'trunc_ln313_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = trunc i32 %data_4" [Bit_linear/src/bit_linear.h:22]   --->   Operation 65 'trunc' 'trunc_ln22_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%t_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_3" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 66 'bitconcatenate' 't_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%abs_val_3 = bitcast i32 %t_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:8->Bit_linear/src/bit_linear.h:21]   --->   Operation 67 'bitcast' 'abs_val_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_4, i32 23, i32 30" [Bit_linear/src/bit_linear.h:22]   --->   Operation 68 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.87ns)   --->   "%icmp_ln22_10 = icmp_ne  i8 %tmp_3, i8 255" [Bit_linear/src/bit_linear.h:22]   --->   Operation 69 'icmp' 'icmp_ln22_10' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.13ns)   --->   "%icmp_ln22_11 = icmp_eq  i23 %trunc_ln22_5, i23 0" [Bit_linear/src/bit_linear.h:22]   --->   Operation 70 'icmp' 'icmp_ln22_11' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [2/2] (1.91ns)   --->   "%tmp_10 = fcmp_ogt  i32 %abs_val_3, i32 %max_val_5" [Bit_linear/src/bit_linear.h:22]   --->   Operation 71 'fcmp' 'tmp_10' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [Bit_linear/src/bit_linear.h:21]   --->   Operation 72 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln22_2 = bitcast i32 %max_val_5" [Bit_linear/src/bit_linear.h:22]   --->   Operation 73 'bitcast' 'bitcast_ln22_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_2, i32 23, i32 30" [Bit_linear/src/bit_linear.h:22]   --->   Operation 74 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = trunc i32 %bitcast_ln22_2" [Bit_linear/src/bit_linear.h:22]   --->   Operation 75 'trunc' 'trunc_ln22_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_6)   --->   "%or_ln22_5 = or i1 %icmp_ln22_11, i1 %icmp_ln22_10" [Bit_linear/src/bit_linear.h:22]   --->   Operation 76 'or' 'or_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.87ns)   --->   "%icmp_ln22_12 = icmp_ne  i8 %tmp_7, i8 255" [Bit_linear/src/bit_linear.h:22]   --->   Operation 77 'icmp' 'icmp_ln22_12' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.13ns)   --->   "%icmp_ln22_13 = icmp_eq  i23 %trunc_ln22_6, i23 0" [Bit_linear/src/bit_linear.h:22]   --->   Operation 78 'icmp' 'icmp_ln22_13' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_6)   --->   "%or_ln22_6 = or i1 %icmp_ln22_13, i1 %icmp_ln22_12" [Bit_linear/src/bit_linear.h:22]   --->   Operation 79 'or' 'or_ln22_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln22_6)   --->   "%and_ln22_5 = and i1 %or_ln22_5, i1 %or_ln22_6" [Bit_linear/src/bit_linear.h:22]   --->   Operation 80 'and' 'and_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/2] (1.91ns)   --->   "%tmp_10 = fcmp_ogt  i32 %abs_val_3, i32 %max_val_5" [Bit_linear/src/bit_linear.h:22]   --->   Operation 81 'fcmp' 'tmp_10' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln22_6 = and i1 %and_ln22_5, i1 %tmp_10" [Bit_linear/src/bit_linear.h:22]   --->   Operation 82 'and' 'and_ln22_6' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.28ns) (out node of the LUT)   --->   "%max_val_7 = select i1 %and_ln22_6, i32 %abs_val_3, i32 %max_val_5" [Bit_linear/src/bit_linear.h:22]   --->   Operation 83 'select' 'max_val_7' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln25 = ret i32 %max_val_7" [Bit_linear/src/bit_linear.h:25]   --->   Operation 84 'ret' 'ret_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.913ns
The critical path consists of the following:
	wire read operation ('x', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7->Bit_linear/src/bit_linear.h:21) on port 'arr_0_val' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\c\fabsfloat.cpp:7->Bit_linear/src/bit_linear.h:21) [9]  (0.000 ns)
	'fcmp' operation 1 bit ('tmp_2', Bit_linear/src/bit_linear.h:22) [19]  (1.913 ns)

 <State 2>: 4.112ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_2', Bit_linear/src/bit_linear.h:22) [19]  (1.913 ns)
	'and' operation 1 bit ('and_ln22', Bit_linear/src/bit_linear.h:22) [20]  (0.000 ns)
	'select' operation 32 bit ('max_val', Bit_linear/src/bit_linear.h:22) [21]  (0.286 ns)
	'fcmp' operation 1 bit ('tmp_6', Bit_linear/src/bit_linear.h:22) [38]  (1.913 ns)

 <State 3>: 4.260ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_6', Bit_linear/src/bit_linear.h:22) [38]  (1.913 ns)
	'and' operation 1 bit ('and_ln22_2', Bit_linear/src/bit_linear.h:22) [39]  (0.148 ns)
	'select' operation 32 bit ('max_val', Bit_linear/src/bit_linear.h:22) [40]  (0.286 ns)
	'fcmp' operation 1 bit ('tmp_s', Bit_linear/src/bit_linear.h:22) [57]  (1.913 ns)

 <State 4>: 4.260ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_s', Bit_linear/src/bit_linear.h:22) [57]  (1.913 ns)
	'and' operation 1 bit ('and_ln22_4', Bit_linear/src/bit_linear.h:22) [58]  (0.148 ns)
	'select' operation 32 bit ('max_val', Bit_linear/src/bit_linear.h:22) [59]  (0.286 ns)
	'fcmp' operation 1 bit ('tmp_10', Bit_linear/src/bit_linear.h:22) [76]  (1.913 ns)

 <State 5>: 2.347ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_10', Bit_linear/src/bit_linear.h:22) [76]  (1.913 ns)
	'and' operation 1 bit ('and_ln22_6', Bit_linear/src/bit_linear.h:22) [77]  (0.148 ns)
	'select' operation 32 bit ('max_val', Bit_linear/src/bit_linear.h:22) [78]  (0.286 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
