

================================================================
== Vivado HLS Report for 'ShuffleUnit1'
================================================================
* Date:           Mon Dec 10 14:57:12 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3724476|  3724476|  3724476|  3724476|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |                                 |                      |      Latency      |      Interval     | Pipeline|
        |             Instance            |        Module        |   min   |   max   |   min   |   max   |   Type  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+
        |grp_subconv_3x3_8_no_rel_fu_405  |subconv_3x3_8_no_rel  |   378721|   378721|   378721|   378721|   none  |
        |grp_subconv_1x1_89_fu_415        |subconv_1x1_89        |  1653601|  1653601|  1653601|  1653601|   none  |
        |grp_shuffle_4811_fu_427          |shuffle_4811          |    14017|    14017|    14017|    14017|   none  |
        +---------------------------------+----------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +--------------------------+------+------+----------+-----------+-----------+------+----------+
        |                          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+------+------+----------+-----------+-----------+------+----------+
        |- memset_left_part        |  3503|  3503|        73|          -|          -|    48|    no    |
        | + memset_left_part       |    71|    71|         9|          -|          -|     8|    no    |
        |  ++ memset_left_part     |     7|     7|         1|          -|          -|     8|    no    |
        |- memset_right_part       |  3503|  3503|        73|          -|          -|    48|    no    |
        | + memset_right_part      |    71|    71|         9|          -|          -|     8|    no    |
        |  ++ memset_right_part    |     7|     7|         1|          -|          -|     8|    no    |
        |- memset_conv1_output     |  3503|  3503|        73|          -|          -|    48|    no    |
        | + memset_conv1_output    |    71|    71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv1_output  |     7|     7|         1|          -|          -|     8|    no    |
        |- memset_conv2_output     |  3503|  3503|        73|          -|          -|    48|    no    |
        | + memset_conv2_output    |    71|    71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv2_output  |     7|     7|         1|          -|          -|     8|    no    |
        |- memset_conv3_output     |  3503|  3503|        73|          -|          -|    48|    no    |
        | + memset_conv3_output    |    71|    71|         9|          -|          -|     8|    no    |
        |  ++ memset_conv3_output  |     7|     7|         1|          -|          -|     8|    no    |
        |- Loop 6                  |  7008|  7008|       146|          -|          -|    48|    no    |
        | + Loop 6.1               |   144|   144|        18|          -|          -|     8|    no    |
        |  ++ Loop 6.1.1           |    16|    16|         2|          -|          -|     8|    no    |
        +--------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	4  / (!tmp_s)
	3  / (tmp_s & !tmp_136)
	2  / (tmp_s & tmp_136 & !tmp_137)
	5  / (tmp_s & tmp_136 & tmp_137)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	7  / (!tmp_138)
	6  / (tmp_138 & !tmp_139)
	5  / (tmp_138 & tmp_139 & !tmp_140)
	8  / (tmp_138 & tmp_139 & tmp_140)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	10  / (!tmp_141)
	9  / (tmp_141 & !tmp_142)
	8  / (tmp_141 & tmp_142 & !tmp_143)
	11  / (tmp_141 & tmp_142 & tmp_143)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	13  / (!tmp_144)
	12  / (tmp_144 & !tmp_145)
	11  / (tmp_144 & tmp_145 & !tmp_146)
	14  / (tmp_144 & tmp_145 & tmp_146)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	16  / (!tmp_147)
	15  / (tmp_147 & !tmp_148)
	14  / (tmp_147 & tmp_148 & !tmp_149)
	17  / (tmp_147 & tmp_148 & tmp_149)
17 --> 
	21  / (exitcond2)
	18  / (!exitcond2)
18 --> 
	19  / (!exitcond1)
	17  / (exitcond1)
19 --> 
	20  / (!exitcond)
	18  / (exitcond)
20 --> 
	19  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: left_part_0 (9)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:351
meminst.0:0  %left_part_0 = alloca [3072 x float], align 4

ST_1: right_part_0 (10)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:352
meminst.0:1  %right_part_0 = alloca [3072 x float], align 4

ST_1: conv1_output_0 (11)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:353
meminst.0:2  %conv1_output_0 = alloca [3072 x float], align 4

ST_1: conv2_output_0 (12)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:354
meminst.0:3  %conv2_output_0 = alloca [3072 x float], align 4

ST_1: conv3_output_0 (13)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:355
meminst.0:4  %conv3_output_0 = alloca [3072 x float], align 4

ST_1: StgValue_33 (14)  [1/1] 1.59ns
meminst.0:5  br label %meminst5.0


 <State 2>: 2.31ns
ST_2: invdar6 (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:351
meminst5.0:0  %invdar6 = phi i6 [ 0, %meminst.0 ], [ %indvarinc7, %meminst58.0 ]

ST_2: indvarinc7 (17)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:351
meminst5.0:1  %indvarinc7 = add i6 %invdar6, 1

ST_2: empty_344 (18)  [1/1] 0.00ns
meminst5.0:2  %empty_344 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: StgValue_37 (19)  [1/1] 1.59ns
meminst5.0:3  br label %meminst9.0


 <State 3>: 2.26ns
ST_3: invdar10 (21)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:351
meminst9.0:0  %invdar10 = phi i3 [ 0, %meminst5.0 ], [ %indvarinc11, %meminst912.0 ]

ST_3: indvarinc11 (22)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:351
meminst9.0:1  %indvarinc11 = add i3 %invdar10, 1

ST_3: empty_343 (23)  [1/1] 0.00ns
meminst9.0:2  %empty_343 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_41 (24)  [1/1] 1.59ns
meminst9.0:3  br label %meminst13.0


 <State 4>: 3.88ns
ST_4: invdar14 (26)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:351
meminst13.0:0  %invdar14 = phi i3 [ 0, %meminst9.0 ], [ %indvarinc, %meminst13.0 ]

ST_4: indvarinc (27)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:351
meminst13.0:1  %indvarinc = add i3 %invdar14, 1

ST_4: tmp (28)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:351
meminst13.0:2  %tmp = call i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3(i6 %invdar6, i3 %invdar10, i3 %invdar14)

ST_4: tmp_191 (29)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:351
meminst13.0:3  %tmp_191 = zext i12 %tmp to i64

ST_4: left_part_0_addr (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:351
meminst13.0:4  %left_part_0_addr = getelementptr [3072 x float]* %left_part_0, i64 0, i64 %tmp_191

ST_4: StgValue_47 (31)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:351
meminst13.0:5  store float 0.000000e+00, float* %left_part_0_addr, align 4

ST_4: tmp_s (32)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:351
meminst13.0:6  %tmp_s = icmp eq i3 %invdar14, -1

ST_4: empty_341 (33)  [1/1] 0.00ns
meminst13.0:7  %empty_341 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_left_part_str) nounwind

ST_4: empty_342 (34)  [1/1] 0.00ns
meminst13.0:8  %empty_342 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: StgValue_51 (35)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:351
meminst13.0:9  br i1 %tmp_s, label %meminst912.0, label %meminst13.0

ST_4: tmp_136 (37)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:351
meminst912.0:0  %tmp_136 = icmp eq i3 %invdar10, -1

ST_4: empty_340 (38)  [1/1] 0.00ns
meminst912.0:1  %empty_340 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_left_part_str) nounwind

ST_4: StgValue_54 (39)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:351
meminst912.0:2  br i1 %tmp_136, label %meminst58.0, label %meminst9.0

ST_4: tmp_137 (41)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:351
meminst58.0:0  %tmp_137 = icmp eq i6 %invdar6, -17

ST_4: empty (42)  [1/1] 0.00ns
meminst58.0:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_left_part_str) nounwind

ST_4: StgValue_57 (43)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:351
meminst58.0:2  br i1 %tmp_137, label %meminst20.0.preheader, label %meminst5.0

ST_4: StgValue_58 (45)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:352
meminst20.0.preheader:0  br label %meminst20.0


 <State 5>: 2.31ns
ST_5: invdar (47)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:352
meminst20.0:0  %invdar = phi i6 [ %indvarinc15, %meminst2023.0 ], [ 0, %meminst20.0.preheader ]

ST_5: indvarinc15 (48)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:352
meminst20.0:1  %indvarinc15 = add i6 %invdar, 1

ST_5: empty_350 (49)  [1/1] 0.00ns
meminst20.0:2  %empty_350 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_5: StgValue_62 (50)  [1/1] 1.59ns
meminst20.0:3  br label %meminst24.0


 <State 6>: 2.26ns
ST_6: invdar15 (52)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:352
meminst24.0:0  %invdar15 = phi i3 [ 0, %meminst20.0 ], [ %indvarinc16, %meminst2427.0 ]

ST_6: indvarinc16 (53)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:352
meminst24.0:1  %indvarinc16 = add i3 %invdar15, 1

ST_6: empty_349 (54)  [1/1] 0.00ns
meminst24.0:2  %empty_349 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: StgValue_66 (55)  [1/1] 1.59ns
meminst24.0:3  br label %meminst28.0


 <State 7>: 3.88ns
ST_7: invdar16 (57)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:352
meminst28.0:0  %invdar16 = phi i3 [ 0, %meminst24.0 ], [ %indvarinc17, %meminst28.0 ]

ST_7: indvarinc17 (58)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:352
meminst28.0:1  %indvarinc17 = add i3 %invdar16, 1

ST_7: tmp_110 (59)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:352
meminst28.0:2  %tmp_110 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3(i6 %invdar, i3 %invdar15, i3 %invdar16)

ST_7: tmp_192 (60)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:352
meminst28.0:3  %tmp_192 = zext i12 %tmp_110 to i64

ST_7: right_part_0_addr (61)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:352
meminst28.0:4  %right_part_0_addr = getelementptr [3072 x float]* %right_part_0, i64 0, i64 %tmp_192

ST_7: StgValue_72 (62)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:352
meminst28.0:5  store float 0.000000e+00, float* %right_part_0_addr, align 4

ST_7: tmp_138 (63)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:352
meminst28.0:6  %tmp_138 = icmp eq i3 %invdar16, -1

ST_7: empty_347 (64)  [1/1] 0.00ns
meminst28.0:7  %empty_347 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_right_part_st) nounwind

ST_7: empty_348 (65)  [1/1] 0.00ns
meminst28.0:8  %empty_348 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_7: StgValue_76 (66)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:352
meminst28.0:9  br i1 %tmp_138, label %meminst2427.0, label %meminst28.0

ST_7: tmp_139 (68)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:352
meminst2427.0:0  %tmp_139 = icmp eq i3 %invdar15, -1

ST_7: empty_346 (69)  [1/1] 0.00ns
meminst2427.0:1  %empty_346 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_right_part_st) nounwind

ST_7: StgValue_79 (70)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:352
meminst2427.0:2  br i1 %tmp_139, label %meminst2023.0, label %meminst24.0

ST_7: tmp_140 (72)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:352
meminst2023.0:0  %tmp_140 = icmp eq i6 %invdar, -17

ST_7: empty_345 (73)  [1/1] 0.00ns
meminst2023.0:1  %empty_345 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_right_part_st) nounwind

ST_7: StgValue_82 (74)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:352
meminst2023.0:2  br i1 %tmp_140, label %meminst35.0.preheader, label %meminst20.0

ST_7: StgValue_83 (76)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:353
meminst35.0.preheader:0  br label %meminst35.0


 <State 8>: 2.31ns
ST_8: invdar17 (78)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:353
meminst35.0:0  %invdar17 = phi i6 [ %indvarinc18, %meminst3538.0 ], [ 0, %meminst35.0.preheader ]

ST_8: indvarinc18 (79)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:353
meminst35.0:1  %indvarinc18 = add i6 %invdar17, 1

ST_8: empty_356 (80)  [1/1] 0.00ns
meminst35.0:2  %empty_356 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_8: StgValue_87 (81)  [1/1] 1.59ns
meminst35.0:3  br label %meminst39.0


 <State 9>: 2.26ns
ST_9: invdar18 (83)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:353
meminst39.0:0  %invdar18 = phi i3 [ 0, %meminst35.0 ], [ %indvarinc19, %meminst3942.0 ]

ST_9: indvarinc19 (84)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:353
meminst39.0:1  %indvarinc19 = add i3 %invdar18, 1

ST_9: empty_355 (85)  [1/1] 0.00ns
meminst39.0:2  %empty_355 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_9: StgValue_91 (86)  [1/1] 1.59ns
meminst39.0:3  br label %meminst43.0


 <State 10>: 3.88ns
ST_10: invdar19 (88)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:353
meminst43.0:0  %invdar19 = phi i3 [ 0, %meminst39.0 ], [ %indvarinc20, %meminst43.0 ]

ST_10: indvarinc20 (89)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:353
meminst43.0:1  %indvarinc20 = add i3 %invdar19, 1

ST_10: tmp_111 (90)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:353
meminst43.0:2  %tmp_111 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3(i6 %invdar17, i3 %invdar18, i3 %invdar19)

ST_10: tmp_193 (91)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:353
meminst43.0:3  %tmp_193 = zext i12 %tmp_111 to i64

ST_10: conv1_output_0_addr (92)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:353
meminst43.0:4  %conv1_output_0_addr = getelementptr [3072 x float]* %conv1_output_0, i64 0, i64 %tmp_193

ST_10: StgValue_97 (93)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:353
meminst43.0:5  store float 0.000000e+00, float* %conv1_output_0_addr, align 4

ST_10: tmp_141 (94)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:353
meminst43.0:6  %tmp_141 = icmp eq i3 %invdar19, -1

ST_10: empty_353 (95)  [1/1] 0.00ns
meminst43.0:7  %empty_353 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv1_output_s) nounwind

ST_10: empty_354 (96)  [1/1] 0.00ns
meminst43.0:8  %empty_354 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_10: StgValue_101 (97)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:353
meminst43.0:9  br i1 %tmp_141, label %meminst3942.0, label %meminst43.0

ST_10: tmp_142 (99)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:353
meminst3942.0:0  %tmp_142 = icmp eq i3 %invdar18, -1

ST_10: empty_352 (100)  [1/1] 0.00ns
meminst3942.0:1  %empty_352 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv1_output_s) nounwind

ST_10: StgValue_104 (101)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:353
meminst3942.0:2  br i1 %tmp_142, label %meminst3538.0, label %meminst39.0

ST_10: tmp_143 (103)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:353
meminst3538.0:0  %tmp_143 = icmp eq i6 %invdar17, -17

ST_10: empty_351 (104)  [1/1] 0.00ns
meminst3538.0:1  %empty_351 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv1_output_s) nounwind

ST_10: StgValue_107 (105)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:353
meminst3538.0:2  br i1 %tmp_143, label %meminst50.0.preheader, label %meminst35.0

ST_10: StgValue_108 (107)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:354
meminst50.0.preheader:0  br label %meminst50.0


 <State 11>: 2.31ns
ST_11: invdar20 (109)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:354
meminst50.0:0  %invdar20 = phi i6 [ %indvarinc21, %meminst5053.0 ], [ 0, %meminst50.0.preheader ]

ST_11: indvarinc21 (110)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:354
meminst50.0:1  %indvarinc21 = add i6 %invdar20, 1

ST_11: empty_362 (111)  [1/1] 0.00ns
meminst50.0:2  %empty_362 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_11: StgValue_112 (112)  [1/1] 1.59ns
meminst50.0:3  br label %meminst54.0


 <State 12>: 2.26ns
ST_12: invdar21 (114)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:354
meminst54.0:0  %invdar21 = phi i3 [ 0, %meminst50.0 ], [ %indvarinc22, %meminst5457.0 ]

ST_12: indvarinc22 (115)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:354
meminst54.0:1  %indvarinc22 = add i3 %invdar21, 1

ST_12: empty_361 (116)  [1/1] 0.00ns
meminst54.0:2  %empty_361 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_12: StgValue_116 (117)  [1/1] 1.59ns
meminst54.0:3  br label %meminst59.0


 <State 13>: 3.88ns
ST_13: invdar22 (119)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:354
meminst59.0:0  %invdar22 = phi i3 [ 0, %meminst54.0 ], [ %indvarinc23, %meminst59.0 ]

ST_13: indvarinc23 (120)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:354
meminst59.0:1  %indvarinc23 = add i3 %invdar22, 1

ST_13: tmp_112 (121)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:354
meminst59.0:2  %tmp_112 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3(i6 %invdar20, i3 %invdar21, i3 %invdar22)

ST_13: tmp_194 (122)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:354
meminst59.0:3  %tmp_194 = zext i12 %tmp_112 to i64

ST_13: conv2_output_0_addr (123)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:354
meminst59.0:4  %conv2_output_0_addr = getelementptr [3072 x float]* %conv2_output_0, i64 0, i64 %tmp_194

ST_13: StgValue_122 (124)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:354
meminst59.0:5  store float 0.000000e+00, float* %conv2_output_0_addr, align 4

ST_13: tmp_144 (125)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:354
meminst59.0:6  %tmp_144 = icmp eq i3 %invdar22, -1

ST_13: empty_359 (126)  [1/1] 0.00ns
meminst59.0:7  %empty_359 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv2_output_s) nounwind

ST_13: empty_360 (127)  [1/1] 0.00ns
meminst59.0:8  %empty_360 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_13: StgValue_126 (128)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:354
meminst59.0:9  br i1 %tmp_144, label %meminst5457.0, label %meminst59.0

ST_13: tmp_145 (130)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:354
meminst5457.0:0  %tmp_145 = icmp eq i3 %invdar21, -1

ST_13: empty_358 (131)  [1/1] 0.00ns
meminst5457.0:1  %empty_358 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv2_output_s) nounwind

ST_13: StgValue_129 (132)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:354
meminst5457.0:2  br i1 %tmp_145, label %meminst5053.0, label %meminst54.0

ST_13: tmp_146 (134)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:354
meminst5053.0:0  %tmp_146 = icmp eq i6 %invdar20, -17

ST_13: empty_357 (135)  [1/1] 0.00ns
meminst5053.0:1  %empty_357 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv2_output_s) nounwind

ST_13: StgValue_132 (136)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:354
meminst5053.0:2  br i1 %tmp_146, label %meminst66.0.preheader, label %meminst50.0

ST_13: StgValue_133 (138)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:355
meminst66.0.preheader:0  br label %meminst66.0


 <State 14>: 2.31ns
ST_14: invdar23 (140)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:355
meminst66.0:0  %invdar23 = phi i6 [ %indvarinc24, %meminst6669.0 ], [ 0, %meminst66.0.preheader ]

ST_14: indvarinc24 (141)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:355
meminst66.0:1  %indvarinc24 = add i6 %invdar23, 1

ST_14: empty_368 (142)  [1/1] 0.00ns
meminst66.0:2  %empty_368 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_14: StgValue_137 (143)  [1/1] 1.59ns
meminst66.0:3  br label %meminst70.0


 <State 15>: 2.26ns
ST_15: invdar24 (145)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:355
meminst70.0:0  %invdar24 = phi i3 [ 0, %meminst66.0 ], [ %indvarinc25, %meminst7073.0 ]

ST_15: indvarinc25 (146)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:355
meminst70.0:1  %indvarinc25 = add i3 %invdar24, 1

ST_15: empty_367 (147)  [1/1] 0.00ns
meminst70.0:2  %empty_367 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_15: StgValue_141 (148)  [1/1] 1.59ns
meminst70.0:3  br label %meminst74.0


 <State 16>: 3.88ns
ST_16: invdar25 (150)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:355
meminst74.0:0  %invdar25 = phi i3 [ 0, %meminst70.0 ], [ %indvarinc26, %meminst74.0 ]

ST_16: indvarinc26 (151)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:355
meminst74.0:1  %indvarinc26 = add i3 %invdar25, 1

ST_16: tmp_113 (152)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:355
meminst74.0:2  %tmp_113 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i3.i3(i6 %invdar23, i3 %invdar24, i3 %invdar25)

ST_16: tmp_195 (153)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:355
meminst74.0:3  %tmp_195 = zext i12 %tmp_113 to i64

ST_16: conv3_output_0_addr (154)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:355
meminst74.0:4  %conv3_output_0_addr = getelementptr [3072 x float]* %conv3_output_0, i64 0, i64 %tmp_195

ST_16: StgValue_147 (155)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:355
meminst74.0:5  store float 0.000000e+00, float* %conv3_output_0_addr, align 4

ST_16: tmp_147 (156)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:355
meminst74.0:6  %tmp_147 = icmp eq i3 %invdar25, -1

ST_16: empty_365 (157)  [1/1] 0.00ns
meminst74.0:7  %empty_365 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv3_output_s) nounwind

ST_16: empty_366 (158)  [1/1] 0.00ns
meminst74.0:8  %empty_366 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_16: StgValue_151 (159)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:355
meminst74.0:9  br i1 %tmp_147, label %meminst7073.0, label %meminst74.0

ST_16: tmp_148 (161)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:355
meminst7073.0:0  %tmp_148 = icmp eq i3 %invdar24, -1

ST_16: empty_364 (162)  [1/1] 0.00ns
meminst7073.0:1  %empty_364 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv3_output_s) nounwind

ST_16: StgValue_154 (163)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:355
meminst7073.0:2  br i1 %tmp_148, label %meminst6669.0, label %meminst70.0

ST_16: tmp_149 (165)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:355
meminst6669.0:0  %tmp_149 = icmp eq i6 %invdar23, -17

ST_16: empty_363 (166)  [1/1] 0.00ns
meminst6669.0:1  %empty_363 = call i32 (...)* @_ssdm_op_SpecLoopName([20 x i8]* @memset_conv3_output_s) nounwind

ST_16: StgValue_157 (167)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:355
meminst6669.0:2  br i1 %tmp_149, label %.preheader77.preheader, label %meminst66.0

ST_16: StgValue_158 (169)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:358
.preheader77.preheader:0  br label %.preheader77


 <State 17>: 3.88ns
ST_17: co (171)  [1/1] 0.00ns
.preheader77:0  %co = phi i6 [ %co_20, %.preheader77.loopexit ], [ 0, %.preheader77.preheader ]

ST_17: co_cast (172)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:358
.preheader77:1  %co_cast = zext i6 %co to i7

ST_17: exitcond2 (173)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:358
.preheader77:2  %exitcond2 = icmp eq i6 %co, -16

ST_17: empty_369 (174)  [1/1] 0.00ns
.preheader77:3  %empty_369 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_17: co_20 (175)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:358
.preheader77:4  %co_20 = add i6 %co, 1

ST_17: StgValue_164 (176)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:358
.preheader77:5  br i1 %exitcond2, label %1, label %.preheader3.preheader

ST_17: tmp_150 (178)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:361
.preheader3.preheader:0  %tmp_150 = add i7 %co_cast, 48

ST_17: tmp_196 (179)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:361
.preheader3.preheader:1  %tmp_196 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_150, i3 0)

ST_17: tmp_328_cast (180)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:361
.preheader3.preheader:2  %tmp_328_cast = zext i10 %tmp_196 to i11

ST_17: tmp_197 (181)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:358
.preheader3.preheader:3  %tmp_197 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

ST_17: tmp_330_cast (182)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:359
.preheader3.preheader:4  %tmp_330_cast = zext i9 %tmp_197 to i10

ST_17: StgValue_170 (183)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:359
.preheader3.preheader:5  br label %.preheader3

ST_17: StgValue_171 (225)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:367
:0  call fastcc void @subconv_1x1_89([3072 x float]* %right_part_0, [2304 x float]* %conv1_weight, [48 x float]* %conv1_bias, [3072 x float]* %conv1_output_0)


 <State 18>: 3.10ns
ST_18: h (185)  [1/1] 0.00ns
.preheader3:0  %h = phi i4 [ 0, %.preheader3.preheader ], [ %h_20, %.preheader3.loopexit ]

ST_18: exitcond1 (186)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:359
.preheader3:1  %exitcond1 = icmp eq i4 %h, -8

ST_18: empty_370 (187)  [1/1] 0.00ns
.preheader3:2  %empty_370 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_18: h_20 (188)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:359
.preheader3:3  %h_20 = add i4 %h, 1

ST_18: StgValue_176 (189)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:359
.preheader3:4  br i1 %exitcond1, label %.preheader77.loopexit, label %.preheader.preheader

ST_18: tmp_151_cast1 (191)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:361
.preheader.preheader:0  %tmp_151_cast1 = zext i4 %h to i10

ST_18: tmp_151_cast (192)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:361
.preheader.preheader:1  %tmp_151_cast = zext i4 %h to i11

ST_18: tmp_198 (193)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:361
.preheader.preheader:2  %tmp_198 = add i11 %tmp_328_cast, %tmp_151_cast

ST_18: tmp_333_cast (194)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:362
.preheader.preheader:3  %tmp_333_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_198, i3 0)

ST_18: tmp_199 (195)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:362
.preheader.preheader:4  %tmp_199 = add i10 %tmp_330_cast, %tmp_151_cast1

ST_18: tmp_114 (196)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:362
.preheader.preheader:5  %tmp_114 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_199, i3 0)

ST_18: tmp_336_cast (197)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:360
.preheader.preheader:6  %tmp_336_cast = zext i13 %tmp_114 to i14

ST_18: StgValue_184 (198)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:360
.preheader.preheader:7  br label %.preheader

ST_18: StgValue_185 (223)  [1/1] 0.00ns
.preheader77.loopexit:0  br label %.preheader77


 <State 19>: 5.60ns
ST_19: w (200)  [1/1] 0.00ns
.preheader:0  %w = phi i4 [ %w_20, %0 ], [ 0, %.preheader.preheader ]

ST_19: exitcond (201)  [1/1] 3.10ns  loc: accelerator_hls/components.cpp:360
.preheader:1  %exitcond = icmp eq i4 %w, -8

ST_19: empty_371 (202)  [1/1] 0.00ns
.preheader:2  %empty_371 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_19: w_20 (203)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:360
.preheader:3  %w_20 = add i4 %w, 1

ST_19: StgValue_190 (204)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:360
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %0

ST_19: tmp_152_cast (206)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:361
:0  %tmp_152_cast = zext i4 %w to i14

ST_19: tmp_200 (207)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:361
:1  %tmp_200 = add i14 %tmp_333_cast, %tmp_152_cast

ST_19: tmp_337_cast (208)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:361
:2  %tmp_337_cast = zext i14 %tmp_200 to i64

ST_19: input_addr (209)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:361
:3  %input_addr = getelementptr [6144 x float]* %input_r, i64 0, i64 %tmp_337_cast

ST_19: tmp_201 (210)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:362
:4  %tmp_201 = add i14 %tmp_336_cast, %tmp_152_cast

ST_19: tmp_338_cast (211)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:362
:5  %tmp_338_cast = zext i14 %tmp_201 to i64

ST_19: input_addr_2 (212)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:362
:6  %input_addr_2 = getelementptr [6144 x float]* %input_r, i64 0, i64 %tmp_338_cast

ST_19: input_load (215)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:361
:9  %input_load = load float* %input_addr, align 4

ST_19: input_load_2 (217)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:362
:11  %input_load_2 = load float* %input_addr_2, align 4

ST_19: StgValue_200 (221)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 20>: 6.51ns
ST_20: right_part_0_addr_2 (213)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:361
:7  %right_part_0_addr_2 = getelementptr [3072 x float]* %right_part_0, i64 0, i64 %tmp_338_cast

ST_20: left_part_0_addr_2 (214)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:362
:8  %left_part_0_addr_2 = getelementptr [3072 x float]* %left_part_0, i64 0, i64 %tmp_338_cast

ST_20: input_load (215)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:361
:9  %input_load = load float* %input_addr, align 4

ST_20: StgValue_204 (216)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:361
:10  store float %input_load, float* %right_part_0_addr_2, align 4

ST_20: input_load_2 (217)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:362
:11  %input_load_2 = load float* %input_addr_2, align 4

ST_20: StgValue_206 (218)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:362
:12  store float %input_load_2, float* %left_part_0_addr_2, align 4

ST_20: StgValue_207 (219)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:360
:13  br label %.preheader


 <State 21>: 0.00ns
ST_21: StgValue_208 (225)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:367
:0  call fastcc void @subconv_1x1_89([3072 x float]* %right_part_0, [2304 x float]* %conv1_weight, [48 x float]* %conv1_bias, [3072 x float]* %conv1_output_0)


 <State 22>: 0.00ns
ST_22: StgValue_209 (226)  [2/2] 0.00ns  loc: accelerator_hls/components.cpp:371
:1  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* %conv1_output_0, [432 x float]* %conv2_weight, [48 x float]* %conv2_bias, [3072 x float]* %conv2_output_0)


 <State 23>: 0.00ns
ST_23: StgValue_210 (226)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:371
:1  call fastcc void @subconv_3x3_8_no_rel([3072 x float]* %conv1_output_0, [432 x float]* %conv2_weight, [48 x float]* %conv2_bias, [3072 x float]* %conv2_output_0)


 <State 24>: 1.59ns
ST_24: StgValue_211 (227)  [2/2] 1.59ns  loc: accelerator_hls/components.cpp:373
:2  call fastcc void @subconv_1x1_89([3072 x float]* %conv2_output_0, [2304 x float]* %conv3_weight, [48 x float]* %conv3_bias, [3072 x float]* %conv3_output_0)


 <State 25>: 0.00ns
ST_25: StgValue_212 (227)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:373
:2  call fastcc void @subconv_1x1_89([3072 x float]* %conv2_output_0, [2304 x float]* %conv3_weight, [48 x float]* %conv3_bias, [3072 x float]* %conv3_output_0)


 <State 26>: 0.00ns
ST_26: StgValue_213 (228)  [2/2] 0.00ns  loc: accelerator_hls/components.cpp:375
:3  call fastcc void @shuffle_4811([3072 x float]* %left_part_0, [3072 x float]* %conv3_output_0, [6144 x float]* %output_r)


 <State 27>: 0.00ns
ST_27: StgValue_214 (228)  [1/2] 0.00ns  loc: accelerator_hls/components.cpp:375
:3  call fastcc void @shuffle_4811([3072 x float]* %left_part_0, [3072 x float]* %conv3_output_0, [6144 x float]* %output_r)

ST_27: StgValue_215 (229)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:376
:4  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv1_weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
left_part_0         (alloca           ) [ 0011111111111111111111111111]
right_part_0        (alloca           ) [ 0011111111111111111111000000]
conv1_output_0      (alloca           ) [ 0011111111111111111111110000]
conv2_output_0      (alloca           ) [ 0011111111111111111111111100]
conv3_output_0      (alloca           ) [ 0011111111111111111111111111]
StgValue_33         (br               ) [ 0111100000000000000000000000]
invdar6             (phi              ) [ 0011100000000000000000000000]
indvarinc7          (add              ) [ 0111100000000000000000000000]
empty_344           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_37         (br               ) [ 0011100000000000000000000000]
invdar10            (phi              ) [ 0001100000000000000000000000]
indvarinc11         (add              ) [ 0011100000000000000000000000]
empty_343           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_41         (br               ) [ 0011100000000000000000000000]
invdar14            (phi              ) [ 0000100000000000000000000000]
indvarinc           (add              ) [ 0011100000000000000000000000]
tmp                 (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_191             (zext             ) [ 0000000000000000000000000000]
left_part_0_addr    (getelementptr    ) [ 0000000000000000000000000000]
StgValue_47         (store            ) [ 0000000000000000000000000000]
tmp_s               (icmp             ) [ 0011100000000000000000000000]
empty_341           (specloopname     ) [ 0000000000000000000000000000]
empty_342           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_51         (br               ) [ 0011100000000000000000000000]
tmp_136             (icmp             ) [ 0011100000000000000000000000]
empty_340           (specloopname     ) [ 0000000000000000000000000000]
StgValue_54         (br               ) [ 0011100000000000000000000000]
tmp_137             (icmp             ) [ 0011100000000000000000000000]
empty               (specloopname     ) [ 0000000000000000000000000000]
StgValue_57         (br               ) [ 0111100000000000000000000000]
StgValue_58         (br               ) [ 0011111100000000000000000000]
invdar              (phi              ) [ 0000011100000000000000000000]
indvarinc15         (add              ) [ 0000111100000000000000000000]
empty_350           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_62         (br               ) [ 0000011100000000000000000000]
invdar15            (phi              ) [ 0000001100000000000000000000]
indvarinc16         (add              ) [ 0000011100000000000000000000]
empty_349           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_66         (br               ) [ 0000011100000000000000000000]
invdar16            (phi              ) [ 0000000100000000000000000000]
indvarinc17         (add              ) [ 0000011100000000000000000000]
tmp_110             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_192             (zext             ) [ 0000000000000000000000000000]
right_part_0_addr   (getelementptr    ) [ 0000000000000000000000000000]
StgValue_72         (store            ) [ 0000000000000000000000000000]
tmp_138             (icmp             ) [ 0000011100000000000000000000]
empty_347           (specloopname     ) [ 0000000000000000000000000000]
empty_348           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_76         (br               ) [ 0000011100000000000000000000]
tmp_139             (icmp             ) [ 0000011100000000000000000000]
empty_346           (specloopname     ) [ 0000000000000000000000000000]
StgValue_79         (br               ) [ 0000011100000000000000000000]
tmp_140             (icmp             ) [ 0000011100000000000000000000]
empty_345           (specloopname     ) [ 0000000000000000000000000000]
StgValue_82         (br               ) [ 0000111100000000000000000000]
StgValue_83         (br               ) [ 0000011111100000000000000000]
invdar17            (phi              ) [ 0000000011100000000000000000]
indvarinc18         (add              ) [ 0000000111100000000000000000]
empty_356           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_87         (br               ) [ 0000000011100000000000000000]
invdar18            (phi              ) [ 0000000001100000000000000000]
indvarinc19         (add              ) [ 0000000011100000000000000000]
empty_355           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_91         (br               ) [ 0000000011100000000000000000]
invdar19            (phi              ) [ 0000000000100000000000000000]
indvarinc20         (add              ) [ 0000000011100000000000000000]
tmp_111             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_193             (zext             ) [ 0000000000000000000000000000]
conv1_output_0_addr (getelementptr    ) [ 0000000000000000000000000000]
StgValue_97         (store            ) [ 0000000000000000000000000000]
tmp_141             (icmp             ) [ 0000000011100000000000000000]
empty_353           (specloopname     ) [ 0000000000000000000000000000]
empty_354           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_101        (br               ) [ 0000000011100000000000000000]
tmp_142             (icmp             ) [ 0000000011100000000000000000]
empty_352           (specloopname     ) [ 0000000000000000000000000000]
StgValue_104        (br               ) [ 0000000011100000000000000000]
tmp_143             (icmp             ) [ 0000000011100000000000000000]
empty_351           (specloopname     ) [ 0000000000000000000000000000]
StgValue_107        (br               ) [ 0000000111100000000000000000]
StgValue_108        (br               ) [ 0000000011111100000000000000]
invdar20            (phi              ) [ 0000000000011100000000000000]
indvarinc21         (add              ) [ 0000000000111100000000000000]
empty_362           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_112        (br               ) [ 0000000000011100000000000000]
invdar21            (phi              ) [ 0000000000001100000000000000]
indvarinc22         (add              ) [ 0000000000011100000000000000]
empty_361           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_116        (br               ) [ 0000000000011100000000000000]
invdar22            (phi              ) [ 0000000000000100000000000000]
indvarinc23         (add              ) [ 0000000000011100000000000000]
tmp_112             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_194             (zext             ) [ 0000000000000000000000000000]
conv2_output_0_addr (getelementptr    ) [ 0000000000000000000000000000]
StgValue_122        (store            ) [ 0000000000000000000000000000]
tmp_144             (icmp             ) [ 0000000000011100000000000000]
empty_359           (specloopname     ) [ 0000000000000000000000000000]
empty_360           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_126        (br               ) [ 0000000000011100000000000000]
tmp_145             (icmp             ) [ 0000000000011100000000000000]
empty_358           (specloopname     ) [ 0000000000000000000000000000]
StgValue_129        (br               ) [ 0000000000011100000000000000]
tmp_146             (icmp             ) [ 0000000000011100000000000000]
empty_357           (specloopname     ) [ 0000000000000000000000000000]
StgValue_132        (br               ) [ 0000000000111100000000000000]
StgValue_133        (br               ) [ 0000000000011111100000000000]
invdar23            (phi              ) [ 0000000000000011100000000000]
indvarinc24         (add              ) [ 0000000000000111100000000000]
empty_368           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_137        (br               ) [ 0000000000000011100000000000]
invdar24            (phi              ) [ 0000000000000001100000000000]
indvarinc25         (add              ) [ 0000000000000011100000000000]
empty_367           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_141        (br               ) [ 0000000000000011100000000000]
invdar25            (phi              ) [ 0000000000000000100000000000]
indvarinc26         (add              ) [ 0000000000000011100000000000]
tmp_113             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_195             (zext             ) [ 0000000000000000000000000000]
conv3_output_0_addr (getelementptr    ) [ 0000000000000000000000000000]
StgValue_147        (store            ) [ 0000000000000000000000000000]
tmp_147             (icmp             ) [ 0000000000000011100000000000]
empty_365           (specloopname     ) [ 0000000000000000000000000000]
empty_366           (speclooptripcount) [ 0000000000000000000000000000]
StgValue_151        (br               ) [ 0000000000000011100000000000]
tmp_148             (icmp             ) [ 0000000000000011100000000000]
empty_364           (specloopname     ) [ 0000000000000000000000000000]
StgValue_154        (br               ) [ 0000000000000011100000000000]
tmp_149             (icmp             ) [ 0000000000000011100000000000]
empty_363           (specloopname     ) [ 0000000000000000000000000000]
StgValue_157        (br               ) [ 0000000000000111100000000000]
StgValue_158        (br               ) [ 0000000000000011111110000000]
co                  (phi              ) [ 0000000000000000010000000000]
co_cast             (zext             ) [ 0000000000000000000000000000]
exitcond2           (icmp             ) [ 0000000000000000011110000000]
empty_369           (speclooptripcount) [ 0000000000000000000000000000]
co_20               (add              ) [ 0000000000000000111110000000]
StgValue_164        (br               ) [ 0000000000000000000000000000]
tmp_150             (add              ) [ 0000000000000000000000000000]
tmp_196             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_328_cast        (zext             ) [ 0000000000000000001110000000]
tmp_197             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_330_cast        (zext             ) [ 0000000000000000001110000000]
StgValue_170        (br               ) [ 0000000000000000011110000000]
h                   (phi              ) [ 0000000000000000001000000000]
exitcond1           (icmp             ) [ 0000000000000000011110000000]
empty_370           (speclooptripcount) [ 0000000000000000000000000000]
h_20                (add              ) [ 0000000000000000011110000000]
StgValue_176        (br               ) [ 0000000000000000000000000000]
tmp_151_cast1       (zext             ) [ 0000000000000000000000000000]
tmp_151_cast        (zext             ) [ 0000000000000000000000000000]
tmp_198             (add              ) [ 0000000000000000000000000000]
tmp_333_cast        (bitconcatenate   ) [ 0000000000000000000110000000]
tmp_199             (add              ) [ 0000000000000000000000000000]
tmp_114             (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_336_cast        (zext             ) [ 0000000000000000000110000000]
StgValue_184        (br               ) [ 0000000000000000011110000000]
StgValue_185        (br               ) [ 0000000000000000111110000000]
w                   (phi              ) [ 0000000000000000000100000000]
exitcond            (icmp             ) [ 0000000000000000011110000000]
empty_371           (speclooptripcount) [ 0000000000000000000000000000]
w_20                (add              ) [ 0000000000000000011110000000]
StgValue_190        (br               ) [ 0000000000000000000000000000]
tmp_152_cast        (zext             ) [ 0000000000000000000000000000]
tmp_200             (add              ) [ 0000000000000000000000000000]
tmp_337_cast        (zext             ) [ 0000000000000000000000000000]
input_addr          (getelementptr    ) [ 0000000000000000000010000000]
tmp_201             (add              ) [ 0000000000000000000000000000]
tmp_338_cast        (zext             ) [ 0000000000000000000010000000]
input_addr_2        (getelementptr    ) [ 0000000000000000000010000000]
StgValue_200        (br               ) [ 0000000000000000011110000000]
right_part_0_addr_2 (getelementptr    ) [ 0000000000000000000000000000]
left_part_0_addr_2  (getelementptr    ) [ 0000000000000000000000000000]
input_load          (load             ) [ 0000000000000000000000000000]
StgValue_204        (store            ) [ 0000000000000000000000000000]
input_load_2        (load             ) [ 0000000000000000000000000000]
StgValue_206        (store            ) [ 0000000000000000000000000000]
StgValue_207        (br               ) [ 0000000000000000011110000000]
StgValue_208        (call             ) [ 0000000000000000000000000000]
StgValue_210        (call             ) [ 0000000000000000000000000000]
StgValue_212        (call             ) [ 0000000000000000000000000000]
StgValue_214        (call             ) [ 0000000000000000000000000000]
StgValue_215        (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weight">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv3_weight">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv3_bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_left_part_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_right_part_st"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_conv1_output_s"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_conv2_output_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_conv3_output_s"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subconv_1x1_89"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subconv_3x3_8_no_rel"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shuffle_4811"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="left_part_0_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_part_0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="right_part_0_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_part_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="conv1_output_0_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1_output_0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="conv2_output_0_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_output_0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="conv3_output_0_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_output_0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="left_part_0_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="12" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_part_0_addr/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/4 StgValue_206/20 "/>
</bind>
</comp>

<comp id="110" class="1004" name="right_part_0_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="12" slack="0"/>
<pin id="114" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="right_part_0_addr/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/7 StgValue_204/20 "/>
</bind>
</comp>

<comp id="122" class="1004" name="conv1_output_0_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="12" slack="0"/>
<pin id="126" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_0_addr/10 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_97_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/10 "/>
</bind>
</comp>

<comp id="134" class="1004" name="conv2_output_0_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="12" slack="0"/>
<pin id="138" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_output_0_addr/13 "/>
</bind>
</comp>

<comp id="140" class="1004" name="StgValue_122_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/13 "/>
</bind>
</comp>

<comp id="146" class="1004" name="conv3_output_0_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="12" slack="0"/>
<pin id="150" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_output_0_addr/16 "/>
</bind>
</comp>

<comp id="152" class="1004" name="StgValue_147_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_147/16 "/>
</bind>
</comp>

<comp id="158" class="1004" name="input_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="14" slack="0"/>
<pin id="162" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/19 "/>
</bind>
</comp>

<comp id="165" class="1004" name="input_addr_2_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="14" slack="0"/>
<pin id="169" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/19 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="13" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="3" bw="13" slack="0"/>
<pin id="178" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/19 input_load_2/19 "/>
</bind>
</comp>

<comp id="181" class="1004" name="right_part_0_addr_2_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="14" slack="1"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="right_part_0_addr_2/20 "/>
</bind>
</comp>

<comp id="187" class="1004" name="left_part_0_addr_2_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="14" slack="1"/>
<pin id="191" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_part_0_addr_2/20 "/>
</bind>
</comp>

<comp id="197" class="1005" name="invdar6_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="1"/>
<pin id="199" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="invdar6 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="invdar6_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar6/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="invdar10_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="1"/>
<pin id="211" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar10 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="invdar10_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar10/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="invdar14_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="1"/>
<pin id="223" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar14 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="invdar14_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar14/4 "/>
</bind>
</comp>

<comp id="232" class="1005" name="invdar_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="1"/>
<pin id="234" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="invdar_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="1" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/5 "/>
</bind>
</comp>

<comp id="244" class="1005" name="invdar15_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="1"/>
<pin id="246" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar15 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="invdar15_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="3" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar15/6 "/>
</bind>
</comp>

<comp id="256" class="1005" name="invdar16_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="1"/>
<pin id="258" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar16 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="invdar16_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="3" slack="0"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar16/7 "/>
</bind>
</comp>

<comp id="267" class="1005" name="invdar17_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="1"/>
<pin id="269" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="invdar17 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="invdar17_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar17/8 "/>
</bind>
</comp>

<comp id="279" class="1005" name="invdar18_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="1"/>
<pin id="281" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar18 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="invdar18_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="3" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar18/9 "/>
</bind>
</comp>

<comp id="291" class="1005" name="invdar19_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="1"/>
<pin id="293" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar19 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="invdar19_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="3" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar19/10 "/>
</bind>
</comp>

<comp id="302" class="1005" name="invdar20_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="1"/>
<pin id="304" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="invdar20 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="invdar20_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar20/11 "/>
</bind>
</comp>

<comp id="314" class="1005" name="invdar21_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="1"/>
<pin id="316" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar21 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="invdar21_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="3" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar21/12 "/>
</bind>
</comp>

<comp id="326" class="1005" name="invdar22_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="1"/>
<pin id="328" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar22 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="invdar22_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="3" slack="0"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar22/13 "/>
</bind>
</comp>

<comp id="337" class="1005" name="invdar23_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="1"/>
<pin id="339" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="invdar23 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="invdar23_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="0"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="1" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar23/14 "/>
</bind>
</comp>

<comp id="349" class="1005" name="invdar24_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="1"/>
<pin id="351" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar24 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="invdar24_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="3" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar24/15 "/>
</bind>
</comp>

<comp id="361" class="1005" name="invdar25_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="1"/>
<pin id="363" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="invdar25 (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="invdar25_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="1"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="3" slack="0"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar25/16 "/>
</bind>
</comp>

<comp id="372" class="1005" name="co_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="1"/>
<pin id="374" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="co_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="1" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/17 "/>
</bind>
</comp>

<comp id="383" class="1005" name="h_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="h_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="4" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/18 "/>
</bind>
</comp>

<comp id="394" class="1005" name="w_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="w_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="1" slack="1"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/19 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_subconv_3x3_8_no_rel_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="0" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="32" slack="0"/>
<pin id="409" dir="0" index="3" bw="32" slack="0"/>
<pin id="410" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="411" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_209/22 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_subconv_1x1_89_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="0" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="32" slack="0"/>
<pin id="419" dir="0" index="3" bw="32" slack="0"/>
<pin id="420" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="421" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_171/17 StgValue_211/24 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_shuffle_4811_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="0" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="431" dir="0" index="3" bw="32" slack="0"/>
<pin id="432" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_213/26 "/>
</bind>
</comp>

<comp id="435" class="1004" name="indvarinc7_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc7/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="indvarinc11_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc11/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="indvarinc_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="12" slack="0"/>
<pin id="455" dir="0" index="1" bw="6" slack="2"/>
<pin id="456" dir="0" index="2" bw="3" slack="1"/>
<pin id="457" dir="0" index="3" bw="3" slack="0"/>
<pin id="458" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_191_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="12" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_191/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_s_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="3" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_136_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="3" slack="1"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_136/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_137_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="2"/>
<pin id="482" dir="0" index="1" bw="6" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_137/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="indvarinc15_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc15/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="indvarinc16_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc16/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="indvarinc17_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc17/7 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_110_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="12" slack="0"/>
<pin id="506" dir="0" index="1" bw="6" slack="2"/>
<pin id="507" dir="0" index="2" bw="3" slack="1"/>
<pin id="508" dir="0" index="3" bw="3" slack="0"/>
<pin id="509" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_110/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_192_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="12" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_192/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_138_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_138/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_139_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="1"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_139/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_140_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="2"/>
<pin id="533" dir="0" index="1" bw="6" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_140/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="indvarinc18_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc18/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="indvarinc19_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc19/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="indvarinc20_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="3" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc20/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_111_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="12" slack="0"/>
<pin id="557" dir="0" index="1" bw="6" slack="2"/>
<pin id="558" dir="0" index="2" bw="3" slack="1"/>
<pin id="559" dir="0" index="3" bw="3" slack="0"/>
<pin id="560" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_111/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_193_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_193/10 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_141_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_141/10 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_142_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="1"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_142/10 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_143_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="2"/>
<pin id="584" dir="0" index="1" bw="6" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_143/10 "/>
</bind>
</comp>

<comp id="588" class="1004" name="indvarinc21_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc21/11 "/>
</bind>
</comp>

<comp id="594" class="1004" name="indvarinc22_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="3" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc22/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="indvarinc23_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc23/13 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_112_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="12" slack="0"/>
<pin id="608" dir="0" index="1" bw="6" slack="2"/>
<pin id="609" dir="0" index="2" bw="3" slack="1"/>
<pin id="610" dir="0" index="3" bw="3" slack="0"/>
<pin id="611" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_112/13 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_194_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="12" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_194/13 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_144_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="3" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_144/13 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_145_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="3" slack="1"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_145/13 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_146_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="2"/>
<pin id="635" dir="0" index="1" bw="6" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_146/13 "/>
</bind>
</comp>

<comp id="639" class="1004" name="indvarinc24_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc24/14 "/>
</bind>
</comp>

<comp id="645" class="1004" name="indvarinc25_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc25/15 "/>
</bind>
</comp>

<comp id="651" class="1004" name="indvarinc26_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc26/16 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_113_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="12" slack="0"/>
<pin id="659" dir="0" index="1" bw="6" slack="2"/>
<pin id="660" dir="0" index="2" bw="3" slack="1"/>
<pin id="661" dir="0" index="3" bw="3" slack="0"/>
<pin id="662" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_113/16 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_195_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="12" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_195/16 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_147_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="3" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_147/16 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_148_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="1"/>
<pin id="680" dir="0" index="1" bw="1" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_148/16 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_149_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="2"/>
<pin id="686" dir="0" index="1" bw="6" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_149/16 "/>
</bind>
</comp>

<comp id="690" class="1004" name="co_cast_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="6" slack="0"/>
<pin id="692" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast/17 "/>
</bind>
</comp>

<comp id="694" class="1004" name="exitcond2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="0"/>
<pin id="696" dir="0" index="1" bw="5" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/17 "/>
</bind>
</comp>

<comp id="700" class="1004" name="co_20_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_20/17 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_150_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="6" slack="0"/>
<pin id="708" dir="0" index="1" bw="7" slack="0"/>
<pin id="709" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_150/17 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_196_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="0"/>
<pin id="714" dir="0" index="1" bw="7" slack="0"/>
<pin id="715" dir="0" index="2" bw="1" slack="0"/>
<pin id="716" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_196/17 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_328_cast_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="10" slack="0"/>
<pin id="722" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_328_cast/17 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_197_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="0"/>
<pin id="726" dir="0" index="1" bw="6" slack="0"/>
<pin id="727" dir="0" index="2" bw="1" slack="0"/>
<pin id="728" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_197/17 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_330_cast_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="9" slack="0"/>
<pin id="734" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_330_cast/17 "/>
</bind>
</comp>

<comp id="736" class="1004" name="exitcond1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="0"/>
<pin id="738" dir="0" index="1" bw="4" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/18 "/>
</bind>
</comp>

<comp id="742" class="1004" name="h_20_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_20/18 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_151_cast1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="4" slack="0"/>
<pin id="750" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_151_cast1/18 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_151_cast_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="4" slack="0"/>
<pin id="754" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_151_cast/18 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_198_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="1"/>
<pin id="758" dir="0" index="1" bw="4" slack="0"/>
<pin id="759" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_198/18 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_333_cast_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="14" slack="0"/>
<pin id="763" dir="0" index="1" bw="11" slack="0"/>
<pin id="764" dir="0" index="2" bw="1" slack="0"/>
<pin id="765" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_333_cast/18 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_199_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="9" slack="1"/>
<pin id="771" dir="0" index="1" bw="4" slack="0"/>
<pin id="772" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_199/18 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_114_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="13" slack="0"/>
<pin id="776" dir="0" index="1" bw="10" slack="0"/>
<pin id="777" dir="0" index="2" bw="1" slack="0"/>
<pin id="778" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_114/18 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_336_cast_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="13" slack="0"/>
<pin id="784" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_336_cast/18 "/>
</bind>
</comp>

<comp id="786" class="1004" name="exitcond_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="4" slack="0"/>
<pin id="788" dir="0" index="1" bw="4" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/19 "/>
</bind>
</comp>

<comp id="792" class="1004" name="w_20_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="4" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_20/19 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_152_cast_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="4" slack="0"/>
<pin id="800" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_152_cast/19 "/>
</bind>
</comp>

<comp id="802" class="1004" name="tmp_200_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="14" slack="1"/>
<pin id="804" dir="0" index="1" bw="4" slack="0"/>
<pin id="805" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_200/19 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_337_cast_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="14" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_337_cast/19 "/>
</bind>
</comp>

<comp id="812" class="1004" name="tmp_201_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="13" slack="1"/>
<pin id="814" dir="0" index="1" bw="4" slack="0"/>
<pin id="815" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_201/19 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_338_cast_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="14" slack="0"/>
<pin id="819" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_338_cast/19 "/>
</bind>
</comp>

<comp id="822" class="1005" name="indvarinc7_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="6" slack="0"/>
<pin id="824" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc7 "/>
</bind>
</comp>

<comp id="827" class="1005" name="indvarinc11_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="3" slack="0"/>
<pin id="829" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc11 "/>
</bind>
</comp>

<comp id="832" class="1005" name="indvarinc_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="3" slack="0"/>
<pin id="834" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="846" class="1005" name="indvarinc15_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="6" slack="0"/>
<pin id="848" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc15 "/>
</bind>
</comp>

<comp id="851" class="1005" name="indvarinc16_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="3" slack="0"/>
<pin id="853" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc16 "/>
</bind>
</comp>

<comp id="856" class="1005" name="indvarinc17_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="3" slack="0"/>
<pin id="858" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc17 "/>
</bind>
</comp>

<comp id="870" class="1005" name="indvarinc18_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="6" slack="0"/>
<pin id="872" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc18 "/>
</bind>
</comp>

<comp id="875" class="1005" name="indvarinc19_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="3" slack="0"/>
<pin id="877" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc19 "/>
</bind>
</comp>

<comp id="880" class="1005" name="indvarinc20_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="3" slack="0"/>
<pin id="882" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc20 "/>
</bind>
</comp>

<comp id="894" class="1005" name="indvarinc21_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="6" slack="0"/>
<pin id="896" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc21 "/>
</bind>
</comp>

<comp id="899" class="1005" name="indvarinc22_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="3" slack="0"/>
<pin id="901" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc22 "/>
</bind>
</comp>

<comp id="904" class="1005" name="indvarinc23_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="3" slack="0"/>
<pin id="906" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc23 "/>
</bind>
</comp>

<comp id="918" class="1005" name="indvarinc24_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="6" slack="0"/>
<pin id="920" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc24 "/>
</bind>
</comp>

<comp id="923" class="1005" name="indvarinc25_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="3" slack="0"/>
<pin id="925" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc25 "/>
</bind>
</comp>

<comp id="928" class="1005" name="indvarinc26_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="3" slack="0"/>
<pin id="930" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc26 "/>
</bind>
</comp>

<comp id="945" class="1005" name="co_20_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="6" slack="0"/>
<pin id="947" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_20 "/>
</bind>
</comp>

<comp id="950" class="1005" name="tmp_328_cast_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="11" slack="1"/>
<pin id="952" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_328_cast "/>
</bind>
</comp>

<comp id="955" class="1005" name="tmp_330_cast_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="10" slack="1"/>
<pin id="957" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_330_cast "/>
</bind>
</comp>

<comp id="963" class="1005" name="h_20_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="4" slack="0"/>
<pin id="965" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h_20 "/>
</bind>
</comp>

<comp id="968" class="1005" name="tmp_333_cast_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="14" slack="1"/>
<pin id="970" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_333_cast "/>
</bind>
</comp>

<comp id="973" class="1005" name="tmp_336_cast_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="14" slack="1"/>
<pin id="975" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_336_cast "/>
</bind>
</comp>

<comp id="981" class="1005" name="w_20_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="4" slack="0"/>
<pin id="983" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="w_20 "/>
</bind>
</comp>

<comp id="986" class="1005" name="input_addr_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="13" slack="1"/>
<pin id="988" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="991" class="1005" name="tmp_338_cast_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="64" slack="1"/>
<pin id="993" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_338_cast "/>
</bind>
</comp>

<comp id="997" class="1005" name="input_addr_2_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="13" slack="1"/>
<pin id="999" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="133"><net_src comp="122" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="158" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="165" pin="3"/><net_sink comp="172" pin=3"/></net>

<net id="186"><net_src comp="34" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="172" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="194"><net_src comp="181" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="195"><net_src comp="172" pin="5"/><net_sink comp="104" pin=1"/></net>

<net id="196"><net_src comp="187" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="18" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="313"><net_src comp="306" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="318" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="18" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="348"><net_src comp="341" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="353" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="364"><net_src comp="26" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="18" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="386"><net_src comp="64" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="64" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="412"><net_src comp="74" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="6" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="8" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="422"><net_src comp="62" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="2" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="4" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="425"><net_src comp="10" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="12" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="433"><net_src comp="76" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="14" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="439"><net_src comp="201" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="20" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="213" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="28" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="225" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="28" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="459"><net_src comp="32" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="197" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="209" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="225" pin="4"/><net_sink comp="453" pin=3"/></net>

<net id="466"><net_src comp="453" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="472"><net_src comp="225" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="38" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="209" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="38" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="197" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="44" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="236" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="20" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="248" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="28" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="260" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="28" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="510"><net_src comp="32" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="232" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="244" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="260" pin="4"/><net_sink comp="504" pin=3"/></net>

<net id="517"><net_src comp="504" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="523"><net_src comp="260" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="38" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="244" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="38" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="232" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="44" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="271" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="20" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="283" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="28" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="295" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="28" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="561"><net_src comp="32" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="267" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="563"><net_src comp="279" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="564"><net_src comp="295" pin="4"/><net_sink comp="555" pin=3"/></net>

<net id="568"><net_src comp="555" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="574"><net_src comp="295" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="38" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="279" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="38" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="267" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="44" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="306" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="20" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="318" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="28" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="330" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="28" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="612"><net_src comp="32" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="302" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="314" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="330" pin="4"/><net_sink comp="606" pin=3"/></net>

<net id="619"><net_src comp="606" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="625"><net_src comp="330" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="38" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="314" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="38" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="302" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="44" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="341" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="20" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="353" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="28" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="365" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="28" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="663"><net_src comp="32" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="337" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="665"><net_src comp="349" pin="1"/><net_sink comp="657" pin=2"/></net>

<net id="666"><net_src comp="365" pin="4"/><net_sink comp="657" pin=3"/></net>

<net id="670"><net_src comp="657" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="676"><net_src comp="365" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="38" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="349" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="38" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="337" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="44" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="376" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="376" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="54" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="376" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="20" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="690" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="56" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="58" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="706" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="26" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="723"><net_src comp="712" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="729"><net_src comp="60" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="376" pin="4"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="26" pin="0"/><net_sink comp="724" pin=2"/></net>

<net id="735"><net_src comp="724" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="387" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="66" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="387" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="68" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="387" pin="4"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="387" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="752" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="70" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="756" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="26" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="773"><net_src comp="748" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="72" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="769" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="26" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="785"><net_src comp="774" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="398" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="66" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="398" pin="4"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="68" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="801"><net_src comp="398" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="798" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="810"><net_src comp="802" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="816"><net_src comp="798" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="812" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="825"><net_src comp="435" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="830"><net_src comp="441" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="835"><net_src comp="447" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="849"><net_src comp="486" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="854"><net_src comp="492" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="859"><net_src comp="498" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="873"><net_src comp="537" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="878"><net_src comp="543" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="883"><net_src comp="549" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="897"><net_src comp="588" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="902"><net_src comp="594" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="907"><net_src comp="600" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="921"><net_src comp="639" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="926"><net_src comp="645" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="931"><net_src comp="651" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="948"><net_src comp="700" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="953"><net_src comp="720" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="958"><net_src comp="732" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="966"><net_src comp="742" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="971"><net_src comp="761" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="976"><net_src comp="782" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="984"><net_src comp="792" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="989"><net_src comp="158" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="994"><net_src comp="817" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="1000"><net_src comp="165" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="172" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {26 27 }
 - Input state : 
	Port: ShuffleUnit1 : input_r | {19 20 }
	Port: ShuffleUnit1 : conv1_weight | {17 21 }
	Port: ShuffleUnit1 : conv1_bias | {17 21 }
	Port: ShuffleUnit1 : conv2_weight | {22 23 }
	Port: ShuffleUnit1 : conv2_bias | {22 23 }
	Port: ShuffleUnit1 : conv3_weight | {24 25 }
	Port: ShuffleUnit1 : conv3_bias | {24 25 }
  - Chain level:
	State 1
	State 2
		indvarinc7 : 1
	State 3
		indvarinc11 : 1
	State 4
		indvarinc : 1
		tmp : 1
		tmp_191 : 2
		left_part_0_addr : 3
		StgValue_47 : 4
		tmp_s : 1
		StgValue_51 : 2
		StgValue_54 : 1
		StgValue_57 : 1
	State 5
		indvarinc15 : 1
	State 6
		indvarinc16 : 1
	State 7
		indvarinc17 : 1
		tmp_110 : 1
		tmp_192 : 2
		right_part_0_addr : 3
		StgValue_72 : 4
		tmp_138 : 1
		StgValue_76 : 2
		StgValue_79 : 1
		StgValue_82 : 1
	State 8
		indvarinc18 : 1
	State 9
		indvarinc19 : 1
	State 10
		indvarinc20 : 1
		tmp_111 : 1
		tmp_193 : 2
		conv1_output_0_addr : 3
		StgValue_97 : 4
		tmp_141 : 1
		StgValue_101 : 2
		StgValue_104 : 1
		StgValue_107 : 1
	State 11
		indvarinc21 : 1
	State 12
		indvarinc22 : 1
	State 13
		indvarinc23 : 1
		tmp_112 : 1
		tmp_194 : 2
		conv2_output_0_addr : 3
		StgValue_122 : 4
		tmp_144 : 1
		StgValue_126 : 2
		StgValue_129 : 1
		StgValue_132 : 1
	State 14
		indvarinc24 : 1
	State 15
		indvarinc25 : 1
	State 16
		indvarinc26 : 1
		tmp_113 : 1
		tmp_195 : 2
		conv3_output_0_addr : 3
		StgValue_147 : 4
		tmp_147 : 1
		StgValue_151 : 2
		StgValue_154 : 1
		StgValue_157 : 1
	State 17
		co_cast : 1
		exitcond2 : 1
		co_20 : 1
		StgValue_164 : 2
		tmp_150 : 2
		tmp_196 : 3
		tmp_328_cast : 4
		tmp_197 : 1
		tmp_330_cast : 2
	State 18
		exitcond1 : 1
		h_20 : 1
		StgValue_176 : 2
		tmp_151_cast1 : 1
		tmp_151_cast : 1
		tmp_198 : 2
		tmp_333_cast : 3
		tmp_199 : 2
		tmp_114 : 3
		tmp_336_cast : 4
	State 19
		exitcond : 1
		w_20 : 1
		StgValue_190 : 2
		tmp_152_cast : 1
		tmp_200 : 2
		tmp_337_cast : 3
		input_addr : 4
		tmp_201 : 2
		tmp_338_cast : 3
		input_addr_2 : 4
		input_load : 5
		input_load_2 : 5
	State 20
		StgValue_204 : 1
		StgValue_206 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          | grp_subconv_3x3_8_no_rel_fu_405 |    5    |  11.116 |   1233  |   1044  |
|   call   |    grp_subconv_1x1_89_fu_415    |    5    |  6.352  |   1097  |   1188  |
|          |     grp_shuffle_4811_fu_427     |    0    |  3.176  |   366   |   122   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |        indvarinc7_fu_435        |    0    |    0    |    23   |    11   |
|          |        indvarinc11_fu_441       |    0    |    0    |    14   |    9    |
|          |         indvarinc_fu_447        |    0    |    0    |    14   |    9    |
|          |        indvarinc15_fu_486       |    0    |    0    |    23   |    11   |
|          |        indvarinc16_fu_492       |    0    |    0    |    14   |    9    |
|          |        indvarinc17_fu_498       |    0    |    0    |    14   |    9    |
|          |        indvarinc18_fu_537       |    0    |    0    |    23   |    11   |
|          |        indvarinc19_fu_543       |    0    |    0    |    14   |    9    |
|          |        indvarinc20_fu_549       |    0    |    0    |    14   |    9    |
|          |        indvarinc21_fu_588       |    0    |    0    |    23   |    11   |
|          |        indvarinc22_fu_594       |    0    |    0    |    14   |    9    |
|    add   |        indvarinc23_fu_600       |    0    |    0    |    14   |    9    |
|          |        indvarinc24_fu_639       |    0    |    0    |    23   |    11   |
|          |        indvarinc25_fu_645       |    0    |    0    |    14   |    9    |
|          |        indvarinc26_fu_651       |    0    |    0    |    14   |    9    |
|          |           co_20_fu_700          |    0    |    0    |    23   |    11   |
|          |          tmp_150_fu_706         |    0    |    0    |    26   |    12   |
|          |           h_20_fu_742           |    0    |    0    |    17   |    9    |
|          |          tmp_198_fu_756         |    0    |    0    |    35   |    15   |
|          |          tmp_199_fu_769         |    0    |    0    |    32   |    14   |
|          |           w_20_fu_792           |    0    |    0    |    17   |    9    |
|          |          tmp_200_fu_802         |    0    |    0    |    47   |    19   |
|          |          tmp_201_fu_812         |    0    |    0    |    44   |    18   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_s_fu_468          |    0    |    0    |    0    |    1    |
|          |          tmp_136_fu_474         |    0    |    0    |    0    |    1    |
|          |          tmp_137_fu_480         |    0    |    0    |    0    |    3    |
|          |          tmp_138_fu_519         |    0    |    0    |    0    |    1    |
|          |          tmp_139_fu_525         |    0    |    0    |    0    |    1    |
|          |          tmp_140_fu_531         |    0    |    0    |    0    |    3    |
|          |          tmp_141_fu_570         |    0    |    0    |    0    |    1    |
|          |          tmp_142_fu_576         |    0    |    0    |    0    |    1    |
|   icmp   |          tmp_143_fu_582         |    0    |    0    |    0    |    3    |
|          |          tmp_144_fu_621         |    0    |    0    |    0    |    1    |
|          |          tmp_145_fu_627         |    0    |    0    |    0    |    1    |
|          |          tmp_146_fu_633         |    0    |    0    |    0    |    3    |
|          |          tmp_147_fu_672         |    0    |    0    |    0    |    1    |
|          |          tmp_148_fu_678         |    0    |    0    |    0    |    1    |
|          |          tmp_149_fu_684         |    0    |    0    |    0    |    3    |
|          |         exitcond2_fu_694        |    0    |    0    |    0    |    3    |
|          |         exitcond1_fu_736        |    0    |    0    |    0    |    2    |
|          |         exitcond_fu_786         |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_453           |    0    |    0    |    0    |    0    |
|          |          tmp_110_fu_504         |    0    |    0    |    0    |    0    |
|          |          tmp_111_fu_555         |    0    |    0    |    0    |    0    |
|          |          tmp_112_fu_606         |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_113_fu_657         |    0    |    0    |    0    |    0    |
|          |          tmp_196_fu_712         |    0    |    0    |    0    |    0    |
|          |          tmp_197_fu_724         |    0    |    0    |    0    |    0    |
|          |       tmp_333_cast_fu_761       |    0    |    0    |    0    |    0    |
|          |          tmp_114_fu_774         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |          tmp_191_fu_463         |    0    |    0    |    0    |    0    |
|          |          tmp_192_fu_514         |    0    |    0    |    0    |    0    |
|          |          tmp_193_fu_565         |    0    |    0    |    0    |    0    |
|          |          tmp_194_fu_616         |    0    |    0    |    0    |    0    |
|          |          tmp_195_fu_667         |    0    |    0    |    0    |    0    |
|          |          co_cast_fu_690         |    0    |    0    |    0    |    0    |
|   zext   |       tmp_328_cast_fu_720       |    0    |    0    |    0    |    0    |
|          |       tmp_330_cast_fu_732       |    0    |    0    |    0    |    0    |
|          |       tmp_151_cast1_fu_748      |    0    |    0    |    0    |    0    |
|          |       tmp_151_cast_fu_752       |    0    |    0    |    0    |    0    |
|          |       tmp_336_cast_fu_782       |    0    |    0    |    0    |    0    |
|          |       tmp_152_cast_fu_798       |    0    |    0    |    0    |    0    |
|          |       tmp_337_cast_fu_807       |    0    |    0    |    0    |    0    |
|          |       tmp_338_cast_fu_817       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    10   |  20.644 |   3192  |   2638  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|conv1_output_0|    8   |    0   |    0   |
|conv2_output_0|    8   |    0   |    0   |
|conv3_output_0|    8   |    0   |    0   |
|  left_part_0 |    8   |    0   |    0   |
| right_part_0 |    8   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   40   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    co_20_reg_945   |    6   |
|     co_reg_372     |    6   |
|    h_20_reg_963    |    4   |
|      h_reg_383     |    4   |
| indvarinc11_reg_827|    3   |
| indvarinc15_reg_846|    6   |
| indvarinc16_reg_851|    3   |
| indvarinc17_reg_856|    3   |
| indvarinc18_reg_870|    6   |
| indvarinc19_reg_875|    3   |
| indvarinc20_reg_880|    3   |
| indvarinc21_reg_894|    6   |
| indvarinc22_reg_899|    3   |
| indvarinc23_reg_904|    3   |
| indvarinc24_reg_918|    6   |
| indvarinc25_reg_923|    3   |
| indvarinc26_reg_928|    3   |
| indvarinc7_reg_822 |    6   |
|  indvarinc_reg_832 |    3   |
|input_addr_2_reg_997|   13   |
| input_addr_reg_986 |   13   |
|  invdar10_reg_209  |    3   |
|  invdar14_reg_221  |    3   |
|  invdar15_reg_244  |    3   |
|  invdar16_reg_256  |    3   |
|  invdar17_reg_267  |    6   |
|  invdar18_reg_279  |    3   |
|  invdar19_reg_291  |    3   |
|  invdar20_reg_302  |    6   |
|  invdar21_reg_314  |    3   |
|  invdar22_reg_326  |    3   |
|  invdar23_reg_337  |    6   |
|  invdar24_reg_349  |    3   |
|  invdar25_reg_361  |    3   |
|   invdar6_reg_197  |    6   |
|   invdar_reg_232   |    6   |
|tmp_328_cast_reg_950|   11   |
|tmp_330_cast_reg_955|   10   |
|tmp_333_cast_reg_968|   14   |
|tmp_336_cast_reg_973|   14   |
|tmp_338_cast_reg_991|   64   |
|    w_20_reg_981    |    4   |
|      w_reg_394     |    4   |
+--------------------+--------+
|        Total       |   287  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_104     |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_104     |  p1  |   2  |  32  |   64   ||    9    |
|     grp_access_fu_116     |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_116     |  p1  |   2  |  32  |   64   ||    9    |
|     grp_access_fu_172     |  p0  |   2  |  13  |   26   ||    9    |
|     grp_access_fu_172     |  p3  |   2  |  13  |   26   ||    9    |
|      invdar6_reg_197      |  p0  |   2  |   6  |   12   ||    9    |
|      invdar10_reg_209     |  p0  |   2  |   3  |    6   ||    9    |
|       invdar_reg_232      |  p0  |   2  |   6  |   12   ||    9    |
|      invdar15_reg_244     |  p0  |   2  |   3  |    6   ||    9    |
|      invdar17_reg_267     |  p0  |   2  |   6  |   12   ||    9    |
|      invdar18_reg_279     |  p0  |   2  |   3  |    6   ||    9    |
|      invdar20_reg_302     |  p0  |   2  |   6  |   12   ||    9    |
|      invdar21_reg_314     |  p0  |   2  |   3  |    6   ||    9    |
|      invdar23_reg_337     |  p0  |   2  |   6  |   12   ||    9    |
|      invdar24_reg_349     |  p0  |   2  |   3  |    6   ||    9    |
| grp_subconv_1x1_89_fu_415 |  p2  |   2  |  32  |   64   ||    9    |
| grp_subconv_1x1_89_fu_415 |  p3  |   2  |  32  |   64   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   446  ||  28.584 ||   162   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |   20   |  3192  |  2638  |
|   Memory  |   40   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   28   |    -   |   162  |
|  Register |    -   |    -   |    -   |   287  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   40   |   10   |   49   |  3479  |  2800  |
+-----------+--------+--------+--------+--------+--------+
