{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695071518746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695071518747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 16:11:58 2023 " "Processing started: Mon Sep 18 16:11:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695071518747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071518747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ieee754mult -c ieee754mult " "Command: quartus_map --read_settings_files=on --write_settings_files=off ieee754mult -c ieee754mult" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071518747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695071519070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695071519070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripheral_pulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripheral_pulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 peripheral_pulse " "Found entity 1: peripheral_pulse" {  } { { "peripheral_pulse.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/peripheral_pulse.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071525730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071525730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripheral_deco7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripheral_deco7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 peripheral_deco7seg " "Found entity 1: peripheral_deco7seg" {  } { { "peripheral_deco7seg.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071525731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071525731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 2 2 " "Found 2 design units, including 2 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071525732 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_topunit " "Found entity 2: tb_topunit" {  } { { "top.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/top.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071525732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071525732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/controlunit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071525733 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_controlunit " "Found entity 2: tb_controlunit" {  } { { "controlunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/controlunit.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071525733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071525733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapathunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapathunit " "Found entity 1: datapathunit" {  } { { "datapathunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/datapathunit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071525734 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_datapathunit " "Found entity 2: tb_datapathunit" {  } { { "datapathunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/datapathunit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071525734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071525734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals.sv" { { "Info" "ISGN_ENTITY_NAME" "1 peripherals " "Found entity 1: peripherals" {  } { { "peripherals.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/peripherals.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071525742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071525742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripheral_getoperands.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripheral_getoperands.sv" { { "Info" "ISGN_ENTITY_NAME" "1 peripheral_getoperands " "Found entity 1: peripheral_getoperands" {  } { { "peripheral_getoperands.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/peripheral_getoperands.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071525750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071525750 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(88) " "Verilog HDL Expression warning at multiplierunit.sv(88): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(90) " "Verilog HDL Expression warning at multiplierunit.sv(90): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(93) " "Verilog HDL Expression warning at multiplierunit.sv(93): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(94) " "Verilog HDL Expression warning at multiplierunit.sv(94): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(96) " "Verilog HDL Expression warning at multiplierunit.sv(96): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(97) " "Verilog HDL Expression warning at multiplierunit.sv(97): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(99) " "Verilog HDL Expression warning at multiplierunit.sv(99): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(100) " "Verilog HDL Expression warning at multiplierunit.sv(100): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 100 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(103) " "Verilog HDL Expression warning at multiplierunit.sv(103): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(105) " "Verilog HDL Expression warning at multiplierunit.sv(105): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 105 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(106) " "Verilog HDL Expression warning at multiplierunit.sv(106): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 106 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(108) " "Verilog HDL Expression warning at multiplierunit.sv(108): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(109) " "Verilog HDL Expression warning at multiplierunit.sv(109): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(111) " "Verilog HDL Expression warning at multiplierunit.sv(111): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 multiplierunit.sv(112) " "Verilog HDL Expression warning at multiplierunit.sv(112): truncated literal to match 8 bits" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplierunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplierunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplierunit " "Found entity 1: multiplierunit" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071525751 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_multiplierunit " "Found entity 2: tb_multiplierunit" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071525751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071525751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695071525841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit controlunit:cu0 " "Elaborating entity \"controlunit\" for hierarchy \"controlunit:cu0\"" {  } { { "top.sv" "cu0" { Text "U:/ED2/Laboratorio/Practica_III/top.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071525856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapathunit datapathunit:dp0 " "Elaborating entity \"datapathunit\" for hierarchy \"datapathunit:dp0\"" {  } { { "top.sv" "dp0" { Text "U:/ED2/Laboratorio/Practica_III/top.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071525875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplierunit datapathunit:dp0\|multiplierunit:multiplicador " "Elaborating entity \"multiplierunit\" for hierarchy \"datapathunit:dp0\|multiplierunit:multiplicador\"" {  } { { "datapathunit.sv" "multiplicador" { Text "U:/ED2/Laboratorio/Practica_III/datapathunit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071525881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 multiplierunit.sv(30) " "Verilog HDL assignment warning at multiplierunit.sv(30): truncated value with size 24 to match size of target (23)" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695071525882 "|top|datapathunit:dp0|multiplierunit:multiplicador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 multiplierunit.sv(43) " "Verilog HDL assignment warning at multiplierunit.sv(43): truncated value with size 24 to match size of target (23)" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695071525882 "|top|datapathunit:dp0|multiplierunit:multiplicador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 multiplierunit.sv(52) " "Verilog HDL assignment warning at multiplierunit.sv(52): truncated value with size 24 to match size of target (23)" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695071525882 "|top|datapathunit:dp0|multiplierunit:multiplicador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 multiplierunit.sv(56) " "Verilog HDL assignment warning at multiplierunit.sv(56): truncated value with size 24 to match size of target (23)" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695071525883 "|top|datapathunit:dp0|multiplierunit:multiplicador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripherals datapathunit:dp0\|peripherals:perifericos " "Elaborating entity \"peripherals\" for hierarchy \"datapathunit:dp0\|peripherals:perifericos\"" {  } { { "datapathunit.sv" "perifericos" { Text "U:/ED2/Laboratorio/Practica_III/datapathunit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071525889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 peripherals.sv(34) " "Verilog HDL assignment warning at peripherals.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "peripherals.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/peripherals.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695071525904 "|top|datapathunit:dp0|peripherals:perifericos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_pulse datapathunit:dp0\|peripherals:perifericos\|peripheral_pulse:pulse0 " "Elaborating entity \"peripheral_pulse\" for hierarchy \"datapathunit:dp0\|peripherals:perifericos\|peripheral_pulse:pulse0\"" {  } { { "peripherals.sv" "pulse0" { Text "U:/ED2/Laboratorio/Practica_III/peripherals.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071525905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_getoperands datapathunit:dp0\|peripherals:perifericos\|peripheral_getoperands:getdata " "Elaborating entity \"peripheral_getoperands\" for hierarchy \"datapathunit:dp0\|peripherals:perifericos\|peripheral_getoperands:getdata\"" {  } { { "peripherals.sv" "getdata" { Text "U:/ED2/Laboratorio/Practica_III/peripherals.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071525918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_deco7seg datapathunit:dp0\|peripherals:perifericos\|peripheral_deco7seg:deco3 " "Elaborating entity \"peripheral_deco7seg\" for hierarchy \"datapathunit:dp0\|peripherals:perifericos\|peripheral_deco7seg:deco3\"" {  } { { "peripherals.sv" "deco3" { Text "U:/ED2/Laboratorio/Practica_III/peripherals.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071525929 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "peripheral_deco7seg.sv(15) " "Verilog HDL Case Statement information at peripheral_deco7seg.sv(15): all case item expressions in this case statement are onehot" {  } { { "peripheral_deco7seg.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/peripheral_deco7seg.sv" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1695071525943 "|top|datapathunit:dp0|peripherals:perifericos|peripheral_deco7seg:deco3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapathunit:dp0\|multiplierunit:multiplicador\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapathunit:dp0\|multiplierunit:multiplicador\|Mult0\"" {  } { { "multiplierunit.sv" "Mult0" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1695071526295 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1695071526295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapathunit:dp0\|multiplierunit:multiplicador\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapathunit:dp0\|multiplierunit:multiplicador\|lpm_mult:Mult0\"" {  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071526352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapathunit:dp0\|multiplierunit:multiplicador\|lpm_mult:Mult0 " "Instantiated megafunction \"datapathunit:dp0\|multiplierunit:multiplicador\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695071526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695071526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695071526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695071526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695071526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695071526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695071526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695071526353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695071526353 ""}  } { { "multiplierunit.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/multiplierunit.sv" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695071526353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1os.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1os.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1os " "Found entity 1: mult_1os" {  } { { "db/mult_1os.tdf" "" { Text "U:/ED2/Laboratorio/Practica_III/db/mult_1os.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695071526411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071526411 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695071526609 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "153 " "Ignored 153 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "153 " "Ignored 153 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1695071526619 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1695071526619 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[0\] GND " "Pin \"disp3\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695071526680 "|top|disp3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[3\] VCC " "Pin \"disp3\[3\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695071526680 "|top|disp3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[4\] GND " "Pin \"disp3\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695071526680 "|top|disp3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp3\[5\] GND " "Pin \"disp3\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "U:/ED2/Laboratorio/Practica_III/top.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695071526680 "|top|disp3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695071526680 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695071526744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695071527370 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695071527370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "335 " "Implemented 335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695071527445 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695071527445 ""} { "Info" "ICUT_CUT_TM_LCELLS" "289 " "Implemented 289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695071527445 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1695071527445 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695071527445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695071527459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 16:12:07 2023 " "Processing ended: Mon Sep 18 16:12:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695071527459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695071527459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695071527459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695071527459 ""}
