<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Fa.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Pro1.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Pro1.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Pro1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Pro1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Pro1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pro1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Pro1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Pro1.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Pro1.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Pro1.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pro1_Pro1_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Pro1_Pro1_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Pro1_Pro1_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pro1_Pro1_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Pro1_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Pro1_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Pro1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Pro1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="fourbit_compare_new.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="one_bit_compare_noless.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1491537184" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1491537184">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1491537184" xil_pn:in_ck="-7907617290500625556" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1491537184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="testproject1.v"/>
    </transform>
    <transform xil_pn:end_ts="1491537187" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5534464026060159909" xil_pn:start_ts="1491537187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491537189" xil_pn:in_ck="-8940943968480074488" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7239260380700422445" xil_pn:start_ts="1491537187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Fa.vf"/>
      <outfile xil_pn:name="Pro1.vf"/>
      <outfile xil_pn:name="fourbit_compare_new.vf"/>
      <outfile xil_pn:name="one_bit_compare_noless.vf"/>
    </transform>
    <transform xil_pn:end_ts="1491537189" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2318189058025675916" xil_pn:start_ts="1491537189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491537189" xil_pn:in_ck="-6718227347108089824" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1491537189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Fa.vf"/>
      <outfile xil_pn:name="Pro1.vf"/>
      <outfile xil_pn:name="fourbit_compare_new.vf"/>
      <outfile xil_pn:name="one_bit_compare_noless.vf"/>
      <outfile xil_pn:name="testproject1.v"/>
    </transform>
    <transform xil_pn:end_ts="1491537192" xil_pn:in_ck="-6718227347108089824" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="138077403442715576" xil_pn:start_ts="1491537189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Pro1_Pro1_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Pro1_Pro1_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1491537192" xil_pn:in_ck="2084744889049660964" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8815845148023870661" xil_pn:start_ts="1491537192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Pro1_Pro1_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1491537063" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1491537063">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1491537067" xil_pn:in_ck="-8940943968480074488" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="27855415866639328" xil_pn:start_ts="1491537063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Fa.vf"/>
      <outfile xil_pn:name="Pro1.vf"/>
      <outfile xil_pn:name="fourbit_compare_new.vf"/>
      <outfile xil_pn:name="one_bit_compare_noless.vf"/>
    </transform>
    <transform xil_pn:end_ts="1491537067" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2318189058025675916" xil_pn:start_ts="1491537067">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491537067" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1491537067">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491537067" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8167835174016043598" xil_pn:start_ts="1491537067">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491537067" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7853421013291527525" xil_pn:start_ts="1491537067">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491537067" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3124229961186061142" xil_pn:start_ts="1491537067">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491537075" xil_pn:in_ck="-7712214533191460428" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="-7465653577491961309" xil_pn:start_ts="1491537067">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Pro1.jhd"/>
      <outfile xil_pn:name="Pro1.lso"/>
      <outfile xil_pn:name="Pro1.ngc"/>
      <outfile xil_pn:name="Pro1.ngr"/>
      <outfile xil_pn:name="Pro1.prj"/>
      <outfile xil_pn:name="Pro1.stx"/>
      <outfile xil_pn:name="Pro1.syr"/>
      <outfile xil_pn:name="Pro1.xst"/>
      <outfile xil_pn:name="Pro1_Pro1_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Pro1_Pro1_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="Pro1_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
