$date
	Fri Jul 18 21:00:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comportamental_tb $end
$var wire 1 ! YLW $end
$var wire 1 " RED $end
$var wire 1 # GRN $end
$var reg 1 $ CAR $end
$var reg 1 % TIMEOUT $end
$var reg 1 & clk $end
$var reg 80 ' estado_legivel [80:1] $end
$var reg 1 ( res $end
$scope module dut $end
$var wire 1 $ CAR $end
$var wire 1 % TIMEOUT $end
$var wire 1 & clk $end
$var wire 1 ( res $end
$var parameter 2 ) S_GRN $end
$var parameter 2 * S_RED $end
$var parameter 2 + S_YLW $end
$var reg 1 # GRN $end
$var reg 1 " RED $end
$var reg 1 ! YLW $end
$var reg 2 , estado_atual [1:0] $end
$var reg 2 - proximo_estado [1:0] $end
$upscope $end
$scope task print_status $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 +
b10 *
b0 )
$end
#0
$dumpvars
bx -
bx ,
x(
bx '
0&
x%
x$
x#
x"
x!
$end
#5000
1&
#10000
0&
#15000
1&
#20000
b101011001000101010100100100010001000101 '
0"
0!
1#
b0 ,
b0 -
0&
0%
0$
1(
#25000
1&
#30000
0&
#35000
1&
0(
#40000
0&
#45000
1&
#50000
0&
#55000
b1000001010011010100000101010010010001010100110001001111 '
1!
0#
b1 ,
b10 -
1&
1$
#60000
0&
#65000
b101011001000101010100100100110101000101010011000100100001001111 '
1"
0!
b10 ,
b10 -
1&
0$
#70000
0&
#75000
1&
#80000
0&
#85000
1&
#90000
0&
#95000
1&
#100000
0&
#105000
b101011001000101010100100100010001000101 '
0"
1#
b0 ,
b0 -
1&
1%
#110000
0&
#115000
1&
0%
#120000
0&
#125000
1&
#130000
0&
#135000
1&
