INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.srcs/sources_1/new/Serial2Parallel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serial2Parallel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.srcs/sources_1/new/median_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.srcs/sources_1/new/valid_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module valid_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_Serial2Parallel_0_0/sim/i_stream2filter_Serial2Parallel_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_stream2filter_Serial2Parallel_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_Serial2Parallel_0_1/sim/i_stream2filter_Serial2Parallel_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_stream2filter_Serial2Parallel_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_Serial2Parallel_0_2/sim/i_stream2filter_Serial2Parallel_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_stream2filter_Serial2Parallel_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_median_filter_0_0/sim/i_stream2filter_median_filter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_stream2filter_median_filter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_valid_counter_0_2/sim/i_stream2filter_valid_counter_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_stream2filter_valid_counter_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.ip_user_files/bd/i_stream2filter/sim/i_stream2filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_stream2filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.srcs/sources_1/bd/i_stream2filter/hdl/i_stream2filter_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_stream2filter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.srcs/sim_1/new/tb_i_stream2filter_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_i_stream2filter_wrapper
