#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug  4 01:40:04 2020
# Process ID: 33810
# Current directory: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_1
# Command line: vivado -log vn_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vn_top.tcl -notrace
# Log file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_1/vn_top.vdi
# Journal file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source vn_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s1820419/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1533.020 ; gain = 47.625 ; free physical = 4371 ; free virtual = 116143
Command: link_design -top vn_top -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.dcp' for cell 'system_clock/clock_domain_i/clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.234 ; gain = 0.000 ; free physical = 3549 ; free virtual = 115320
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_board.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_board.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2908.023 ; gain = 334.844 ; free physical = 3067 ; free virtual = 114839
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/vn.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2908.023 ; gain = 0.000 ; free physical = 3145 ; free virtual = 114916
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 83 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 34 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 48 instances

13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2908.023 ; gain = 1375.004 ; free physical = 3145 ; free virtual = 114916
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2972.055 ; gain = 64.031 ; free physical = 3144 ; free virtual = 114916

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14c505b11

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2972.055 ; gain = 0.000 ; free physical = 3144 ; free virtual = 114916

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1281f49a3

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3113.852 ; gain = 0.000 ; free physical = 2988 ; free virtual = 114760
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1281f49a3

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3113.852 ; gain = 0.000 ; free physical = 2988 ; free virtual = 114760
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1dafde8d3

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3113.852 ; gain = 0.000 ; free physical = 2988 ; free virtual = 114760
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1dafde8d3

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3113.852 ; gain = 0.000 ; free physical = 2988 ; free virtual = 114760
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1dafde8d3

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3113.852 ; gain = 0.000 ; free physical = 2988 ; free virtual = 114760
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1dafde8d3

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3113.852 ; gain = 0.000 ; free physical = 2988 ; free virtual = 114760
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.852 ; gain = 0.000 ; free physical = 2988 ; free virtual = 114760
Ending Logic Optimization Task | Checksum: 1b91d277f

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3113.852 ; gain = 0.000 ; free physical = 2988 ; free virtual = 114760

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b91d277f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3113.852 ; gain = 0.000 ; free physical = 2988 ; free virtual = 114760

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b91d277f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.852 ; gain = 0.000 ; free physical = 2988 ; free virtual = 114760

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.852 ; gain = 0.000 ; free physical = 2988 ; free virtual = 114760
Ending Netlist Obfuscation Task | Checksum: 1b91d277f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.852 ; gain = 0.000 ; free physical = 2988 ; free virtual = 114760
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3113.852 ; gain = 205.828 ; free physical = 2988 ; free virtual = 114760
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.852 ; gain = 0.000 ; free physical = 2988 ; free virtual = 114760
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3113.852 ; gain = 0.000 ; free physical = 2982 ; free virtual = 114757
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_1/vn_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vn_top_drc_opted.rpt -pb vn_top_drc_opted.pb -rpx vn_top_drc_opted.rpx
Command: report_drc -file vn_top_drc_opted.rpt -pb vn_top_drc_opted.pb -rpx vn_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_1/vn_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.555 ; gain = 0.000 ; free physical = 2968 ; free virtual = 114741
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1100c9e8d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3178.555 ; gain = 0.000 ; free physical = 2968 ; free virtual = 114741
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3178.555 ; gain = 0.000 ; free physical = 2968 ; free virtual = 114741

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1654c00da

Time (s): cpu = 00:00:45 ; elapsed = 00:01:06 . Memory (MB): peak = 4338.039 ; gain = 1159.484 ; free physical = 1921 ; free virtual = 113701

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 237fb58ea

Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 4377.082 ; gain = 1198.527 ; free physical = 1889 ; free virtual = 113669

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 237fb58ea

Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 4377.082 ; gain = 1198.527 ; free physical = 1889 ; free virtual = 113669
Phase 1 Placer Initialization | Checksum: 237fb58ea

Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 4377.082 ; gain = 1198.527 ; free physical = 1888 ; free virtual = 113668

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2044a8c20

Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 4377.082 ; gain = 1198.527 ; free physical = 1820 ; free virtual = 113601

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 33 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 0 new cell, deleted 16 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4393.090 ; gain = 0.000 ; free physical = 1812 ; free virtual = 113592

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             16  |                    16  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             16  |                    16  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 233025c29

Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1814 ; free virtual = 113595
Phase 2.2 Global Placement Core | Checksum: 1ff48c56a

Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1811 ; free virtual = 113591
Phase 2 Global Placement | Checksum: 1ff48c56a

Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1812 ; free virtual = 113593

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2530da604

Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1812 ; free virtual = 113593

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2c184eef6

Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1808 ; free virtual = 113588

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2bc44687c

Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1808 ; free virtual = 113588

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 1ce541b63

Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1797 ; free virtual = 113577

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 24c9d976c

Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1796 ; free virtual = 113577

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 2a26dcc4c

Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1779 ; free virtual = 113560

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: 142e2dfc5

Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1795 ; free virtual = 113576
Phase 3.4 Small Shape DP | Checksum: 142e2dfc5

Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1795 ; free virtual = 113576

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 126898e44

Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1795 ; free virtual = 113576

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 14e5074c0

Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1793 ; free virtual = 113574
Phase 3 Detail Placement | Checksum: 14e5074c0

Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1793 ; free virtual = 113573

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 6857f123

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 6857f123

Time (s): cpu = 00:00:56 ; elapsed = 00:01:14 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1796 ; free virtual = 113577
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.043. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1133013d8

Time (s): cpu = 00:00:56 ; elapsed = 00:01:14 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1796 ; free virtual = 113577
Phase 4.1 Post Commit Optimization | Checksum: 1133013d8

Time (s): cpu = 00:00:56 ; elapsed = 00:01:14 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1796 ; free virtual = 113577

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1133013d8

Time (s): cpu = 00:00:56 ; elapsed = 00:01:14 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1808 ; free virtual = 113588
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4393.090 ; gain = 0.000 ; free physical = 1787 ; free virtual = 113568

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17c47a1fe

Time (s): cpu = 00:01:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1787 ; free virtual = 113568

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4393.090 ; gain = 0.000 ; free physical = 1787 ; free virtual = 113568
Phase 4.4 Final Placement Cleanup | Checksum: 241b6e46a

Time (s): cpu = 00:01:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1787 ; free virtual = 113568
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 241b6e46a

Time (s): cpu = 00:01:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1787 ; free virtual = 113568
Ending Placer Task | Checksum: 17f917949

Time (s): cpu = 00:01:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4393.090 ; gain = 1214.535 ; free physical = 1787 ; free virtual = 113568
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:24 . Memory (MB): peak = 4393.090 ; gain = 1216.438 ; free physical = 1858 ; free virtual = 113639
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4393.090 ; gain = 0.000 ; free physical = 1858 ; free virtual = 113639
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4393.090 ; gain = 0.000 ; free physical = 1854 ; free virtual = 113639
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_1/vn_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file vn_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4393.090 ; gain = 0.000 ; free physical = 1833 ; free virtual = 113615
INFO: [runtcl-4] Executing : report_utilization -file vn_top_utilization_placed.rpt -pb vn_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vn_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4393.090 ; gain = 0.000 ; free physical = 1859 ; free virtual = 113641
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4393.090 ; gain = 0.000 ; free physical = 1829 ; free virtual = 113611
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4393.090 ; gain = 0.000 ; free physical = 1822 ; free virtual = 113609
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_1/vn_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2ec72a27 ConstDB: 0 ShapeSum: e7b2c0fc RouteDB: 69178e26

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 3116c089

Time (s): cpu = 00:01:45 ; elapsed = 00:01:36 . Memory (MB): peak = 4727.082 ; gain = 333.992 ; free physical = 1556 ; free virtual = 113339
Post Restoration Checksum: NetGraph: da8cc3c1 NumContArr: a348ba1e Constraints: 70a1e9a1 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ee776780

Time (s): cpu = 00:01:45 ; elapsed = 00:01:37 . Memory (MB): peak = 4727.082 ; gain = 333.992 ; free physical = 1557 ; free virtual = 113341

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ee776780

Time (s): cpu = 00:01:45 ; elapsed = 00:01:37 . Memory (MB): peak = 4743.203 ; gain = 350.113 ; free physical = 1499 ; free virtual = 113282

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ee776780

Time (s): cpu = 00:01:45 ; elapsed = 00:01:37 . Memory (MB): peak = 4743.203 ; gain = 350.113 ; free physical = 1499 ; free virtual = 113282

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1a2f006f3

Time (s): cpu = 00:01:46 ; elapsed = 00:01:38 . Memory (MB): peak = 4777.820 ; gain = 384.730 ; free physical = 1493 ; free virtual = 113276

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1534126c2

Time (s): cpu = 00:01:47 ; elapsed = 00:01:39 . Memory (MB): peak = 4777.820 ; gain = 384.730 ; free physical = 1488 ; free virtual = 113271
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.149  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 17f8db64a

Time (s): cpu = 00:01:47 ; elapsed = 00:01:39 . Memory (MB): peak = 4777.820 ; gain = 384.730 ; free physical = 1488 ; free virtual = 113271

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00383178 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 259
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 258
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 1


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b75f9dd2

Time (s): cpu = 00:01:51 ; elapsed = 00:01:41 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1477 ; free virtual = 113260

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.999  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1c4886d80

Time (s): cpu = 00:01:52 ; elapsed = 00:01:41 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1475 ; free virtual = 113258

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 214269c65

Time (s): cpu = 00:01:52 ; elapsed = 00:01:41 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1475 ; free virtual = 113258
Phase 4 Rip-up And Reroute | Checksum: 214269c65

Time (s): cpu = 00:01:52 ; elapsed = 00:01:41 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1475 ; free virtual = 113258

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e0b70641

Time (s): cpu = 00:01:52 ; elapsed = 00:01:41 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1478 ; free virtual = 113261

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e0b70641

Time (s): cpu = 00:01:52 ; elapsed = 00:01:41 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1478 ; free virtual = 113261
Phase 5 Delay and Skew Optimization | Checksum: 1e0b70641

Time (s): cpu = 00:01:52 ; elapsed = 00:01:41 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1478 ; free virtual = 113261

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f6994080

Time (s): cpu = 00:01:52 ; elapsed = 00:01:41 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1478 ; free virtual = 113261
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.999  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f6994080

Time (s): cpu = 00:01:52 ; elapsed = 00:01:41 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1478 ; free virtual = 113261
Phase 6 Post Hold Fix | Checksum: 1f6994080

Time (s): cpu = 00:01:52 ; elapsed = 00:01:41 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1478 ; free virtual = 113261

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0279065 %
  Global Horizontal Routing Utilization  = 0.0364747 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d00eb145

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1476 ; free virtual = 113259

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d00eb145

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1475 ; free virtual = 113258

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d00eb145

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1475 ; free virtual = 113258

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.999  | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d00eb145

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1477 ; free virtual = 113261
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1551 ; free virtual = 113334

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:56 ; elapsed = 00:01:45 . Memory (MB): peak = 4779.086 ; gain = 385.996 ; free physical = 1551 ; free virtual = 113334
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4779.086 ; gain = 0.000 ; free physical = 1551 ; free virtual = 113334
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4779.086 ; gain = 0.000 ; free physical = 1547 ; free virtual = 113335
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_1/vn_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vn_top_drc_routed.rpt -pb vn_top_drc_routed.pb -rpx vn_top_drc_routed.rpx
Command: report_drc -file vn_top_drc_routed.rpt -pb vn_top_drc_routed.pb -rpx vn_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_1/vn_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vn_top_methodology_drc_routed.rpt -pb vn_top_methodology_drc_routed.pb -rpx vn_top_methodology_drc_routed.rpx
Command: report_methodology -file vn_top_methodology_drc_routed.rpt -pb vn_top_methodology_drc_routed.pb -rpx vn_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_1/vn_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vn_top_power_routed.rpt -pb vn_top_power_summary_routed.pb -rpx vn_top_power_routed.rpx
Command: report_power -file vn_top_power_routed.rpt -pb vn_top_power_summary_routed.pb -rpx vn_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file vn_top_route_status.rpt -pb vn_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file vn_top_timing_summary_routed.rpt -pb vn_top_timing_summary_routed.pb -rpx vn_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file vn_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vn_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vn_top_bus_skew_routed.rpt -pb vn_top_bus_skew_routed.pb -rpx vn_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Aug  4 01:44:45 2020...
