#include "dev.h"

#if USE_UART0 | USE_UART1 | USE_UART2 | USE_UART3 | USE_UART4 | USE_UART5 | USE_UART6 | USE_UART7 | USE_UART8

static volatile _UART_REG0 * const arrUART[UART_CNT]      = {(_UART_REG0 *)(REG_BASE_UART0+(0<<3)), (_UART_REG0 *)(REG_BASE_UART1+(0<<3)), (_UART_REG0 *)(REG_BASE_UART2+(0<<3)), (_UART_REG0 *)(REG_BASE_UART3+(0<<3)), (_UART_REG0 *)(REG_BASE_UART4+(0<<3)), (_UART_REG0 *)(REG_BASE_UART5+(0<<3)), (_UART_REG0 *)(REG_BASE_UART6+(0<<3)), (_UART_REG0 *)(REG_BASE_UART7+(0<<3)), (_UART_REG0 *)(REG_BASE_UART8+(0<<3))};
static volatile _UART_REG1 * const arrUARTRX[UART_CNT]    = {(_UART_REG1 *)(REG_BASE_UART0+(1<<3)), (_UART_REG1 *)(REG_BASE_UART1+(1<<3)), (_UART_REG1 *)(REG_BASE_UART2+(1<<3)), (_UART_REG1 *)(REG_BASE_UART3+(1<<3)), (_UART_REG1 *)(REG_BASE_UART4+(1<<3)), (_UART_REG1 *)(REG_BASE_UART5+(1<<3)), (_UART_REG1 *)(REG_BASE_UART6+(1<<3)), (_UART_REG1 *)(REG_BASE_UART7+(1<<3)), (_UART_REG1 *)(REG_BASE_UART8+(1<<3))};
static volatile _UART_REG2 * const arrUARTTX[UART_CNT]    = {(_UART_REG2 *)(REG_BASE_UART0+(2<<3)), (_UART_REG2 *)(REG_BASE_UART1+(2<<3)), (_UART_REG2 *)(REG_BASE_UART2+(2<<3)), (_UART_REG2 *)(REG_BASE_UART3+(2<<3)), (_UART_REG2 *)(REG_BASE_UART4+(2<<3)), (_UART_REG2 *)(REG_BASE_UART5+(2<<3)), (_UART_REG2 *)(REG_BASE_UART6+(2<<3)), (_UART_REG2 *)(REG_BASE_UART7+(2<<3)), (_UART_REG2 *)(REG_BASE_UART8+(2<<3))};
static volatile _UART_REG3 * const arrUARTRXLMT[UART_CNT] = {(_UART_REG3 *)(REG_BASE_UART0+(3<<3)), (_UART_REG3 *)(REG_BASE_UART1+(3<<3)), (_UART_REG3 *)(REG_BASE_UART2+(3<<3)), (_UART_REG3 *)(REG_BASE_UART3+(3<<3)), (_UART_REG3 *)(REG_BASE_UART4+(3<<3)), (_UART_REG3 *)(REG_BASE_UART5+(3<<3)), (_UART_REG3 *)(REG_BASE_UART6+(3<<3)), (_UART_REG3 *)(REG_BASE_UART7+(3<<3)), (_UART_REG3 *)(REG_BASE_UART8+(3<<3))};
ISRD static tIhnd arrUARTRXIrq[UART_CNT];
ISRD static tIhnd arrUARTTXIrq[UART_CNT];

void UartInit(UINT nCH, UINT Speed_Hz)
{
	//arrUART[nCH]->CLK_DIV = (APB_FREQ / (Speed_Hz << 4)) - 1;
	//arrUART[nCH]->CLK_DIV = ((APB_FREQ+(Speed_Hz<<3)) / (Speed_Hz<<4)) - 1;
	UartSetClk(nCH, Speed_Hz);

	arrUART[nCH]->TX_TYPE = 0; // 0:open-drain 1:push-pull
	arrUART[nCH]->STOP_BIT = 0; // 0:1bit 1:2bit
	arrUART[nCH]->PARITY_MODE = UART_PARITY_NONE; // 0,1:none 1:even 2:odd
	arrUART[nCH]->TX_IRQ_EN = 0; // 0:normal 1:interrupt occurs
	arrUART[nCH]->RX_IRQ_EN = 0; // 0:normal 1:interrupt occurs

	arrUARTRXIrq[nCH].irqfn = NULL;
	arrUARTRXIrq[nCH].arg = NULL;
	arrUARTTXIrq[nCH].irqfn = NULL;
	arrUARTTXIrq[nCH].arg = NULL;

	// pin mux setting
	switch (nCH) {
		case 0:	UART0_PIN_INIT;	break;
		case 1:	UART1_PIN_INIT;	break;
		case 2:	UART2_PIN_INIT;	break;
		case 3:	UART3_PIN_INIT;	break;
		case 4:	UART4_PIN_INIT;	break;
		case 5:	UART5_PIN_INIT;	break;
		case 6:	UART6_PIN_INIT;	break;
		case 7:	UART7_PIN_INIT;	break;
		case 8:	UART8_PIN_INIT;	break;
	}

	//ENX_DEBUGF(DBG_UART_STATUS, "UART%u Init - %s%uHz%s\n", nCH, TTY_COLOR_GREEN, UartGetClk(nCH), TTY_COLOR_RESET);
}

void UartDeinit(UINT nCH)
{
	arrUART[nCH]->CLK_DIV = 0;
	arrUART[nCH]->TX_TYPE = 0;
	arrUART[nCH]->STOP_BIT = 0;
	arrUART[nCH]->PARITY_MODE = UART_PARITY_NONE;
	arrUART[nCH]->TX_IRQ_EN = 0;
	arrUART[nCH]->RX_IRQ_EN = 0;

	arrUARTRXIrq[nCH].irqfn = NULL;
	arrUARTRXIrq[nCH].arg = NULL;
	arrUARTTXIrq[nCH].irqfn = NULL;
	arrUARTTXIrq[nCH].arg = NULL;

	// pin mux setting
	switch (nCH) {
		case 0:	UART0_PIN_DEINIT;	break;
		case 1:	UART1_PIN_DEINIT;	break;
		case 2:	UART2_PIN_DEINIT;	break;
		case 3:	UART3_PIN_DEINIT;	break;
		case 4:	UART4_PIN_DEINIT;	break;
		case 5:	UART5_PIN_DEINIT;	break;
		case 6:	UART6_PIN_DEINIT;	break;
		case 7:	UART7_PIN_DEINIT;	break;
		case 8:	UART8_PIN_DEINIT;	break;
	}
}

void UartGetPin(UINT nCH, UINT *pinRx, UINT *pinTx)
{	//				func2	func3
	//				rx,tx	rx,tx
	// uart0: gpio	4,5		0,1
	// uart1: gpio	12,13	8,9
	// uart2: gpio	20,21	16,17
	// uart3: gpio	28,29	24,25
	// uart4: gpio	36,37	32,33
	// uart5: gpio	44,45	40,41
	// uart6: gpio	52,53	48,49
	// uart7: gpio	60,61	56,57
	// uart8: gpio	68,69	64,65
#if 0
	typedef struct {
		UINT rx;
		UINT tx;
	} func2;

	typedef struct {
		UINT rx;
		UINT tx;
	} func3;

	struct {
		func2 a;
		func3 b;
	} uartpin;

	struct uartpin AA = {
		.a = {
			.rx = 10,
			.tx = 20,
		},
		.b = {
			.rx = 30,
			.tx = 40,
		},
	};
#endif
}

void UartSetClkdiv(UINT nCH, UINT Clkdiv)
{
	arrUART[nCH]->CLK_DIV = Clkdiv;
}

UINT UartGetClkdiv(UINT nCH)
{
	return arrUART[nCH]->CLK_DIV;
}

void UartSetClk(UINT nCH, UINT Speed_Hz)
{
   UINT u32Cal = ((APB_FREQ + (Speed_Hz << 2)) / (Speed_Hz << 3)) - 1;
   if (u32Cal > 0xFFFF) {
	   arrUART[nCH]->CLK_DIV = 0xFFFF;
	   ENX_DEBUGF(DBG_UART_LOG, "UART Clk Min.(%u/%u)\n", u32Cal, arrUART[nCH]->CLK_DIV);
	} else {
		arrUART[nCH]->CLK_DIV = u32Cal;
	}
}

UINT UartGetClk(UINT nCH)
{
//  ENX_DEBUGF(DBG_UART_LOG, "UART Clk Set %uHz(%u)\n", APB_FREQ / (((arrUART[nCH]->CLK_DIV + 1) << 3) - (1 << 2)), arrUART[nCH]->CLK_DIV);
	return APB_FREQ / ((arrUART[nCH]->CLK_DIV + 1) * 8);
}

#if EN675_SINGLE
void UartSetSync(UINT nCH, UINT sync)
{
    arrUARTRXLMT[nCH]->SYNC = sync;

}

UINT UartGetSync(UINT nCH)
{
	return arrUARTRXLMT[nCH]->SYNC;
}
#endif

void UartSetTxType(UINT nCH, UINT type)
{
	arrUART[nCH]->TX_TYPE = type;
}

UINT UartGetTxType(UINT nCH)
{
	return arrUART[nCH]->TX_TYPE;
}

void UartSetStopbit(UINT nCH, UINT stopbit)
{
	arrUART[nCH]->STOP_BIT = stopbit;
}

UINT UartGetStopbit(UINT nCH)
{
	return arrUART[nCH]->STOP_BIT;
}

void UartSetParityMode(UINT nCH, UART_PARITY_MODE mode)
{
	arrUART[nCH]->PARITY_MODE = mode;
}

UART_PARITY_MODE UartGetParityMode(UINT nCH)
{
	return arrUART[nCH]->PARITY_MODE;
}

void UartTx(UINT nCH, char data)
{
	while (arrUART[nCH]->TX_FULL) WaitXus(10);
	arrUARTTX[nCH]->TX_DAT = data;
}

void UartTxSetByte(UINT nCH, char data)
{
	arrUARTTX[nCH]->TX_DAT = data;
}

UINT UartTxGetByte(UINT nCH)
{
	return arrUARTTX[nCH]->TX_DAT;
}

UINT UartTxIsEmpty(UINT nCH)
{
	return arrUART[nCH]->TX_EMPTY;
}

UINT UartTxIsFull(UINT nCH)
{
	return arrUART[nCH]->TX_FULL;
}

void UartTxIrqCallback(UINT nCH, irq_fn irqfn, void *arg)
{
	arrUARTTXIrq[nCH].irqfn = irqfn;
	arrUARTTXIrq[nCH].arg = arg;
}

void UartTxSetIrqEn(UINT nCH, ENX_SWITCH sw)
{	// Direction : Uart interrupt enable/disable
	arrUART[nCH]->TX_IRQ_EN = sw;
}

ENX_SWITCH UartTxGetIrqEn(UINT nCH)
{
	return arrUART[nCH]->TX_IRQ_EN;
}

void UartTxIrqClear(UINT nCH)
{
	arrUART[nCH]->TX_IRQ_CLR = 1;
}

UINT UartTxIsIrq(UINT nCH)
{
	return arrUART[nCH]->TX_IRQ;
}

UINT UartRx(UINT nCH)
{
	while (arrUART[nCH]->RX_EMPTY);
	return arrUARTRX[nCH]->RX_DAT;
}

UINT UartRxGetByte(UINT nCH)
{
	return arrUARTRX[nCH]->RX_DAT;
}

UINT UartRxIsEmpty(UINT nCH)
{
	return arrUART[nCH]->RX_EMPTY;
}

UINT UartRxIsFull(UINT nCH)
{
	return arrUART[nCH]->RX_FULL;
}

void UartRxSetLmt(UINT nCH, UINT lmt)
{
	arrUARTRXLMT[nCH]->RX_LMT = lmt;
}

UINT UartRxGetLmt(UINT nCH)
{
	return arrUARTRXLMT[nCH]->RX_LMT;
}

void UartRxIrqCallback(UINT nCH, irq_fn irqfn, void *arg)
{
	arrUARTRXIrq[nCH].irqfn = irqfn;
	arrUARTRXIrq[nCH].arg = arg;
}

irq_fn GetUartRxIrqCallback(UINT nCH)
{
	return arrUARTRXIrq[nCH].irqfn;
}

void UartRxSetIrqEn(UINT nCH, ENX_SWITCH sw)
{	// Direction : Uart interrupt enable/disable
	arrUART[nCH]->RX_IRQ_EN = sw;
}

ENX_SWITCH UartRxGetIrqEn(UINT nCH)
{
	return arrUART[nCH]->RX_IRQ_EN;
}

void UartRxIrqClear(UINT nCH)
{
	arrUART[nCH]->RX_IRQ_CLR = 1;
}

UINT UartRxIsIrq(UINT nCH)
{
	return arrUART[nCH]->RX_IRQ;
}

void IrqUart(UINT nCH)
{
	while (UartRxIsIrq(nCH)) {
		UartRxIrqClear(nCH);
		while (UartRxIsEmpty(nCH) == 0) {
			//if (nCH == 7) UartDebugRxIrq(NULL); else
			if (arrUARTRXIrq[nCH].irqfn) {
				arrUARTRXIrq[nCH].irqfn(arrUARTRXIrq[nCH].arg);
			} else {
				const UINT nData = UartRxGetByte(nCH);
				printf("UART%u-RX IRQ Get: [%c,%x]\n", nCH, nData, nData); // rx drop
			}
		}
	}

	while (UartTxIsIrq(nCH)) {
//		UartTxIrqClear(nCH);
//		_printf("UART%d-TX IRQ Get\n", nCH);
		if (arrUARTTXIrq[nCH].irqfn) {
			arrUARTTXIrq[nCH].irqfn(arrUARTTXIrq[nCH].arg);
		}
	}
}
#else
void IrqUart(UINT nCH)
{
	_Rprintf("UART%u IRQ Get! UART%u is inactive.\n", nCH, nCH);
	ENX_ASSERT(0);
}
#endif
