
ECEN-361-STM32-Lab-10-IPC-Examples.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009488  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000048c  08009618  08009618  0000a618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009aa4  08009aa4  0000b070  2**0
                  CONTENTS
  4 .ARM          00000008  08009aa4  08009aa4  0000aaa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009aac  08009aac  0000b070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009aac  08009aac  0000aaac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009ab0  08009ab0  0000aab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08009ab4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b60  20000070  08009b24  0000b070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004bd0  08009b24  0000bbd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c807  00000000  00000000  0000b0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a74  00000000  00000000  000278a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001848  00000000  00000000  0002b320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012d1  00000000  00000000  0002cb68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029718  00000000  00000000  0002de39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a8a8  00000000  00000000  00057551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ffdd6  00000000  00000000  00071df9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00171bcf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fa8  00000000  00000000  00171c14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00178bbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009600 	.word	0x08009600

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08009600 	.word	0x08009600

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <shiftOut>:
#define SevenSeg_LATCH_Port

void shiftOut(	GPIO_TypeDef* dataPort,uint16_t dataPin,
				GPIO_TypeDef* clockPort, uint16_t clockPin,
				uint8_t bitOrder, uint8_t val)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b086      	sub	sp, #24
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	60f8      	str	r0, [r7, #12]
 80005a4:	607a      	str	r2, [r7, #4]
 80005a6:	461a      	mov	r2, r3
 80005a8:	460b      	mov	r3, r1
 80005aa:	817b      	strh	r3, [r7, #10]
 80005ac:	4613      	mov	r3, r2
 80005ae:	813b      	strh	r3, [r7, #8]
	uint8_t i;

	for (i = 0; i < 8; i++)  {
 80005b0:	2300      	movs	r3, #0
 80005b2:	75fb      	strb	r3, [r7, #23]
 80005b4:	e038      	b.n	8000628 <shiftOut+0x8c>
		if (bitOrder == LSBFIRST) {
 80005b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d10f      	bne.n	80005de <shiftOut+0x42>
			HAL_GPIO_WritePin(dataPort, dataPin,val & 1);
 80005be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80005c2:	f003 0301 	and.w	r3, r3, #1
 80005c6:	b2da      	uxtb	r2, r3
 80005c8:	897b      	ldrh	r3, [r7, #10]
 80005ca:	4619      	mov	r1, r3
 80005cc:	68f8      	ldr	r0, [r7, #12]
 80005ce:	f001 fb59 	bl	8001c84 <HAL_GPIO_WritePin>
			val >>= 1;
 80005d2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80005d6:	085b      	lsrs	r3, r3, #1
 80005d8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80005dc:	e00f      	b.n	80005fe <shiftOut+0x62>
		} else {	
			HAL_GPIO_WritePin(dataPort, dataPin, (val & 128) != 0);
 80005de:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 80005e2:	b2db      	uxtb	r3, r3
 80005e4:	09db      	lsrs	r3, r3, #7
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	461a      	mov	r2, r3
 80005ea:	897b      	ldrh	r3, [r7, #10]
 80005ec:	4619      	mov	r1, r3
 80005ee:	68f8      	ldr	r0, [r7, #12]
 80005f0:	f001 fb48 	bl	8001c84 <HAL_GPIO_WritePin>
			val <<= 1;
 80005f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80005f8:	005b      	lsls	r3, r3, #1
 80005fa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
		}
			
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_RESET);
 80005fe:	893b      	ldrh	r3, [r7, #8]
 8000600:	2200      	movs	r2, #0
 8000602:	4619      	mov	r1, r3
 8000604:	6878      	ldr	r0, [r7, #4]
 8000606:	f001 fb3d 	bl	8001c84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_SET);
 800060a:	893b      	ldrh	r3, [r7, #8]
 800060c:	2201      	movs	r2, #1
 800060e:	4619      	mov	r1, r3
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f001 fb37 	bl	8001c84 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clockPort, clockPin,GPIO_PIN_RESET);
 8000616:	893b      	ldrh	r3, [r7, #8]
 8000618:	2200      	movs	r2, #0
 800061a:	4619      	mov	r1, r3
 800061c:	6878      	ldr	r0, [r7, #4]
 800061e:	f001 fb31 	bl	8001c84 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)  {
 8000622:	7dfb      	ldrb	r3, [r7, #23]
 8000624:	3301      	adds	r3, #1
 8000626:	75fb      	strb	r3, [r7, #23]
 8000628:	7dfb      	ldrb	r3, [r7, #23]
 800062a:	2b07      	cmp	r3, #7
 800062c:	d9c3      	bls.n	80005b6 <shiftOut+0x1a>
	}
}
 800062e:	bf00      	nop
 8000630:	bf00      	nop
 8000632:	3718      	adds	r7, #24
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}

08000638 <MultiFunctionShield_Single_Digit_Display>:
* @param digit: 1..4, pick the digit to write to
* @param value: 0..9, pick the value to display
* @retval None
*/
void MultiFunctionShield_Single_Digit_Display (int digit, int8_t value)
	{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
 8000640:	460b      	mov	r3, r1
 8000642:	70fb      	strb	r3, [r7, #3]
	if (value <0) //then blank a digit
 8000644:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000648:	2b00      	cmp	r3, #0
 800064a:	da06      	bge.n	800065a <MultiFunctionShield_Single_Digit_Display+0x22>
		{
		SEGMENT_VALUE[4-digit] = SEGMENT_BLANK;
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	f1c3 0304 	rsb	r3, r3, #4
 8000652:	21ff      	movs	r1, #255	@ 0xff
 8000654:	4a21      	ldr	r2, [pc, #132]	@ (80006dc <MultiFunctionShield_Single_Digit_Display+0xa4>)
 8000656:	54d1      	strb	r1, [r2, r3]
			SEGMENT_VALUE[1] = SEGMENT_MINUS;
			SEGMENT_VALUE[2] = SEGMENT_MINUS;
			SEGMENT_VALUE[3] = SEGMENT_MINUS;
			}
		}
	}
 8000658:	e039      	b.n	80006ce <MultiFunctionShield_Single_Digit_Display+0x96>
		value = (value & 0b1111) % 10 ;
 800065a:	78fb      	ldrb	r3, [r7, #3]
 800065c:	f003 020f 	and.w	r2, r3, #15
 8000660:	4b1f      	ldr	r3, [pc, #124]	@ (80006e0 <MultiFunctionShield_Single_Digit_Display+0xa8>)
 8000662:	fb83 1302 	smull	r1, r3, r3, r2
 8000666:	1099      	asrs	r1, r3, #2
 8000668:	17d3      	asrs	r3, r2, #31
 800066a:	1ac9      	subs	r1, r1, r3
 800066c:	460b      	mov	r3, r1
 800066e:	009b      	lsls	r3, r3, #2
 8000670:	440b      	add	r3, r1
 8000672:	005b      	lsls	r3, r3, #1
 8000674:	1ad1      	subs	r1, r2, r3
 8000676:	460b      	mov	r3, r1
 8000678:	70fb      	strb	r3, [r7, #3]
		if ((digit <=4 ) && (digit >=0))
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	2b04      	cmp	r3, #4
 800067e:	dc1a      	bgt.n	80006b6 <MultiFunctionShield_Single_Digit_Display+0x7e>
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	2b00      	cmp	r3, #0
 8000684:	db17      	blt.n	80006b6 <MultiFunctionShield_Single_Digit_Display+0x7e>
			SEGMENT_VALUE[4-digit] = SEGMENT_MAP [(uint8_t) (value % 10)];
 8000686:	f997 2003 	ldrsb.w	r2, [r7, #3]
 800068a:	4b15      	ldr	r3, [pc, #84]	@ (80006e0 <MultiFunctionShield_Single_Digit_Display+0xa8>)
 800068c:	fb83 1302 	smull	r1, r3, r3, r2
 8000690:	1099      	asrs	r1, r3, #2
 8000692:	17d3      	asrs	r3, r2, #31
 8000694:	1ac9      	subs	r1, r1, r3
 8000696:	460b      	mov	r3, r1
 8000698:	009b      	lsls	r3, r3, #2
 800069a:	440b      	add	r3, r1
 800069c:	005b      	lsls	r3, r3, #1
 800069e:	1ad3      	subs	r3, r2, r3
 80006a0:	b25b      	sxtb	r3, r3
 80006a2:	b2db      	uxtb	r3, r3
 80006a4:	4619      	mov	r1, r3
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	f1c3 0304 	rsb	r3, r3, #4
 80006ac:	4a0d      	ldr	r2, [pc, #52]	@ (80006e4 <MultiFunctionShield_Single_Digit_Display+0xac>)
 80006ae:	5c51      	ldrb	r1, [r2, r1]
 80006b0:	4a0a      	ldr	r2, [pc, #40]	@ (80006dc <MultiFunctionShield_Single_Digit_Display+0xa4>)
 80006b2:	54d1      	strb	r1, [r2, r3]
	}
 80006b4:	e00b      	b.n	80006ce <MultiFunctionShield_Single_Digit_Display+0x96>
			SEGMENT_VALUE[0] = SEGMENT_MINUS;
 80006b6:	22bf      	movs	r2, #191	@ 0xbf
 80006b8:	4b08      	ldr	r3, [pc, #32]	@ (80006dc <MultiFunctionShield_Single_Digit_Display+0xa4>)
 80006ba:	701a      	strb	r2, [r3, #0]
			SEGMENT_VALUE[1] = SEGMENT_MINUS;
 80006bc:	22bf      	movs	r2, #191	@ 0xbf
 80006be:	4b07      	ldr	r3, [pc, #28]	@ (80006dc <MultiFunctionShield_Single_Digit_Display+0xa4>)
 80006c0:	705a      	strb	r2, [r3, #1]
			SEGMENT_VALUE[2] = SEGMENT_MINUS;
 80006c2:	22bf      	movs	r2, #191	@ 0xbf
 80006c4:	4b05      	ldr	r3, [pc, #20]	@ (80006dc <MultiFunctionShield_Single_Digit_Display+0xa4>)
 80006c6:	709a      	strb	r2, [r3, #2]
			SEGMENT_VALUE[3] = SEGMENT_MINUS;
 80006c8:	22bf      	movs	r2, #191	@ 0xbf
 80006ca:	4b04      	ldr	r3, [pc, #16]	@ (80006dc <MultiFunctionShield_Single_Digit_Display+0xa4>)
 80006cc:	70da      	strb	r2, [r3, #3]
	}
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	20000090 	.word	0x20000090
 80006e0:	66666667 	.word	0x66666667
 80006e4:	08009770 	.word	0x08009770

080006e8 <MultiFunctionShield_Display_Two_Digits>:


void MultiFunctionShield_Display_Two_Digits (int8_t value)
// Just change the right-most 2 display digits.  Must be 0<= x <=99
	{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	4603      	mov	r3, r0
 80006f0:	71fb      	strb	r3, [r7, #7]
	if (value <0) {	//Display negative
 80006f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	da06      	bge.n	8000708 <MultiFunctionShield_Display_Two_Digits+0x20>
			SEGMENT_VALUE[2] = SEGMENT_MINUS;
 80006fa:	22bf      	movs	r2, #191	@ 0xbf
 80006fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000770 <MultiFunctionShield_Display_Two_Digits+0x88>)
 80006fe:	709a      	strb	r2, [r3, #2]
			SEGMENT_VALUE[3] = SEGMENT_MINUS;
 8000700:	22bf      	movs	r2, #191	@ 0xbf
 8000702:	4b1b      	ldr	r3, [pc, #108]	@ (8000770 <MultiFunctionShield_Display_Two_Digits+0x88>)
 8000704:	70da      	strb	r2, [r3, #3]
		{
		value = value % 99; // Just in case it's bigger
		MultiFunctionShield_Single_Digit_Display(2, (value / 10));
		MultiFunctionShield_Single_Digit_Display(1, (value % 10));
		}
	}
 8000706:	e02e      	b.n	8000766 <MultiFunctionShield_Display_Two_Digits+0x7e>
		value = value % 99; // Just in case it's bigger
 8000708:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800070c:	4b19      	ldr	r3, [pc, #100]	@ (8000774 <MultiFunctionShield_Display_Two_Digits+0x8c>)
 800070e:	fb83 1302 	smull	r1, r3, r3, r2
 8000712:	4413      	add	r3, r2
 8000714:	1199      	asrs	r1, r3, #6
 8000716:	17d3      	asrs	r3, r2, #31
 8000718:	1ac9      	subs	r1, r1, r3
 800071a:	460b      	mov	r3, r1
 800071c:	005b      	lsls	r3, r3, #1
 800071e:	440b      	add	r3, r1
 8000720:	0159      	lsls	r1, r3, #5
 8000722:	440b      	add	r3, r1
 8000724:	1ad3      	subs	r3, r2, r3
 8000726:	71fb      	strb	r3, [r7, #7]
		MultiFunctionShield_Single_Digit_Display(2, (value / 10));
 8000728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072c:	4a12      	ldr	r2, [pc, #72]	@ (8000778 <MultiFunctionShield_Display_Two_Digits+0x90>)
 800072e:	fb82 1203 	smull	r1, r2, r2, r3
 8000732:	1092      	asrs	r2, r2, #2
 8000734:	17db      	asrs	r3, r3, #31
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	b25b      	sxtb	r3, r3
 800073a:	4619      	mov	r1, r3
 800073c:	2002      	movs	r0, #2
 800073e:	f7ff ff7b 	bl	8000638 <MultiFunctionShield_Single_Digit_Display>
		MultiFunctionShield_Single_Digit_Display(1, (value % 10));
 8000742:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8000746:	4b0c      	ldr	r3, [pc, #48]	@ (8000778 <MultiFunctionShield_Display_Two_Digits+0x90>)
 8000748:	fb83 1302 	smull	r1, r3, r3, r2
 800074c:	1099      	asrs	r1, r3, #2
 800074e:	17d3      	asrs	r3, r2, #31
 8000750:	1ac9      	subs	r1, r1, r3
 8000752:	460b      	mov	r3, r1
 8000754:	009b      	lsls	r3, r3, #2
 8000756:	440b      	add	r3, r1
 8000758:	005b      	lsls	r3, r3, #1
 800075a:	1ad3      	subs	r3, r2, r3
 800075c:	b25b      	sxtb	r3, r3
 800075e:	4619      	mov	r1, r3
 8000760:	2001      	movs	r0, #1
 8000762:	f7ff ff69 	bl	8000638 <MultiFunctionShield_Single_Digit_Display>
	}
 8000766:	bf00      	nop
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	20000090 	.word	0x20000090
 8000774:	a57eb503 	.word	0xa57eb503
 8000778:	66666667 	.word	0x66666667

0800077c <Clear_LEDs>:
		SEGMENT_VALUE[1] = SEGMENT_MAP [1];
		}
	}

void Clear_LEDs(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
	  // Clear the LED lights


// LAB-04 needs D1 and D3 for SPI
#ifndef          LAB_04
  HAL_GPIO_WritePin(LED_D3_GPIO_Port, LED_D3_Pin,GPIO_PIN_SET);
 8000780:	2201      	movs	r2, #1
 8000782:	2180      	movs	r1, #128	@ 0x80
 8000784:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000788:	f001 fa7c 	bl	8001c84 <HAL_GPIO_WritePin>
#endif

  HAL_GPIO_WritePin(LED_D2_GPIO_Port, LED_D2_Pin,GPIO_PIN_SET);
 800078c:	2201      	movs	r2, #1
 800078e:	2140      	movs	r1, #64	@ 0x40
 8000790:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000794:	f001 fa76 	bl	8001c84 <HAL_GPIO_WritePin>

#ifndef          LAB_06
  HAL_GPIO_WritePin(LED_D4_GPIO_Port, LED_D4_Pin,GPIO_PIN_SET);
 8000798:	2201      	movs	r2, #1
 800079a:	2140      	movs	r1, #64	@ 0x40
 800079c:	4805      	ldr	r0, [pc, #20]	@ (80007b4 <Clear_LEDs+0x38>)
 800079e:	f001 fa71 	bl	8001c84 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_D1_GPIO_Port, LED_D1_Pin,GPIO_PIN_SET);
 80007a2:	2201      	movs	r2, #1
 80007a4:	2120      	movs	r1, #32
 80007a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007aa:	f001 fa6b 	bl	8001c84 <HAL_GPIO_WritePin>
#endif
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	48000400 	.word	0x48000400

080007b8 <MultiFunctionShield_Clear>:

void MultiFunctionShield_Clear(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
	/* This blanks the SevenSegments and turns off the LEDs */


  SEGMENT_VALUE[0] = SEGMENT_BLANK;
 80007bc:	22ff      	movs	r2, #255	@ 0xff
 80007be:	4b08      	ldr	r3, [pc, #32]	@ (80007e0 <MultiFunctionShield_Clear+0x28>)
 80007c0:	701a      	strb	r2, [r3, #0]
  SEGMENT_VALUE[1] = SEGMENT_BLANK;
 80007c2:	22ff      	movs	r2, #255	@ 0xff
 80007c4:	4b06      	ldr	r3, [pc, #24]	@ (80007e0 <MultiFunctionShield_Clear+0x28>)
 80007c6:	705a      	strb	r2, [r3, #1]
  SEGMENT_VALUE[2] = SEGMENT_BLANK;
 80007c8:	22ff      	movs	r2, #255	@ 0xff
 80007ca:	4b05      	ldr	r3, [pc, #20]	@ (80007e0 <MultiFunctionShield_Clear+0x28>)
 80007cc:	709a      	strb	r2, [r3, #2]
  SEGMENT_VALUE[3] = SEGMENT_BLANK;
 80007ce:	22ff      	movs	r2, #255	@ 0xff
 80007d0:	4b03      	ldr	r3, [pc, #12]	@ (80007e0 <MultiFunctionShield_Clear+0x28>)
 80007d2:	70da      	strb	r2, [r3, #3]
}
 80007d4:	bf00      	nop
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	20000090 	.word	0x20000090

080007e4 <MultiFunctionShield_WriteNumberToSegment>:

void MultiFunctionShield_WriteNumberToSegment(uint8_t digit)
	{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af02      	add	r7, sp, #8
 80007ea:	4603      	mov	r3, r0
 80007ec:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(SevenSeg_LATCH_GPIO_Port, SevenSeg_LATCH_Pin,GPIO_PIN_RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2120      	movs	r1, #32
 80007f2:	4816      	ldr	r0, [pc, #88]	@ (800084c <MultiFunctionShield_WriteNumberToSegment+0x68>)
 80007f4:	f001 fa46 	bl	8001c84 <HAL_GPIO_WritePin>
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 80007f8:	79fb      	ldrb	r3, [r7, #7]
			MSBFIRST, SEGMENT_VALUE[digit]);
 80007fa:	4a15      	ldr	r2, [pc, #84]	@ (8000850 <MultiFunctionShield_WriteNumberToSegment+0x6c>)
 80007fc:	5cd3      	ldrb	r3, [r2, r3]
 80007fe:	b2db      	uxtb	r3, r3
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 8000800:	9301      	str	r3, [sp, #4]
 8000802:	2301      	movs	r3, #1
 8000804:	9300      	str	r3, [sp, #0]
 8000806:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800080a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800080e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000812:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000816:	f7ff fec1 	bl	800059c <shiftOut>
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 800081a:	79fb      	ldrb	r3, [r7, #7]
				MSBFIRST, SEGMENT_SELECT[digit]);
 800081c:	4a0d      	ldr	r2, [pc, #52]	@ (8000854 <MultiFunctionShield_WriteNumberToSegment+0x70>)
 800081e:	5cd3      	ldrb	r3, [r2, r3]
	shiftOut(SevenSeg_DATA_GPIO_Port,SevenSeg_DATA_Pin,SevenSeg_CLK_GPIO_Port,SevenSeg_CLK_Pin ,
 8000820:	9301      	str	r3, [sp, #4]
 8000822:	2301      	movs	r3, #1
 8000824:	9300      	str	r3, [sp, #0]
 8000826:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800082a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800082e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000832:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000836:	f7ff feb1 	bl	800059c <shiftOut>
	HAL_GPIO_WritePin(SevenSeg_LATCH_GPIO_Port, SevenSeg_LATCH_Pin,GPIO_PIN_SET);
 800083a:	2201      	movs	r2, #1
 800083c:	2120      	movs	r1, #32
 800083e:	4803      	ldr	r0, [pc, #12]	@ (800084c <MultiFunctionShield_WriteNumberToSegment+0x68>)
 8000840:	f001 fa20 	bl	8001c84 <HAL_GPIO_WritePin>
	}
 8000844:	bf00      	nop
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	48000400 	.word	0x48000400
 8000850:	20000090 	.word	0x20000090
 8000854:	0800977c 	.word	0x0800977c

08000858 <MultiFunctionShield__ISRFunc>:
	}



void MultiFunctionShield__ISRFunc(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  switch (++ActDigit)
 800085c:	4b16      	ldr	r3, [pc, #88]	@ (80008b8 <MultiFunctionShield__ISRFunc+0x60>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	b2db      	uxtb	r3, r3
 8000862:	3301      	adds	r3, #1
 8000864:	b2da      	uxtb	r2, r3
 8000866:	4b14      	ldr	r3, [pc, #80]	@ (80008b8 <MultiFunctionShield__ISRFunc+0x60>)
 8000868:	4611      	mov	r1, r2
 800086a:	7019      	strb	r1, [r3, #0]
 800086c:	4613      	mov	r3, r2
 800086e:	3b01      	subs	r3, #1
 8000870:	2b03      	cmp	r3, #3
 8000872:	d81e      	bhi.n	80008b2 <MultiFunctionShield__ISRFunc+0x5a>
 8000874:	a201      	add	r2, pc, #4	@ (adr r2, 800087c <MultiFunctionShield__ISRFunc+0x24>)
 8000876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800087a:	bf00      	nop
 800087c:	0800088d 	.word	0x0800088d
 8000880:	08000895 	.word	0x08000895
 8000884:	0800089d 	.word	0x0800089d
 8000888:	080008a5 	.word	0x080008a5
  {
    case 1 : MultiFunctionShield_WriteNumberToSegment(0); break;
 800088c:	2000      	movs	r0, #0
 800088e:	f7ff ffa9 	bl	80007e4 <MultiFunctionShield_WriteNumberToSegment>
 8000892:	e00e      	b.n	80008b2 <MultiFunctionShield__ISRFunc+0x5a>
    case 2 : MultiFunctionShield_WriteNumberToSegment(1); break;
 8000894:	2001      	movs	r0, #1
 8000896:	f7ff ffa5 	bl	80007e4 <MultiFunctionShield_WriteNumberToSegment>
 800089a:	e00a      	b.n	80008b2 <MultiFunctionShield__ISRFunc+0x5a>
    case 3 : MultiFunctionShield_WriteNumberToSegment(2); break;
 800089c:	2002      	movs	r0, #2
 800089e:	f7ff ffa1 	bl	80007e4 <MultiFunctionShield_WriteNumberToSegment>
 80008a2:	e006      	b.n	80008b2 <MultiFunctionShield__ISRFunc+0x5a>
    case 4 : MultiFunctionShield_WriteNumberToSegment(3); ActDigit = 0; break;
 80008a4:	2003      	movs	r0, #3
 80008a6:	f7ff ff9d 	bl	80007e4 <MultiFunctionShield_WriteNumberToSegment>
 80008aa:	4b03      	ldr	r3, [pc, #12]	@ (80008b8 <MultiFunctionShield__ISRFunc+0x60>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	701a      	strb	r2, [r3, #0]
 80008b0:	bf00      	nop
  }
}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	2000008c 	.word	0x2000008c

080008bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008c0:	f000 ff14 	bl	80016ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008c4:	f000 f90c 	bl	8000ae0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008c8:	f000 f9b2 	bl	8000c30 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80008cc:	f000 f980 	bl	8000bd0 <MX_USART2_UART_Init>
  MX_TIM17_Init();
 80008d0:	f000 f958 	bl	8000b84 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */
  printf("\033\143"); printf("Welcome to ECEN-361 Lab-10 \n\r");
 80008d4:	484f      	ldr	r0, [pc, #316]	@ (8000a14 <main+0x158>)
 80008d6:	f007 ff37 	bl	8008748 <iprintf>
 80008da:	484f      	ldr	r0, [pc, #316]	@ (8000a18 <main+0x15c>)
 80008dc:	f007 ff34 	bl	8008748 <iprintf>
	// Start timer
	MultiFunctionShield_Clear();							// Clear the 7-seg display
 80008e0:	f7ff ff6a 	bl	80007b8 <MultiFunctionShield_Clear>
	HAL_TIM_Base_Start_IT(&htim17);							// LED SevenSeg cycle thru them
 80008e4:	484d      	ldr	r0, [pc, #308]	@ (8000a1c <main+0x160>)
 80008e6:	f002 fdc1 	bl	800346c <HAL_TIM_Base_Start_IT>
	Clear_LEDs();
 80008ea:	f7ff ff47 	bl	800077c <Clear_LEDs>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80008ee:	f003 fe11 	bl	8004514 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of UpDownMutex */
  UpDownMutexHandle = osMutexNew(&UpDownMutex_attributes);
 80008f2:	484b      	ldr	r0, [pc, #300]	@ (8000a20 <main+0x164>)
 80008f4:	f004 f817 	bl	8004926 <osMutexNew>
 80008f8:	4603      	mov	r3, r0
 80008fa:	4a4a      	ldr	r2, [pc, #296]	@ (8000a24 <main+0x168>)
 80008fc:	6013      	str	r3, [r2, #0]

  /* creation of Mutex_dash */
  Mutex_dashHandle = osMutexNew(&Mutex_dash_attributes);
 80008fe:	484a      	ldr	r0, [pc, #296]	@ (8000a28 <main+0x16c>)
 8000900:	f004 f811 	bl	8004926 <osMutexNew>
 8000904:	4603      	mov	r3, r0
 8000906:	4a49      	ldr	r2, [pc, #292]	@ (8000a2c <main+0x170>)
 8000908:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Button_1_Semaphore */
  Button_1_SemaphoreHandle = osSemaphoreNew(1, 0, &Button_1_Semaphore_attributes);
 800090a:	4a49      	ldr	r2, [pc, #292]	@ (8000a30 <main+0x174>)
 800090c:	2100      	movs	r1, #0
 800090e:	2001      	movs	r0, #1
 8000910:	f004 f917 	bl	8004b42 <osSemaphoreNew>
 8000914:	4603      	mov	r3, r0
 8000916:	4a47      	ldr	r2, [pc, #284]	@ (8000a34 <main+0x178>)
 8000918:	6013      	str	r3, [r2, #0]

  /* creation of Button_2_Semaphore */
  Button_2_SemaphoreHandle = osSemaphoreNew(1, 0, &Button_2_Semaphore_attributes);
 800091a:	4a47      	ldr	r2, [pc, #284]	@ (8000a38 <main+0x17c>)
 800091c:	2100      	movs	r1, #0
 800091e:	2001      	movs	r0, #1
 8000920:	f004 f90f 	bl	8004b42 <osSemaphoreNew>
 8000924:	4603      	mov	r3, r0
 8000926:	4a45      	ldr	r2, [pc, #276]	@ (8000a3c <main+0x180>)
 8000928:	6013      	str	r3, [r2, #0]

  /* creation of Button_3_Semaphore */
  Button_3_SemaphoreHandle = osSemaphoreNew(1, 0, &Button_3_Semaphore_attributes);
 800092a:	4a45      	ldr	r2, [pc, #276]	@ (8000a40 <main+0x184>)
 800092c:	2100      	movs	r1, #0
 800092e:	2001      	movs	r0, #1
 8000930:	f004 f907 	bl	8004b42 <osSemaphoreNew>
 8000934:	4603      	mov	r3, r0
 8000936:	4a43      	ldr	r2, [pc, #268]	@ (8000a44 <main+0x188>)
 8000938:	6013      	str	r3, [r2, #0]

  /* creation of Semaphore_Counting */
  Semaphore_CountingHandle = osSemaphoreNew(31, 31, &Semaphore_Counting_attributes);
 800093a:	4a43      	ldr	r2, [pc, #268]	@ (8000a48 <main+0x18c>)
 800093c:	211f      	movs	r1, #31
 800093e:	201f      	movs	r0, #31
 8000940:	f004 f8ff 	bl	8004b42 <osSemaphoreNew>
 8000944:	4603      	mov	r3, r0
 8000946:	4a41      	ldr	r2, [pc, #260]	@ (8000a4c <main+0x190>)
 8000948:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of SW_Timer_7Seg */
  SW_Timer_7SegHandle = osTimerNew(SW_Timer_Countdown, osTimerPeriodic, NULL, &SW_Timer_7Seg_attributes);
 800094a:	4b41      	ldr	r3, [pc, #260]	@ (8000a50 <main+0x194>)
 800094c:	2200      	movs	r2, #0
 800094e:	2101      	movs	r1, #1
 8000950:	4840      	ldr	r0, [pc, #256]	@ (8000a54 <main+0x198>)
 8000952:	f003 feeb 	bl	800472c <osTimerNew>
 8000956:	4603      	mov	r3, r0
 8000958:	4a3f      	ldr	r2, [pc, #252]	@ (8000a58 <main+0x19c>)
 800095a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(Default_Task, NULL, &defaultTask_attributes);
 800095c:	4a3f      	ldr	r2, [pc, #252]	@ (8000a5c <main+0x1a0>)
 800095e:	2100      	movs	r1, #0
 8000960:	483f      	ldr	r0, [pc, #252]	@ (8000a60 <main+0x1a4>)
 8000962:	f003 fe21 	bl	80045a8 <osThreadNew>
 8000966:	4603      	mov	r3, r0
 8000968:	4a3e      	ldr	r2, [pc, #248]	@ (8000a64 <main+0x1a8>)
 800096a:	6013      	str	r3, [r2, #0]

  /* creation of NotifyToggle */
  NotifyToggleHandle = osThreadNew(NotifyToggleTask, NULL, &NotifyToggle_attributes);
 800096c:	4a3e      	ldr	r2, [pc, #248]	@ (8000a68 <main+0x1ac>)
 800096e:	2100      	movs	r1, #0
 8000970:	483e      	ldr	r0, [pc, #248]	@ (8000a6c <main+0x1b0>)
 8000972:	f003 fe19 	bl	80045a8 <osThreadNew>
 8000976:	4603      	mov	r3, r0
 8000978:	4a3d      	ldr	r2, [pc, #244]	@ (8000a70 <main+0x1b4>)
 800097a:	6013      	str	r3, [r2, #0]

  /* creation of SW_Timer_Toggle */
  SW_Timer_ToggleHandle = osThreadNew(SW_Timer_Task, NULL, &SW_Timer_Toggle_attributes);
 800097c:	4a3d      	ldr	r2, [pc, #244]	@ (8000a74 <main+0x1b8>)
 800097e:	2100      	movs	r1, #0
 8000980:	483d      	ldr	r0, [pc, #244]	@ (8000a78 <main+0x1bc>)
 8000982:	f003 fe11 	bl	80045a8 <osThreadNew>
 8000986:	4603      	mov	r3, r0
 8000988:	4a3c      	ldr	r2, [pc, #240]	@ (8000a7c <main+0x1c0>)
 800098a:	6013      	str	r3, [r2, #0]

  /* creation of Mutex_CountUp */
  Mutex_CountUpHandle = osThreadNew(Mutex_CountUpTask, NULL, &Mutex_CountUp_attributes);
 800098c:	4a3c      	ldr	r2, [pc, #240]	@ (8000a80 <main+0x1c4>)
 800098e:	2100      	movs	r1, #0
 8000990:	483c      	ldr	r0, [pc, #240]	@ (8000a84 <main+0x1c8>)
 8000992:	f003 fe09 	bl	80045a8 <osThreadNew>
 8000996:	4603      	mov	r3, r0
 8000998:	4a3b      	ldr	r2, [pc, #236]	@ (8000a88 <main+0x1cc>)
 800099a:	6013      	str	r3, [r2, #0]

  /* creation of Mutex_CountDown */
  Mutex_CountDownHandle = osThreadNew(Mutex_CountDownTask, NULL, &Mutex_CountDown_attributes);
 800099c:	4a3b      	ldr	r2, [pc, #236]	@ (8000a8c <main+0x1d0>)
 800099e:	2100      	movs	r1, #0
 80009a0:	483b      	ldr	r0, [pc, #236]	@ (8000a90 <main+0x1d4>)
 80009a2:	f003 fe01 	bl	80045a8 <osThreadNew>
 80009a6:	4603      	mov	r3, r0
 80009a8:	4a3a      	ldr	r2, [pc, #232]	@ (8000a94 <main+0x1d8>)
 80009aa:	6013      	str	r3, [r2, #0]

  /* creation of UpdateGlobDisp */
  UpdateGlobDispHandle = osThreadNew(UpdateGlobDisplayProcess, NULL, &UpdateGlobDisp_attributes);
 80009ac:	4a3a      	ldr	r2, [pc, #232]	@ (8000a98 <main+0x1dc>)
 80009ae:	2100      	movs	r1, #0
 80009b0:	483a      	ldr	r0, [pc, #232]	@ (8000a9c <main+0x1e0>)
 80009b2:	f003 fdf9 	bl	80045a8 <osThreadNew>
 80009b6:	4603      	mov	r3, r0
 80009b8:	4a39      	ldr	r2, [pc, #228]	@ (8000aa0 <main+0x1e4>)
 80009ba:	6013      	str	r3, [r2, #0]

  /* creation of ResetGlobal */
  ResetGlobalHandle = osThreadNew(ResetGlobalTask, NULL, &ResetGlobal_attributes);
 80009bc:	4a39      	ldr	r2, [pc, #228]	@ (8000aa4 <main+0x1e8>)
 80009be:	2100      	movs	r1, #0
 80009c0:	4839      	ldr	r0, [pc, #228]	@ (8000aa8 <main+0x1ec>)
 80009c2:	f003 fdf1 	bl	80045a8 <osThreadNew>
 80009c6:	4603      	mov	r3, r0
 80009c8:	4a38      	ldr	r2, [pc, #224]	@ (8000aac <main+0x1f0>)
 80009ca:	6013      	str	r3, [r2, #0]

  /* creation of DebounceTask */
  DebounceTaskHandle = osThreadNew(StartDebounce, NULL, &DebounceTask_attributes);
 80009cc:	4a38      	ldr	r2, [pc, #224]	@ (8000ab0 <main+0x1f4>)
 80009ce:	2100      	movs	r1, #0
 80009d0:	4838      	ldr	r0, [pc, #224]	@ (8000ab4 <main+0x1f8>)
 80009d2:	f003 fde9 	bl	80045a8 <osThreadNew>
 80009d6:	4603      	mov	r3, r0
 80009d8:	4a37      	ldr	r2, [pc, #220]	@ (8000ab8 <main+0x1fc>)
 80009da:	6013      	str	r3, [r2, #0]

  /* creation of button1On */
  button1OnHandle = osThreadNew(Turn_LED_D1_On, NULL, &button1On_attributes);
 80009dc:	4a37      	ldr	r2, [pc, #220]	@ (8000abc <main+0x200>)
 80009de:	2100      	movs	r1, #0
 80009e0:	4837      	ldr	r0, [pc, #220]	@ (8000ac0 <main+0x204>)
 80009e2:	f003 fde1 	bl	80045a8 <osThreadNew>
 80009e6:	4603      	mov	r3, r0
 80009e8:	4a36      	ldr	r2, [pc, #216]	@ (8000ac4 <main+0x208>)
 80009ea:	6013      	str	r3, [r2, #0]

  /* creation of Semaphore_Toggl */
  Semaphore_TogglHandle = osThreadNew(Semaphore_Toggle_D3, NULL, &Semaphore_Toggl_attributes);
 80009ec:	4a36      	ldr	r2, [pc, #216]	@ (8000ac8 <main+0x20c>)
 80009ee:	2100      	movs	r1, #0
 80009f0:	4836      	ldr	r0, [pc, #216]	@ (8000acc <main+0x210>)
 80009f2:	f003 fdd9 	bl	80045a8 <osThreadNew>
 80009f6:	4603      	mov	r3, r0
 80009f8:	4a35      	ldr	r2, [pc, #212]	@ (8000ad0 <main+0x214>)
 80009fa:	6013      	str	r3, [r2, #0]

  /* creation of Mutex_AddDash */
  Mutex_AddDashHandle = osThreadNew(Mutex_Add_Dash, NULL, &Mutex_AddDash_attributes);
 80009fc:	4a35      	ldr	r2, [pc, #212]	@ (8000ad4 <main+0x218>)
 80009fe:	2100      	movs	r1, #0
 8000a00:	4835      	ldr	r0, [pc, #212]	@ (8000ad8 <main+0x21c>)
 8000a02:	f003 fdd1 	bl	80045a8 <osThreadNew>
 8000a06:	4603      	mov	r3, r0
 8000a08:	4a34      	ldr	r2, [pc, #208]	@ (8000adc <main+0x220>)
 8000a0a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000a0c:	f003 fda6 	bl	800455c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a10:	bf00      	nop
 8000a12:	e7fd      	b.n	8000a10 <main+0x154>
 8000a14:	08009734 	.word	0x08009734
 8000a18:	08009738 	.word	0x08009738
 8000a1c:	20000094 	.word	0x20000094
 8000a20:	0800991c 	.word	0x0800991c
 8000a24:	20000198 	.word	0x20000198
 8000a28:	0800992c 	.word	0x0800992c
 8000a2c:	2000019c 	.word	0x2000019c
 8000a30:	0800993c 	.word	0x0800993c
 8000a34:	200001a0 	.word	0x200001a0
 8000a38:	0800994c 	.word	0x0800994c
 8000a3c:	200001a4 	.word	0x200001a4
 8000a40:	0800995c 	.word	0x0800995c
 8000a44:	200001a8 	.word	0x200001a8
 8000a48:	0800996c 	.word	0x0800996c
 8000a4c:	200001ac 	.word	0x200001ac
 8000a50:	0800990c 	.word	0x0800990c
 8000a54:	08001199 	.word	0x08001199
 8000a58:	20000194 	.word	0x20000194
 8000a5c:	08009780 	.word	0x08009780
 8000a60:	08000ee5 	.word	0x08000ee5
 8000a64:	20000168 	.word	0x20000168
 8000a68:	080097a4 	.word	0x080097a4
 8000a6c:	08000ef5 	.word	0x08000ef5
 8000a70:	2000016c 	.word	0x2000016c
 8000a74:	080097c8 	.word	0x080097c8
 8000a78:	08000f25 	.word	0x08000f25
 8000a7c:	20000170 	.word	0x20000170
 8000a80:	080097ec 	.word	0x080097ec
 8000a84:	08000f75 	.word	0x08000f75
 8000a88:	20000174 	.word	0x20000174
 8000a8c:	08009810 	.word	0x08009810
 8000a90:	08000fcd 	.word	0x08000fcd
 8000a94:	20000178 	.word	0x20000178
 8000a98:	08009834 	.word	0x08009834
 8000a9c:	08001021 	.word	0x08001021
 8000aa0:	2000017c 	.word	0x2000017c
 8000aa4:	08009858 	.word	0x08009858
 8000aa8:	08001045 	.word	0x08001045
 8000aac:	20000180 	.word	0x20000180
 8000ab0:	0800987c 	.word	0x0800987c
 8000ab4:	08001099 	.word	0x08001099
 8000ab8:	20000184 	.word	0x20000184
 8000abc:	080098a0 	.word	0x080098a0
 8000ac0:	08001105 	.word	0x08001105
 8000ac4:	20000188 	.word	0x20000188
 8000ac8:	080098c4 	.word	0x080098c4
 8000acc:	08001131 	.word	0x08001131
 8000ad0:	2000018c 	.word	0x2000018c
 8000ad4:	080098e8 	.word	0x080098e8
 8000ad8:	08001159 	.word	0x08001159
 8000adc:	20000190 	.word	0x20000190

08000ae0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b096      	sub	sp, #88	@ 0x58
 8000ae4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ae6:	f107 0314 	add.w	r3, r7, #20
 8000aea:	2244      	movs	r2, #68	@ 0x44
 8000aec:	2100      	movs	r1, #0
 8000aee:	4618      	mov	r0, r3
 8000af0:	f007 fe7f 	bl	80087f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000af4:	463b      	mov	r3, r7
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]
 8000afa:	605a      	str	r2, [r3, #4]
 8000afc:	609a      	str	r2, [r3, #8]
 8000afe:	60da      	str	r2, [r3, #12]
 8000b00:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b02:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000b06:	f001 f915 	bl	8001d34 <HAL_PWREx_ControlVoltageScaling>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000b10:	f000 fb7c 	bl	800120c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b14:	2302      	movs	r3, #2
 8000b16:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b1c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b1e:	2310      	movs	r3, #16
 8000b20:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b22:	2302      	movs	r3, #2
 8000b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b26:	2302      	movs	r3, #2
 8000b28:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000b2e:	230a      	movs	r3, #10
 8000b30:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000b32:	2307      	movs	r3, #7
 8000b34:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b36:	2302      	movs	r3, #2
 8000b38:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b3e:	f107 0314 	add.w	r3, r7, #20
 8000b42:	4618      	mov	r0, r3
 8000b44:	f001 f94c 	bl	8001de0 <HAL_RCC_OscConfig>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000b4e:	f000 fb5d 	bl	800120c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b52:	230f      	movs	r3, #15
 8000b54:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b56:	2303      	movs	r3, #3
 8000b58:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b62:	2300      	movs	r3, #0
 8000b64:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b66:	463b      	mov	r3, r7
 8000b68:	2104      	movs	r1, #4
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f001 fd14 	bl	8002598 <HAL_RCC_ClockConfig>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b76:	f000 fb49 	bl	800120c <Error_Handler>
  }
}
 8000b7a:	bf00      	nop
 8000b7c:	3758      	adds	r7, #88	@ 0x58
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
	...

08000b84 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000b88:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc8 <MX_TIM17_Init+0x44>)
 8000b8a:	4a10      	ldr	r2, [pc, #64]	@ (8000bcc <MX_TIM17_Init+0x48>)
 8000b8c:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 800-1;
 8000b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc8 <MX_TIM17_Init+0x44>)
 8000b90:	f240 321f 	movw	r2, #799	@ 0x31f
 8000b94:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b96:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc8 <MX_TIM17_Init+0x44>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 100;
 8000b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc8 <MX_TIM17_Init+0x44>)
 8000b9e:	2264      	movs	r2, #100	@ 0x64
 8000ba0:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ba2:	4b09      	ldr	r3, [pc, #36]	@ (8000bc8 <MX_TIM17_Init+0x44>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000ba8:	4b07      	ldr	r3, [pc, #28]	@ (8000bc8 <MX_TIM17_Init+0x44>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bae:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <MX_TIM17_Init+0x44>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000bb4:	4804      	ldr	r0, [pc, #16]	@ (8000bc8 <MX_TIM17_Init+0x44>)
 8000bb6:	f002 fc01 	bl	80033bc <HAL_TIM_Base_Init>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8000bc0:	f000 fb24 	bl	800120c <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8000bc4:	bf00      	nop
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20000094 	.word	0x20000094
 8000bcc:	40014800 	.word	0x40014800

08000bd0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bd4:	4b14      	ldr	r3, [pc, #80]	@ (8000c28 <MX_USART2_UART_Init+0x58>)
 8000bd6:	4a15      	ldr	r2, [pc, #84]	@ (8000c2c <MX_USART2_UART_Init+0x5c>)
 8000bd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bda:	4b13      	ldr	r3, [pc, #76]	@ (8000c28 <MX_USART2_UART_Init+0x58>)
 8000bdc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000be0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000be2:	4b11      	ldr	r3, [pc, #68]	@ (8000c28 <MX_USART2_UART_Init+0x58>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000be8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c28 <MX_USART2_UART_Init+0x58>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bee:	4b0e      	ldr	r3, [pc, #56]	@ (8000c28 <MX_USART2_UART_Init+0x58>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c28 <MX_USART2_UART_Init+0x58>)
 8000bf6:	220c      	movs	r2, #12
 8000bf8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8000c28 <MX_USART2_UART_Init+0x58>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c00:	4b09      	ldr	r3, [pc, #36]	@ (8000c28 <MX_USART2_UART_Init+0x58>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c06:	4b08      	ldr	r3, [pc, #32]	@ (8000c28 <MX_USART2_UART_Init+0x58>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c0c:	4b06      	ldr	r3, [pc, #24]	@ (8000c28 <MX_USART2_UART_Init+0x58>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c12:	4805      	ldr	r0, [pc, #20]	@ (8000c28 <MX_USART2_UART_Init+0x58>)
 8000c14:	f002 fe8e 	bl	8003934 <HAL_UART_Init>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c1e:	f000 faf5 	bl	800120c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c22:	bf00      	nop
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	200000e0 	.word	0x200000e0
 8000c2c:	40004400 	.word	0x40004400

08000c30 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	@ 0x28
 8000c34:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c36:	f107 0314 	add.w	r3, r7, #20
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	605a      	str	r2, [r3, #4]
 8000c40:	609a      	str	r2, [r3, #8]
 8000c42:	60da      	str	r2, [r3, #12]
 8000c44:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c46:	4b6a      	ldr	r3, [pc, #424]	@ (8000df0 <MX_GPIO_Init+0x1c0>)
 8000c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4a:	4a69      	ldr	r2, [pc, #420]	@ (8000df0 <MX_GPIO_Init+0x1c0>)
 8000c4c:	f043 0304 	orr.w	r3, r3, #4
 8000c50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c52:	4b67      	ldr	r3, [pc, #412]	@ (8000df0 <MX_GPIO_Init+0x1c0>)
 8000c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c56:	f003 0304 	and.w	r3, r3, #4
 8000c5a:	613b      	str	r3, [r7, #16]
 8000c5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c5e:	4b64      	ldr	r3, [pc, #400]	@ (8000df0 <MX_GPIO_Init+0x1c0>)
 8000c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c62:	4a63      	ldr	r2, [pc, #396]	@ (8000df0 <MX_GPIO_Init+0x1c0>)
 8000c64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c6a:	4b61      	ldr	r3, [pc, #388]	@ (8000df0 <MX_GPIO_Init+0x1c0>)
 8000c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c72:	60fb      	str	r3, [r7, #12]
 8000c74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c76:	4b5e      	ldr	r3, [pc, #376]	@ (8000df0 <MX_GPIO_Init+0x1c0>)
 8000c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c7a:	4a5d      	ldr	r2, [pc, #372]	@ (8000df0 <MX_GPIO_Init+0x1c0>)
 8000c7c:	f043 0301 	orr.w	r3, r3, #1
 8000c80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c82:	4b5b      	ldr	r3, [pc, #364]	@ (8000df0 <MX_GPIO_Init+0x1c0>)
 8000c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c86:	f003 0301 	and.w	r3, r3, #1
 8000c8a:	60bb      	str	r3, [r7, #8]
 8000c8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8e:	4b58      	ldr	r3, [pc, #352]	@ (8000df0 <MX_GPIO_Init+0x1c0>)
 8000c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c92:	4a57      	ldr	r2, [pc, #348]	@ (8000df0 <MX_GPIO_Init+0x1c0>)
 8000c94:	f043 0302 	orr.w	r3, r3, #2
 8000c98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c9a:	4b55      	ldr	r3, [pc, #340]	@ (8000df0 <MX_GPIO_Init+0x1c0>)
 8000c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c9e:	f003 0302 	and.w	r3, r3, #2
 8000ca2:	607b      	str	r3, [r7, #4]
 8000ca4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_D1_Pin|LED_D2_Pin|LED_D3_Pin|SevenSeg_CLK_Pin
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f44f 7178 	mov.w	r1, #992	@ 0x3e0
 8000cac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cb0:	f000 ffe8 	bl	8001c84 <HAL_GPIO_WritePin>
                          |SevenSeg_DATA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SevenSeg_LATCH_Pin|LED_D4_Pin, GPIO_PIN_RESET);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	2160      	movs	r1, #96	@ 0x60
 8000cb8:	484e      	ldr	r0, [pc, #312]	@ (8000df4 <MX_GPIO_Init+0x1c4>)
 8000cba:	f000 ffe3 	bl	8001c84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000cbe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000cc4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000cc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4848      	ldr	r0, [pc, #288]	@ (8000df8 <MX_GPIO_Init+0x1c8>)
 8000cd6:	f000 fe2b 	bl	8001930 <HAL_GPIO_Init>

  /*Configure GPIO pin : LM35_IN_Pin */
  GPIO_InitStruct.Pin = LM35_IN_Pin;
 8000cda:	2302      	movs	r3, #2
 8000cdc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000cde:	230b      	movs	r3, #11
 8000ce0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LM35_IN_GPIO_Port, &GPIO_InitStruct);
 8000ce6:	f107 0314 	add.w	r3, r7, #20
 8000cea:	4619      	mov	r1, r3
 8000cec:	4842      	ldr	r0, [pc, #264]	@ (8000df8 <MX_GPIO_Init+0x1c8>)
 8000cee:	f000 fe1f 	bl	8001930 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000cf6:	230b      	movs	r3, #11
 8000cf8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfe:	f107 0314 	add.w	r3, r7, #20
 8000d02:	4619      	mov	r1, r3
 8000d04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d08:	f000 fe12 	bl	8001930 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_1_Pin Button_2_Pin */
  GPIO_InitStruct.Pin = Button_1_Pin|Button_2_Pin;
 8000d0c:	2312      	movs	r3, #18
 8000d0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d10:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000d14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d1a:	f107 0314 	add.w	r3, r7, #20
 8000d1e:	4619      	mov	r1, r3
 8000d20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d24:	f000 fe04 	bl	8001930 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D1_Pin LED_D2_Pin LED_D3_Pin */
  GPIO_InitStruct.Pin = LED_D1_Pin|LED_D2_Pin|LED_D3_Pin;
 8000d28:	23e0      	movs	r3, #224	@ 0xe0
 8000d2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000d2c:	2311      	movs	r3, #17
 8000d2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d30:	2301      	movs	r3, #1
 8000d32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d34:	2300      	movs	r3, #0
 8000d36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d38:	f107 0314 	add.w	r3, r7, #20
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d42:	f000 fdf5 	bl	8001930 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_3_Pin */
  GPIO_InitStruct.Pin = Button_3_Pin;
 8000d46:	2301      	movs	r3, #1
 8000d48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d4a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000d4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_3_GPIO_Port, &GPIO_InitStruct);
 8000d54:	f107 0314 	add.w	r3, r7, #20
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4826      	ldr	r0, [pc, #152]	@ (8000df4 <MX_GPIO_Init+0x1c4>)
 8000d5c:	f000 fde8 	bl	8001930 <HAL_GPIO_Init>

  /*Configure GPIO pins : SevenSeg_CLK_Pin SevenSeg_DATA_Pin */
  GPIO_InitStruct.Pin = SevenSeg_CLK_Pin|SevenSeg_DATA_Pin;
 8000d60:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000d64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d66:	2301      	movs	r3, #1
 8000d68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d72:	f107 0314 	add.w	r3, r7, #20
 8000d76:	4619      	mov	r1, r3
 8000d78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d7c:	f000 fdd8 	bl	8001930 <HAL_GPIO_Init>

  /*Configure GPIO pin : SevenSeg_LATCH_Pin */
  GPIO_InitStruct.Pin = SevenSeg_LATCH_Pin;
 8000d80:	2320      	movs	r3, #32
 8000d82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d84:	2301      	movs	r3, #1
 8000d86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SevenSeg_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000d90:	f107 0314 	add.w	r3, r7, #20
 8000d94:	4619      	mov	r1, r3
 8000d96:	4817      	ldr	r0, [pc, #92]	@ (8000df4 <MX_GPIO_Init+0x1c4>)
 8000d98:	f000 fdca 	bl	8001930 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_D4_Pin */
  GPIO_InitStruct.Pin = LED_D4_Pin;
 8000d9c:	2340      	movs	r3, #64	@ 0x40
 8000d9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000da0:	2311      	movs	r3, #17
 8000da2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000da4:	2301      	movs	r3, #1
 8000da6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da8:	2300      	movs	r3, #0
 8000daa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_D4_GPIO_Port, &GPIO_InitStruct);
 8000dac:	f107 0314 	add.w	r3, r7, #20
 8000db0:	4619      	mov	r1, r3
 8000db2:	4810      	ldr	r0, [pc, #64]	@ (8000df4 <MX_GPIO_Init+0x1c4>)
 8000db4:	f000 fdbc 	bl	8001930 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000db8:	2200      	movs	r2, #0
 8000dba:	2105      	movs	r1, #5
 8000dbc:	2006      	movs	r0, #6
 8000dbe:	f000 fd8d 	bl	80018dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000dc2:	2006      	movs	r0, #6
 8000dc4:	f000 fda6 	bl	8001914 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000dc8:	2200      	movs	r2, #0
 8000dca:	2105      	movs	r1, #5
 8000dcc:	2007      	movs	r0, #7
 8000dce:	f000 fd85 	bl	80018dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000dd2:	2007      	movs	r0, #7
 8000dd4:	f000 fd9e 	bl	8001914 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	2105      	movs	r1, #5
 8000ddc:	200a      	movs	r0, #10
 8000dde:	f000 fd7d 	bl	80018dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000de2:	200a      	movs	r0, #10
 8000de4:	f000 fd96 	bl	8001914 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000de8:	bf00      	nop
 8000dea:	3728      	adds	r7, #40	@ 0x28
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	40021000 	.word	0x40021000
 8000df4:	48000400 	.word	0x48000400
 8000df8:	48000800 	.word	0x48000800

08000dfc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af02      	add	r7, sp, #8
 8000e02:	4603      	mov	r3, r0
 8000e04:	80fb      	strh	r3, [r7, #6]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000e06:	2300      	movs	r3, #0
 8000e08:	60fb      	str	r3, [r7, #12]

    switch (GPIO_Pin)
 8000e0a:	88fb      	ldrh	r3, [r7, #6]
 8000e0c:	2b10      	cmp	r3, #16
 8000e0e:	d010      	beq.n	8000e32 <HAL_GPIO_EXTI_Callback+0x36>
 8000e10:	2b10      	cmp	r3, #16
 8000e12:	dc24      	bgt.n	8000e5e <HAL_GPIO_EXTI_Callback+0x62>
 8000e14:	2b01      	cmp	r3, #1
 8000e16:	d017      	beq.n	8000e48 <HAL_GPIO_EXTI_Callback+0x4c>
 8000e18:	2b02      	cmp	r3, #2
 8000e1a:	d120      	bne.n	8000e5e <HAL_GPIO_EXTI_Callback+0x62>
    {
    case Button_1_Pin:
        xTaskNotifyFromISR(DebounceTaskHandle, B1, eSetBits,
 8000e1c:	4b17      	ldr	r3, [pc, #92]	@ (8000e7c <HAL_GPIO_EXTI_Callback+0x80>)
 8000e1e:	6818      	ldr	r0, [r3, #0]
 8000e20:	f107 030c 	add.w	r3, r7, #12
 8000e24:	9300      	str	r3, [sp, #0]
 8000e26:	2300      	movs	r3, #0
 8000e28:	2201      	movs	r2, #1
 8000e2a:	2101      	movs	r1, #1
 8000e2c:	f006 f9ca 	bl	80071c4 <xTaskGenericNotifyFromISR>
                           &xHigherPriorityTaskWoken);
        break;
 8000e30:	e015      	b.n	8000e5e <HAL_GPIO_EXTI_Callback+0x62>

    case Button_2_Pin:
        xTaskNotifyFromISR(DebounceTaskHandle, B2, eSetBits,
 8000e32:	4b12      	ldr	r3, [pc, #72]	@ (8000e7c <HAL_GPIO_EXTI_Callback+0x80>)
 8000e34:	6818      	ldr	r0, [r3, #0]
 8000e36:	f107 030c 	add.w	r3, r7, #12
 8000e3a:	9300      	str	r3, [sp, #0]
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	2201      	movs	r2, #1
 8000e40:	2102      	movs	r1, #2
 8000e42:	f006 f9bf 	bl	80071c4 <xTaskGenericNotifyFromISR>
                           &xHigherPriorityTaskWoken);
        break;
 8000e46:	e00a      	b.n	8000e5e <HAL_GPIO_EXTI_Callback+0x62>

    case Button_3_Pin:
        xTaskNotifyFromISR(DebounceTaskHandle, B3, eSetBits,
 8000e48:	4b0c      	ldr	r3, [pc, #48]	@ (8000e7c <HAL_GPIO_EXTI_Callback+0x80>)
 8000e4a:	6818      	ldr	r0, [r3, #0]
 8000e4c:	f107 030c 	add.w	r3, r7, #12
 8000e50:	9300      	str	r3, [sp, #0]
 8000e52:	2300      	movs	r3, #0
 8000e54:	2201      	movs	r2, #1
 8000e56:	2104      	movs	r1, #4
 8000e58:	f006 f9b4 	bl	80071c4 <xTaskGenericNotifyFromISR>
                           &xHigherPriorityTaskWoken);
        break;
 8000e5c:	bf00      	nop
    }

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d007      	beq.n	8000e74 <HAL_GPIO_EXTI_Callback+0x78>
 8000e64:	4b06      	ldr	r3, [pc, #24]	@ (8000e80 <HAL_GPIO_EXTI_Callback+0x84>)
 8000e66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	f3bf 8f4f 	dsb	sy
 8000e70:	f3bf 8f6f 	isb	sy
}
 8000e74:	bf00      	nop
 8000e76:	3710      	adds	r7, #16
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	20000184 	.word	0x20000184
 8000e80:	e000ed04 	.word	0xe000ed04

08000e84 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000e8c:	1d39      	adds	r1, r7, #4
 8000e8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e92:	2201      	movs	r2, #1
 8000e94:	4803      	ldr	r0, [pc, #12]	@ (8000ea4 <__io_putchar+0x20>)
 8000e96:	f002 fd9b 	bl	80039d0 <HAL_UART_Transmit>

  return ch;
 8000e9a:	687b      	ldr	r3, [r7, #4]
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3708      	adds	r7, #8
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	200000e0 	.word	0x200000e0

08000ea8 <random_wait>:


int random_wait(int min)
	{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
	/* Return a random number between 200 - 300
	 * Meant to be mS for the count up or count down in the protected
	 * mutex demonstration routines
	 */
	int rand_millisec = min + (rand() % 99);
 8000eb0:	f007 fb4a 	bl	8008548 <rand>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee0 <random_wait+0x38>)
 8000eb8:	fb83 1302 	smull	r1, r3, r3, r2
 8000ebc:	4413      	add	r3, r2
 8000ebe:	1199      	asrs	r1, r3, #6
 8000ec0:	17d3      	asrs	r3, r2, #31
 8000ec2:	1ac9      	subs	r1, r1, r3
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	440b      	add	r3, r1
 8000eca:	0159      	lsls	r1, r3, #5
 8000ecc:	440b      	add	r3, r1
 8000ece:	1ad1      	subs	r1, r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	440b      	add	r3, r1
 8000ed4:	60fb      	str	r3, [r7, #12]
	return rand_millisec;
 8000ed6:	68fb      	ldr	r3, [r7, #12]

	}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3710      	adds	r7, #16
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	a57eb503 	.word	0xa57eb503

08000ee4 <Default_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Default_Task */
void Default_Task(void *argument)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000eec:	2001      	movs	r0, #1
 8000eee:	f003 fbed 	bl	80046cc <osDelay>
 8000ef2:	e7fb      	b.n	8000eec <Default_Task+0x8>

08000ef4 <NotifyToggleTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_NotifyToggleTask */
void NotifyToggleTask(void *argument)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NotifyToggleTask */
  /* Infinite loop */
 // unsigned int *p = 0;
 uint32_t *p = 0 ;
 8000efc:	2300      	movs	r3, #0
 8000efe:	60fb      	str	r3, [r7, #12]
  for(;;)
  {
	xTaskNotifyWait( 0,  0, p, osWaitForever);
 8000f00:	f04f 33ff 	mov.w	r3, #4294967295
 8000f04:	68fa      	ldr	r2, [r7, #12]
 8000f06:	2100      	movs	r1, #0
 8000f08:	2000      	movs	r0, #0
 8000f0a:	f006 f8fb 	bl	8007104 <xTaskNotifyWait>
	HAL_GPIO_TogglePin(LED_D2_GPIO_Port , LED_D2_Pin);
 8000f0e:	2140      	movs	r1, #64	@ 0x40
 8000f10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f14:	f000 fece 	bl	8001cb4 <HAL_GPIO_TogglePin>
    osDelay(20);
 8000f18:	2014      	movs	r0, #20
 8000f1a:	f003 fbd7 	bl	80046cc <osDelay>
	xTaskNotifyWait( 0,  0, p, osWaitForever);
 8000f1e:	bf00      	nop
 8000f20:	e7ee      	b.n	8000f00 <NotifyToggleTask+0xc>
	...

08000f24 <SW_Timer_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_SW_Timer_Task */
void SW_Timer_Task(void *argument)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SW_Timer_Task */
  /* Infinite loop */
  for(;;)
  {
	osSemaphoreAcquire(Button_2_SemaphoreHandle,osWaitForever);
 8000f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000f6c <SW_Timer_Task+0x48>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f04f 31ff 	mov.w	r1, #4294967295
 8000f34:	4618      	mov	r0, r3
 8000f36:	f003 fe8d 	bl	8004c54 <osSemaphoreAcquire>
	  // A button push starts or stops the SW Timer
	  // Button push is indicated by the semaphore
	if (osTimerIsRunning(SW_Timer_7SegHandle))
 8000f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f70 <SW_Timer_Task+0x4c>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f003 fcd5 	bl	80048ee <osTimerIsRunning>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d005      	beq.n	8000f56 <SW_Timer_Task+0x32>
		osTimerStop(SW_Timer_7SegHandle );
 8000f4a:	4b09      	ldr	r3, [pc, #36]	@ (8000f70 <SW_Timer_Task+0x4c>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f003 fc96 	bl	8004880 <osTimerStop>
 8000f54:	e006      	b.n	8000f64 <SW_Timer_Task+0x40>
	else
		osTimerStart(SW_Timer_7SegHandle , 1000);
 8000f56:	4b06      	ldr	r3, [pc, #24]	@ (8000f70 <SW_Timer_Task+0x4c>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f003 fc60 	bl	8004824 <osTimerStart>
    osDelay(1);
 8000f64:	2001      	movs	r0, #1
 8000f66:	f003 fbb1 	bl	80046cc <osDelay>
	osSemaphoreAcquire(Button_2_SemaphoreHandle,osWaitForever);
 8000f6a:	e7df      	b.n	8000f2c <SW_Timer_Task+0x8>
 8000f6c:	200001a4 	.word	0x200001a4
 8000f70:	20000194 	.word	0x20000194

08000f74 <Mutex_CountUpTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Mutex_CountUpTask */
void Mutex_CountUpTask(void *argument)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Mutex_CountUpTask */
  /* Infinite loop */
  for(;;)
  {
	  osMutexWait(UpDownMutexHandle,osWaitForever);
 8000f7c:	4b11      	ldr	r3, [pc, #68]	@ (8000fc4 <Mutex_CountUpTask+0x50>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f04f 31ff 	mov.w	r1, #4294967295
 8000f84:	4618      	mov	r0, r3
 8000f86:	f003 fd54 	bl	8004a32 <osMutexAcquire>
	  // Once we have it, we can start counting Up
	  // THe count up will be some random between 200 - 300 mS

	if (mutex_protected_count<99)
 8000f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc8 <Mutex_CountUpTask+0x54>)
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	2b62      	cmp	r3, #98	@ 0x62
 8000f90:	d806      	bhi.n	8000fa0 <Mutex_CountUpTask+0x2c>
		mutex_protected_count++;
 8000f92:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc8 <Mutex_CountUpTask+0x54>)
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	3301      	adds	r3, #1
 8000f98:	b2da      	uxtb	r2, r3
 8000f9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc8 <Mutex_CountUpTask+0x54>)
 8000f9c:	701a      	strb	r2, [r3, #0]
 8000f9e:	e002      	b.n	8000fa6 <Mutex_CountUpTask+0x32>
	else
		mutex_protected_count=0;
 8000fa0:	4b09      	ldr	r3, [pc, #36]	@ (8000fc8 <Mutex_CountUpTask+0x54>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	701a      	strb	r2, [r3, #0]
	// Done writing, so give back the mutex
	osMutexRelease(UpDownMutexHandle);
 8000fa6:	4b07      	ldr	r3, [pc, #28]	@ (8000fc4 <Mutex_CountUpTask+0x50>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4618      	mov	r0, r3
 8000fac:	f003 fd8c 	bl	8004ac8 <osMutexRelease>
    osDelay(random_wait(300));
 8000fb0:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000fb4:	f7ff ff78 	bl	8000ea8 <random_wait>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f003 fb86 	bl	80046cc <osDelay>
	  osMutexWait(UpDownMutexHandle,osWaitForever);
 8000fc0:	e7dc      	b.n	8000f7c <Mutex_CountUpTask+0x8>
 8000fc2:	bf00      	nop
 8000fc4:	20000198 	.word	0x20000198
 8000fc8:	20000001 	.word	0x20000001

08000fcc <Mutex_CountDownTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Mutex_CountDownTask */
void Mutex_CountDownTask(void *argument)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Mutex_CountDownTask */
  /* Infinite loop */
  for(;;)
  {
	  osMutexWait(UpDownMutexHandle,osWaitForever);
 8000fd4:	4b10      	ldr	r3, [pc, #64]	@ (8001018 <Mutex_CountDownTask+0x4c>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f003 fd28 	bl	8004a32 <osMutexAcquire>
	  if (mutex_protected_count<1)
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800101c <Mutex_CountDownTask+0x50>)
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d103      	bne.n	8000ff2 <Mutex_CountDownTask+0x26>
	  		mutex_protected_count=99;
 8000fea:	4b0c      	ldr	r3, [pc, #48]	@ (800101c <Mutex_CountDownTask+0x50>)
 8000fec:	2263      	movs	r2, #99	@ 0x63
 8000fee:	701a      	strb	r2, [r3, #0]
 8000ff0:	e005      	b.n	8000ffe <Mutex_CountDownTask+0x32>
	  	else
	  		mutex_protected_count--;
 8000ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800101c <Mutex_CountDownTask+0x50>)
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	3b01      	subs	r3, #1
 8000ff8:	b2da      	uxtb	r2, r3
 8000ffa:	4b08      	ldr	r3, [pc, #32]	@ (800101c <Mutex_CountDownTask+0x50>)
 8000ffc:	701a      	strb	r2, [r3, #0]
	  	// Done writing, so give back the mutex
		osMutexRelease(UpDownMutexHandle);
 8000ffe:	4b06      	ldr	r3, [pc, #24]	@ (8001018 <Mutex_CountDownTask+0x4c>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4618      	mov	r0, r3
 8001004:	f003 fd60 	bl	8004ac8 <osMutexRelease>
		osDelay(random_wait(200));
 8001008:	20c8      	movs	r0, #200	@ 0xc8
 800100a:	f7ff ff4d 	bl	8000ea8 <random_wait>
 800100e:	4603      	mov	r3, r0
 8001010:	4618      	mov	r0, r3
 8001012:	f003 fb5b 	bl	80046cc <osDelay>
	  osMutexWait(UpDownMutexHandle,osWaitForever);
 8001016:	e7dd      	b.n	8000fd4 <Mutex_CountDownTask+0x8>
 8001018:	20000198 	.word	0x20000198
 800101c:	20000001 	.word	0x20000001

08001020 <UpdateGlobDisplayProcess>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UpdateGlobDisplayProcess */
void UpdateGlobDisplayProcess(void *argument)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
   * This just puts the value of the GlobalVariable on the
   * right-most two-digits of the 7Seg Display */

  for(;;)
	  {
	  MultiFunctionShield_Display_Two_Digits(mutex_protected_count);
 8001028:	4b05      	ldr	r3, [pc, #20]	@ (8001040 <UpdateGlobDisplayProcess+0x20>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	b25b      	sxtb	r3, r3
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff fb5a 	bl	80006e8 <MultiFunctionShield_Display_Two_Digits>
	  osDelay(150);	// The competing process to inc/dec are 200 - 300mS
 8001034:	2096      	movs	r0, #150	@ 0x96
 8001036:	f003 fb49 	bl	80046cc <osDelay>
	  MultiFunctionShield_Display_Two_Digits(mutex_protected_count);
 800103a:	bf00      	nop
 800103c:	e7f4      	b.n	8001028 <UpdateGlobDisplayProcess+0x8>
 800103e:	bf00      	nop
 8001040:	20000001 	.word	0x20000001

08001044 <ResetGlobalTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ResetGlobalTask */
void ResetGlobalTask(void *argument)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
		{
		/* Pressing Button 3 sets us to ask for
		 * the MUTEX protecting the global variable
		 * When we get it, we can reset the global to the middle
		 */
		osSemaphoreAcquire(Button_3_SemaphoreHandle,osWaitForever);
 800104c:	4b0f      	ldr	r3, [pc, #60]	@ (800108c <ResetGlobalTask+0x48>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f04f 31ff 	mov.w	r1, #4294967295
 8001054:	4618      	mov	r0, r3
 8001056:	f003 fdfd 	bl	8004c54 <osSemaphoreAcquire>
		// Now we have the semaphore because the button was pressed
		osMutexWait(UpDownMutexHandle,osWaitForever);
 800105a:	4b0d      	ldr	r3, [pc, #52]	@ (8001090 <ResetGlobalTask+0x4c>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f04f 31ff 	mov.w	r1, #4294967295
 8001062:	4618      	mov	r0, r3
 8001064:	f003 fce5 	bl	8004a32 <osMutexAcquire>
		mutex_protected_count = Protected_Count_Initial_Value ;
 8001068:	4b0a      	ldr	r3, [pc, #40]	@ (8001094 <ResetGlobalTask+0x50>)
 800106a:	2232      	movs	r2, #50	@ 0x32
 800106c:	701a      	strb	r2, [r3, #0]
		osDelay(5000);	// Wait for 5 seconds before making the resource available again
 800106e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001072:	f003 fb2b 	bl	80046cc <osDelay>
		osMutexRelease(UpDownMutexHandle);
 8001076:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <ResetGlobalTask+0x4c>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4618      	mov	r0, r3
 800107c:	f003 fd24 	bl	8004ac8 <osMutexRelease>
		osDelay(1);
 8001080:	2001      	movs	r0, #1
 8001082:	f003 fb23 	bl	80046cc <osDelay>
		osSemaphoreAcquire(Button_3_SemaphoreHandle,osWaitForever);
 8001086:	bf00      	nop
 8001088:	e7e0      	b.n	800104c <ResetGlobalTask+0x8>
 800108a:	bf00      	nop
 800108c:	200001a8 	.word	0x200001a8
 8001090:	20000198 	.word	0x20000198
 8001094:	20000001 	.word	0x20000001

08001098 <StartDebounce>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDebounce */
void StartDebounce(void *argument)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
		 * the debounce done in a thread-safe way -- not holding up the ISR.
		 * Arguments are:  bits_to_clear_entry, bits_to_clear_exit
		 * So clear all but the top (0xfffffff8) going in, then the bottom 3 (0x7) going out
		 *
		 * */
		 xTaskNotifyWait( 0xfffffff8, 0x7, &buttons_in, portMAX_DELAY);
 80010a0:	f107 020c 	add.w	r2, r7, #12
 80010a4:	f04f 33ff 	mov.w	r3, #4294967295
 80010a8:	2107      	movs	r1, #7
 80010aa:	f06f 0007 	mvn.w	r0, #7
 80010ae:	f006 f829 	bl	8007104 <xTaskNotifyWait>
	     osDelay(30);
 80010b2:	201e      	movs	r0, #30
 80010b4:	f003 fb0a 	bl	80046cc <osDelay>
	     if (buttons_in & B1) { osSemaphoreRelease(Button_1_SemaphoreHandle); }
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	f003 0301 	and.w	r3, r3, #1
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d004      	beq.n	80010cc <StartDebounce+0x34>
 80010c2:	4b0d      	ldr	r3, [pc, #52]	@ (80010f8 <StartDebounce+0x60>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4618      	mov	r0, r3
 80010c8:	f003 fe16 	bl	8004cf8 <osSemaphoreRelease>
	     if (buttons_in & B2) { osSemaphoreRelease(Button_2_SemaphoreHandle); }
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d004      	beq.n	80010e0 <StartDebounce+0x48>
 80010d6:	4b09      	ldr	r3, [pc, #36]	@ (80010fc <StartDebounce+0x64>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4618      	mov	r0, r3
 80010dc:	f003 fe0c 	bl	8004cf8 <osSemaphoreRelease>
	     if (buttons_in & B3) { osSemaphoreRelease(Button_3_SemaphoreHandle); }
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f003 0304 	and.w	r3, r3, #4
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d0da      	beq.n	80010a0 <StartDebounce+0x8>
 80010ea:	4b05      	ldr	r3, [pc, #20]	@ (8001100 <StartDebounce+0x68>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4618      	mov	r0, r3
 80010f0:	f003 fe02 	bl	8004cf8 <osSemaphoreRelease>
		 xTaskNotifyWait( 0xfffffff8, 0x7, &buttons_in, portMAX_DELAY);
 80010f4:	e7d4      	b.n	80010a0 <StartDebounce+0x8>
 80010f6:	bf00      	nop
 80010f8:	200001a0 	.word	0x200001a0
 80010fc:	200001a4 	.word	0x200001a4
 8001100:	200001a8 	.word	0x200001a8

08001104 <Turn_LED_D1_On>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Turn_LED_D1_On */
void Turn_LED_D1_On(void *argument)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Turn_LED_D1_On */
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(Button_1_SemaphoreHandle, osWaitForever);
 800110c:	4b06      	ldr	r3, [pc, #24]	@ (8001128 <Turn_LED_D1_On+0x24>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f04f 31ff 	mov.w	r1, #4294967295
 8001114:	4618      	mov	r0, r3
 8001116:	f003 fd9d 	bl	8004c54 <osSemaphoreAcquire>

	  // Toggle LED D4
	  HAL_GPIO_TogglePin(LED_D4_GPIO_Port, LED_D4_Pin);
 800111a:	2140      	movs	r1, #64	@ 0x40
 800111c:	4803      	ldr	r0, [pc, #12]	@ (800112c <Turn_LED_D1_On+0x28>)
 800111e:	f000 fdc9 	bl	8001cb4 <HAL_GPIO_TogglePin>
	  osSemaphoreAcquire(Button_1_SemaphoreHandle, osWaitForever);
 8001122:	bf00      	nop
 8001124:	e7f2      	b.n	800110c <Turn_LED_D1_On+0x8>
 8001126:	bf00      	nop
 8001128:	200001a0 	.word	0x200001a0
 800112c:	48000400 	.word	0x48000400

08001130 <Semaphore_Toggle_D3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Semaphore_Toggle_D3 */
void Semaphore_Toggle_D3(void *argument)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Semaphore_Toggle_D3 */
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreAcquire(Button_1_SemaphoreHandle, osWaitForever);
 8001138:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <Semaphore_Toggle_D3+0x24>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f04f 31ff 	mov.w	r1, #4294967295
 8001140:	4618      	mov	r0, r3
 8001142:	f003 fd87 	bl	8004c54 <osSemaphoreAcquire>

	  // Toggle LED D4
	  HAL_GPIO_TogglePin(LED_D3_GPIO_Port, LED_D3_Pin);
 8001146:	2180      	movs	r1, #128	@ 0x80
 8001148:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800114c:	f000 fdb2 	bl	8001cb4 <HAL_GPIO_TogglePin>
	  osSemaphoreAcquire(Button_1_SemaphoreHandle, osWaitForever);
 8001150:	bf00      	nop
 8001152:	e7f1      	b.n	8001138 <Semaphore_Toggle_D3+0x8>
 8001154:	200001a0 	.word	0x200001a0

08001158 <Mutex_Add_Dash>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Mutex_Add_Dash */
void Mutex_Add_Dash(void *argument)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  for(;;)
  {
	  /* This doesn't change the value, it just clears the display  */
	  /* If asked to display a negative number, the function displays a "--"
	  */
	  osMutexWait(UpDownMutexHandle,100000);
 8001160:	4b0b      	ldr	r3, [pc, #44]	@ (8001190 <Mutex_Add_Dash+0x38>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	490b      	ldr	r1, [pc, #44]	@ (8001194 <Mutex_Add_Dash+0x3c>)
 8001166:	4618      	mov	r0, r3
 8001168:	f003 fc63 	bl	8004a32 <osMutexAcquire>
	  MultiFunctionShield_Display_Two_Digits(-1);
 800116c:	f04f 30ff 	mov.w	r0, #4294967295
 8001170:	f7ff faba 	bl	80006e8 <MultiFunctionShield_Display_Two_Digits>
	  osDelay(200);
 8001174:	20c8      	movs	r0, #200	@ 0xc8
 8001176:	f003 faa9 	bl	80046cc <osDelay>
	  osMutexRelease(UpDownMutexHandle);
 800117a:	4b05      	ldr	r3, [pc, #20]	@ (8001190 <Mutex_Add_Dash+0x38>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4618      	mov	r0, r3
 8001180:	f003 fca2 	bl	8004ac8 <osMutexRelease>
	  osDelay(2);
 8001184:	2002      	movs	r0, #2
 8001186:	f003 faa1 	bl	80046cc <osDelay>
	  osMutexWait(UpDownMutexHandle,100000);
 800118a:	bf00      	nop
 800118c:	e7e8      	b.n	8001160 <Mutex_Add_Dash+0x8>
 800118e:	bf00      	nop
 8001190:	20000198 	.word	0x20000198
 8001194:	000186a0 	.word	0x000186a0

08001198 <SW_Timer_Countdown>:
  /* USER CODE END Mutex_Add_Dash */
}

/* SW_Timer_Countdown function */
void SW_Timer_Countdown(void *argument)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	/*
	 * When the timer expires, decrement the Count and Display it
	 * on the 7-Seg Upper
	 */

	if (countdown_display == 0) countdown_display = 9;
 80011a0:	4b0c      	ldr	r3, [pc, #48]	@ (80011d4 <SW_Timer_Countdown+0x3c>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d103      	bne.n	80011b0 <SW_Timer_Countdown+0x18>
 80011a8:	4b0a      	ldr	r3, [pc, #40]	@ (80011d4 <SW_Timer_Countdown+0x3c>)
 80011aa:	2209      	movs	r2, #9
 80011ac:	701a      	strb	r2, [r3, #0]
 80011ae:	e005      	b.n	80011bc <SW_Timer_Countdown+0x24>
		else countdown_display--;
 80011b0:	4b08      	ldr	r3, [pc, #32]	@ (80011d4 <SW_Timer_Countdown+0x3c>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	3b01      	subs	r3, #1
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <SW_Timer_Countdown+0x3c>)
 80011ba:	701a      	strb	r2, [r3, #0]

	MultiFunctionShield_Single_Digit_Display(4, countdown_display);   //put it on the left
 80011bc:	4b05      	ldr	r3, [pc, #20]	@ (80011d4 <SW_Timer_Countdown+0x3c>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	b25b      	sxtb	r3, r3
 80011c2:	4619      	mov	r1, r3
 80011c4:	2004      	movs	r0, #4
 80011c6:	f7ff fa37 	bl	8000638 <MultiFunctionShield_Single_Digit_Display>
	// MultiFunctionShield_Single_Digit_Display(2, -1);//blank the bottom two

  /* USER CODE END SW_Timer_Countdown */
}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000000 	.word	0x20000000

080011d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a07      	ldr	r2, [pc, #28]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d101      	bne.n	80011ee <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80011ea:	f000 fa9f 	bl	800172c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim == &htim17 )
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a05      	ldr	r2, [pc, #20]	@ (8001208 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d101      	bne.n	80011fa <HAL_TIM_PeriodElapsedCallback+0x22>
  {
	  MultiFunctionShield__ISRFunc();
 80011f6:	f7ff fb2f 	bl	8000858 <MultiFunctionShield__ISRFunc>
  }

  /* USER CODE END Callback 1 */
}
 80011fa:	bf00      	nop
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40000400 	.word	0x40000400
 8001208:	20000094 	.word	0x20000094

0800120c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001210:	b672      	cpsid	i
}
 8001212:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001214:	bf00      	nop
 8001216:	e7fd      	b.n	8001214 <Error_Handler+0x8>

08001218 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800121e:	4b11      	ldr	r3, [pc, #68]	@ (8001264 <HAL_MspInit+0x4c>)
 8001220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001222:	4a10      	ldr	r2, [pc, #64]	@ (8001264 <HAL_MspInit+0x4c>)
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	6613      	str	r3, [r2, #96]	@ 0x60
 800122a:	4b0e      	ldr	r3, [pc, #56]	@ (8001264 <HAL_MspInit+0x4c>)
 800122c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800122e:	f003 0301 	and.w	r3, r3, #1
 8001232:	607b      	str	r3, [r7, #4]
 8001234:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001236:	4b0b      	ldr	r3, [pc, #44]	@ (8001264 <HAL_MspInit+0x4c>)
 8001238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800123a:	4a0a      	ldr	r2, [pc, #40]	@ (8001264 <HAL_MspInit+0x4c>)
 800123c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001240:	6593      	str	r3, [r2, #88]	@ 0x58
 8001242:	4b08      	ldr	r3, [pc, #32]	@ (8001264 <HAL_MspInit+0x4c>)
 8001244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800124a:	603b      	str	r3, [r7, #0]
 800124c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800124e:	2200      	movs	r2, #0
 8001250:	210f      	movs	r1, #15
 8001252:	f06f 0001 	mvn.w	r0, #1
 8001256:	f000 fb41 	bl	80018dc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800125a:	bf00      	nop
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40021000 	.word	0x40021000

08001268 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a0d      	ldr	r2, [pc, #52]	@ (80012ac <HAL_TIM_Base_MspInit+0x44>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d113      	bne.n	80012a2 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 800127a:	4b0d      	ldr	r3, [pc, #52]	@ (80012b0 <HAL_TIM_Base_MspInit+0x48>)
 800127c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800127e:	4a0c      	ldr	r2, [pc, #48]	@ (80012b0 <HAL_TIM_Base_MspInit+0x48>)
 8001280:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001284:	6613      	str	r3, [r2, #96]	@ 0x60
 8001286:	4b0a      	ldr	r3, [pc, #40]	@ (80012b0 <HAL_TIM_Base_MspInit+0x48>)
 8001288:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800128a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800128e:	60fb      	str	r3, [r7, #12]
 8001290:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2105      	movs	r1, #5
 8001296:	201a      	movs	r0, #26
 8001298:	f000 fb20 	bl	80018dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 800129c:	201a      	movs	r0, #26
 800129e:	f000 fb39 	bl	8001914 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 80012a2:	bf00      	nop
 80012a4:	3710      	adds	r7, #16
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40014800 	.word	0x40014800
 80012b0:	40021000 	.word	0x40021000

080012b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b0ac      	sub	sp, #176	@ 0xb0
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012bc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]
 80012c8:	60da      	str	r2, [r3, #12]
 80012ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	2288      	movs	r2, #136	@ 0x88
 80012d2:	2100      	movs	r1, #0
 80012d4:	4618      	mov	r0, r3
 80012d6:	f007 fa8c 	bl	80087f2 <memset>
  if(huart->Instance==USART2)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a21      	ldr	r2, [pc, #132]	@ (8001364 <HAL_UART_MspInit+0xb0>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d13b      	bne.n	800135c <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80012e4:	2302      	movs	r3, #2
 80012e6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80012e8:	2300      	movs	r3, #0
 80012ea:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012ec:	f107 0314 	add.w	r3, r7, #20
 80012f0:	4618      	mov	r0, r3
 80012f2:	f001 fba7 	bl	8002a44 <HAL_RCCEx_PeriphCLKConfig>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80012fc:	f7ff ff86 	bl	800120c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001300:	4b19      	ldr	r3, [pc, #100]	@ (8001368 <HAL_UART_MspInit+0xb4>)
 8001302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001304:	4a18      	ldr	r2, [pc, #96]	@ (8001368 <HAL_UART_MspInit+0xb4>)
 8001306:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800130a:	6593      	str	r3, [r2, #88]	@ 0x58
 800130c:	4b16      	ldr	r3, [pc, #88]	@ (8001368 <HAL_UART_MspInit+0xb4>)
 800130e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001310:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001314:	613b      	str	r3, [r7, #16]
 8001316:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001318:	4b13      	ldr	r3, [pc, #76]	@ (8001368 <HAL_UART_MspInit+0xb4>)
 800131a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131c:	4a12      	ldr	r2, [pc, #72]	@ (8001368 <HAL_UART_MspInit+0xb4>)
 800131e:	f043 0301 	orr.w	r3, r3, #1
 8001322:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001324:	4b10      	ldr	r3, [pc, #64]	@ (8001368 <HAL_UART_MspInit+0xb4>)
 8001326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001328:	f003 0301 	and.w	r3, r3, #1
 800132c:	60fb      	str	r3, [r7, #12]
 800132e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001330:	230c      	movs	r3, #12
 8001332:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001336:	2302      	movs	r3, #2
 8001338:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133c:	2300      	movs	r3, #0
 800133e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001342:	2303      	movs	r3, #3
 8001344:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001348:	2307      	movs	r3, #7
 800134a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800134e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001352:	4619      	mov	r1, r3
 8001354:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001358:	f000 faea 	bl	8001930 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800135c:	bf00      	nop
 800135e:	37b0      	adds	r7, #176	@ 0xb0
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40004400 	.word	0x40004400
 8001368:	40021000 	.word	0x40021000

0800136c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b08e      	sub	sp, #56	@ 0x38
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001374:	2300      	movs	r3, #0
 8001376:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 800137a:	4b34      	ldr	r3, [pc, #208]	@ (800144c <HAL_InitTick+0xe0>)
 800137c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800137e:	4a33      	ldr	r2, [pc, #204]	@ (800144c <HAL_InitTick+0xe0>)
 8001380:	f043 0302 	orr.w	r3, r3, #2
 8001384:	6593      	str	r3, [r2, #88]	@ 0x58
 8001386:	4b31      	ldr	r3, [pc, #196]	@ (800144c <HAL_InitTick+0xe0>)
 8001388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800138a:	f003 0302 	and.w	r3, r3, #2
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001392:	f107 0210 	add.w	r2, r7, #16
 8001396:	f107 0314 	add.w	r3, r7, #20
 800139a:	4611      	mov	r1, r2
 800139c:	4618      	mov	r0, r3
 800139e:	f001 fabf 	bl	8002920 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80013a2:	6a3b      	ldr	r3, [r7, #32]
 80013a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM3 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d103      	bne.n	80013b4 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013ac:	f001 fa8c 	bl	80028c8 <HAL_RCC_GetPCLK1Freq>
 80013b0:	6378      	str	r0, [r7, #52]	@ 0x34
 80013b2:	e004      	b.n	80013be <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80013b4:	f001 fa88 	bl	80028c8 <HAL_RCC_GetPCLK1Freq>
 80013b8:	4603      	mov	r3, r0
 80013ba:	005b      	lsls	r3, r3, #1
 80013bc:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013c0:	4a23      	ldr	r2, [pc, #140]	@ (8001450 <HAL_InitTick+0xe4>)
 80013c2:	fba2 2303 	umull	r2, r3, r2, r3
 80013c6:	0c9b      	lsrs	r3, r3, #18
 80013c8:	3b01      	subs	r3, #1
 80013ca:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 80013cc:	4b21      	ldr	r3, [pc, #132]	@ (8001454 <HAL_InitTick+0xe8>)
 80013ce:	4a22      	ldr	r2, [pc, #136]	@ (8001458 <HAL_InitTick+0xec>)
 80013d0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 80013d2:	4b20      	ldr	r3, [pc, #128]	@ (8001454 <HAL_InitTick+0xe8>)
 80013d4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80013d8:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 80013da:	4a1e      	ldr	r2, [pc, #120]	@ (8001454 <HAL_InitTick+0xe8>)
 80013dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013de:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 80013e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001454 <HAL_InitTick+0xe8>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001454 <HAL_InitTick+0xe8>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	609a      	str	r2, [r3, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ec:	4b19      	ldr	r3, [pc, #100]	@ (8001454 <HAL_InitTick+0xe8>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim3);
 80013f2:	4818      	ldr	r0, [pc, #96]	@ (8001454 <HAL_InitTick+0xe8>)
 80013f4:	f001 ffe2 	bl	80033bc <HAL_TIM_Base_Init>
 80013f8:	4603      	mov	r3, r0
 80013fa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80013fe:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001402:	2b00      	cmp	r3, #0
 8001404:	d11b      	bne.n	800143e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8001406:	4813      	ldr	r0, [pc, #76]	@ (8001454 <HAL_InitTick+0xe8>)
 8001408:	f002 f830 	bl	800346c <HAL_TIM_Base_Start_IT>
 800140c:	4603      	mov	r3, r0
 800140e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001412:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001416:	2b00      	cmp	r3, #0
 8001418:	d111      	bne.n	800143e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800141a:	201d      	movs	r0, #29
 800141c:	f000 fa7a 	bl	8001914 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2b0f      	cmp	r3, #15
 8001424:	d808      	bhi.n	8001438 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8001426:	2200      	movs	r2, #0
 8001428:	6879      	ldr	r1, [r7, #4]
 800142a:	201d      	movs	r0, #29
 800142c:	f000 fa56 	bl	80018dc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001430:	4a0a      	ldr	r2, [pc, #40]	@ (800145c <HAL_InitTick+0xf0>)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6013      	str	r3, [r2, #0]
 8001436:	e002      	b.n	800143e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800143e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001442:	4618      	mov	r0, r3
 8001444:	3738      	adds	r7, #56	@ 0x38
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	40021000 	.word	0x40021000
 8001450:	431bde83 	.word	0x431bde83
 8001454:	200001b0 	.word	0x200001b0
 8001458:	40000400 	.word	0x40000400
 800145c:	20000008 	.word	0x20000008

08001460 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001464:	bf00      	nop
 8001466:	e7fd      	b.n	8001464 <NMI_Handler+0x4>

08001468 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800146c:	bf00      	nop
 800146e:	e7fd      	b.n	800146c <HardFault_Handler+0x4>

08001470 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001474:	bf00      	nop
 8001476:	e7fd      	b.n	8001474 <MemManage_Handler+0x4>

08001478 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800147c:	bf00      	nop
 800147e:	e7fd      	b.n	800147c <BusFault_Handler+0x4>

08001480 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001484:	bf00      	nop
 8001486:	e7fd      	b.n	8001484 <UsageFault_Handler+0x4>

08001488 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_3_Pin);
 800149a:	2001      	movs	r0, #1
 800149c:	f000 fc24 	bl	8001ce8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80014a0:	bf00      	nop
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_1_Pin);
 80014a8:	2002      	movs	r0, #2
 80014aa:	f000 fc1d 	bl	8001ce8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80014b2:	b580      	push	{r7, lr}
 80014b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_2_Pin);
 80014b6:	2010      	movs	r0, #16
 80014b8:	f000 fc16 	bl	8001ce8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}

080014c0 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80014c4:	4802      	ldr	r0, [pc, #8]	@ (80014d0 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80014c6:	f002 f841 	bl	800354c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000094 	.word	0x20000094

080014d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80014d8:	4802      	ldr	r0, [pc, #8]	@ (80014e4 <TIM3_IRQHandler+0x10>)
 80014da:	f002 f837 	bl	800354c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	200001b0 	.word	0x200001b0

080014e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  return 1;
 80014ec:	2301      	movs	r3, #1
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <_kill>:

int _kill(int pid, int sig)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001502:	f007 fa23 	bl	800894c <__errno>
 8001506:	4603      	mov	r3, r0
 8001508:	2216      	movs	r2, #22
 800150a:	601a      	str	r2, [r3, #0]
  return -1;
 800150c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001510:	4618      	mov	r0, r3
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <_exit>:

void _exit (int status)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001520:	f04f 31ff 	mov.w	r1, #4294967295
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f7ff ffe7 	bl	80014f8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800152a:	bf00      	nop
 800152c:	e7fd      	b.n	800152a <_exit+0x12>

0800152e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b086      	sub	sp, #24
 8001532:	af00      	add	r7, sp, #0
 8001534:	60f8      	str	r0, [r7, #12]
 8001536:	60b9      	str	r1, [r7, #8]
 8001538:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153a:	2300      	movs	r3, #0
 800153c:	617b      	str	r3, [r7, #20]
 800153e:	e00a      	b.n	8001556 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001540:	f3af 8000 	nop.w
 8001544:	4601      	mov	r1, r0
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	1c5a      	adds	r2, r3, #1
 800154a:	60ba      	str	r2, [r7, #8]
 800154c:	b2ca      	uxtb	r2, r1
 800154e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	3301      	adds	r3, #1
 8001554:	617b      	str	r3, [r7, #20]
 8001556:	697a      	ldr	r2, [r7, #20]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	429a      	cmp	r2, r3
 800155c:	dbf0      	blt.n	8001540 <_read+0x12>
  }

  return len;
 800155e:	687b      	ldr	r3, [r7, #4]
}
 8001560:	4618      	mov	r0, r3
 8001562:	3718      	adds	r7, #24
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	60f8      	str	r0, [r7, #12]
 8001570:	60b9      	str	r1, [r7, #8]
 8001572:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	e009      	b.n	800158e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	1c5a      	adds	r2, r3, #1
 800157e:	60ba      	str	r2, [r7, #8]
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff fc7e 	bl	8000e84 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	3301      	adds	r3, #1
 800158c:	617b      	str	r3, [r7, #20]
 800158e:	697a      	ldr	r2, [r7, #20]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	429a      	cmp	r2, r3
 8001594:	dbf1      	blt.n	800157a <_write+0x12>
  }
  return len;
 8001596:	687b      	ldr	r3, [r7, #4]
}
 8001598:	4618      	mov	r0, r3
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}

080015a0 <_close>:

int _close(int file)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
 80015c0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015c8:	605a      	str	r2, [r3, #4]
  return 0;
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <_isatty>:

int _isatty(int file)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015e0:	2301      	movs	r3, #1
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr

080015ee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015ee:	b480      	push	{r7}
 80015f0:	b085      	sub	sp, #20
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	60f8      	str	r0, [r7, #12]
 80015f6:	60b9      	str	r1, [r7, #8]
 80015f8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015fa:	2300      	movs	r3, #0
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001610:	4a14      	ldr	r2, [pc, #80]	@ (8001664 <_sbrk+0x5c>)
 8001612:	4b15      	ldr	r3, [pc, #84]	@ (8001668 <_sbrk+0x60>)
 8001614:	1ad3      	subs	r3, r2, r3
 8001616:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800161c:	4b13      	ldr	r3, [pc, #76]	@ (800166c <_sbrk+0x64>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d102      	bne.n	800162a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001624:	4b11      	ldr	r3, [pc, #68]	@ (800166c <_sbrk+0x64>)
 8001626:	4a12      	ldr	r2, [pc, #72]	@ (8001670 <_sbrk+0x68>)
 8001628:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800162a:	4b10      	ldr	r3, [pc, #64]	@ (800166c <_sbrk+0x64>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4413      	add	r3, r2
 8001632:	693a      	ldr	r2, [r7, #16]
 8001634:	429a      	cmp	r2, r3
 8001636:	d207      	bcs.n	8001648 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001638:	f007 f988 	bl	800894c <__errno>
 800163c:	4603      	mov	r3, r0
 800163e:	220c      	movs	r2, #12
 8001640:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001642:	f04f 33ff 	mov.w	r3, #4294967295
 8001646:	e009      	b.n	800165c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001648:	4b08      	ldr	r3, [pc, #32]	@ (800166c <_sbrk+0x64>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800164e:	4b07      	ldr	r3, [pc, #28]	@ (800166c <_sbrk+0x64>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	4413      	add	r3, r2
 8001656:	4a05      	ldr	r2, [pc, #20]	@ (800166c <_sbrk+0x64>)
 8001658:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800165a:	68fb      	ldr	r3, [r7, #12]
}
 800165c:	4618      	mov	r0, r3
 800165e:	3718      	adds	r7, #24
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20018000 	.word	0x20018000
 8001668:	00000400 	.word	0x00000400
 800166c:	200001fc 	.word	0x200001fc
 8001670:	20004bd0 	.word	0x20004bd0

08001674 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001678:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <SystemInit+0x20>)
 800167a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800167e:	4a05      	ldr	r2, [pc, #20]	@ (8001694 <SystemInit+0x20>)
 8001680:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001684:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001688:	bf00      	nop
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	e000ed00 	.word	0xe000ed00

08001698 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001698:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016d0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800169c:	f7ff ffea 	bl	8001674 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016a0:	480c      	ldr	r0, [pc, #48]	@ (80016d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80016a2:	490d      	ldr	r1, [pc, #52]	@ (80016d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80016a4:	4a0d      	ldr	r2, [pc, #52]	@ (80016dc <LoopForever+0xe>)
  movs r3, #0
 80016a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016a8:	e002      	b.n	80016b0 <LoopCopyDataInit>

080016aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016ae:	3304      	adds	r3, #4

080016b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016b4:	d3f9      	bcc.n	80016aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016b6:	4a0a      	ldr	r2, [pc, #40]	@ (80016e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016b8:	4c0a      	ldr	r4, [pc, #40]	@ (80016e4 <LoopForever+0x16>)
  movs r3, #0
 80016ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016bc:	e001      	b.n	80016c2 <LoopFillZerobss>

080016be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016c0:	3204      	adds	r2, #4

080016c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016c4:	d3fb      	bcc.n	80016be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016c6:	f007 f947 	bl	8008958 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016ca:	f7ff f8f7 	bl	80008bc <main>

080016ce <LoopForever>:

LoopForever:
    b LoopForever
 80016ce:	e7fe      	b.n	80016ce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80016d0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80016d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016d8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80016dc:	08009ab4 	.word	0x08009ab4
  ldr r2, =_sbss
 80016e0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80016e4:	20004bd0 	.word	0x20004bd0

080016e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016e8:	e7fe      	b.n	80016e8 <ADC1_2_IRQHandler>
	...

080016ec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016f2:	2300      	movs	r3, #0
 80016f4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001728 <HAL_Init+0x3c>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a0b      	ldr	r2, [pc, #44]	@ (8001728 <HAL_Init+0x3c>)
 80016fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001700:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001702:	2003      	movs	r0, #3
 8001704:	f000 f8df 	bl	80018c6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001708:	200f      	movs	r0, #15
 800170a:	f7ff fe2f 	bl	800136c <HAL_InitTick>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d002      	beq.n	800171a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	71fb      	strb	r3, [r7, #7]
 8001718:	e001      	b.n	800171e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800171a:	f7ff fd7d 	bl	8001218 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800171e:	79fb      	ldrb	r3, [r7, #7]
}
 8001720:	4618      	mov	r0, r3
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40022000 	.word	0x40022000

0800172c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001730:	4b06      	ldr	r3, [pc, #24]	@ (800174c <HAL_IncTick+0x20>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	461a      	mov	r2, r3
 8001736:	4b06      	ldr	r3, [pc, #24]	@ (8001750 <HAL_IncTick+0x24>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4413      	add	r3, r2
 800173c:	4a04      	ldr	r2, [pc, #16]	@ (8001750 <HAL_IncTick+0x24>)
 800173e:	6013      	str	r3, [r2, #0]
}
 8001740:	bf00      	nop
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
 800174a:	bf00      	nop
 800174c:	2000000c 	.word	0x2000000c
 8001750:	20000200 	.word	0x20000200

08001754 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  return uwTick;
 8001758:	4b03      	ldr	r3, [pc, #12]	@ (8001768 <HAL_GetTick+0x14>)
 800175a:	681b      	ldr	r3, [r3, #0]
}
 800175c:	4618      	mov	r0, r3
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	20000200 	.word	0x20000200

0800176c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800177c:	4b0c      	ldr	r3, [pc, #48]	@ (80017b0 <__NVIC_SetPriorityGrouping+0x44>)
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001782:	68ba      	ldr	r2, [r7, #8]
 8001784:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001788:	4013      	ands	r3, r2
 800178a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001794:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001798:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800179c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800179e:	4a04      	ldr	r2, [pc, #16]	@ (80017b0 <__NVIC_SetPriorityGrouping+0x44>)
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	60d3      	str	r3, [r2, #12]
}
 80017a4:	bf00      	nop
 80017a6:	3714      	adds	r7, #20
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	e000ed00 	.word	0xe000ed00

080017b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b8:	4b04      	ldr	r3, [pc, #16]	@ (80017cc <__NVIC_GetPriorityGrouping+0x18>)
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	0a1b      	lsrs	r3, r3, #8
 80017be:	f003 0307 	and.w	r3, r3, #7
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	e000ed00 	.word	0xe000ed00

080017d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	db0b      	blt.n	80017fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017e2:	79fb      	ldrb	r3, [r7, #7]
 80017e4:	f003 021f 	and.w	r2, r3, #31
 80017e8:	4907      	ldr	r1, [pc, #28]	@ (8001808 <__NVIC_EnableIRQ+0x38>)
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	095b      	lsrs	r3, r3, #5
 80017f0:	2001      	movs	r0, #1
 80017f2:	fa00 f202 	lsl.w	r2, r0, r2
 80017f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017fa:	bf00      	nop
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	e000e100 	.word	0xe000e100

0800180c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	4603      	mov	r3, r0
 8001814:	6039      	str	r1, [r7, #0]
 8001816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001818:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181c:	2b00      	cmp	r3, #0
 800181e:	db0a      	blt.n	8001836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	b2da      	uxtb	r2, r3
 8001824:	490c      	ldr	r1, [pc, #48]	@ (8001858 <__NVIC_SetPriority+0x4c>)
 8001826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182a:	0112      	lsls	r2, r2, #4
 800182c:	b2d2      	uxtb	r2, r2
 800182e:	440b      	add	r3, r1
 8001830:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001834:	e00a      	b.n	800184c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	b2da      	uxtb	r2, r3
 800183a:	4908      	ldr	r1, [pc, #32]	@ (800185c <__NVIC_SetPriority+0x50>)
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	f003 030f 	and.w	r3, r3, #15
 8001842:	3b04      	subs	r3, #4
 8001844:	0112      	lsls	r2, r2, #4
 8001846:	b2d2      	uxtb	r2, r2
 8001848:	440b      	add	r3, r1
 800184a:	761a      	strb	r2, [r3, #24]
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	e000e100 	.word	0xe000e100
 800185c:	e000ed00 	.word	0xe000ed00

08001860 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001860:	b480      	push	{r7}
 8001862:	b089      	sub	sp, #36	@ 0x24
 8001864:	af00      	add	r7, sp, #0
 8001866:	60f8      	str	r0, [r7, #12]
 8001868:	60b9      	str	r1, [r7, #8]
 800186a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	f1c3 0307 	rsb	r3, r3, #7
 800187a:	2b04      	cmp	r3, #4
 800187c:	bf28      	it	cs
 800187e:	2304      	movcs	r3, #4
 8001880:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	3304      	adds	r3, #4
 8001886:	2b06      	cmp	r3, #6
 8001888:	d902      	bls.n	8001890 <NVIC_EncodePriority+0x30>
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	3b03      	subs	r3, #3
 800188e:	e000      	b.n	8001892 <NVIC_EncodePriority+0x32>
 8001890:	2300      	movs	r3, #0
 8001892:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001894:	f04f 32ff 	mov.w	r2, #4294967295
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	fa02 f303 	lsl.w	r3, r2, r3
 800189e:	43da      	mvns	r2, r3
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	401a      	ands	r2, r3
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018a8:	f04f 31ff 	mov.w	r1, #4294967295
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	fa01 f303 	lsl.w	r3, r1, r3
 80018b2:	43d9      	mvns	r1, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b8:	4313      	orrs	r3, r2
         );
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3724      	adds	r7, #36	@ 0x24
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr

080018c6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b082      	sub	sp, #8
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f7ff ff4c 	bl	800176c <__NVIC_SetPriorityGrouping>
}
 80018d4:	bf00      	nop
 80018d6:	3708      	adds	r7, #8
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}

080018dc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	60b9      	str	r1, [r7, #8]
 80018e6:	607a      	str	r2, [r7, #4]
 80018e8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80018ea:	2300      	movs	r3, #0
 80018ec:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018ee:	f7ff ff61 	bl	80017b4 <__NVIC_GetPriorityGrouping>
 80018f2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	68b9      	ldr	r1, [r7, #8]
 80018f8:	6978      	ldr	r0, [r7, #20]
 80018fa:	f7ff ffb1 	bl	8001860 <NVIC_EncodePriority>
 80018fe:	4602      	mov	r2, r0
 8001900:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001904:	4611      	mov	r1, r2
 8001906:	4618      	mov	r0, r3
 8001908:	f7ff ff80 	bl	800180c <__NVIC_SetPriority>
}
 800190c:	bf00      	nop
 800190e:	3718      	adds	r7, #24
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800191e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001922:	4618      	mov	r0, r3
 8001924:	f7ff ff54 	bl	80017d0 <__NVIC_EnableIRQ>
}
 8001928:	bf00      	nop
 800192a:	3708      	adds	r7, #8
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}

08001930 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001930:	b480      	push	{r7}
 8001932:	b087      	sub	sp, #28
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800193a:	2300      	movs	r3, #0
 800193c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800193e:	e17f      	b.n	8001c40 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	2101      	movs	r1, #1
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	fa01 f303 	lsl.w	r3, r1, r3
 800194c:	4013      	ands	r3, r2
 800194e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2b00      	cmp	r3, #0
 8001954:	f000 8171 	beq.w	8001c3a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f003 0303 	and.w	r3, r3, #3
 8001960:	2b01      	cmp	r3, #1
 8001962:	d005      	beq.n	8001970 <HAL_GPIO_Init+0x40>
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 0303 	and.w	r3, r3, #3
 800196c:	2b02      	cmp	r3, #2
 800196e:	d130      	bne.n	80019d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	2203      	movs	r2, #3
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	43db      	mvns	r3, r3
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	4013      	ands	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	68da      	ldr	r2, [r3, #12]
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	693a      	ldr	r2, [r7, #16]
 8001996:	4313      	orrs	r3, r2
 8001998:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	693a      	ldr	r2, [r7, #16]
 800199e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019a6:	2201      	movs	r2, #1
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43db      	mvns	r3, r3
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	4013      	ands	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	091b      	lsrs	r3, r3, #4
 80019bc:	f003 0201 	and.w	r2, r3, #1
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	fa02 f303 	lsl.w	r3, r2, r3
 80019c6:	693a      	ldr	r2, [r7, #16]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	693a      	ldr	r2, [r7, #16]
 80019d0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f003 0303 	and.w	r3, r3, #3
 80019da:	2b03      	cmp	r3, #3
 80019dc:	d118      	bne.n	8001a10 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80019e4:	2201      	movs	r2, #1
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	43db      	mvns	r3, r3
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	4013      	ands	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	08db      	lsrs	r3, r3, #3
 80019fa:	f003 0201 	and.w	r2, r3, #1
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	fa02 f303 	lsl.w	r3, r2, r3
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f003 0303 	and.w	r3, r3, #3
 8001a18:	2b03      	cmp	r3, #3
 8001a1a:	d017      	beq.n	8001a4c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	2203      	movs	r2, #3
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	43db      	mvns	r3, r3
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	4013      	ands	r3, r2
 8001a32:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	689a      	ldr	r2, [r3, #8]
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	005b      	lsls	r3, r3, #1
 8001a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	4313      	orrs	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	693a      	ldr	r2, [r7, #16]
 8001a4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f003 0303 	and.w	r3, r3, #3
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d123      	bne.n	8001aa0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	08da      	lsrs	r2, r3, #3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	3208      	adds	r2, #8
 8001a60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a64:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	f003 0307 	and.w	r3, r3, #7
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	220f      	movs	r2, #15
 8001a70:	fa02 f303 	lsl.w	r3, r2, r3
 8001a74:	43db      	mvns	r3, r3
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	4013      	ands	r3, r2
 8001a7a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	691a      	ldr	r2, [r3, #16]
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	f003 0307 	and.w	r3, r3, #7
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	693a      	ldr	r2, [r7, #16]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	08da      	lsrs	r2, r3, #3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	3208      	adds	r2, #8
 8001a9a:	6939      	ldr	r1, [r7, #16]
 8001a9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	2203      	movs	r2, #3
 8001aac:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f003 0203 	and.w	r2, r3, #3
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	693a      	ldr	r2, [r7, #16]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f000 80ac 	beq.w	8001c3a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ae2:	4b5f      	ldr	r3, [pc, #380]	@ (8001c60 <HAL_GPIO_Init+0x330>)
 8001ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ae6:	4a5e      	ldr	r2, [pc, #376]	@ (8001c60 <HAL_GPIO_Init+0x330>)
 8001ae8:	f043 0301 	orr.w	r3, r3, #1
 8001aec:	6613      	str	r3, [r2, #96]	@ 0x60
 8001aee:	4b5c      	ldr	r3, [pc, #368]	@ (8001c60 <HAL_GPIO_Init+0x330>)
 8001af0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	60bb      	str	r3, [r7, #8]
 8001af8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001afa:	4a5a      	ldr	r2, [pc, #360]	@ (8001c64 <HAL_GPIO_Init+0x334>)
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	089b      	lsrs	r3, r3, #2
 8001b00:	3302      	adds	r3, #2
 8001b02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b06:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	f003 0303 	and.w	r3, r3, #3
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	220f      	movs	r2, #15
 8001b12:	fa02 f303 	lsl.w	r3, r2, r3
 8001b16:	43db      	mvns	r3, r3
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001b24:	d025      	beq.n	8001b72 <HAL_GPIO_Init+0x242>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4a4f      	ldr	r2, [pc, #316]	@ (8001c68 <HAL_GPIO_Init+0x338>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d01f      	beq.n	8001b6e <HAL_GPIO_Init+0x23e>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4a4e      	ldr	r2, [pc, #312]	@ (8001c6c <HAL_GPIO_Init+0x33c>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d019      	beq.n	8001b6a <HAL_GPIO_Init+0x23a>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a4d      	ldr	r2, [pc, #308]	@ (8001c70 <HAL_GPIO_Init+0x340>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d013      	beq.n	8001b66 <HAL_GPIO_Init+0x236>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4a4c      	ldr	r2, [pc, #304]	@ (8001c74 <HAL_GPIO_Init+0x344>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d00d      	beq.n	8001b62 <HAL_GPIO_Init+0x232>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a4b      	ldr	r2, [pc, #300]	@ (8001c78 <HAL_GPIO_Init+0x348>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d007      	beq.n	8001b5e <HAL_GPIO_Init+0x22e>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a4a      	ldr	r2, [pc, #296]	@ (8001c7c <HAL_GPIO_Init+0x34c>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d101      	bne.n	8001b5a <HAL_GPIO_Init+0x22a>
 8001b56:	2306      	movs	r3, #6
 8001b58:	e00c      	b.n	8001b74 <HAL_GPIO_Init+0x244>
 8001b5a:	2307      	movs	r3, #7
 8001b5c:	e00a      	b.n	8001b74 <HAL_GPIO_Init+0x244>
 8001b5e:	2305      	movs	r3, #5
 8001b60:	e008      	b.n	8001b74 <HAL_GPIO_Init+0x244>
 8001b62:	2304      	movs	r3, #4
 8001b64:	e006      	b.n	8001b74 <HAL_GPIO_Init+0x244>
 8001b66:	2303      	movs	r3, #3
 8001b68:	e004      	b.n	8001b74 <HAL_GPIO_Init+0x244>
 8001b6a:	2302      	movs	r3, #2
 8001b6c:	e002      	b.n	8001b74 <HAL_GPIO_Init+0x244>
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e000      	b.n	8001b74 <HAL_GPIO_Init+0x244>
 8001b72:	2300      	movs	r3, #0
 8001b74:	697a      	ldr	r2, [r7, #20]
 8001b76:	f002 0203 	and.w	r2, r2, #3
 8001b7a:	0092      	lsls	r2, r2, #2
 8001b7c:	4093      	lsls	r3, r2
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b84:	4937      	ldr	r1, [pc, #220]	@ (8001c64 <HAL_GPIO_Init+0x334>)
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	089b      	lsrs	r3, r3, #2
 8001b8a:	3302      	adds	r3, #2
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b92:	4b3b      	ldr	r3, [pc, #236]	@ (8001c80 <HAL_GPIO_Init+0x350>)
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	43db      	mvns	r3, r3
 8001b9c:	693a      	ldr	r2, [r7, #16]
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d003      	beq.n	8001bb6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001bb6:	4a32      	ldr	r2, [pc, #200]	@ (8001c80 <HAL_GPIO_Init+0x350>)
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001bbc:	4b30      	ldr	r3, [pc, #192]	@ (8001c80 <HAL_GPIO_Init+0x350>)
 8001bbe:	68db      	ldr	r3, [r3, #12]
 8001bc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	693a      	ldr	r2, [r7, #16]
 8001bc8:	4013      	ands	r3, r2
 8001bca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d003      	beq.n	8001be0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001bd8:	693a      	ldr	r2, [r7, #16]
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001be0:	4a27      	ldr	r2, [pc, #156]	@ (8001c80 <HAL_GPIO_Init+0x350>)
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001be6:	4b26      	ldr	r3, [pc, #152]	@ (8001c80 <HAL_GPIO_Init+0x350>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	43db      	mvns	r3, r3
 8001bf0:	693a      	ldr	r2, [r7, #16]
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d003      	beq.n	8001c0a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	4313      	orrs	r3, r2
 8001c08:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c0a:	4a1d      	ldr	r2, [pc, #116]	@ (8001c80 <HAL_GPIO_Init+0x350>)
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001c10:	4b1b      	ldr	r3, [pc, #108]	@ (8001c80 <HAL_GPIO_Init+0x350>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	43db      	mvns	r3, r3
 8001c1a:	693a      	ldr	r2, [r7, #16]
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d003      	beq.n	8001c34 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001c2c:	693a      	ldr	r2, [r7, #16]
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c34:	4a12      	ldr	r2, [pc, #72]	@ (8001c80 <HAL_GPIO_Init+0x350>)
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	fa22 f303 	lsr.w	r3, r2, r3
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	f47f ae78 	bne.w	8001940 <HAL_GPIO_Init+0x10>
  }
}
 8001c50:	bf00      	nop
 8001c52:	bf00      	nop
 8001c54:	371c      	adds	r7, #28
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	40021000 	.word	0x40021000
 8001c64:	40010000 	.word	0x40010000
 8001c68:	48000400 	.word	0x48000400
 8001c6c:	48000800 	.word	0x48000800
 8001c70:	48000c00 	.word	0x48000c00
 8001c74:	48001000 	.word	0x48001000
 8001c78:	48001400 	.word	0x48001400
 8001c7c:	48001800 	.word	0x48001800
 8001c80:	40010400 	.word	0x40010400

08001c84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	807b      	strh	r3, [r7, #2]
 8001c90:	4613      	mov	r3, r2
 8001c92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c94:	787b      	ldrb	r3, [r7, #1]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d003      	beq.n	8001ca2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c9a:	887a      	ldrh	r2, [r7, #2]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ca0:	e002      	b.n	8001ca8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ca2:	887a      	ldrh	r2, [r7, #2]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	695b      	ldr	r3, [r3, #20]
 8001cc4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cc6:	887a      	ldrh	r2, [r7, #2]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	041a      	lsls	r2, r3, #16
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	43d9      	mvns	r1, r3
 8001cd2:	887b      	ldrh	r3, [r7, #2]
 8001cd4:	400b      	ands	r3, r1
 8001cd6:	431a      	orrs	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	619a      	str	r2, [r3, #24]
}
 8001cdc:	bf00      	nop
 8001cde:	3714      	adds	r7, #20
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001cf2:	4b08      	ldr	r3, [pc, #32]	@ (8001d14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001cf4:	695a      	ldr	r2, [r3, #20]
 8001cf6:	88fb      	ldrh	r3, [r7, #6]
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d006      	beq.n	8001d0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001cfe:	4a05      	ldr	r2, [pc, #20]	@ (8001d14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001d00:	88fb      	ldrh	r3, [r7, #6]
 8001d02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001d04:	88fb      	ldrh	r3, [r7, #6]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff f878 	bl	8000dfc <HAL_GPIO_EXTI_Callback>
  }
}
 8001d0c:	bf00      	nop
 8001d0e:	3708      	adds	r7, #8
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40010400 	.word	0x40010400

08001d18 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001d1c:	4b04      	ldr	r3, [pc, #16]	@ (8001d30 <HAL_PWREx_GetVoltageRange+0x18>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	40007000 	.word	0x40007000

08001d34 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d42:	d130      	bne.n	8001da6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d44:	4b23      	ldr	r3, [pc, #140]	@ (8001dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001d50:	d038      	beq.n	8001dc4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d52:	4b20      	ldr	r3, [pc, #128]	@ (8001dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d5a:	4a1e      	ldr	r2, [pc, #120]	@ (8001dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d5c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d60:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d62:	4b1d      	ldr	r3, [pc, #116]	@ (8001dd8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2232      	movs	r2, #50	@ 0x32
 8001d68:	fb02 f303 	mul.w	r3, r2, r3
 8001d6c:	4a1b      	ldr	r2, [pc, #108]	@ (8001ddc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001d72:	0c9b      	lsrs	r3, r3, #18
 8001d74:	3301      	adds	r3, #1
 8001d76:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d78:	e002      	b.n	8001d80 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	3b01      	subs	r3, #1
 8001d7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d80:	4b14      	ldr	r3, [pc, #80]	@ (8001dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d82:	695b      	ldr	r3, [r3, #20]
 8001d84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d8c:	d102      	bne.n	8001d94 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d1f2      	bne.n	8001d7a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d94:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d96:	695b      	ldr	r3, [r3, #20]
 8001d98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001da0:	d110      	bne.n	8001dc4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e00f      	b.n	8001dc6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001da6:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001dae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001db2:	d007      	beq.n	8001dc4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001db4:	4b07      	ldr	r3, [pc, #28]	@ (8001dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001dbc:	4a05      	ldr	r2, [pc, #20]	@ (8001dd4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dbe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dc2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3714      	adds	r7, #20
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	40007000 	.word	0x40007000
 8001dd8:	20000004 	.word	0x20000004
 8001ddc:	431bde83 	.word	0x431bde83

08001de0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b088      	sub	sp, #32
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d101      	bne.n	8001df2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e3ca      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001df2:	4b97      	ldr	r3, [pc, #604]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	f003 030c 	and.w	r3, r3, #12
 8001dfa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001dfc:	4b94      	ldr	r3, [pc, #592]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	f003 0303 	and.w	r3, r3, #3
 8001e04:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0310 	and.w	r3, r3, #16
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	f000 80e4 	beq.w	8001fdc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e14:	69bb      	ldr	r3, [r7, #24]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d007      	beq.n	8001e2a <HAL_RCC_OscConfig+0x4a>
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	2b0c      	cmp	r3, #12
 8001e1e:	f040 808b 	bne.w	8001f38 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	f040 8087 	bne.w	8001f38 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e2a:	4b89      	ldr	r3, [pc, #548]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0302 	and.w	r3, r3, #2
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d005      	beq.n	8001e42 <HAL_RCC_OscConfig+0x62>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	699b      	ldr	r3, [r3, #24]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d101      	bne.n	8001e42 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e3a2      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6a1a      	ldr	r2, [r3, #32]
 8001e46:	4b82      	ldr	r3, [pc, #520]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0308 	and.w	r3, r3, #8
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d004      	beq.n	8001e5c <HAL_RCC_OscConfig+0x7c>
 8001e52:	4b7f      	ldr	r3, [pc, #508]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e5a:	e005      	b.n	8001e68 <HAL_RCC_OscConfig+0x88>
 8001e5c:	4b7c      	ldr	r3, [pc, #496]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001e5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e62:	091b      	lsrs	r3, r3, #4
 8001e64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d223      	bcs.n	8001eb4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f000 fd87 	bl	8002984 <RCC_SetFlashLatencyFromMSIRange>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e383      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e80:	4b73      	ldr	r3, [pc, #460]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a72      	ldr	r2, [pc, #456]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001e86:	f043 0308 	orr.w	r3, r3, #8
 8001e8a:	6013      	str	r3, [r2, #0]
 8001e8c:	4b70      	ldr	r3, [pc, #448]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a1b      	ldr	r3, [r3, #32]
 8001e98:	496d      	ldr	r1, [pc, #436]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e9e:	4b6c      	ldr	r3, [pc, #432]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	69db      	ldr	r3, [r3, #28]
 8001eaa:	021b      	lsls	r3, r3, #8
 8001eac:	4968      	ldr	r1, [pc, #416]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	604b      	str	r3, [r1, #4]
 8001eb2:	e025      	b.n	8001f00 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001eb4:	4b66      	ldr	r3, [pc, #408]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a65      	ldr	r2, [pc, #404]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001eba:	f043 0308 	orr.w	r3, r3, #8
 8001ebe:	6013      	str	r3, [r2, #0]
 8001ec0:	4b63      	ldr	r3, [pc, #396]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6a1b      	ldr	r3, [r3, #32]
 8001ecc:	4960      	ldr	r1, [pc, #384]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ed2:	4b5f      	ldr	r3, [pc, #380]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	021b      	lsls	r3, r3, #8
 8001ee0:	495b      	ldr	r1, [pc, #364]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d109      	bne.n	8001f00 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a1b      	ldr	r3, [r3, #32]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f000 fd47 	bl	8002984 <RCC_SetFlashLatencyFromMSIRange>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e343      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f00:	f000 fc4a 	bl	8002798 <HAL_RCC_GetSysClockFreq>
 8001f04:	4602      	mov	r2, r0
 8001f06:	4b52      	ldr	r3, [pc, #328]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	091b      	lsrs	r3, r3, #4
 8001f0c:	f003 030f 	and.w	r3, r3, #15
 8001f10:	4950      	ldr	r1, [pc, #320]	@ (8002054 <HAL_RCC_OscConfig+0x274>)
 8001f12:	5ccb      	ldrb	r3, [r1, r3]
 8001f14:	f003 031f 	and.w	r3, r3, #31
 8001f18:	fa22 f303 	lsr.w	r3, r2, r3
 8001f1c:	4a4e      	ldr	r2, [pc, #312]	@ (8002058 <HAL_RCC_OscConfig+0x278>)
 8001f1e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001f20:	4b4e      	ldr	r3, [pc, #312]	@ (800205c <HAL_RCC_OscConfig+0x27c>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff fa21 	bl	800136c <HAL_InitTick>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001f2e:	7bfb      	ldrb	r3, [r7, #15]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d052      	beq.n	8001fda <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001f34:	7bfb      	ldrb	r3, [r7, #15]
 8001f36:	e327      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d032      	beq.n	8001fa6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001f40:	4b43      	ldr	r3, [pc, #268]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a42      	ldr	r2, [pc, #264]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001f46:	f043 0301 	orr.w	r3, r3, #1
 8001f4a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f4c:	f7ff fc02 	bl	8001754 <HAL_GetTick>
 8001f50:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f54:	f7ff fbfe 	bl	8001754 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e310      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f66:	4b3a      	ldr	r3, [pc, #232]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d0f0      	beq.n	8001f54 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f72:	4b37      	ldr	r3, [pc, #220]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a36      	ldr	r2, [pc, #216]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001f78:	f043 0308 	orr.w	r3, r3, #8
 8001f7c:	6013      	str	r3, [r2, #0]
 8001f7e:	4b34      	ldr	r3, [pc, #208]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a1b      	ldr	r3, [r3, #32]
 8001f8a:	4931      	ldr	r1, [pc, #196]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f90:	4b2f      	ldr	r3, [pc, #188]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	69db      	ldr	r3, [r3, #28]
 8001f9c:	021b      	lsls	r3, r3, #8
 8001f9e:	492c      	ldr	r1, [pc, #176]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	604b      	str	r3, [r1, #4]
 8001fa4:	e01a      	b.n	8001fdc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001fa6:	4b2a      	ldr	r3, [pc, #168]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a29      	ldr	r2, [pc, #164]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001fac:	f023 0301 	bic.w	r3, r3, #1
 8001fb0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001fb2:	f7ff fbcf 	bl	8001754 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001fb8:	e008      	b.n	8001fcc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001fba:	f7ff fbcb 	bl	8001754 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e2dd      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001fcc:	4b20      	ldr	r3, [pc, #128]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1f0      	bne.n	8001fba <HAL_RCC_OscConfig+0x1da>
 8001fd8:	e000      	b.n	8001fdc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fda:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 0301 	and.w	r3, r3, #1
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d074      	beq.n	80020d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	2b08      	cmp	r3, #8
 8001fec:	d005      	beq.n	8001ffa <HAL_RCC_OscConfig+0x21a>
 8001fee:	69bb      	ldr	r3, [r7, #24]
 8001ff0:	2b0c      	cmp	r3, #12
 8001ff2:	d10e      	bne.n	8002012 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	2b03      	cmp	r3, #3
 8001ff8:	d10b      	bne.n	8002012 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ffa:	4b15      	ldr	r3, [pc, #84]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d064      	beq.n	80020d0 <HAL_RCC_OscConfig+0x2f0>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d160      	bne.n	80020d0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	e2ba      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800201a:	d106      	bne.n	800202a <HAL_RCC_OscConfig+0x24a>
 800201c:	4b0c      	ldr	r3, [pc, #48]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a0b      	ldr	r2, [pc, #44]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8002022:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002026:	6013      	str	r3, [r2, #0]
 8002028:	e026      	b.n	8002078 <HAL_RCC_OscConfig+0x298>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002032:	d115      	bne.n	8002060 <HAL_RCC_OscConfig+0x280>
 8002034:	4b06      	ldr	r3, [pc, #24]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a05      	ldr	r2, [pc, #20]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 800203a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800203e:	6013      	str	r3, [r2, #0]
 8002040:	4b03      	ldr	r3, [pc, #12]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a02      	ldr	r2, [pc, #8]	@ (8002050 <HAL_RCC_OscConfig+0x270>)
 8002046:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800204a:	6013      	str	r3, [r2, #0]
 800204c:	e014      	b.n	8002078 <HAL_RCC_OscConfig+0x298>
 800204e:	bf00      	nop
 8002050:	40021000 	.word	0x40021000
 8002054:	0800997c 	.word	0x0800997c
 8002058:	20000004 	.word	0x20000004
 800205c:	20000008 	.word	0x20000008
 8002060:	4ba0      	ldr	r3, [pc, #640]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a9f      	ldr	r2, [pc, #636]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 8002066:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800206a:	6013      	str	r3, [r2, #0]
 800206c:	4b9d      	ldr	r3, [pc, #628]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a9c      	ldr	r2, [pc, #624]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 8002072:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002076:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d013      	beq.n	80020a8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002080:	f7ff fb68 	bl	8001754 <HAL_GetTick>
 8002084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002086:	e008      	b.n	800209a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002088:	f7ff fb64 	bl	8001754 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b64      	cmp	r3, #100	@ 0x64
 8002094:	d901      	bls.n	800209a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e276      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800209a:	4b92      	ldr	r3, [pc, #584]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d0f0      	beq.n	8002088 <HAL_RCC_OscConfig+0x2a8>
 80020a6:	e014      	b.n	80020d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a8:	f7ff fb54 	bl	8001754 <HAL_GetTick>
 80020ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020ae:	e008      	b.n	80020c2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020b0:	f7ff fb50 	bl	8001754 <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	2b64      	cmp	r3, #100	@ 0x64
 80020bc:	d901      	bls.n	80020c2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e262      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020c2:	4b88      	ldr	r3, [pc, #544]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d1f0      	bne.n	80020b0 <HAL_RCC_OscConfig+0x2d0>
 80020ce:	e000      	b.n	80020d2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d060      	beq.n	80021a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	2b04      	cmp	r3, #4
 80020e2:	d005      	beq.n	80020f0 <HAL_RCC_OscConfig+0x310>
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	2b0c      	cmp	r3, #12
 80020e8:	d119      	bne.n	800211e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d116      	bne.n	800211e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020f0:	4b7c      	ldr	r3, [pc, #496]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d005      	beq.n	8002108 <HAL_RCC_OscConfig+0x328>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d101      	bne.n	8002108 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e23f      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002108:	4b76      	ldr	r3, [pc, #472]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	691b      	ldr	r3, [r3, #16]
 8002114:	061b      	lsls	r3, r3, #24
 8002116:	4973      	ldr	r1, [pc, #460]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 8002118:	4313      	orrs	r3, r2
 800211a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800211c:	e040      	b.n	80021a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	68db      	ldr	r3, [r3, #12]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d023      	beq.n	800216e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002126:	4b6f      	ldr	r3, [pc, #444]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a6e      	ldr	r2, [pc, #440]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 800212c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002130:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002132:	f7ff fb0f 	bl	8001754 <HAL_GetTick>
 8002136:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002138:	e008      	b.n	800214c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800213a:	f7ff fb0b 	bl	8001754 <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d901      	bls.n	800214c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e21d      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800214c:	4b65      	ldr	r3, [pc, #404]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0f0      	beq.n	800213a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002158:	4b62      	ldr	r3, [pc, #392]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	061b      	lsls	r3, r3, #24
 8002166:	495f      	ldr	r1, [pc, #380]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 8002168:	4313      	orrs	r3, r2
 800216a:	604b      	str	r3, [r1, #4]
 800216c:	e018      	b.n	80021a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800216e:	4b5d      	ldr	r3, [pc, #372]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a5c      	ldr	r2, [pc, #368]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 8002174:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002178:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800217a:	f7ff faeb 	bl	8001754 <HAL_GetTick>
 800217e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002180:	e008      	b.n	8002194 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002182:	f7ff fae7 	bl	8001754 <HAL_GetTick>
 8002186:	4602      	mov	r2, r0
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	2b02      	cmp	r3, #2
 800218e:	d901      	bls.n	8002194 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002190:	2303      	movs	r3, #3
 8002192:	e1f9      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002194:	4b53      	ldr	r3, [pc, #332]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800219c:	2b00      	cmp	r3, #0
 800219e:	d1f0      	bne.n	8002182 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 0308 	and.w	r3, r3, #8
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d03c      	beq.n	8002226 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	695b      	ldr	r3, [r3, #20]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d01c      	beq.n	80021ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021b4:	4b4b      	ldr	r3, [pc, #300]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 80021b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021ba:	4a4a      	ldr	r2, [pc, #296]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 80021bc:	f043 0301 	orr.w	r3, r3, #1
 80021c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021c4:	f7ff fac6 	bl	8001754 <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021cc:	f7ff fac2 	bl	8001754 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e1d4      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021de:	4b41      	ldr	r3, [pc, #260]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 80021e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d0ef      	beq.n	80021cc <HAL_RCC_OscConfig+0x3ec>
 80021ec:	e01b      	b.n	8002226 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021ee:	4b3d      	ldr	r3, [pc, #244]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 80021f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80021f4:	4a3b      	ldr	r2, [pc, #236]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 80021f6:	f023 0301 	bic.w	r3, r3, #1
 80021fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021fe:	f7ff faa9 	bl	8001754 <HAL_GetTick>
 8002202:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002204:	e008      	b.n	8002218 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002206:	f7ff faa5 	bl	8001754 <HAL_GetTick>
 800220a:	4602      	mov	r2, r0
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	2b02      	cmp	r3, #2
 8002212:	d901      	bls.n	8002218 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e1b7      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002218:	4b32      	ldr	r3, [pc, #200]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 800221a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d1ef      	bne.n	8002206 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0304 	and.w	r3, r3, #4
 800222e:	2b00      	cmp	r3, #0
 8002230:	f000 80a6 	beq.w	8002380 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002234:	2300      	movs	r3, #0
 8002236:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002238:	4b2a      	ldr	r3, [pc, #168]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 800223a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d10d      	bne.n	8002260 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002244:	4b27      	ldr	r3, [pc, #156]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 8002246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002248:	4a26      	ldr	r2, [pc, #152]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 800224a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800224e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002250:	4b24      	ldr	r3, [pc, #144]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 8002252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002254:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002258:	60bb      	str	r3, [r7, #8]
 800225a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800225c:	2301      	movs	r3, #1
 800225e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002260:	4b21      	ldr	r3, [pc, #132]	@ (80022e8 <HAL_RCC_OscConfig+0x508>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002268:	2b00      	cmp	r3, #0
 800226a:	d118      	bne.n	800229e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800226c:	4b1e      	ldr	r3, [pc, #120]	@ (80022e8 <HAL_RCC_OscConfig+0x508>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	4a1d      	ldr	r2, [pc, #116]	@ (80022e8 <HAL_RCC_OscConfig+0x508>)
 8002272:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002276:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002278:	f7ff fa6c 	bl	8001754 <HAL_GetTick>
 800227c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800227e:	e008      	b.n	8002292 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002280:	f7ff fa68 	bl	8001754 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b02      	cmp	r3, #2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e17a      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002292:	4b15      	ldr	r3, [pc, #84]	@ (80022e8 <HAL_RCC_OscConfig+0x508>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0f0      	beq.n	8002280 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d108      	bne.n	80022b8 <HAL_RCC_OscConfig+0x4d8>
 80022a6:	4b0f      	ldr	r3, [pc, #60]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 80022a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022ac:	4a0d      	ldr	r2, [pc, #52]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 80022ae:	f043 0301 	orr.w	r3, r3, #1
 80022b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80022b6:	e029      	b.n	800230c <HAL_RCC_OscConfig+0x52c>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	2b05      	cmp	r3, #5
 80022be:	d115      	bne.n	80022ec <HAL_RCC_OscConfig+0x50c>
 80022c0:	4b08      	ldr	r3, [pc, #32]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 80022c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022c6:	4a07      	ldr	r2, [pc, #28]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 80022c8:	f043 0304 	orr.w	r3, r3, #4
 80022cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80022d0:	4b04      	ldr	r3, [pc, #16]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 80022d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022d6:	4a03      	ldr	r2, [pc, #12]	@ (80022e4 <HAL_RCC_OscConfig+0x504>)
 80022d8:	f043 0301 	orr.w	r3, r3, #1
 80022dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80022e0:	e014      	b.n	800230c <HAL_RCC_OscConfig+0x52c>
 80022e2:	bf00      	nop
 80022e4:	40021000 	.word	0x40021000
 80022e8:	40007000 	.word	0x40007000
 80022ec:	4b9c      	ldr	r3, [pc, #624]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 80022ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022f2:	4a9b      	ldr	r2, [pc, #620]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 80022f4:	f023 0301 	bic.w	r3, r3, #1
 80022f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80022fc:	4b98      	ldr	r3, [pc, #608]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 80022fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002302:	4a97      	ldr	r2, [pc, #604]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 8002304:	f023 0304 	bic.w	r3, r3, #4
 8002308:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d016      	beq.n	8002342 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002314:	f7ff fa1e 	bl	8001754 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800231a:	e00a      	b.n	8002332 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800231c:	f7ff fa1a 	bl	8001754 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	f241 3288 	movw	r2, #5000	@ 0x1388
 800232a:	4293      	cmp	r3, r2
 800232c:	d901      	bls.n	8002332 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e12a      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002332:	4b8b      	ldr	r3, [pc, #556]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 8002334:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002338:	f003 0302 	and.w	r3, r3, #2
 800233c:	2b00      	cmp	r3, #0
 800233e:	d0ed      	beq.n	800231c <HAL_RCC_OscConfig+0x53c>
 8002340:	e015      	b.n	800236e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002342:	f7ff fa07 	bl	8001754 <HAL_GetTick>
 8002346:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002348:	e00a      	b.n	8002360 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800234a:	f7ff fa03 	bl	8001754 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002358:	4293      	cmp	r3, r2
 800235a:	d901      	bls.n	8002360 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e113      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002360:	4b7f      	ldr	r3, [pc, #508]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 8002362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d1ed      	bne.n	800234a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800236e:	7ffb      	ldrb	r3, [r7, #31]
 8002370:	2b01      	cmp	r3, #1
 8002372:	d105      	bne.n	8002380 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002374:	4b7a      	ldr	r3, [pc, #488]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 8002376:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002378:	4a79      	ldr	r2, [pc, #484]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 800237a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800237e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002384:	2b00      	cmp	r3, #0
 8002386:	f000 80fe 	beq.w	8002586 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800238e:	2b02      	cmp	r3, #2
 8002390:	f040 80d0 	bne.w	8002534 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002394:	4b72      	ldr	r3, [pc, #456]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	f003 0203 	and.w	r2, r3, #3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d130      	bne.n	800240a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b2:	3b01      	subs	r3, #1
 80023b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d127      	bne.n	800240a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d11f      	bne.n	800240a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80023d4:	2a07      	cmp	r2, #7
 80023d6:	bf14      	ite	ne
 80023d8:	2201      	movne	r2, #1
 80023da:	2200      	moveq	r2, #0
 80023dc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80023de:	4293      	cmp	r3, r2
 80023e0:	d113      	bne.n	800240a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023ec:	085b      	lsrs	r3, r3, #1
 80023ee:	3b01      	subs	r3, #1
 80023f0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d109      	bne.n	800240a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002400:	085b      	lsrs	r3, r3, #1
 8002402:	3b01      	subs	r3, #1
 8002404:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002406:	429a      	cmp	r2, r3
 8002408:	d06e      	beq.n	80024e8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800240a:	69bb      	ldr	r3, [r7, #24]
 800240c:	2b0c      	cmp	r3, #12
 800240e:	d069      	beq.n	80024e4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002410:	4b53      	ldr	r3, [pc, #332]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d105      	bne.n	8002428 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800241c:	4b50      	ldr	r3, [pc, #320]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002424:	2b00      	cmp	r3, #0
 8002426:	d001      	beq.n	800242c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e0ad      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800242c:	4b4c      	ldr	r3, [pc, #304]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a4b      	ldr	r2, [pc, #300]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 8002432:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002436:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002438:	f7ff f98c 	bl	8001754 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002440:	f7ff f988 	bl	8001754 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e09a      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002452:	4b43      	ldr	r3, [pc, #268]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d1f0      	bne.n	8002440 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800245e:	4b40      	ldr	r3, [pc, #256]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 8002460:	68da      	ldr	r2, [r3, #12]
 8002462:	4b40      	ldr	r3, [pc, #256]	@ (8002564 <HAL_RCC_OscConfig+0x784>)
 8002464:	4013      	ands	r3, r2
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800246e:	3a01      	subs	r2, #1
 8002470:	0112      	lsls	r2, r2, #4
 8002472:	4311      	orrs	r1, r2
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002478:	0212      	lsls	r2, r2, #8
 800247a:	4311      	orrs	r1, r2
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002480:	0852      	lsrs	r2, r2, #1
 8002482:	3a01      	subs	r2, #1
 8002484:	0552      	lsls	r2, r2, #21
 8002486:	4311      	orrs	r1, r2
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800248c:	0852      	lsrs	r2, r2, #1
 800248e:	3a01      	subs	r2, #1
 8002490:	0652      	lsls	r2, r2, #25
 8002492:	4311      	orrs	r1, r2
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002498:	0912      	lsrs	r2, r2, #4
 800249a:	0452      	lsls	r2, r2, #17
 800249c:	430a      	orrs	r2, r1
 800249e:	4930      	ldr	r1, [pc, #192]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 80024a0:	4313      	orrs	r3, r2
 80024a2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80024a4:	4b2e      	ldr	r3, [pc, #184]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a2d      	ldr	r2, [pc, #180]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 80024aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024ae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80024b0:	4b2b      	ldr	r3, [pc, #172]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	4a2a      	ldr	r2, [pc, #168]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 80024b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80024bc:	f7ff f94a 	bl	8001754 <HAL_GetTick>
 80024c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024c2:	e008      	b.n	80024d6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024c4:	f7ff f946 	bl	8001754 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e058      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024d6:	4b22      	ldr	r3, [pc, #136]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d0f0      	beq.n	80024c4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024e2:	e050      	b.n	8002586 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e04f      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024e8:	4b1d      	ldr	r3, [pc, #116]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d148      	bne.n	8002586 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80024f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a19      	ldr	r2, [pc, #100]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 80024fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80024fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002500:	4b17      	ldr	r3, [pc, #92]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	4a16      	ldr	r2, [pc, #88]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 8002506:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800250a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800250c:	f7ff f922 	bl	8001754 <HAL_GetTick>
 8002510:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002512:	e008      	b.n	8002526 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002514:	f7ff f91e 	bl	8001754 <HAL_GetTick>
 8002518:	4602      	mov	r2, r0
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	2b02      	cmp	r3, #2
 8002520:	d901      	bls.n	8002526 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002522:	2303      	movs	r3, #3
 8002524:	e030      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002526:	4b0e      	ldr	r3, [pc, #56]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d0f0      	beq.n	8002514 <HAL_RCC_OscConfig+0x734>
 8002532:	e028      	b.n	8002586 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	2b0c      	cmp	r3, #12
 8002538:	d023      	beq.n	8002582 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800253a:	4b09      	ldr	r3, [pc, #36]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a08      	ldr	r2, [pc, #32]	@ (8002560 <HAL_RCC_OscConfig+0x780>)
 8002540:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002544:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002546:	f7ff f905 	bl	8001754 <HAL_GetTick>
 800254a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800254c:	e00c      	b.n	8002568 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800254e:	f7ff f901 	bl	8001754 <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	2b02      	cmp	r3, #2
 800255a:	d905      	bls.n	8002568 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800255c:	2303      	movs	r3, #3
 800255e:	e013      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
 8002560:	40021000 	.word	0x40021000
 8002564:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002568:	4b09      	ldr	r3, [pc, #36]	@ (8002590 <HAL_RCC_OscConfig+0x7b0>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d1ec      	bne.n	800254e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002574:	4b06      	ldr	r3, [pc, #24]	@ (8002590 <HAL_RCC_OscConfig+0x7b0>)
 8002576:	68da      	ldr	r2, [r3, #12]
 8002578:	4905      	ldr	r1, [pc, #20]	@ (8002590 <HAL_RCC_OscConfig+0x7b0>)
 800257a:	4b06      	ldr	r3, [pc, #24]	@ (8002594 <HAL_RCC_OscConfig+0x7b4>)
 800257c:	4013      	ands	r3, r2
 800257e:	60cb      	str	r3, [r1, #12]
 8002580:	e001      	b.n	8002586 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e000      	b.n	8002588 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002586:	2300      	movs	r3, #0
}
 8002588:	4618      	mov	r0, r3
 800258a:	3720      	adds	r7, #32
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	40021000 	.word	0x40021000
 8002594:	feeefffc 	.word	0xfeeefffc

08002598 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
 80025a0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025a8:	2301      	movs	r3, #1
 80025aa:	e0e7      	b.n	800277c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80025ac:	4b75      	ldr	r3, [pc, #468]	@ (8002784 <HAL_RCC_ClockConfig+0x1ec>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0307 	and.w	r3, r3, #7
 80025b4:	683a      	ldr	r2, [r7, #0]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d910      	bls.n	80025dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025ba:	4b72      	ldr	r3, [pc, #456]	@ (8002784 <HAL_RCC_ClockConfig+0x1ec>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f023 0207 	bic.w	r2, r3, #7
 80025c2:	4970      	ldr	r1, [pc, #448]	@ (8002784 <HAL_RCC_ClockConfig+0x1ec>)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025ca:	4b6e      	ldr	r3, [pc, #440]	@ (8002784 <HAL_RCC_ClockConfig+0x1ec>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0307 	and.w	r3, r3, #7
 80025d2:	683a      	ldr	r2, [r7, #0]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d001      	beq.n	80025dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e0cf      	b.n	800277c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d010      	beq.n	800260a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689a      	ldr	r2, [r3, #8]
 80025ec:	4b66      	ldr	r3, [pc, #408]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d908      	bls.n	800260a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025f8:	4b63      	ldr	r3, [pc, #396]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	4960      	ldr	r1, [pc, #384]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 8002606:	4313      	orrs	r3, r2
 8002608:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0301 	and.w	r3, r3, #1
 8002612:	2b00      	cmp	r3, #0
 8002614:	d04c      	beq.n	80026b0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	2b03      	cmp	r3, #3
 800261c:	d107      	bne.n	800262e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800261e:	4b5a      	ldr	r3, [pc, #360]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d121      	bne.n	800266e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e0a6      	b.n	800277c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	2b02      	cmp	r3, #2
 8002634:	d107      	bne.n	8002646 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002636:	4b54      	ldr	r3, [pc, #336]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d115      	bne.n	800266e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e09a      	b.n	800277c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d107      	bne.n	800265e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800264e:	4b4e      	ldr	r3, [pc, #312]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0302 	and.w	r3, r3, #2
 8002656:	2b00      	cmp	r3, #0
 8002658:	d109      	bne.n	800266e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e08e      	b.n	800277c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800265e:	4b4a      	ldr	r3, [pc, #296]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002666:	2b00      	cmp	r3, #0
 8002668:	d101      	bne.n	800266e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e086      	b.n	800277c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800266e:	4b46      	ldr	r3, [pc, #280]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f023 0203 	bic.w	r2, r3, #3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	4943      	ldr	r1, [pc, #268]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 800267c:	4313      	orrs	r3, r2
 800267e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002680:	f7ff f868 	bl	8001754 <HAL_GetTick>
 8002684:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002686:	e00a      	b.n	800269e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002688:	f7ff f864 	bl	8001754 <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002696:	4293      	cmp	r3, r2
 8002698:	d901      	bls.n	800269e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e06e      	b.n	800277c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800269e:	4b3a      	ldr	r3, [pc, #232]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	f003 020c 	and.w	r2, r3, #12
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d1eb      	bne.n	8002688 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0302 	and.w	r3, r3, #2
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d010      	beq.n	80026de <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	689a      	ldr	r2, [r3, #8]
 80026c0:	4b31      	ldr	r3, [pc, #196]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d208      	bcs.n	80026de <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026cc:	4b2e      	ldr	r3, [pc, #184]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	492b      	ldr	r1, [pc, #172]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 80026da:	4313      	orrs	r3, r2
 80026dc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026de:	4b29      	ldr	r3, [pc, #164]	@ (8002784 <HAL_RCC_ClockConfig+0x1ec>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0307 	and.w	r3, r3, #7
 80026e6:	683a      	ldr	r2, [r7, #0]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d210      	bcs.n	800270e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ec:	4b25      	ldr	r3, [pc, #148]	@ (8002784 <HAL_RCC_ClockConfig+0x1ec>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f023 0207 	bic.w	r2, r3, #7
 80026f4:	4923      	ldr	r1, [pc, #140]	@ (8002784 <HAL_RCC_ClockConfig+0x1ec>)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026fc:	4b21      	ldr	r3, [pc, #132]	@ (8002784 <HAL_RCC_ClockConfig+0x1ec>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0307 	and.w	r3, r3, #7
 8002704:	683a      	ldr	r2, [r7, #0]
 8002706:	429a      	cmp	r2, r3
 8002708:	d001      	beq.n	800270e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e036      	b.n	800277c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0304 	and.w	r3, r3, #4
 8002716:	2b00      	cmp	r3, #0
 8002718:	d008      	beq.n	800272c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800271a:	4b1b      	ldr	r3, [pc, #108]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	4918      	ldr	r1, [pc, #96]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 8002728:	4313      	orrs	r3, r2
 800272a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0308 	and.w	r3, r3, #8
 8002734:	2b00      	cmp	r3, #0
 8002736:	d009      	beq.n	800274c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002738:	4b13      	ldr	r3, [pc, #76]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	691b      	ldr	r3, [r3, #16]
 8002744:	00db      	lsls	r3, r3, #3
 8002746:	4910      	ldr	r1, [pc, #64]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 8002748:	4313      	orrs	r3, r2
 800274a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800274c:	f000 f824 	bl	8002798 <HAL_RCC_GetSysClockFreq>
 8002750:	4602      	mov	r2, r0
 8002752:	4b0d      	ldr	r3, [pc, #52]	@ (8002788 <HAL_RCC_ClockConfig+0x1f0>)
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	091b      	lsrs	r3, r3, #4
 8002758:	f003 030f 	and.w	r3, r3, #15
 800275c:	490b      	ldr	r1, [pc, #44]	@ (800278c <HAL_RCC_ClockConfig+0x1f4>)
 800275e:	5ccb      	ldrb	r3, [r1, r3]
 8002760:	f003 031f 	and.w	r3, r3, #31
 8002764:	fa22 f303 	lsr.w	r3, r2, r3
 8002768:	4a09      	ldr	r2, [pc, #36]	@ (8002790 <HAL_RCC_ClockConfig+0x1f8>)
 800276a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800276c:	4b09      	ldr	r3, [pc, #36]	@ (8002794 <HAL_RCC_ClockConfig+0x1fc>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4618      	mov	r0, r3
 8002772:	f7fe fdfb 	bl	800136c <HAL_InitTick>
 8002776:	4603      	mov	r3, r0
 8002778:	72fb      	strb	r3, [r7, #11]

  return status;
 800277a:	7afb      	ldrb	r3, [r7, #11]
}
 800277c:	4618      	mov	r0, r3
 800277e:	3710      	adds	r7, #16
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	40022000 	.word	0x40022000
 8002788:	40021000 	.word	0x40021000
 800278c:	0800997c 	.word	0x0800997c
 8002790:	20000004 	.word	0x20000004
 8002794:	20000008 	.word	0x20000008

08002798 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002798:	b480      	push	{r7}
 800279a:	b089      	sub	sp, #36	@ 0x24
 800279c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800279e:	2300      	movs	r3, #0
 80027a0:	61fb      	str	r3, [r7, #28]
 80027a2:	2300      	movs	r3, #0
 80027a4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027a6:	4b3e      	ldr	r3, [pc, #248]	@ (80028a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	f003 030c 	and.w	r3, r3, #12
 80027ae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027b0:	4b3b      	ldr	r3, [pc, #236]	@ (80028a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	f003 0303 	and.w	r3, r3, #3
 80027b8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80027ba:	693b      	ldr	r3, [r7, #16]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d005      	beq.n	80027cc <HAL_RCC_GetSysClockFreq+0x34>
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	2b0c      	cmp	r3, #12
 80027c4:	d121      	bne.n	800280a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d11e      	bne.n	800280a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80027cc:	4b34      	ldr	r3, [pc, #208]	@ (80028a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0308 	and.w	r3, r3, #8
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d107      	bne.n	80027e8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80027d8:	4b31      	ldr	r3, [pc, #196]	@ (80028a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80027da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80027de:	0a1b      	lsrs	r3, r3, #8
 80027e0:	f003 030f 	and.w	r3, r3, #15
 80027e4:	61fb      	str	r3, [r7, #28]
 80027e6:	e005      	b.n	80027f4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80027e8:	4b2d      	ldr	r3, [pc, #180]	@ (80028a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	091b      	lsrs	r3, r3, #4
 80027ee:	f003 030f 	and.w	r3, r3, #15
 80027f2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80027f4:	4a2b      	ldr	r2, [pc, #172]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x10c>)
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027fc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d10d      	bne.n	8002820 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002804:	69fb      	ldr	r3, [r7, #28]
 8002806:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002808:	e00a      	b.n	8002820 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	2b04      	cmp	r3, #4
 800280e:	d102      	bne.n	8002816 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002810:	4b25      	ldr	r3, [pc, #148]	@ (80028a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002812:	61bb      	str	r3, [r7, #24]
 8002814:	e004      	b.n	8002820 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	2b08      	cmp	r3, #8
 800281a:	d101      	bne.n	8002820 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800281c:	4b23      	ldr	r3, [pc, #140]	@ (80028ac <HAL_RCC_GetSysClockFreq+0x114>)
 800281e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	2b0c      	cmp	r3, #12
 8002824:	d134      	bne.n	8002890 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002826:	4b1e      	ldr	r3, [pc, #120]	@ (80028a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	f003 0303 	and.w	r3, r3, #3
 800282e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	2b02      	cmp	r3, #2
 8002834:	d003      	beq.n	800283e <HAL_RCC_GetSysClockFreq+0xa6>
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	2b03      	cmp	r3, #3
 800283a:	d003      	beq.n	8002844 <HAL_RCC_GetSysClockFreq+0xac>
 800283c:	e005      	b.n	800284a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800283e:	4b1a      	ldr	r3, [pc, #104]	@ (80028a8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002840:	617b      	str	r3, [r7, #20]
      break;
 8002842:	e005      	b.n	8002850 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002844:	4b19      	ldr	r3, [pc, #100]	@ (80028ac <HAL_RCC_GetSysClockFreq+0x114>)
 8002846:	617b      	str	r3, [r7, #20]
      break;
 8002848:	e002      	b.n	8002850 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	617b      	str	r3, [r7, #20]
      break;
 800284e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002850:	4b13      	ldr	r3, [pc, #76]	@ (80028a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	091b      	lsrs	r3, r3, #4
 8002856:	f003 0307 	and.w	r3, r3, #7
 800285a:	3301      	adds	r3, #1
 800285c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800285e:	4b10      	ldr	r3, [pc, #64]	@ (80028a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	0a1b      	lsrs	r3, r3, #8
 8002864:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002868:	697a      	ldr	r2, [r7, #20]
 800286a:	fb03 f202 	mul.w	r2, r3, r2
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	fbb2 f3f3 	udiv	r3, r2, r3
 8002874:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002876:	4b0a      	ldr	r3, [pc, #40]	@ (80028a0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002878:	68db      	ldr	r3, [r3, #12]
 800287a:	0e5b      	lsrs	r3, r3, #25
 800287c:	f003 0303 	and.w	r3, r3, #3
 8002880:	3301      	adds	r3, #1
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	fbb2 f3f3 	udiv	r3, r2, r3
 800288e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002890:	69bb      	ldr	r3, [r7, #24]
}
 8002892:	4618      	mov	r0, r3
 8002894:	3724      	adds	r7, #36	@ 0x24
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	40021000 	.word	0x40021000
 80028a4:	08009994 	.word	0x08009994
 80028a8:	00f42400 	.word	0x00f42400
 80028ac:	007a1200 	.word	0x007a1200

080028b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028b4:	4b03      	ldr	r3, [pc, #12]	@ (80028c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80028b6:	681b      	ldr	r3, [r3, #0]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	20000004 	.word	0x20000004

080028c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80028cc:	f7ff fff0 	bl	80028b0 <HAL_RCC_GetHCLKFreq>
 80028d0:	4602      	mov	r2, r0
 80028d2:	4b06      	ldr	r3, [pc, #24]	@ (80028ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	0a1b      	lsrs	r3, r3, #8
 80028d8:	f003 0307 	and.w	r3, r3, #7
 80028dc:	4904      	ldr	r1, [pc, #16]	@ (80028f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80028de:	5ccb      	ldrb	r3, [r1, r3]
 80028e0:	f003 031f 	and.w	r3, r3, #31
 80028e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	40021000 	.word	0x40021000
 80028f0:	0800998c 	.word	0x0800998c

080028f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80028f8:	f7ff ffda 	bl	80028b0 <HAL_RCC_GetHCLKFreq>
 80028fc:	4602      	mov	r2, r0
 80028fe:	4b06      	ldr	r3, [pc, #24]	@ (8002918 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	0adb      	lsrs	r3, r3, #11
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	4904      	ldr	r1, [pc, #16]	@ (800291c <HAL_RCC_GetPCLK2Freq+0x28>)
 800290a:	5ccb      	ldrb	r3, [r1, r3]
 800290c:	f003 031f 	and.w	r3, r3, #31
 8002910:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002914:	4618      	mov	r0, r3
 8002916:	bd80      	pop	{r7, pc}
 8002918:	40021000 	.word	0x40021000
 800291c:	0800998c 	.word	0x0800998c

08002920 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002920:	b480      	push	{r7}
 8002922:	b083      	sub	sp, #12
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	220f      	movs	r2, #15
 800292e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002930:	4b12      	ldr	r3, [pc, #72]	@ (800297c <HAL_RCC_GetClockConfig+0x5c>)
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 0203 	and.w	r2, r3, #3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800293c:	4b0f      	ldr	r3, [pc, #60]	@ (800297c <HAL_RCC_GetClockConfig+0x5c>)
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002948:	4b0c      	ldr	r3, [pc, #48]	@ (800297c <HAL_RCC_GetClockConfig+0x5c>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002954:	4b09      	ldr	r3, [pc, #36]	@ (800297c <HAL_RCC_GetClockConfig+0x5c>)
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	08db      	lsrs	r3, r3, #3
 800295a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002962:	4b07      	ldr	r3, [pc, #28]	@ (8002980 <HAL_RCC_GetClockConfig+0x60>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0207 	and.w	r2, r3, #7
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	601a      	str	r2, [r3, #0]
}
 800296e:	bf00      	nop
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	40021000 	.word	0x40021000
 8002980:	40022000 	.word	0x40022000

08002984 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b086      	sub	sp, #24
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800298c:	2300      	movs	r3, #0
 800298e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002990:	4b2a      	ldr	r3, [pc, #168]	@ (8002a3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002994:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d003      	beq.n	80029a4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800299c:	f7ff f9bc 	bl	8001d18 <HAL_PWREx_GetVoltageRange>
 80029a0:	6178      	str	r0, [r7, #20]
 80029a2:	e014      	b.n	80029ce <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80029a4:	4b25      	ldr	r3, [pc, #148]	@ (8002a3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a8:	4a24      	ldr	r2, [pc, #144]	@ (8002a3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80029b0:	4b22      	ldr	r3, [pc, #136]	@ (8002a3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029b8:	60fb      	str	r3, [r7, #12]
 80029ba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80029bc:	f7ff f9ac 	bl	8001d18 <HAL_PWREx_GetVoltageRange>
 80029c0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80029c2:	4b1e      	ldr	r3, [pc, #120]	@ (8002a3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c6:	4a1d      	ldr	r2, [pc, #116]	@ (8002a3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80029c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80029cc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029d4:	d10b      	bne.n	80029ee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2b80      	cmp	r3, #128	@ 0x80
 80029da:	d919      	bls.n	8002a10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2ba0      	cmp	r3, #160	@ 0xa0
 80029e0:	d902      	bls.n	80029e8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80029e2:	2302      	movs	r3, #2
 80029e4:	613b      	str	r3, [r7, #16]
 80029e6:	e013      	b.n	8002a10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80029e8:	2301      	movs	r3, #1
 80029ea:	613b      	str	r3, [r7, #16]
 80029ec:	e010      	b.n	8002a10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2b80      	cmp	r3, #128	@ 0x80
 80029f2:	d902      	bls.n	80029fa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80029f4:	2303      	movs	r3, #3
 80029f6:	613b      	str	r3, [r7, #16]
 80029f8:	e00a      	b.n	8002a10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2b80      	cmp	r3, #128	@ 0x80
 80029fe:	d102      	bne.n	8002a06 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a00:	2302      	movs	r3, #2
 8002a02:	613b      	str	r3, [r7, #16]
 8002a04:	e004      	b.n	8002a10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2b70      	cmp	r3, #112	@ 0x70
 8002a0a:	d101      	bne.n	8002a10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002a10:	4b0b      	ldr	r3, [pc, #44]	@ (8002a40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f023 0207 	bic.w	r2, r3, #7
 8002a18:	4909      	ldr	r1, [pc, #36]	@ (8002a40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002a20:	4b07      	ldr	r3, [pc, #28]	@ (8002a40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	693a      	ldr	r2, [r7, #16]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d001      	beq.n	8002a32 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e000      	b.n	8002a34 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3718      	adds	r7, #24
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	40022000 	.word	0x40022000

08002a44 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a50:	2300      	movs	r3, #0
 8002a52:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d041      	beq.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002a64:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002a68:	d02a      	beq.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002a6a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002a6e:	d824      	bhi.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002a70:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a74:	d008      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002a76:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a7a:	d81e      	bhi.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d00a      	beq.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002a80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a84:	d010      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002a86:	e018      	b.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002a88:	4b86      	ldr	r3, [pc, #536]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	4a85      	ldr	r2, [pc, #532]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a92:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002a94:	e015      	b.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	3304      	adds	r3, #4
 8002a9a:	2100      	movs	r1, #0
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f000 fabb 	bl	8003018 <RCCEx_PLLSAI1_Config>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002aa6:	e00c      	b.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	3320      	adds	r3, #32
 8002aac:	2100      	movs	r1, #0
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f000 fba6 	bl	8003200 <RCCEx_PLLSAI2_Config>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ab8:	e003      	b.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	74fb      	strb	r3, [r7, #19]
      break;
 8002abe:	e000      	b.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002ac0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ac2:	7cfb      	ldrb	r3, [r7, #19]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d10b      	bne.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ac8:	4b76      	ldr	r3, [pc, #472]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ace:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ad6:	4973      	ldr	r1, [pc, #460]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002ade:	e001      	b.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ae0:	7cfb      	ldrb	r3, [r7, #19]
 8002ae2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d041      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002af4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002af8:	d02a      	beq.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002afa:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002afe:	d824      	bhi.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002b00:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b04:	d008      	beq.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002b06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002b0a:	d81e      	bhi.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d00a      	beq.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002b10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b14:	d010      	beq.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002b16:	e018      	b.n	8002b4a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002b18:	4b62      	ldr	r3, [pc, #392]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	4a61      	ldr	r2, [pc, #388]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b22:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002b24:	e015      	b.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	3304      	adds	r3, #4
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f000 fa73 	bl	8003018 <RCCEx_PLLSAI1_Config>
 8002b32:	4603      	mov	r3, r0
 8002b34:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002b36:	e00c      	b.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	3320      	adds	r3, #32
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f000 fb5e 	bl	8003200 <RCCEx_PLLSAI2_Config>
 8002b44:	4603      	mov	r3, r0
 8002b46:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002b48:	e003      	b.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	74fb      	strb	r3, [r7, #19]
      break;
 8002b4e:	e000      	b.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002b50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b52:	7cfb      	ldrb	r3, [r7, #19]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d10b      	bne.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002b58:	4b52      	ldr	r3, [pc, #328]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b5e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b66:	494f      	ldr	r1, [pc, #316]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002b6e:	e001      	b.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b70:	7cfb      	ldrb	r3, [r7, #19]
 8002b72:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	f000 80a0 	beq.w	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b82:	2300      	movs	r3, #0
 8002b84:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002b86:	4b47      	ldr	r3, [pc, #284]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d101      	bne.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002b92:	2301      	movs	r3, #1
 8002b94:	e000      	b.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002b96:	2300      	movs	r3, #0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d00d      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b9c:	4b41      	ldr	r3, [pc, #260]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ba0:	4a40      	ldr	r2, [pc, #256]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ba2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ba6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ba8:	4b3e      	ldr	r3, [pc, #248]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bb0:	60bb      	str	r3, [r7, #8]
 8002bb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bb8:	4b3b      	ldr	r3, [pc, #236]	@ (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a3a      	ldr	r2, [pc, #232]	@ (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002bbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bc2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002bc4:	f7fe fdc6 	bl	8001754 <HAL_GetTick>
 8002bc8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002bca:	e009      	b.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bcc:	f7fe fdc2 	bl	8001754 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d902      	bls.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	74fb      	strb	r3, [r7, #19]
        break;
 8002bde:	e005      	b.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002be0:	4b31      	ldr	r3, [pc, #196]	@ (8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d0ef      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002bec:	7cfb      	ldrb	r3, [r7, #19]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d15c      	bne.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002bf2:	4b2c      	ldr	r3, [pc, #176]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bf8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bfc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d01f      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d019      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c10:	4b24      	ldr	r3, [pc, #144]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c1a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c1c:	4b21      	ldr	r3, [pc, #132]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c22:	4a20      	ldr	r2, [pc, #128]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c2c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c32:	4a1c      	ldr	r2, [pc, #112]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002c3c:	4a19      	ldr	r2, [pc, #100]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d016      	beq.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c4e:	f7fe fd81 	bl	8001754 <HAL_GetTick>
 8002c52:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c54:	e00b      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c56:	f7fe fd7d 	bl	8001754 <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c64:	4293      	cmp	r3, r2
 8002c66:	d902      	bls.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	74fb      	strb	r3, [r7, #19]
            break;
 8002c6c:	e006      	b.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0ec      	beq.n	8002c56 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002c7c:	7cfb      	ldrb	r3, [r7, #19]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d10c      	bne.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c82:	4b08      	ldr	r3, [pc, #32]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c92:	4904      	ldr	r1, [pc, #16]	@ (8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002c9a:	e009      	b.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c9c:	7cfb      	ldrb	r3, [r7, #19]
 8002c9e:	74bb      	strb	r3, [r7, #18]
 8002ca0:	e006      	b.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002ca2:	bf00      	nop
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cac:	7cfb      	ldrb	r3, [r7, #19]
 8002cae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cb0:	7c7b      	ldrb	r3, [r7, #17]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d105      	bne.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cb6:	4b9e      	ldr	r3, [pc, #632]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cba:	4a9d      	ldr	r2, [pc, #628]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cbc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cc0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d00a      	beq.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cce:	4b98      	ldr	r3, [pc, #608]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd4:	f023 0203 	bic.w	r2, r3, #3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cdc:	4994      	ldr	r1, [pc, #592]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00a      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002cf0:	4b8f      	ldr	r3, [pc, #572]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cf6:	f023 020c 	bic.w	r2, r3, #12
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cfe:	498c      	ldr	r1, [pc, #560]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d00:	4313      	orrs	r3, r2
 8002d02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0304 	and.w	r3, r3, #4
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00a      	beq.n	8002d28 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d12:	4b87      	ldr	r3, [pc, #540]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d18:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	4983      	ldr	r1, [pc, #524]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d22:	4313      	orrs	r3, r2
 8002d24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0308 	and.w	r3, r3, #8
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d00a      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002d34:	4b7e      	ldr	r3, [pc, #504]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d3a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d42:	497b      	ldr	r1, [pc, #492]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0310 	and.w	r3, r3, #16
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00a      	beq.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002d56:	4b76      	ldr	r3, [pc, #472]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d5c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d64:	4972      	ldr	r1, [pc, #456]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d66:	4313      	orrs	r3, r2
 8002d68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0320 	and.w	r3, r3, #32
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00a      	beq.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002d78:	4b6d      	ldr	r3, [pc, #436]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d7e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d86:	496a      	ldr	r1, [pc, #424]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00a      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d9a:	4b65      	ldr	r3, [pc, #404]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002da0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da8:	4961      	ldr	r1, [pc, #388]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00a      	beq.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002dbc:	4b5c      	ldr	r3, [pc, #368]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dc2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dca:	4959      	ldr	r1, [pc, #356]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00a      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002dde:	4b54      	ldr	r3, [pc, #336]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002de4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dec:	4950      	ldr	r1, [pc, #320]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d00a      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002e00:	4b4b      	ldr	r3, [pc, #300]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e06:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e0e:	4948      	ldr	r1, [pc, #288]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e10:	4313      	orrs	r3, r2
 8002e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d00a      	beq.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e22:	4b43      	ldr	r3, [pc, #268]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e28:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e30:	493f      	ldr	r1, [pc, #252]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d028      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e44:	4b3a      	ldr	r3, [pc, #232]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e4a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e52:	4937      	ldr	r1, [pc, #220]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e5e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e62:	d106      	bne.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e64:	4b32      	ldr	r3, [pc, #200]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	4a31      	ldr	r2, [pc, #196]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e6e:	60d3      	str	r3, [r2, #12]
 8002e70:	e011      	b.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e76:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002e7a:	d10c      	bne.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	3304      	adds	r3, #4
 8002e80:	2101      	movs	r1, #1
 8002e82:	4618      	mov	r0, r3
 8002e84:	f000 f8c8 	bl	8003018 <RCCEx_PLLSAI1_Config>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002e8c:	7cfb      	ldrb	r3, [r7, #19]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002e92:	7cfb      	ldrb	r3, [r7, #19]
 8002e94:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d028      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ea2:	4b23      	ldr	r3, [pc, #140]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ea4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ea8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eb0:	491f      	ldr	r1, [pc, #124]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ebc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ec0:	d106      	bne.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	4a1a      	ldr	r2, [pc, #104]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ec8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ecc:	60d3      	str	r3, [r2, #12]
 8002ece:	e011      	b.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ed4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ed8:	d10c      	bne.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	3304      	adds	r3, #4
 8002ede:	2101      	movs	r1, #1
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f000 f899 	bl	8003018 <RCCEx_PLLSAI1_Config>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002eea:	7cfb      	ldrb	r3, [r7, #19]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002ef0:	7cfb      	ldrb	r3, [r7, #19]
 8002ef2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d02b      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002f00:	4b0b      	ldr	r3, [pc, #44]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f0e:	4908      	ldr	r1, [pc, #32]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f1e:	d109      	bne.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f20:	4b03      	ldr	r3, [pc, #12]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	4a02      	ldr	r2, [pc, #8]	@ (8002f30 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f2a:	60d3      	str	r3, [r2, #12]
 8002f2c:	e014      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002f2e:	bf00      	nop
 8002f30:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002f3c:	d10c      	bne.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	3304      	adds	r3, #4
 8002f42:	2101      	movs	r1, #1
 8002f44:	4618      	mov	r0, r3
 8002f46:	f000 f867 	bl	8003018 <RCCEx_PLLSAI1_Config>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f4e:	7cfb      	ldrb	r3, [r7, #19]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d001      	beq.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002f54:	7cfb      	ldrb	r3, [r7, #19]
 8002f56:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d02f      	beq.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f64:	4b2b      	ldr	r3, [pc, #172]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f6a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f72:	4928      	ldr	r1, [pc, #160]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002f74:	4313      	orrs	r3, r2
 8002f76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002f7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f82:	d10d      	bne.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	3304      	adds	r3, #4
 8002f88:	2102      	movs	r1, #2
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f000 f844 	bl	8003018 <RCCEx_PLLSAI1_Config>
 8002f90:	4603      	mov	r3, r0
 8002f92:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002f94:	7cfb      	ldrb	r3, [r7, #19]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d014      	beq.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002f9a:	7cfb      	ldrb	r3, [r7, #19]
 8002f9c:	74bb      	strb	r3, [r7, #18]
 8002f9e:	e011      	b.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002fa4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002fa8:	d10c      	bne.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	3320      	adds	r3, #32
 8002fae:	2102      	movs	r1, #2
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f000 f925 	bl	8003200 <RCCEx_PLLSAI2_Config>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002fba:	7cfb      	ldrb	r3, [r7, #19]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d001      	beq.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002fc0:	7cfb      	ldrb	r3, [r7, #19]
 8002fc2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d00a      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002fd0:	4b10      	ldr	r3, [pc, #64]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fd6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fde:	490d      	ldr	r1, [pc, #52]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d00b      	beq.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002ff2:	4b08      	ldr	r3, [pc, #32]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ff8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003002:	4904      	ldr	r1, [pc, #16]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003004:	4313      	orrs	r3, r2
 8003006:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800300a:	7cbb      	ldrb	r3, [r7, #18]
}
 800300c:	4618      	mov	r0, r3
 800300e:	3718      	adds	r7, #24
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	40021000 	.word	0x40021000

08003018 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
 8003020:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003022:	2300      	movs	r3, #0
 8003024:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003026:	4b75      	ldr	r3, [pc, #468]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	f003 0303 	and.w	r3, r3, #3
 800302e:	2b00      	cmp	r3, #0
 8003030:	d018      	beq.n	8003064 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003032:	4b72      	ldr	r3, [pc, #456]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	f003 0203 	and.w	r2, r3, #3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	429a      	cmp	r2, r3
 8003040:	d10d      	bne.n	800305e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
       ||
 8003046:	2b00      	cmp	r3, #0
 8003048:	d009      	beq.n	800305e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800304a:	4b6c      	ldr	r3, [pc, #432]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800304c:	68db      	ldr	r3, [r3, #12]
 800304e:	091b      	lsrs	r3, r3, #4
 8003050:	f003 0307 	and.w	r3, r3, #7
 8003054:	1c5a      	adds	r2, r3, #1
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	685b      	ldr	r3, [r3, #4]
       ||
 800305a:	429a      	cmp	r2, r3
 800305c:	d047      	beq.n	80030ee <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	73fb      	strb	r3, [r7, #15]
 8003062:	e044      	b.n	80030ee <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	2b03      	cmp	r3, #3
 800306a:	d018      	beq.n	800309e <RCCEx_PLLSAI1_Config+0x86>
 800306c:	2b03      	cmp	r3, #3
 800306e:	d825      	bhi.n	80030bc <RCCEx_PLLSAI1_Config+0xa4>
 8003070:	2b01      	cmp	r3, #1
 8003072:	d002      	beq.n	800307a <RCCEx_PLLSAI1_Config+0x62>
 8003074:	2b02      	cmp	r3, #2
 8003076:	d009      	beq.n	800308c <RCCEx_PLLSAI1_Config+0x74>
 8003078:	e020      	b.n	80030bc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800307a:	4b60      	ldr	r3, [pc, #384]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d11d      	bne.n	80030c2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800308a:	e01a      	b.n	80030c2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800308c:	4b5b      	ldr	r3, [pc, #364]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003094:	2b00      	cmp	r3, #0
 8003096:	d116      	bne.n	80030c6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800309c:	e013      	b.n	80030c6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800309e:	4b57      	ldr	r3, [pc, #348]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d10f      	bne.n	80030ca <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80030aa:	4b54      	ldr	r3, [pc, #336]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d109      	bne.n	80030ca <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80030ba:	e006      	b.n	80030ca <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	73fb      	strb	r3, [r7, #15]
      break;
 80030c0:	e004      	b.n	80030cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80030c2:	bf00      	nop
 80030c4:	e002      	b.n	80030cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80030c6:	bf00      	nop
 80030c8:	e000      	b.n	80030cc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80030ca:	bf00      	nop
    }

    if(status == HAL_OK)
 80030cc:	7bfb      	ldrb	r3, [r7, #15]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d10d      	bne.n	80030ee <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80030d2:	4b4a      	ldr	r3, [pc, #296]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6819      	ldr	r1, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	3b01      	subs	r3, #1
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	430b      	orrs	r3, r1
 80030e8:	4944      	ldr	r1, [pc, #272]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80030ea:	4313      	orrs	r3, r2
 80030ec:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80030ee:	7bfb      	ldrb	r3, [r7, #15]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d17d      	bne.n	80031f0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80030f4:	4b41      	ldr	r3, [pc, #260]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a40      	ldr	r2, [pc, #256]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80030fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80030fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003100:	f7fe fb28 	bl	8001754 <HAL_GetTick>
 8003104:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003106:	e009      	b.n	800311c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003108:	f7fe fb24 	bl	8001754 <HAL_GetTick>
 800310c:	4602      	mov	r2, r0
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	2b02      	cmp	r3, #2
 8003114:	d902      	bls.n	800311c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	73fb      	strb	r3, [r7, #15]
        break;
 800311a:	e005      	b.n	8003128 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800311c:	4b37      	ldr	r3, [pc, #220]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d1ef      	bne.n	8003108 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003128:	7bfb      	ldrb	r3, [r7, #15]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d160      	bne.n	80031f0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d111      	bne.n	8003158 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003134:	4b31      	ldr	r3, [pc, #196]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800313c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	6892      	ldr	r2, [r2, #8]
 8003144:	0211      	lsls	r1, r2, #8
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	68d2      	ldr	r2, [r2, #12]
 800314a:	0912      	lsrs	r2, r2, #4
 800314c:	0452      	lsls	r2, r2, #17
 800314e:	430a      	orrs	r2, r1
 8003150:	492a      	ldr	r1, [pc, #168]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003152:	4313      	orrs	r3, r2
 8003154:	610b      	str	r3, [r1, #16]
 8003156:	e027      	b.n	80031a8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d112      	bne.n	8003184 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800315e:	4b27      	ldr	r3, [pc, #156]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003166:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	6892      	ldr	r2, [r2, #8]
 800316e:	0211      	lsls	r1, r2, #8
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	6912      	ldr	r2, [r2, #16]
 8003174:	0852      	lsrs	r2, r2, #1
 8003176:	3a01      	subs	r2, #1
 8003178:	0552      	lsls	r2, r2, #21
 800317a:	430a      	orrs	r2, r1
 800317c:	491f      	ldr	r1, [pc, #124]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 800317e:	4313      	orrs	r3, r2
 8003180:	610b      	str	r3, [r1, #16]
 8003182:	e011      	b.n	80031a8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003184:	4b1d      	ldr	r3, [pc, #116]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800318c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	6892      	ldr	r2, [r2, #8]
 8003194:	0211      	lsls	r1, r2, #8
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	6952      	ldr	r2, [r2, #20]
 800319a:	0852      	lsrs	r2, r2, #1
 800319c:	3a01      	subs	r2, #1
 800319e:	0652      	lsls	r2, r2, #25
 80031a0:	430a      	orrs	r2, r1
 80031a2:	4916      	ldr	r1, [pc, #88]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80031a8:	4b14      	ldr	r3, [pc, #80]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a13      	ldr	r2, [pc, #76]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80031ae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80031b2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b4:	f7fe face 	bl	8001754 <HAL_GetTick>
 80031b8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80031ba:	e009      	b.n	80031d0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031bc:	f7fe faca 	bl	8001754 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d902      	bls.n	80031d0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	73fb      	strb	r3, [r7, #15]
          break;
 80031ce:	e005      	b.n	80031dc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80031d0:	4b0a      	ldr	r3, [pc, #40]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d0ef      	beq.n	80031bc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80031dc:	7bfb      	ldrb	r3, [r7, #15]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d106      	bne.n	80031f0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80031e2:	4b06      	ldr	r3, [pc, #24]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80031e4:	691a      	ldr	r2, [r3, #16]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	699b      	ldr	r3, [r3, #24]
 80031ea:	4904      	ldr	r1, [pc, #16]	@ (80031fc <RCCEx_PLLSAI1_Config+0x1e4>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80031f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3710      	adds	r7, #16
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	40021000 	.word	0x40021000

08003200 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
 8003208:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800320a:	2300      	movs	r3, #0
 800320c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800320e:	4b6a      	ldr	r3, [pc, #424]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	f003 0303 	and.w	r3, r3, #3
 8003216:	2b00      	cmp	r3, #0
 8003218:	d018      	beq.n	800324c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800321a:	4b67      	ldr	r3, [pc, #412]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	f003 0203 	and.w	r2, r3, #3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	429a      	cmp	r2, r3
 8003228:	d10d      	bne.n	8003246 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
       ||
 800322e:	2b00      	cmp	r3, #0
 8003230:	d009      	beq.n	8003246 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003232:	4b61      	ldr	r3, [pc, #388]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	091b      	lsrs	r3, r3, #4
 8003238:	f003 0307 	and.w	r3, r3, #7
 800323c:	1c5a      	adds	r2, r3, #1
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
       ||
 8003242:	429a      	cmp	r2, r3
 8003244:	d047      	beq.n	80032d6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	73fb      	strb	r3, [r7, #15]
 800324a:	e044      	b.n	80032d6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2b03      	cmp	r3, #3
 8003252:	d018      	beq.n	8003286 <RCCEx_PLLSAI2_Config+0x86>
 8003254:	2b03      	cmp	r3, #3
 8003256:	d825      	bhi.n	80032a4 <RCCEx_PLLSAI2_Config+0xa4>
 8003258:	2b01      	cmp	r3, #1
 800325a:	d002      	beq.n	8003262 <RCCEx_PLLSAI2_Config+0x62>
 800325c:	2b02      	cmp	r3, #2
 800325e:	d009      	beq.n	8003274 <RCCEx_PLLSAI2_Config+0x74>
 8003260:	e020      	b.n	80032a4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003262:	4b55      	ldr	r3, [pc, #340]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0302 	and.w	r3, r3, #2
 800326a:	2b00      	cmp	r3, #0
 800326c:	d11d      	bne.n	80032aa <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003272:	e01a      	b.n	80032aa <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003274:	4b50      	ldr	r3, [pc, #320]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800327c:	2b00      	cmp	r3, #0
 800327e:	d116      	bne.n	80032ae <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003284:	e013      	b.n	80032ae <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003286:	4b4c      	ldr	r3, [pc, #304]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d10f      	bne.n	80032b2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003292:	4b49      	ldr	r3, [pc, #292]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d109      	bne.n	80032b2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80032a2:	e006      	b.n	80032b2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	73fb      	strb	r3, [r7, #15]
      break;
 80032a8:	e004      	b.n	80032b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80032aa:	bf00      	nop
 80032ac:	e002      	b.n	80032b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80032ae:	bf00      	nop
 80032b0:	e000      	b.n	80032b4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80032b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80032b4:	7bfb      	ldrb	r3, [r7, #15]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d10d      	bne.n	80032d6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80032ba:	4b3f      	ldr	r3, [pc, #252]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6819      	ldr	r1, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	3b01      	subs	r3, #1
 80032cc:	011b      	lsls	r3, r3, #4
 80032ce:	430b      	orrs	r3, r1
 80032d0:	4939      	ldr	r1, [pc, #228]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80032d6:	7bfb      	ldrb	r3, [r7, #15]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d167      	bne.n	80033ac <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80032dc:	4b36      	ldr	r3, [pc, #216]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a35      	ldr	r2, [pc, #212]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80032e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032e8:	f7fe fa34 	bl	8001754 <HAL_GetTick>
 80032ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80032ee:	e009      	b.n	8003304 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80032f0:	f7fe fa30 	bl	8001754 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d902      	bls.n	8003304 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	73fb      	strb	r3, [r7, #15]
        break;
 8003302:	e005      	b.n	8003310 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003304:	4b2c      	ldr	r3, [pc, #176]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1ef      	bne.n	80032f0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003310:	7bfb      	ldrb	r3, [r7, #15]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d14a      	bne.n	80033ac <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d111      	bne.n	8003340 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800331c:	4b26      	ldr	r3, [pc, #152]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800331e:	695b      	ldr	r3, [r3, #20]
 8003320:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003324:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003328:	687a      	ldr	r2, [r7, #4]
 800332a:	6892      	ldr	r2, [r2, #8]
 800332c:	0211      	lsls	r1, r2, #8
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	68d2      	ldr	r2, [r2, #12]
 8003332:	0912      	lsrs	r2, r2, #4
 8003334:	0452      	lsls	r2, r2, #17
 8003336:	430a      	orrs	r2, r1
 8003338:	491f      	ldr	r1, [pc, #124]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800333a:	4313      	orrs	r3, r2
 800333c:	614b      	str	r3, [r1, #20]
 800333e:	e011      	b.n	8003364 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003340:	4b1d      	ldr	r3, [pc, #116]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003342:	695b      	ldr	r3, [r3, #20]
 8003344:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003348:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	6892      	ldr	r2, [r2, #8]
 8003350:	0211      	lsls	r1, r2, #8
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	6912      	ldr	r2, [r2, #16]
 8003356:	0852      	lsrs	r2, r2, #1
 8003358:	3a01      	subs	r2, #1
 800335a:	0652      	lsls	r2, r2, #25
 800335c:	430a      	orrs	r2, r1
 800335e:	4916      	ldr	r1, [pc, #88]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003360:	4313      	orrs	r3, r2
 8003362:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003364:	4b14      	ldr	r3, [pc, #80]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a13      	ldr	r2, [pc, #76]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800336a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800336e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003370:	f7fe f9f0 	bl	8001754 <HAL_GetTick>
 8003374:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003376:	e009      	b.n	800338c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003378:	f7fe f9ec 	bl	8001754 <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	2b02      	cmp	r3, #2
 8003384:	d902      	bls.n	800338c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	73fb      	strb	r3, [r7, #15]
          break;
 800338a:	e005      	b.n	8003398 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800338c:	4b0a      	ldr	r3, [pc, #40]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d0ef      	beq.n	8003378 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003398:	7bfb      	ldrb	r3, [r7, #15]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d106      	bne.n	80033ac <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800339e:	4b06      	ldr	r3, [pc, #24]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033a0:	695a      	ldr	r2, [r3, #20]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	695b      	ldr	r3, [r3, #20]
 80033a6:	4904      	ldr	r1, [pc, #16]	@ (80033b8 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3710      	adds	r7, #16
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	40021000 	.word	0x40021000

080033bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e049      	b.n	8003462 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d106      	bne.n	80033e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f7fd ff40 	bl	8001268 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2202      	movs	r2, #2
 80033ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	3304      	adds	r3, #4
 80033f8:	4619      	mov	r1, r3
 80033fa:	4610      	mov	r0, r2
 80033fc:	f000 f9d6 	bl	80037ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2201      	movs	r2, #1
 8003424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3708      	adds	r7, #8
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
	...

0800346c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800346c:	b480      	push	{r7}
 800346e:	b085      	sub	sp, #20
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b01      	cmp	r3, #1
 800347e:	d001      	beq.n	8003484 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e04f      	b.n	8003524 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2202      	movs	r2, #2
 8003488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	68da      	ldr	r2, [r3, #12]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f042 0201 	orr.w	r2, r2, #1
 800349a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a23      	ldr	r2, [pc, #140]	@ (8003530 <HAL_TIM_Base_Start_IT+0xc4>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d01d      	beq.n	80034e2 <HAL_TIM_Base_Start_IT+0x76>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034ae:	d018      	beq.n	80034e2 <HAL_TIM_Base_Start_IT+0x76>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a1f      	ldr	r2, [pc, #124]	@ (8003534 <HAL_TIM_Base_Start_IT+0xc8>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d013      	beq.n	80034e2 <HAL_TIM_Base_Start_IT+0x76>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a1e      	ldr	r2, [pc, #120]	@ (8003538 <HAL_TIM_Base_Start_IT+0xcc>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d00e      	beq.n	80034e2 <HAL_TIM_Base_Start_IT+0x76>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a1c      	ldr	r2, [pc, #112]	@ (800353c <HAL_TIM_Base_Start_IT+0xd0>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d009      	beq.n	80034e2 <HAL_TIM_Base_Start_IT+0x76>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a1b      	ldr	r2, [pc, #108]	@ (8003540 <HAL_TIM_Base_Start_IT+0xd4>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d004      	beq.n	80034e2 <HAL_TIM_Base_Start_IT+0x76>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a19      	ldr	r2, [pc, #100]	@ (8003544 <HAL_TIM_Base_Start_IT+0xd8>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d115      	bne.n	800350e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689a      	ldr	r2, [r3, #8]
 80034e8:	4b17      	ldr	r3, [pc, #92]	@ (8003548 <HAL_TIM_Base_Start_IT+0xdc>)
 80034ea:	4013      	ands	r3, r2
 80034ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2b06      	cmp	r3, #6
 80034f2:	d015      	beq.n	8003520 <HAL_TIM_Base_Start_IT+0xb4>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034fa:	d011      	beq.n	8003520 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f042 0201 	orr.w	r2, r2, #1
 800350a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800350c:	e008      	b.n	8003520 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f042 0201 	orr.w	r2, r2, #1
 800351c:	601a      	str	r2, [r3, #0]
 800351e:	e000      	b.n	8003522 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003520:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003522:	2300      	movs	r3, #0
}
 8003524:	4618      	mov	r0, r3
 8003526:	3714      	adds	r7, #20
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr
 8003530:	40012c00 	.word	0x40012c00
 8003534:	40000400 	.word	0x40000400
 8003538:	40000800 	.word	0x40000800
 800353c:	40000c00 	.word	0x40000c00
 8003540:	40013400 	.word	0x40013400
 8003544:	40014000 	.word	0x40014000
 8003548:	00010007 	.word	0x00010007

0800354c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	691b      	ldr	r3, [r3, #16]
 8003562:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	f003 0302 	and.w	r3, r3, #2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d020      	beq.n	80035b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d01b      	beq.n	80035b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f06f 0202 	mvn.w	r2, #2
 8003580:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2201      	movs	r2, #1
 8003586:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	699b      	ldr	r3, [r3, #24]
 800358e:	f003 0303 	and.w	r3, r3, #3
 8003592:	2b00      	cmp	r3, #0
 8003594:	d003      	beq.n	800359e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 f8e9 	bl	800376e <HAL_TIM_IC_CaptureCallback>
 800359c:	e005      	b.n	80035aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 f8db 	bl	800375a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 f8ec 	bl	8003782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	f003 0304 	and.w	r3, r3, #4
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d020      	beq.n	80035fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	f003 0304 	and.w	r3, r3, #4
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d01b      	beq.n	80035fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f06f 0204 	mvn.w	r2, #4
 80035cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2202      	movs	r2, #2
 80035d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	699b      	ldr	r3, [r3, #24]
 80035da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d003      	beq.n	80035ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f000 f8c3 	bl	800376e <HAL_TIM_IC_CaptureCallback>
 80035e8:	e005      	b.n	80035f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 f8b5 	bl	800375a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f000 f8c6 	bl	8003782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	f003 0308 	and.w	r3, r3, #8
 8003602:	2b00      	cmp	r3, #0
 8003604:	d020      	beq.n	8003648 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f003 0308 	and.w	r3, r3, #8
 800360c:	2b00      	cmp	r3, #0
 800360e:	d01b      	beq.n	8003648 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f06f 0208 	mvn.w	r2, #8
 8003618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2204      	movs	r2, #4
 800361e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	69db      	ldr	r3, [r3, #28]
 8003626:	f003 0303 	and.w	r3, r3, #3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d003      	beq.n	8003636 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f000 f89d 	bl	800376e <HAL_TIM_IC_CaptureCallback>
 8003634:	e005      	b.n	8003642 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 f88f 	bl	800375a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 f8a0 	bl	8003782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	f003 0310 	and.w	r3, r3, #16
 800364e:	2b00      	cmp	r3, #0
 8003650:	d020      	beq.n	8003694 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f003 0310 	and.w	r3, r3, #16
 8003658:	2b00      	cmp	r3, #0
 800365a:	d01b      	beq.n	8003694 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f06f 0210 	mvn.w	r2, #16
 8003664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2208      	movs	r2, #8
 800366a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	69db      	ldr	r3, [r3, #28]
 8003672:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003676:	2b00      	cmp	r3, #0
 8003678:	d003      	beq.n	8003682 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f000 f877 	bl	800376e <HAL_TIM_IC_CaptureCallback>
 8003680:	e005      	b.n	800368e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 f869 	bl	800375a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f000 f87a 	bl	8003782 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00c      	beq.n	80036b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f003 0301 	and.w	r3, r3, #1
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d007      	beq.n	80036b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f06f 0201 	mvn.w	r2, #1
 80036b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f7fd fd90 	bl	80011d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d104      	bne.n	80036cc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d00c      	beq.n	80036e6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d007      	beq.n	80036e6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80036de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f000 f913 	bl	800390c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00c      	beq.n	800370a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d007      	beq.n	800370a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003702:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f000 f90b 	bl	8003920 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00c      	beq.n	800372e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800371a:	2b00      	cmp	r3, #0
 800371c:	d007      	beq.n	800372e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003726:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 f834 	bl	8003796 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	f003 0320 	and.w	r3, r3, #32
 8003734:	2b00      	cmp	r3, #0
 8003736:	d00c      	beq.n	8003752 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f003 0320 	and.w	r3, r3, #32
 800373e:	2b00      	cmp	r3, #0
 8003740:	d007      	beq.n	8003752 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f06f 0220 	mvn.w	r2, #32
 800374a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f000 f8d3 	bl	80038f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003752:	bf00      	nop
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800375a:	b480      	push	{r7}
 800375c:	b083      	sub	sp, #12
 800375e:	af00      	add	r7, sp, #0
 8003760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003762:	bf00      	nop
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800376e:	b480      	push	{r7}
 8003770:	b083      	sub	sp, #12
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003776:	bf00      	nop
 8003778:	370c      	adds	r7, #12
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr

08003782 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003782:	b480      	push	{r7}
 8003784:	b083      	sub	sp, #12
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800378a:	bf00      	nop
 800378c:	370c      	adds	r7, #12
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr

08003796 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003796:	b480      	push	{r7}
 8003798:	b083      	sub	sp, #12
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800379e:	bf00      	nop
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
	...

080037ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b085      	sub	sp, #20
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	4a46      	ldr	r2, [pc, #280]	@ (80038d8 <TIM_Base_SetConfig+0x12c>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d013      	beq.n	80037ec <TIM_Base_SetConfig+0x40>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037ca:	d00f      	beq.n	80037ec <TIM_Base_SetConfig+0x40>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	4a43      	ldr	r2, [pc, #268]	@ (80038dc <TIM_Base_SetConfig+0x130>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d00b      	beq.n	80037ec <TIM_Base_SetConfig+0x40>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	4a42      	ldr	r2, [pc, #264]	@ (80038e0 <TIM_Base_SetConfig+0x134>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d007      	beq.n	80037ec <TIM_Base_SetConfig+0x40>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	4a41      	ldr	r2, [pc, #260]	@ (80038e4 <TIM_Base_SetConfig+0x138>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d003      	beq.n	80037ec <TIM_Base_SetConfig+0x40>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	4a40      	ldr	r2, [pc, #256]	@ (80038e8 <TIM_Base_SetConfig+0x13c>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d108      	bne.n	80037fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	68fa      	ldr	r2, [r7, #12]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a35      	ldr	r2, [pc, #212]	@ (80038d8 <TIM_Base_SetConfig+0x12c>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d01f      	beq.n	8003846 <TIM_Base_SetConfig+0x9a>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800380c:	d01b      	beq.n	8003846 <TIM_Base_SetConfig+0x9a>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a32      	ldr	r2, [pc, #200]	@ (80038dc <TIM_Base_SetConfig+0x130>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d017      	beq.n	8003846 <TIM_Base_SetConfig+0x9a>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a31      	ldr	r2, [pc, #196]	@ (80038e0 <TIM_Base_SetConfig+0x134>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d013      	beq.n	8003846 <TIM_Base_SetConfig+0x9a>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a30      	ldr	r2, [pc, #192]	@ (80038e4 <TIM_Base_SetConfig+0x138>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d00f      	beq.n	8003846 <TIM_Base_SetConfig+0x9a>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a2f      	ldr	r2, [pc, #188]	@ (80038e8 <TIM_Base_SetConfig+0x13c>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d00b      	beq.n	8003846 <TIM_Base_SetConfig+0x9a>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a2e      	ldr	r2, [pc, #184]	@ (80038ec <TIM_Base_SetConfig+0x140>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d007      	beq.n	8003846 <TIM_Base_SetConfig+0x9a>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a2d      	ldr	r2, [pc, #180]	@ (80038f0 <TIM_Base_SetConfig+0x144>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d003      	beq.n	8003846 <TIM_Base_SetConfig+0x9a>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a2c      	ldr	r2, [pc, #176]	@ (80038f4 <TIM_Base_SetConfig+0x148>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d108      	bne.n	8003858 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800384c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	4313      	orrs	r3, r2
 8003856:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	695b      	ldr	r3, [r3, #20]
 8003862:	4313      	orrs	r3, r2
 8003864:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68fa      	ldr	r2, [r7, #12]
 800386a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	689a      	ldr	r2, [r3, #8]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a16      	ldr	r2, [pc, #88]	@ (80038d8 <TIM_Base_SetConfig+0x12c>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d00f      	beq.n	80038a4 <TIM_Base_SetConfig+0xf8>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a18      	ldr	r2, [pc, #96]	@ (80038e8 <TIM_Base_SetConfig+0x13c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d00b      	beq.n	80038a4 <TIM_Base_SetConfig+0xf8>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4a17      	ldr	r2, [pc, #92]	@ (80038ec <TIM_Base_SetConfig+0x140>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d007      	beq.n	80038a4 <TIM_Base_SetConfig+0xf8>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4a16      	ldr	r2, [pc, #88]	@ (80038f0 <TIM_Base_SetConfig+0x144>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d003      	beq.n	80038a4 <TIM_Base_SetConfig+0xf8>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4a15      	ldr	r2, [pc, #84]	@ (80038f4 <TIM_Base_SetConfig+0x148>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d103      	bne.n	80038ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	691a      	ldr	r2, [r3, #16]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d105      	bne.n	80038ca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	f023 0201 	bic.w	r2, r3, #1
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	611a      	str	r2, [r3, #16]
  }
}
 80038ca:	bf00      	nop
 80038cc:	3714      	adds	r7, #20
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	40012c00 	.word	0x40012c00
 80038dc:	40000400 	.word	0x40000400
 80038e0:	40000800 	.word	0x40000800
 80038e4:	40000c00 	.word	0x40000c00
 80038e8:	40013400 	.word	0x40013400
 80038ec:	40014000 	.word	0x40014000
 80038f0:	40014400 	.word	0x40014400
 80038f4:	40014800 	.word	0x40014800

080038f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr

0800390c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003914:	bf00      	nop
 8003916:	370c      	adds	r7, #12
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003928:	bf00      	nop
 800392a:	370c      	adds	r7, #12
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b082      	sub	sp, #8
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d101      	bne.n	8003946 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e040      	b.n	80039c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800394a:	2b00      	cmp	r3, #0
 800394c:	d106      	bne.n	800395c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f7fd fcac 	bl	80012b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2224      	movs	r2, #36	@ 0x24
 8003960:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f022 0201 	bic.w	r2, r2, #1
 8003970:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003976:	2b00      	cmp	r3, #0
 8003978:	d002      	beq.n	8003980 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f000 fb6a 	bl	8004054 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f000 f8af 	bl	8003ae4 <UART_SetConfig>
 8003986:	4603      	mov	r3, r0
 8003988:	2b01      	cmp	r3, #1
 800398a:	d101      	bne.n	8003990 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e01b      	b.n	80039c8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	685a      	ldr	r2, [r3, #4]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800399e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689a      	ldr	r2, [r3, #8]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80039ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f042 0201 	orr.w	r2, r2, #1
 80039be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 fbe9 	bl	8004198 <UART_CheckIdleState>
 80039c6:	4603      	mov	r3, r0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b08a      	sub	sp, #40	@ 0x28
 80039d4:	af02      	add	r7, sp, #8
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	603b      	str	r3, [r7, #0]
 80039dc:	4613      	mov	r3, r2
 80039de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80039e4:	2b20      	cmp	r3, #32
 80039e6:	d177      	bne.n	8003ad8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d002      	beq.n	80039f4 <HAL_UART_Transmit+0x24>
 80039ee:	88fb      	ldrh	r3, [r7, #6]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d101      	bne.n	80039f8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e070      	b.n	8003ada <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2221      	movs	r2, #33	@ 0x21
 8003a04:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a06:	f7fd fea5 	bl	8001754 <HAL_GetTick>
 8003a0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	88fa      	ldrh	r2, [r7, #6]
 8003a10:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	88fa      	ldrh	r2, [r7, #6]
 8003a18:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a24:	d108      	bne.n	8003a38 <HAL_UART_Transmit+0x68>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d104      	bne.n	8003a38 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	61bb      	str	r3, [r7, #24]
 8003a36:	e003      	b.n	8003a40 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a40:	e02f      	b.n	8003aa2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	9300      	str	r3, [sp, #0]
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	2200      	movs	r2, #0
 8003a4a:	2180      	movs	r1, #128	@ 0x80
 8003a4c:	68f8      	ldr	r0, [r7, #12]
 8003a4e:	f000 fc4b 	bl	80042e8 <UART_WaitOnFlagUntilTimeout>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d004      	beq.n	8003a62 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2220      	movs	r2, #32
 8003a5c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e03b      	b.n	8003ada <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d10b      	bne.n	8003a80 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	881a      	ldrh	r2, [r3, #0]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a74:	b292      	uxth	r2, r2
 8003a76:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	3302      	adds	r3, #2
 8003a7c:	61bb      	str	r3, [r7, #24]
 8003a7e:	e007      	b.n	8003a90 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	781a      	ldrb	r2, [r3, #0]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	3b01      	subs	r3, #1
 8003a9a:	b29a      	uxth	r2, r3
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003aa8:	b29b      	uxth	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1c9      	bne.n	8003a42 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	2140      	movs	r1, #64	@ 0x40
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f000 fc15 	bl	80042e8 <UART_WaitOnFlagUntilTimeout>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d004      	beq.n	8003ace <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2220      	movs	r2, #32
 8003ac8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e005      	b.n	8003ada <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2220      	movs	r2, #32
 8003ad2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	e000      	b.n	8003ada <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003ad8:	2302      	movs	r3, #2
  }
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3720      	adds	r7, #32
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
	...

08003ae4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ae4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ae8:	b08a      	sub	sp, #40	@ 0x28
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003aee:	2300      	movs	r3, #0
 8003af0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	689a      	ldr	r2, [r3, #8]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	431a      	orrs	r2, r3
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	431a      	orrs	r2, r3
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	69db      	ldr	r3, [r3, #28]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	4ba4      	ldr	r3, [pc, #656]	@ (8003da4 <UART_SetConfig+0x2c0>)
 8003b14:	4013      	ands	r3, r2
 8003b16:	68fa      	ldr	r2, [r7, #12]
 8003b18:	6812      	ldr	r2, [r2, #0]
 8003b1a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003b1c:	430b      	orrs	r3, r1
 8003b1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	68da      	ldr	r2, [r3, #12]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a99      	ldr	r2, [pc, #612]	@ (8003da8 <UART_SetConfig+0x2c4>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d004      	beq.n	8003b50 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6a1b      	ldr	r3, [r3, #32]
 8003b4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b60:	430a      	orrs	r2, r1
 8003b62:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a90      	ldr	r2, [pc, #576]	@ (8003dac <UART_SetConfig+0x2c8>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d126      	bne.n	8003bbc <UART_SetConfig+0xd8>
 8003b6e:	4b90      	ldr	r3, [pc, #576]	@ (8003db0 <UART_SetConfig+0x2cc>)
 8003b70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b74:	f003 0303 	and.w	r3, r3, #3
 8003b78:	2b03      	cmp	r3, #3
 8003b7a:	d81b      	bhi.n	8003bb4 <UART_SetConfig+0xd0>
 8003b7c:	a201      	add	r2, pc, #4	@ (adr r2, 8003b84 <UART_SetConfig+0xa0>)
 8003b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b82:	bf00      	nop
 8003b84:	08003b95 	.word	0x08003b95
 8003b88:	08003ba5 	.word	0x08003ba5
 8003b8c:	08003b9d 	.word	0x08003b9d
 8003b90:	08003bad 	.word	0x08003bad
 8003b94:	2301      	movs	r3, #1
 8003b96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003b9a:	e116      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ba2:	e112      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003ba4:	2304      	movs	r3, #4
 8003ba6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003baa:	e10e      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003bac:	2308      	movs	r3, #8
 8003bae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bb2:	e10a      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003bb4:	2310      	movs	r3, #16
 8003bb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003bba:	e106      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a7c      	ldr	r2, [pc, #496]	@ (8003db4 <UART_SetConfig+0x2d0>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d138      	bne.n	8003c38 <UART_SetConfig+0x154>
 8003bc6:	4b7a      	ldr	r3, [pc, #488]	@ (8003db0 <UART_SetConfig+0x2cc>)
 8003bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bcc:	f003 030c 	and.w	r3, r3, #12
 8003bd0:	2b0c      	cmp	r3, #12
 8003bd2:	d82d      	bhi.n	8003c30 <UART_SetConfig+0x14c>
 8003bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8003bdc <UART_SetConfig+0xf8>)
 8003bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bda:	bf00      	nop
 8003bdc:	08003c11 	.word	0x08003c11
 8003be0:	08003c31 	.word	0x08003c31
 8003be4:	08003c31 	.word	0x08003c31
 8003be8:	08003c31 	.word	0x08003c31
 8003bec:	08003c21 	.word	0x08003c21
 8003bf0:	08003c31 	.word	0x08003c31
 8003bf4:	08003c31 	.word	0x08003c31
 8003bf8:	08003c31 	.word	0x08003c31
 8003bfc:	08003c19 	.word	0x08003c19
 8003c00:	08003c31 	.word	0x08003c31
 8003c04:	08003c31 	.word	0x08003c31
 8003c08:	08003c31 	.word	0x08003c31
 8003c0c:	08003c29 	.word	0x08003c29
 8003c10:	2300      	movs	r3, #0
 8003c12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c16:	e0d8      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003c18:	2302      	movs	r3, #2
 8003c1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c1e:	e0d4      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003c20:	2304      	movs	r3, #4
 8003c22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c26:	e0d0      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003c28:	2308      	movs	r3, #8
 8003c2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c2e:	e0cc      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003c30:	2310      	movs	r3, #16
 8003c32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c36:	e0c8      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a5e      	ldr	r2, [pc, #376]	@ (8003db8 <UART_SetConfig+0x2d4>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d125      	bne.n	8003c8e <UART_SetConfig+0x1aa>
 8003c42:	4b5b      	ldr	r3, [pc, #364]	@ (8003db0 <UART_SetConfig+0x2cc>)
 8003c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c48:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003c4c:	2b30      	cmp	r3, #48	@ 0x30
 8003c4e:	d016      	beq.n	8003c7e <UART_SetConfig+0x19a>
 8003c50:	2b30      	cmp	r3, #48	@ 0x30
 8003c52:	d818      	bhi.n	8003c86 <UART_SetConfig+0x1a2>
 8003c54:	2b20      	cmp	r3, #32
 8003c56:	d00a      	beq.n	8003c6e <UART_SetConfig+0x18a>
 8003c58:	2b20      	cmp	r3, #32
 8003c5a:	d814      	bhi.n	8003c86 <UART_SetConfig+0x1a2>
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d002      	beq.n	8003c66 <UART_SetConfig+0x182>
 8003c60:	2b10      	cmp	r3, #16
 8003c62:	d008      	beq.n	8003c76 <UART_SetConfig+0x192>
 8003c64:	e00f      	b.n	8003c86 <UART_SetConfig+0x1a2>
 8003c66:	2300      	movs	r3, #0
 8003c68:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c6c:	e0ad      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003c6e:	2302      	movs	r3, #2
 8003c70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c74:	e0a9      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003c76:	2304      	movs	r3, #4
 8003c78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c7c:	e0a5      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003c7e:	2308      	movs	r3, #8
 8003c80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c84:	e0a1      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003c86:	2310      	movs	r3, #16
 8003c88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003c8c:	e09d      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a4a      	ldr	r2, [pc, #296]	@ (8003dbc <UART_SetConfig+0x2d8>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d125      	bne.n	8003ce4 <UART_SetConfig+0x200>
 8003c98:	4b45      	ldr	r3, [pc, #276]	@ (8003db0 <UART_SetConfig+0x2cc>)
 8003c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c9e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003ca2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ca4:	d016      	beq.n	8003cd4 <UART_SetConfig+0x1f0>
 8003ca6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ca8:	d818      	bhi.n	8003cdc <UART_SetConfig+0x1f8>
 8003caa:	2b80      	cmp	r3, #128	@ 0x80
 8003cac:	d00a      	beq.n	8003cc4 <UART_SetConfig+0x1e0>
 8003cae:	2b80      	cmp	r3, #128	@ 0x80
 8003cb0:	d814      	bhi.n	8003cdc <UART_SetConfig+0x1f8>
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d002      	beq.n	8003cbc <UART_SetConfig+0x1d8>
 8003cb6:	2b40      	cmp	r3, #64	@ 0x40
 8003cb8:	d008      	beq.n	8003ccc <UART_SetConfig+0x1e8>
 8003cba:	e00f      	b.n	8003cdc <UART_SetConfig+0x1f8>
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cc2:	e082      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003cc4:	2302      	movs	r3, #2
 8003cc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cca:	e07e      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003ccc:	2304      	movs	r3, #4
 8003cce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cd2:	e07a      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003cd4:	2308      	movs	r3, #8
 8003cd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003cda:	e076      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003cdc:	2310      	movs	r3, #16
 8003cde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003ce2:	e072      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a35      	ldr	r2, [pc, #212]	@ (8003dc0 <UART_SetConfig+0x2dc>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d12a      	bne.n	8003d44 <UART_SetConfig+0x260>
 8003cee:	4b30      	ldr	r3, [pc, #192]	@ (8003db0 <UART_SetConfig+0x2cc>)
 8003cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cf4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cf8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cfc:	d01a      	beq.n	8003d34 <UART_SetConfig+0x250>
 8003cfe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d02:	d81b      	bhi.n	8003d3c <UART_SetConfig+0x258>
 8003d04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d08:	d00c      	beq.n	8003d24 <UART_SetConfig+0x240>
 8003d0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d0e:	d815      	bhi.n	8003d3c <UART_SetConfig+0x258>
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d003      	beq.n	8003d1c <UART_SetConfig+0x238>
 8003d14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d18:	d008      	beq.n	8003d2c <UART_SetConfig+0x248>
 8003d1a:	e00f      	b.n	8003d3c <UART_SetConfig+0x258>
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d22:	e052      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003d24:	2302      	movs	r3, #2
 8003d26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d2a:	e04e      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003d2c:	2304      	movs	r3, #4
 8003d2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d32:	e04a      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003d34:	2308      	movs	r3, #8
 8003d36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d3a:	e046      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003d3c:	2310      	movs	r3, #16
 8003d3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d42:	e042      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a17      	ldr	r2, [pc, #92]	@ (8003da8 <UART_SetConfig+0x2c4>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d13a      	bne.n	8003dc4 <UART_SetConfig+0x2e0>
 8003d4e:	4b18      	ldr	r3, [pc, #96]	@ (8003db0 <UART_SetConfig+0x2cc>)
 8003d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d54:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003d58:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d5c:	d01a      	beq.n	8003d94 <UART_SetConfig+0x2b0>
 8003d5e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d62:	d81b      	bhi.n	8003d9c <UART_SetConfig+0x2b8>
 8003d64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d68:	d00c      	beq.n	8003d84 <UART_SetConfig+0x2a0>
 8003d6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d6e:	d815      	bhi.n	8003d9c <UART_SetConfig+0x2b8>
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d003      	beq.n	8003d7c <UART_SetConfig+0x298>
 8003d74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d78:	d008      	beq.n	8003d8c <UART_SetConfig+0x2a8>
 8003d7a:	e00f      	b.n	8003d9c <UART_SetConfig+0x2b8>
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d82:	e022      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003d84:	2302      	movs	r3, #2
 8003d86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d8a:	e01e      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003d8c:	2304      	movs	r3, #4
 8003d8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d92:	e01a      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003d94:	2308      	movs	r3, #8
 8003d96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003d9a:	e016      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003d9c:	2310      	movs	r3, #16
 8003d9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003da2:	e012      	b.n	8003dca <UART_SetConfig+0x2e6>
 8003da4:	efff69f3 	.word	0xefff69f3
 8003da8:	40008000 	.word	0x40008000
 8003dac:	40013800 	.word	0x40013800
 8003db0:	40021000 	.word	0x40021000
 8003db4:	40004400 	.word	0x40004400
 8003db8:	40004800 	.word	0x40004800
 8003dbc:	40004c00 	.word	0x40004c00
 8003dc0:	40005000 	.word	0x40005000
 8003dc4:	2310      	movs	r3, #16
 8003dc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a9f      	ldr	r2, [pc, #636]	@ (800404c <UART_SetConfig+0x568>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d17a      	bne.n	8003eca <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003dd4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003dd8:	2b08      	cmp	r3, #8
 8003dda:	d824      	bhi.n	8003e26 <UART_SetConfig+0x342>
 8003ddc:	a201      	add	r2, pc, #4	@ (adr r2, 8003de4 <UART_SetConfig+0x300>)
 8003dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003de2:	bf00      	nop
 8003de4:	08003e09 	.word	0x08003e09
 8003de8:	08003e27 	.word	0x08003e27
 8003dec:	08003e11 	.word	0x08003e11
 8003df0:	08003e27 	.word	0x08003e27
 8003df4:	08003e17 	.word	0x08003e17
 8003df8:	08003e27 	.word	0x08003e27
 8003dfc:	08003e27 	.word	0x08003e27
 8003e00:	08003e27 	.word	0x08003e27
 8003e04:	08003e1f 	.word	0x08003e1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e08:	f7fe fd5e 	bl	80028c8 <HAL_RCC_GetPCLK1Freq>
 8003e0c:	61f8      	str	r0, [r7, #28]
        break;
 8003e0e:	e010      	b.n	8003e32 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e10:	4b8f      	ldr	r3, [pc, #572]	@ (8004050 <UART_SetConfig+0x56c>)
 8003e12:	61fb      	str	r3, [r7, #28]
        break;
 8003e14:	e00d      	b.n	8003e32 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e16:	f7fe fcbf 	bl	8002798 <HAL_RCC_GetSysClockFreq>
 8003e1a:	61f8      	str	r0, [r7, #28]
        break;
 8003e1c:	e009      	b.n	8003e32 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e22:	61fb      	str	r3, [r7, #28]
        break;
 8003e24:	e005      	b.n	8003e32 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003e26:	2300      	movs	r3, #0
 8003e28:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003e30:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	f000 80fb 	beq.w	8004030 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	685a      	ldr	r2, [r3, #4]
 8003e3e:	4613      	mov	r3, r2
 8003e40:	005b      	lsls	r3, r3, #1
 8003e42:	4413      	add	r3, r2
 8003e44:	69fa      	ldr	r2, [r7, #28]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d305      	bcc.n	8003e56 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e50:	69fa      	ldr	r2, [r7, #28]
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d903      	bls.n	8003e5e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003e5c:	e0e8      	b.n	8004030 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	2200      	movs	r2, #0
 8003e62:	461c      	mov	r4, r3
 8003e64:	4615      	mov	r5, r2
 8003e66:	f04f 0200 	mov.w	r2, #0
 8003e6a:	f04f 0300 	mov.w	r3, #0
 8003e6e:	022b      	lsls	r3, r5, #8
 8003e70:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003e74:	0222      	lsls	r2, r4, #8
 8003e76:	68f9      	ldr	r1, [r7, #12]
 8003e78:	6849      	ldr	r1, [r1, #4]
 8003e7a:	0849      	lsrs	r1, r1, #1
 8003e7c:	2000      	movs	r0, #0
 8003e7e:	4688      	mov	r8, r1
 8003e80:	4681      	mov	r9, r0
 8003e82:	eb12 0a08 	adds.w	sl, r2, r8
 8003e86:	eb43 0b09 	adc.w	fp, r3, r9
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	603b      	str	r3, [r7, #0]
 8003e92:	607a      	str	r2, [r7, #4]
 8003e94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e98:	4650      	mov	r0, sl
 8003e9a:	4659      	mov	r1, fp
 8003e9c:	f7fc f9e8 	bl	8000270 <__aeabi_uldivmod>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003eae:	d308      	bcc.n	8003ec2 <UART_SetConfig+0x3de>
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003eb6:	d204      	bcs.n	8003ec2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	69ba      	ldr	r2, [r7, #24]
 8003ebe:	60da      	str	r2, [r3, #12]
 8003ec0:	e0b6      	b.n	8004030 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003ec8:	e0b2      	b.n	8004030 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	69db      	ldr	r3, [r3, #28]
 8003ece:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ed2:	d15e      	bne.n	8003f92 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003ed4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003ed8:	2b08      	cmp	r3, #8
 8003eda:	d828      	bhi.n	8003f2e <UART_SetConfig+0x44a>
 8003edc:	a201      	add	r2, pc, #4	@ (adr r2, 8003ee4 <UART_SetConfig+0x400>)
 8003ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee2:	bf00      	nop
 8003ee4:	08003f09 	.word	0x08003f09
 8003ee8:	08003f11 	.word	0x08003f11
 8003eec:	08003f19 	.word	0x08003f19
 8003ef0:	08003f2f 	.word	0x08003f2f
 8003ef4:	08003f1f 	.word	0x08003f1f
 8003ef8:	08003f2f 	.word	0x08003f2f
 8003efc:	08003f2f 	.word	0x08003f2f
 8003f00:	08003f2f 	.word	0x08003f2f
 8003f04:	08003f27 	.word	0x08003f27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f08:	f7fe fcde 	bl	80028c8 <HAL_RCC_GetPCLK1Freq>
 8003f0c:	61f8      	str	r0, [r7, #28]
        break;
 8003f0e:	e014      	b.n	8003f3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f10:	f7fe fcf0 	bl	80028f4 <HAL_RCC_GetPCLK2Freq>
 8003f14:	61f8      	str	r0, [r7, #28]
        break;
 8003f16:	e010      	b.n	8003f3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f18:	4b4d      	ldr	r3, [pc, #308]	@ (8004050 <UART_SetConfig+0x56c>)
 8003f1a:	61fb      	str	r3, [r7, #28]
        break;
 8003f1c:	e00d      	b.n	8003f3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f1e:	f7fe fc3b 	bl	8002798 <HAL_RCC_GetSysClockFreq>
 8003f22:	61f8      	str	r0, [r7, #28]
        break;
 8003f24:	e009      	b.n	8003f3a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f2a:	61fb      	str	r3, [r7, #28]
        break;
 8003f2c:	e005      	b.n	8003f3a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003f2e:	2300      	movs	r3, #0
 8003f30:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003f38:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d077      	beq.n	8004030 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	005a      	lsls	r2, r3, #1
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	085b      	lsrs	r3, r3, #1
 8003f4a:	441a      	add	r2, r3
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f54:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	2b0f      	cmp	r3, #15
 8003f5a:	d916      	bls.n	8003f8a <UART_SetConfig+0x4a6>
 8003f5c:	69bb      	ldr	r3, [r7, #24]
 8003f5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f62:	d212      	bcs.n	8003f8a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	f023 030f 	bic.w	r3, r3, #15
 8003f6c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	085b      	lsrs	r3, r3, #1
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	f003 0307 	and.w	r3, r3, #7
 8003f78:	b29a      	uxth	r2, r3
 8003f7a:	8afb      	ldrh	r3, [r7, #22]
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	8afa      	ldrh	r2, [r7, #22]
 8003f86:	60da      	str	r2, [r3, #12]
 8003f88:	e052      	b.n	8004030 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003f90:	e04e      	b.n	8004030 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f92:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003f96:	2b08      	cmp	r3, #8
 8003f98:	d827      	bhi.n	8003fea <UART_SetConfig+0x506>
 8003f9a:	a201      	add	r2, pc, #4	@ (adr r2, 8003fa0 <UART_SetConfig+0x4bc>)
 8003f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fa0:	08003fc5 	.word	0x08003fc5
 8003fa4:	08003fcd 	.word	0x08003fcd
 8003fa8:	08003fd5 	.word	0x08003fd5
 8003fac:	08003feb 	.word	0x08003feb
 8003fb0:	08003fdb 	.word	0x08003fdb
 8003fb4:	08003feb 	.word	0x08003feb
 8003fb8:	08003feb 	.word	0x08003feb
 8003fbc:	08003feb 	.word	0x08003feb
 8003fc0:	08003fe3 	.word	0x08003fe3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fc4:	f7fe fc80 	bl	80028c8 <HAL_RCC_GetPCLK1Freq>
 8003fc8:	61f8      	str	r0, [r7, #28]
        break;
 8003fca:	e014      	b.n	8003ff6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fcc:	f7fe fc92 	bl	80028f4 <HAL_RCC_GetPCLK2Freq>
 8003fd0:	61f8      	str	r0, [r7, #28]
        break;
 8003fd2:	e010      	b.n	8003ff6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fd4:	4b1e      	ldr	r3, [pc, #120]	@ (8004050 <UART_SetConfig+0x56c>)
 8003fd6:	61fb      	str	r3, [r7, #28]
        break;
 8003fd8:	e00d      	b.n	8003ff6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fda:	f7fe fbdd 	bl	8002798 <HAL_RCC_GetSysClockFreq>
 8003fde:	61f8      	str	r0, [r7, #28]
        break;
 8003fe0:	e009      	b.n	8003ff6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fe2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fe6:	61fb      	str	r3, [r7, #28]
        break;
 8003fe8:	e005      	b.n	8003ff6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003fea:	2300      	movs	r3, #0
 8003fec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003ff4:	bf00      	nop
    }

    if (pclk != 0U)
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d019      	beq.n	8004030 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	085a      	lsrs	r2, r3, #1
 8004002:	69fb      	ldr	r3, [r7, #28]
 8004004:	441a      	add	r2, r3
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	fbb2 f3f3 	udiv	r3, r2, r3
 800400e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004010:	69bb      	ldr	r3, [r7, #24]
 8004012:	2b0f      	cmp	r3, #15
 8004014:	d909      	bls.n	800402a <UART_SetConfig+0x546>
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800401c:	d205      	bcs.n	800402a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	b29a      	uxth	r2, r3
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	60da      	str	r2, [r3, #12]
 8004028:	e002      	b.n	8004030 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2200      	movs	r2, #0
 8004034:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800403c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004040:	4618      	mov	r0, r3
 8004042:	3728      	adds	r7, #40	@ 0x28
 8004044:	46bd      	mov	sp, r7
 8004046:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800404a:	bf00      	nop
 800404c:	40008000 	.word	0x40008000
 8004050:	00f42400 	.word	0x00f42400

08004054 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004060:	f003 0308 	and.w	r3, r3, #8
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00a      	beq.n	800407e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	430a      	orrs	r2, r1
 800407c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004082:	f003 0301 	and.w	r3, r3, #1
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00a      	beq.n	80040a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	430a      	orrs	r2, r1
 800409e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a4:	f003 0302 	and.w	r3, r3, #2
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d00a      	beq.n	80040c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	430a      	orrs	r2, r1
 80040c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c6:	f003 0304 	and.w	r3, r3, #4
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d00a      	beq.n	80040e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	430a      	orrs	r2, r1
 80040e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e8:	f003 0310 	and.w	r3, r3, #16
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d00a      	beq.n	8004106 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	430a      	orrs	r2, r1
 8004104:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410a:	f003 0320 	and.w	r3, r3, #32
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00a      	beq.n	8004128 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	430a      	orrs	r2, r1
 8004126:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800412c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004130:	2b00      	cmp	r3, #0
 8004132:	d01a      	beq.n	800416a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	430a      	orrs	r2, r1
 8004148:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004152:	d10a      	bne.n	800416a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	430a      	orrs	r2, r1
 8004168:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004172:	2b00      	cmp	r3, #0
 8004174:	d00a      	beq.n	800418c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	430a      	orrs	r2, r1
 800418a:	605a      	str	r2, [r3, #4]
  }
}
 800418c:	bf00      	nop
 800418e:	370c      	adds	r7, #12
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr

08004198 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b098      	sub	sp, #96	@ 0x60
 800419c:	af02      	add	r7, sp, #8
 800419e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80041a8:	f7fd fad4 	bl	8001754 <HAL_GetTick>
 80041ac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0308 	and.w	r3, r3, #8
 80041b8:	2b08      	cmp	r3, #8
 80041ba:	d12e      	bne.n	800421a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80041c0:	9300      	str	r3, [sp, #0]
 80041c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041c4:	2200      	movs	r2, #0
 80041c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 f88c 	bl	80042e8 <UART_WaitOnFlagUntilTimeout>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d021      	beq.n	800421a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041de:	e853 3f00 	ldrex	r3, [r3]
 80041e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	461a      	mov	r2, r3
 80041f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80041f6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041fc:	e841 2300 	strex	r3, r2, [r1]
 8004200:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004202:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1e6      	bne.n	80041d6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2220      	movs	r2, #32
 800420c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e062      	b.n	80042e0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0304 	and.w	r3, r3, #4
 8004224:	2b04      	cmp	r3, #4
 8004226:	d149      	bne.n	80042bc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004228:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800422c:	9300      	str	r3, [sp, #0]
 800422e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004230:	2200      	movs	r2, #0
 8004232:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 f856 	bl	80042e8 <UART_WaitOnFlagUntilTimeout>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d03c      	beq.n	80042bc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424a:	e853 3f00 	ldrex	r3, [r3]
 800424e:	623b      	str	r3, [r7, #32]
   return(result);
 8004250:	6a3b      	ldr	r3, [r7, #32]
 8004252:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004256:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	461a      	mov	r2, r3
 800425e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004260:	633b      	str	r3, [r7, #48]	@ 0x30
 8004262:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004264:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004266:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004268:	e841 2300 	strex	r3, r2, [r1]
 800426c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800426e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1e6      	bne.n	8004242 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	3308      	adds	r3, #8
 800427a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	e853 3f00 	ldrex	r3, [r3]
 8004282:	60fb      	str	r3, [r7, #12]
   return(result);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	f023 0301 	bic.w	r3, r3, #1
 800428a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	3308      	adds	r3, #8
 8004292:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004294:	61fa      	str	r2, [r7, #28]
 8004296:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004298:	69b9      	ldr	r1, [r7, #24]
 800429a:	69fa      	ldr	r2, [r7, #28]
 800429c:	e841 2300 	strex	r3, r2, [r1]
 80042a0:	617b      	str	r3, [r7, #20]
   return(result);
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d1e5      	bne.n	8004274 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2220      	movs	r2, #32
 80042ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e011      	b.n	80042e0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2220      	movs	r2, #32
 80042c0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2220      	movs	r2, #32
 80042c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80042de:	2300      	movs	r3, #0
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3758      	adds	r7, #88	@ 0x58
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}

080042e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	603b      	str	r3, [r7, #0]
 80042f4:	4613      	mov	r3, r2
 80042f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042f8:	e04f      	b.n	800439a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004300:	d04b      	beq.n	800439a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004302:	f7fd fa27 	bl	8001754 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	429a      	cmp	r2, r3
 8004310:	d302      	bcc.n	8004318 <UART_WaitOnFlagUntilTimeout+0x30>
 8004312:	69bb      	ldr	r3, [r7, #24]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d101      	bne.n	800431c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e04e      	b.n	80043ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0304 	and.w	r3, r3, #4
 8004326:	2b00      	cmp	r3, #0
 8004328:	d037      	beq.n	800439a <UART_WaitOnFlagUntilTimeout+0xb2>
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	2b80      	cmp	r3, #128	@ 0x80
 800432e:	d034      	beq.n	800439a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	2b40      	cmp	r3, #64	@ 0x40
 8004334:	d031      	beq.n	800439a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	69db      	ldr	r3, [r3, #28]
 800433c:	f003 0308 	and.w	r3, r3, #8
 8004340:	2b08      	cmp	r3, #8
 8004342:	d110      	bne.n	8004366 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2208      	movs	r2, #8
 800434a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800434c:	68f8      	ldr	r0, [r7, #12]
 800434e:	f000 f838 	bl	80043c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2208      	movs	r2, #8
 8004356:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e029      	b.n	80043ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	69db      	ldr	r3, [r3, #28]
 800436c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004370:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004374:	d111      	bne.n	800439a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800437e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f000 f81e 	bl	80043c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2220      	movs	r2, #32
 800438a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2200      	movs	r2, #0
 8004392:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e00f      	b.n	80043ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	69da      	ldr	r2, [r3, #28]
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	4013      	ands	r3, r2
 80043a4:	68ba      	ldr	r2, [r7, #8]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	bf0c      	ite	eq
 80043aa:	2301      	moveq	r3, #1
 80043ac:	2300      	movne	r3, #0
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	461a      	mov	r2, r3
 80043b2:	79fb      	ldrb	r3, [r7, #7]
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d0a0      	beq.n	80042fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80043b8:	2300      	movs	r3, #0
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3710      	adds	r7, #16
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043c2:	b480      	push	{r7}
 80043c4:	b095      	sub	sp, #84	@ 0x54
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043d2:	e853 3f00 	ldrex	r3, [r3]
 80043d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80043d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80043de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	461a      	mov	r2, r3
 80043e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80043ea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80043ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80043f0:	e841 2300 	strex	r3, r2, [r1]
 80043f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80043f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d1e6      	bne.n	80043ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	3308      	adds	r3, #8
 8004402:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004404:	6a3b      	ldr	r3, [r7, #32]
 8004406:	e853 3f00 	ldrex	r3, [r3]
 800440a:	61fb      	str	r3, [r7, #28]
   return(result);
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	f023 0301 	bic.w	r3, r3, #1
 8004412:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	3308      	adds	r3, #8
 800441a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800441c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800441e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004420:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004422:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004424:	e841 2300 	strex	r3, r2, [r1]
 8004428:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800442a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442c:	2b00      	cmp	r3, #0
 800442e:	d1e5      	bne.n	80043fc <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004434:	2b01      	cmp	r3, #1
 8004436:	d118      	bne.n	800446a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	e853 3f00 	ldrex	r3, [r3]
 8004444:	60bb      	str	r3, [r7, #8]
   return(result);
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	f023 0310 	bic.w	r3, r3, #16
 800444c:	647b      	str	r3, [r7, #68]	@ 0x44
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	461a      	mov	r2, r3
 8004454:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004456:	61bb      	str	r3, [r7, #24]
 8004458:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800445a:	6979      	ldr	r1, [r7, #20]
 800445c:	69ba      	ldr	r2, [r7, #24]
 800445e:	e841 2300 	strex	r3, r2, [r1]
 8004462:	613b      	str	r3, [r7, #16]
   return(result);
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1e6      	bne.n	8004438 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2220      	movs	r2, #32
 800446e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800447e:	bf00      	nop
 8004480:	3754      	adds	r7, #84	@ 0x54
 8004482:	46bd      	mov	sp, r7
 8004484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004488:	4770      	bx	lr
	...

0800448c <__NVIC_SetPriority>:
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	4603      	mov	r3, r0
 8004494:	6039      	str	r1, [r7, #0]
 8004496:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800449c:	2b00      	cmp	r3, #0
 800449e:	db0a      	blt.n	80044b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	b2da      	uxtb	r2, r3
 80044a4:	490c      	ldr	r1, [pc, #48]	@ (80044d8 <__NVIC_SetPriority+0x4c>)
 80044a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044aa:	0112      	lsls	r2, r2, #4
 80044ac:	b2d2      	uxtb	r2, r2
 80044ae:	440b      	add	r3, r1
 80044b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80044b4:	e00a      	b.n	80044cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	b2da      	uxtb	r2, r3
 80044ba:	4908      	ldr	r1, [pc, #32]	@ (80044dc <__NVIC_SetPriority+0x50>)
 80044bc:	79fb      	ldrb	r3, [r7, #7]
 80044be:	f003 030f 	and.w	r3, r3, #15
 80044c2:	3b04      	subs	r3, #4
 80044c4:	0112      	lsls	r2, r2, #4
 80044c6:	b2d2      	uxtb	r2, r2
 80044c8:	440b      	add	r3, r1
 80044ca:	761a      	strb	r2, [r3, #24]
}
 80044cc:	bf00      	nop
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr
 80044d8:	e000e100 	.word	0xe000e100
 80044dc:	e000ed00 	.word	0xe000ed00

080044e0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80044e0:	b580      	push	{r7, lr}
 80044e2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80044e4:	4b05      	ldr	r3, [pc, #20]	@ (80044fc <SysTick_Handler+0x1c>)
 80044e6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80044e8:	f002 fc7e 	bl	8006de8 <xTaskGetSchedulerState>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d001      	beq.n	80044f6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80044f2:	f003 fda9 	bl	8008048 <xPortSysTickHandler>
  }
}
 80044f6:	bf00      	nop
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	e000e010 	.word	0xe000e010

08004500 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004500:	b580      	push	{r7, lr}
 8004502:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004504:	2100      	movs	r1, #0
 8004506:	f06f 0004 	mvn.w	r0, #4
 800450a:	f7ff ffbf 	bl	800448c <__NVIC_SetPriority>
#endif
}
 800450e:	bf00      	nop
 8004510:	bd80      	pop	{r7, pc}
	...

08004514 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800451a:	f3ef 8305 	mrs	r3, IPSR
 800451e:	603b      	str	r3, [r7, #0]
  return(result);
 8004520:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004522:	2b00      	cmp	r3, #0
 8004524:	d003      	beq.n	800452e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004526:	f06f 0305 	mvn.w	r3, #5
 800452a:	607b      	str	r3, [r7, #4]
 800452c:	e00c      	b.n	8004548 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800452e:	4b0a      	ldr	r3, [pc, #40]	@ (8004558 <osKernelInitialize+0x44>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d105      	bne.n	8004542 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004536:	4b08      	ldr	r3, [pc, #32]	@ (8004558 <osKernelInitialize+0x44>)
 8004538:	2201      	movs	r2, #1
 800453a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800453c:	2300      	movs	r3, #0
 800453e:	607b      	str	r3, [r7, #4]
 8004540:	e002      	b.n	8004548 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004542:	f04f 33ff 	mov.w	r3, #4294967295
 8004546:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004548:	687b      	ldr	r3, [r7, #4]
}
 800454a:	4618      	mov	r0, r3
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	20000204 	.word	0x20000204

0800455c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800455c:	b580      	push	{r7, lr}
 800455e:	b082      	sub	sp, #8
 8004560:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004562:	f3ef 8305 	mrs	r3, IPSR
 8004566:	603b      	str	r3, [r7, #0]
  return(result);
 8004568:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <osKernelStart+0x1a>
    stat = osErrorISR;
 800456e:	f06f 0305 	mvn.w	r3, #5
 8004572:	607b      	str	r3, [r7, #4]
 8004574:	e010      	b.n	8004598 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004576:	4b0b      	ldr	r3, [pc, #44]	@ (80045a4 <osKernelStart+0x48>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2b01      	cmp	r3, #1
 800457c:	d109      	bne.n	8004592 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800457e:	f7ff ffbf 	bl	8004500 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004582:	4b08      	ldr	r3, [pc, #32]	@ (80045a4 <osKernelStart+0x48>)
 8004584:	2202      	movs	r2, #2
 8004586:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004588:	f001 ffba 	bl	8006500 <vTaskStartScheduler>
      stat = osOK;
 800458c:	2300      	movs	r3, #0
 800458e:	607b      	str	r3, [r7, #4]
 8004590:	e002      	b.n	8004598 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004592:	f04f 33ff 	mov.w	r3, #4294967295
 8004596:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004598:	687b      	ldr	r3, [r7, #4]
}
 800459a:	4618      	mov	r0, r3
 800459c:	3708      	adds	r7, #8
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	bf00      	nop
 80045a4:	20000204 	.word	0x20000204

080045a8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b08e      	sub	sp, #56	@ 0x38
 80045ac:	af04      	add	r7, sp, #16
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80045b4:	2300      	movs	r3, #0
 80045b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045b8:	f3ef 8305 	mrs	r3, IPSR
 80045bc:	617b      	str	r3, [r7, #20]
  return(result);
 80045be:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d17e      	bne.n	80046c2 <osThreadNew+0x11a>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d07b      	beq.n	80046c2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80045ca:	2380      	movs	r3, #128	@ 0x80
 80045cc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80045ce:	2318      	movs	r3, #24
 80045d0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80045d2:	2300      	movs	r3, #0
 80045d4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80045d6:	f04f 33ff 	mov.w	r3, #4294967295
 80045da:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d045      	beq.n	800466e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d002      	beq.n	80045f0 <osThreadNew+0x48>
        name = attr->name;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d002      	beq.n	80045fe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d008      	beq.n	8004616 <osThreadNew+0x6e>
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	2b38      	cmp	r3, #56	@ 0x38
 8004608:	d805      	bhi.n	8004616 <osThreadNew+0x6e>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f003 0301 	and.w	r3, r3, #1
 8004612:	2b00      	cmp	r3, #0
 8004614:	d001      	beq.n	800461a <osThreadNew+0x72>
        return (NULL);
 8004616:	2300      	movs	r3, #0
 8004618:	e054      	b.n	80046c4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	695b      	ldr	r3, [r3, #20]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d003      	beq.n	800462a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	695b      	ldr	r3, [r3, #20]
 8004626:	089b      	lsrs	r3, r3, #2
 8004628:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00e      	beq.n	8004650 <osThreadNew+0xa8>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	2ba7      	cmp	r3, #167	@ 0xa7
 8004638:	d90a      	bls.n	8004650 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800463e:	2b00      	cmp	r3, #0
 8004640:	d006      	beq.n	8004650 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	695b      	ldr	r3, [r3, #20]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d002      	beq.n	8004650 <osThreadNew+0xa8>
        mem = 1;
 800464a:	2301      	movs	r3, #1
 800464c:	61bb      	str	r3, [r7, #24]
 800464e:	e010      	b.n	8004672 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d10c      	bne.n	8004672 <osThreadNew+0xca>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d108      	bne.n	8004672 <osThreadNew+0xca>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	691b      	ldr	r3, [r3, #16]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d104      	bne.n	8004672 <osThreadNew+0xca>
          mem = 0;
 8004668:	2300      	movs	r3, #0
 800466a:	61bb      	str	r3, [r7, #24]
 800466c:	e001      	b.n	8004672 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800466e:	2300      	movs	r3, #0
 8004670:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	2b01      	cmp	r3, #1
 8004676:	d110      	bne.n	800469a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004680:	9202      	str	r2, [sp, #8]
 8004682:	9301      	str	r3, [sp, #4]
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	9300      	str	r3, [sp, #0]
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	6a3a      	ldr	r2, [r7, #32]
 800468c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800468e:	68f8      	ldr	r0, [r7, #12]
 8004690:	f001 fd42 	bl	8006118 <xTaskCreateStatic>
 8004694:	4603      	mov	r3, r0
 8004696:	613b      	str	r3, [r7, #16]
 8004698:	e013      	b.n	80046c2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d110      	bne.n	80046c2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80046a0:	6a3b      	ldr	r3, [r7, #32]
 80046a2:	b29a      	uxth	r2, r3
 80046a4:	f107 0310 	add.w	r3, r7, #16
 80046a8:	9301      	str	r3, [sp, #4]
 80046aa:	69fb      	ldr	r3, [r7, #28]
 80046ac:	9300      	str	r3, [sp, #0]
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80046b2:	68f8      	ldr	r0, [r7, #12]
 80046b4:	f001 fd90 	bl	80061d8 <xTaskCreate>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d001      	beq.n	80046c2 <osThreadNew+0x11a>
            hTask = NULL;
 80046be:	2300      	movs	r3, #0
 80046c0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80046c2:	693b      	ldr	r3, [r7, #16]
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3728      	adds	r7, #40	@ 0x28
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046d4:	f3ef 8305 	mrs	r3, IPSR
 80046d8:	60bb      	str	r3, [r7, #8]
  return(result);
 80046da:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d003      	beq.n	80046e8 <osDelay+0x1c>
    stat = osErrorISR;
 80046e0:	f06f 0305 	mvn.w	r3, #5
 80046e4:	60fb      	str	r3, [r7, #12]
 80046e6:	e007      	b.n	80046f8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80046e8:	2300      	movs	r3, #0
 80046ea:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d002      	beq.n	80046f8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f001 fece 	bl	8006494 <vTaskDelay>
    }
  }

  return (stat);
 80046f8:	68fb      	ldr	r3, [r7, #12]
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3710      	adds	r7, #16
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}

08004702 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8004702:	b580      	push	{r7, lr}
 8004704:	b084      	sub	sp, #16
 8004706:	af00      	add	r7, sp, #0
 8004708:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f003 fab6 	bl	8007c7c <pvTimerGetTimerID>
 8004710:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d005      	beq.n	8004724 <TimerCallback+0x22>
    callb->func (callb->arg);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	6852      	ldr	r2, [r2, #4]
 8004720:	4610      	mov	r0, r2
 8004722:	4798      	blx	r3
  }
}
 8004724:	bf00      	nop
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800472c:	b580      	push	{r7, lr}
 800472e:	b08c      	sub	sp, #48	@ 0x30
 8004730:	af02      	add	r7, sp, #8
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	607a      	str	r2, [r7, #4]
 8004736:	603b      	str	r3, [r7, #0]
 8004738:	460b      	mov	r3, r1
 800473a:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800473c:	2300      	movs	r3, #0
 800473e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004740:	f3ef 8305 	mrs	r3, IPSR
 8004744:	613b      	str	r3, [r7, #16]
  return(result);
 8004746:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8004748:	2b00      	cmp	r3, #0
 800474a:	d163      	bne.n	8004814 <osTimerNew+0xe8>
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d060      	beq.n	8004814 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8004752:	2008      	movs	r0, #8
 8004754:	f003 fd0a 	bl	800816c <pvPortMalloc>
 8004758:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d059      	beq.n	8004814 <osTimerNew+0xe8>
      callb->func = func;
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	68fa      	ldr	r2, [r7, #12]
 8004764:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800476c:	7afb      	ldrb	r3, [r7, #11]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d102      	bne.n	8004778 <osTimerNew+0x4c>
        reload = pdFALSE;
 8004772:	2300      	movs	r3, #0
 8004774:	61fb      	str	r3, [r7, #28]
 8004776:	e001      	b.n	800477c <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8004778:	2301      	movs	r3, #1
 800477a:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800477c:	f04f 33ff 	mov.w	r3, #4294967295
 8004780:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8004782:	2300      	movs	r3, #0
 8004784:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d01c      	beq.n	80047c6 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d002      	beq.n	800479a <osTimerNew+0x6e>
          name = attr->name;
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d006      	beq.n	80047b0 <osTimerNew+0x84>
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	2b2b      	cmp	r3, #43	@ 0x2b
 80047a8:	d902      	bls.n	80047b0 <osTimerNew+0x84>
          mem = 1;
 80047aa:	2301      	movs	r3, #1
 80047ac:	61bb      	str	r3, [r7, #24]
 80047ae:	e00c      	b.n	80047ca <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d108      	bne.n	80047ca <osTimerNew+0x9e>
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d104      	bne.n	80047ca <osTimerNew+0x9e>
            mem = 0;
 80047c0:	2300      	movs	r3, #0
 80047c2:	61bb      	str	r3, [r7, #24]
 80047c4:	e001      	b.n	80047ca <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 80047c6:	2300      	movs	r3, #0
 80047c8:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d10c      	bne.n	80047ea <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	9301      	str	r3, [sp, #4]
 80047d6:	4b12      	ldr	r3, [pc, #72]	@ (8004820 <osTimerNew+0xf4>)
 80047d8:	9300      	str	r3, [sp, #0]
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	69fa      	ldr	r2, [r7, #28]
 80047de:	2101      	movs	r1, #1
 80047e0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80047e2:	f002 fe94 	bl	800750e <xTimerCreateStatic>
 80047e6:	6238      	str	r0, [r7, #32]
 80047e8:	e00b      	b.n	8004802 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d108      	bne.n	8004802 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 80047f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004820 <osTimerNew+0xf4>)
 80047f2:	9300      	str	r3, [sp, #0]
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	69fa      	ldr	r2, [r7, #28]
 80047f8:	2101      	movs	r1, #1
 80047fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80047fc:	f002 fe66 	bl	80074cc <xTimerCreate>
 8004800:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8004802:	6a3b      	ldr	r3, [r7, #32]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d105      	bne.n	8004814 <osTimerNew+0xe8>
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d002      	beq.n	8004814 <osTimerNew+0xe8>
        vPortFree (callb);
 800480e:	6978      	ldr	r0, [r7, #20]
 8004810:	f003 fd7a 	bl	8008308 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8004814:	6a3b      	ldr	r3, [r7, #32]
}
 8004816:	4618      	mov	r0, r3
 8004818:	3728      	adds	r7, #40	@ 0x28
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	08004703 	.word	0x08004703

08004824 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8004824:	b580      	push	{r7, lr}
 8004826:	b088      	sub	sp, #32
 8004828:	af02      	add	r7, sp, #8
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004832:	f3ef 8305 	mrs	r3, IPSR
 8004836:	60fb      	str	r3, [r7, #12]
  return(result);
 8004838:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800483a:	2b00      	cmp	r3, #0
 800483c:	d003      	beq.n	8004846 <osTimerStart+0x22>
    stat = osErrorISR;
 800483e:	f06f 0305 	mvn.w	r3, #5
 8004842:	617b      	str	r3, [r7, #20]
 8004844:	e017      	b.n	8004876 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d103      	bne.n	8004854 <osTimerStart+0x30>
    stat = osErrorParameter;
 800484c:	f06f 0303 	mvn.w	r3, #3
 8004850:	617b      	str	r3, [r7, #20]
 8004852:	e010      	b.n	8004876 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8004854:	2300      	movs	r3, #0
 8004856:	9300      	str	r3, [sp, #0]
 8004858:	2300      	movs	r3, #0
 800485a:	683a      	ldr	r2, [r7, #0]
 800485c:	2104      	movs	r1, #4
 800485e:	6938      	ldr	r0, [r7, #16]
 8004860:	f002 fed2 	bl	8007608 <xTimerGenericCommand>
 8004864:	4603      	mov	r3, r0
 8004866:	2b01      	cmp	r3, #1
 8004868:	d102      	bne.n	8004870 <osTimerStart+0x4c>
      stat = osOK;
 800486a:	2300      	movs	r3, #0
 800486c:	617b      	str	r3, [r7, #20]
 800486e:	e002      	b.n	8004876 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8004870:	f06f 0302 	mvn.w	r3, #2
 8004874:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8004876:	697b      	ldr	r3, [r7, #20]
}
 8004878:	4618      	mov	r0, r3
 800487a:	3718      	adds	r7, #24
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 8004880:	b580      	push	{r7, lr}
 8004882:	b088      	sub	sp, #32
 8004884:	af02      	add	r7, sp, #8
 8004886:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800488c:	f3ef 8305 	mrs	r3, IPSR
 8004890:	60fb      	str	r3, [r7, #12]
  return(result);
 8004892:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004894:	2b00      	cmp	r3, #0
 8004896:	d003      	beq.n	80048a0 <osTimerStop+0x20>
    stat = osErrorISR;
 8004898:	f06f 0305 	mvn.w	r3, #5
 800489c:	617b      	str	r3, [r7, #20]
 800489e:	e021      	b.n	80048e4 <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d103      	bne.n	80048ae <osTimerStop+0x2e>
    stat = osErrorParameter;
 80048a6:	f06f 0303 	mvn.w	r3, #3
 80048aa:	617b      	str	r3, [r7, #20]
 80048ac:	e01a      	b.n	80048e4 <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 80048ae:	6938      	ldr	r0, [r7, #16]
 80048b0:	f003 f9ba 	bl	8007c28 <xTimerIsTimerActive>
 80048b4:	4603      	mov	r3, r0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d103      	bne.n	80048c2 <osTimerStop+0x42>
      stat = osErrorResource;
 80048ba:	f06f 0302 	mvn.w	r3, #2
 80048be:	617b      	str	r3, [r7, #20]
 80048c0:	e010      	b.n	80048e4 <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 80048c2:	2300      	movs	r3, #0
 80048c4:	9300      	str	r3, [sp, #0]
 80048c6:	2300      	movs	r3, #0
 80048c8:	2200      	movs	r2, #0
 80048ca:	2103      	movs	r1, #3
 80048cc:	6938      	ldr	r0, [r7, #16]
 80048ce:	f002 fe9b 	bl	8007608 <xTimerGenericCommand>
 80048d2:	4603      	mov	r3, r0
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d102      	bne.n	80048de <osTimerStop+0x5e>
        stat = osOK;
 80048d8:	2300      	movs	r3, #0
 80048da:	617b      	str	r3, [r7, #20]
 80048dc:	e002      	b.n	80048e4 <osTimerStop+0x64>
      } else {
        stat = osError;
 80048de:	f04f 33ff 	mov.w	r3, #4294967295
 80048e2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80048e4:	697b      	ldr	r3, [r7, #20]
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3718      	adds	r7, #24
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}

080048ee <osTimerIsRunning>:

uint32_t osTimerIsRunning (osTimerId_t timer_id) {
 80048ee:	b580      	push	{r7, lr}
 80048f0:	b086      	sub	sp, #24
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048fa:	f3ef 8305 	mrs	r3, IPSR
 80048fe:	60fb      	str	r3, [r7, #12]
  return(result);
 8004900:	68fb      	ldr	r3, [r7, #12]
  uint32_t running;

  if (IS_IRQ() || (hTimer == NULL)) {
 8004902:	2b00      	cmp	r3, #0
 8004904:	d102      	bne.n	800490c <osTimerIsRunning+0x1e>
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d102      	bne.n	8004912 <osTimerIsRunning+0x24>
    running = 0U;
 800490c:	2300      	movs	r3, #0
 800490e:	617b      	str	r3, [r7, #20]
 8004910:	e004      	b.n	800491c <osTimerIsRunning+0x2e>
  } else {
    running = (uint32_t)xTimerIsTimerActive (hTimer);
 8004912:	6938      	ldr	r0, [r7, #16]
 8004914:	f003 f988 	bl	8007c28 <xTimerIsTimerActive>
 8004918:	4603      	mov	r3, r0
 800491a:	617b      	str	r3, [r7, #20]
  }

  return (running);
 800491c:	697b      	ldr	r3, [r7, #20]
}
 800491e:	4618      	mov	r0, r3
 8004920:	3718      	adds	r7, #24
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}

08004926 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004926:	b580      	push	{r7, lr}
 8004928:	b088      	sub	sp, #32
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800492e:	2300      	movs	r3, #0
 8004930:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004932:	f3ef 8305 	mrs	r3, IPSR
 8004936:	60bb      	str	r3, [r7, #8]
  return(result);
 8004938:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800493a:	2b00      	cmp	r3, #0
 800493c:	d174      	bne.n	8004a28 <osMutexNew+0x102>
    if (attr != NULL) {
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d003      	beq.n	800494c <osMutexNew+0x26>
      type = attr->attr_bits;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	61bb      	str	r3, [r7, #24]
 800494a:	e001      	b.n	8004950 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800494c:	2300      	movs	r3, #0
 800494e:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004950:	69bb      	ldr	r3, [r7, #24]
 8004952:	f003 0301 	and.w	r3, r3, #1
 8004956:	2b00      	cmp	r3, #0
 8004958:	d002      	beq.n	8004960 <osMutexNew+0x3a>
      rmtx = 1U;
 800495a:	2301      	movs	r3, #1
 800495c:	617b      	str	r3, [r7, #20]
 800495e:	e001      	b.n	8004964 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8004960:	2300      	movs	r3, #0
 8004962:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004964:	69bb      	ldr	r3, [r7, #24]
 8004966:	f003 0308 	and.w	r3, r3, #8
 800496a:	2b00      	cmp	r3, #0
 800496c:	d15c      	bne.n	8004a28 <osMutexNew+0x102>
      mem = -1;
 800496e:	f04f 33ff 	mov.w	r3, #4294967295
 8004972:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d015      	beq.n	80049a6 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	689b      	ldr	r3, [r3, #8]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d006      	beq.n	8004990 <osMutexNew+0x6a>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	2b4f      	cmp	r3, #79	@ 0x4f
 8004988:	d902      	bls.n	8004990 <osMutexNew+0x6a>
          mem = 1;
 800498a:	2301      	movs	r3, #1
 800498c:	613b      	str	r3, [r7, #16]
 800498e:	e00c      	b.n	80049aa <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d108      	bne.n	80049aa <osMutexNew+0x84>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d104      	bne.n	80049aa <osMutexNew+0x84>
            mem = 0;
 80049a0:	2300      	movs	r3, #0
 80049a2:	613b      	str	r3, [r7, #16]
 80049a4:	e001      	b.n	80049aa <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80049a6:	2300      	movs	r3, #0
 80049a8:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80049aa:	693b      	ldr	r3, [r7, #16]
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d112      	bne.n	80049d6 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d007      	beq.n	80049c6 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	4619      	mov	r1, r3
 80049bc:	2004      	movs	r0, #4
 80049be:	f000 fc3e 	bl	800523e <xQueueCreateMutexStatic>
 80049c2:	61f8      	str	r0, [r7, #28]
 80049c4:	e016      	b.n	80049f4 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	4619      	mov	r1, r3
 80049cc:	2001      	movs	r0, #1
 80049ce:	f000 fc36 	bl	800523e <xQueueCreateMutexStatic>
 80049d2:	61f8      	str	r0, [r7, #28]
 80049d4:	e00e      	b.n	80049f4 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d10b      	bne.n	80049f4 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d004      	beq.n	80049ec <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80049e2:	2004      	movs	r0, #4
 80049e4:	f000 fc13 	bl	800520e <xQueueCreateMutex>
 80049e8:	61f8      	str	r0, [r7, #28]
 80049ea:	e003      	b.n	80049f4 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80049ec:	2001      	movs	r0, #1
 80049ee:	f000 fc0e 	bl	800520e <xQueueCreateMutex>
 80049f2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d00c      	beq.n	8004a14 <osMutexNew+0xee>
        if (attr != NULL) {
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d003      	beq.n	8004a08 <osMutexNew+0xe2>
          name = attr->name;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	60fb      	str	r3, [r7, #12]
 8004a06:	e001      	b.n	8004a0c <osMutexNew+0xe6>
        } else {
          name = NULL;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8004a0c:	68f9      	ldr	r1, [r7, #12]
 8004a0e:	69f8      	ldr	r0, [r7, #28]
 8004a10:	f001 fafa 	bl	8006008 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d006      	beq.n	8004a28 <osMutexNew+0x102>
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d003      	beq.n	8004a28 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	f043 0301 	orr.w	r3, r3, #1
 8004a26:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004a28:	69fb      	ldr	r3, [r7, #28]
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3720      	adds	r7, #32
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b086      	sub	sp, #24
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	6078      	str	r0, [r7, #4]
 8004a3a:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f023 0301 	bic.w	r3, r3, #1
 8004a42:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f003 0301 	and.w	r3, r3, #1
 8004a4a:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a50:	f3ef 8305 	mrs	r3, IPSR
 8004a54:	60bb      	str	r3, [r7, #8]
  return(result);
 8004a56:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d003      	beq.n	8004a64 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8004a5c:	f06f 0305 	mvn.w	r3, #5
 8004a60:	617b      	str	r3, [r7, #20]
 8004a62:	e02c      	b.n	8004abe <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d103      	bne.n	8004a72 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8004a6a:	f06f 0303 	mvn.w	r3, #3
 8004a6e:	617b      	str	r3, [r7, #20]
 8004a70:	e025      	b.n	8004abe <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d011      	beq.n	8004a9c <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004a78:	6839      	ldr	r1, [r7, #0]
 8004a7a:	6938      	ldr	r0, [r7, #16]
 8004a7c:	f000 fc2f 	bl	80052de <xQueueTakeMutexRecursive>
 8004a80:	4603      	mov	r3, r0
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d01b      	beq.n	8004abe <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d003      	beq.n	8004a94 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8004a8c:	f06f 0301 	mvn.w	r3, #1
 8004a90:	617b      	str	r3, [r7, #20]
 8004a92:	e014      	b.n	8004abe <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004a94:	f06f 0302 	mvn.w	r3, #2
 8004a98:	617b      	str	r3, [r7, #20]
 8004a9a:	e010      	b.n	8004abe <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004a9c:	6839      	ldr	r1, [r7, #0]
 8004a9e:	6938      	ldr	r0, [r7, #16]
 8004aa0:	f000 ffd4 	bl	8005a4c <xQueueSemaphoreTake>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d009      	beq.n	8004abe <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d003      	beq.n	8004ab8 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8004ab0:	f06f 0301 	mvn.w	r3, #1
 8004ab4:	617b      	str	r3, [r7, #20]
 8004ab6:	e002      	b.n	8004abe <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004ab8:	f06f 0302 	mvn.w	r3, #2
 8004abc:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8004abe:	697b      	ldr	r3, [r7, #20]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3718      	adds	r7, #24
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b086      	sub	sp, #24
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f023 0301 	bic.w	r3, r3, #1
 8004ad6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ae4:	f3ef 8305 	mrs	r3, IPSR
 8004ae8:	60bb      	str	r3, [r7, #8]
  return(result);
 8004aea:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d003      	beq.n	8004af8 <osMutexRelease+0x30>
    stat = osErrorISR;
 8004af0:	f06f 0305 	mvn.w	r3, #5
 8004af4:	617b      	str	r3, [r7, #20]
 8004af6:	e01f      	b.n	8004b38 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d103      	bne.n	8004b06 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8004afe:	f06f 0303 	mvn.w	r3, #3
 8004b02:	617b      	str	r3, [r7, #20]
 8004b04:	e018      	b.n	8004b38 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d009      	beq.n	8004b20 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8004b0c:	6938      	ldr	r0, [r7, #16]
 8004b0e:	f000 fbb1 	bl	8005274 <xQueueGiveMutexRecursive>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d00f      	beq.n	8004b38 <osMutexRelease+0x70>
        stat = osErrorResource;
 8004b18:	f06f 0302 	mvn.w	r3, #2
 8004b1c:	617b      	str	r3, [r7, #20]
 8004b1e:	e00b      	b.n	8004b38 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8004b20:	2300      	movs	r3, #0
 8004b22:	2200      	movs	r2, #0
 8004b24:	2100      	movs	r1, #0
 8004b26:	6938      	ldr	r0, [r7, #16]
 8004b28:	f000 fc7e 	bl	8005428 <xQueueGenericSend>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d002      	beq.n	8004b38 <osMutexRelease+0x70>
        stat = osErrorResource;
 8004b32:	f06f 0302 	mvn.w	r3, #2
 8004b36:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004b38:	697b      	ldr	r3, [r7, #20]
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3718      	adds	r7, #24
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8004b42:	b580      	push	{r7, lr}
 8004b44:	b08a      	sub	sp, #40	@ 0x28
 8004b46:	af02      	add	r7, sp, #8
 8004b48:	60f8      	str	r0, [r7, #12]
 8004b4a:	60b9      	str	r1, [r7, #8]
 8004b4c:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b52:	f3ef 8305 	mrs	r3, IPSR
 8004b56:	613b      	str	r3, [r7, #16]
  return(result);
 8004b58:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d175      	bne.n	8004c4a <osSemaphoreNew+0x108>
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d072      	beq.n	8004c4a <osSemaphoreNew+0x108>
 8004b64:	68ba      	ldr	r2, [r7, #8]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d86e      	bhi.n	8004c4a <osSemaphoreNew+0x108>
    mem = -1;
 8004b6c:	f04f 33ff 	mov.w	r3, #4294967295
 8004b70:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d015      	beq.n	8004ba4 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d006      	beq.n	8004b8e <osSemaphoreNew+0x4c>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	2b4f      	cmp	r3, #79	@ 0x4f
 8004b86:	d902      	bls.n	8004b8e <osSemaphoreNew+0x4c>
        mem = 1;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	61bb      	str	r3, [r7, #24]
 8004b8c:	e00c      	b.n	8004ba8 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d108      	bne.n	8004ba8 <osSemaphoreNew+0x66>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d104      	bne.n	8004ba8 <osSemaphoreNew+0x66>
          mem = 0;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	61bb      	str	r3, [r7, #24]
 8004ba2:	e001      	b.n	8004ba8 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bae:	d04c      	beq.n	8004c4a <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2b01      	cmp	r3, #1
 8004bb4:	d128      	bne.n	8004c08 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d10a      	bne.n	8004bd2 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	2203      	movs	r2, #3
 8004bc2:	9200      	str	r2, [sp, #0]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	2100      	movs	r1, #0
 8004bc8:	2001      	movs	r0, #1
 8004bca:	f000 fa2b 	bl	8005024 <xQueueGenericCreateStatic>
 8004bce:	61f8      	str	r0, [r7, #28]
 8004bd0:	e005      	b.n	8004bde <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8004bd2:	2203      	movs	r2, #3
 8004bd4:	2100      	movs	r1, #0
 8004bd6:	2001      	movs	r0, #1
 8004bd8:	f000 faa1 	bl	800511e <xQueueGenericCreate>
 8004bdc:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004bde:	69fb      	ldr	r3, [r7, #28]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d022      	beq.n	8004c2a <osSemaphoreNew+0xe8>
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d01f      	beq.n	8004c2a <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004bea:	2300      	movs	r3, #0
 8004bec:	2200      	movs	r2, #0
 8004bee:	2100      	movs	r1, #0
 8004bf0:	69f8      	ldr	r0, [r7, #28]
 8004bf2:	f000 fc19 	bl	8005428 <xQueueGenericSend>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d016      	beq.n	8004c2a <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8004bfc:	69f8      	ldr	r0, [r7, #28]
 8004bfe:	f001 f8b7 	bl	8005d70 <vQueueDelete>
            hSemaphore = NULL;
 8004c02:	2300      	movs	r3, #0
 8004c04:	61fb      	str	r3, [r7, #28]
 8004c06:	e010      	b.n	8004c2a <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d108      	bne.n	8004c20 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	461a      	mov	r2, r3
 8004c14:	68b9      	ldr	r1, [r7, #8]
 8004c16:	68f8      	ldr	r0, [r7, #12]
 8004c18:	f000 fb98 	bl	800534c <xQueueCreateCountingSemaphoreStatic>
 8004c1c:	61f8      	str	r0, [r7, #28]
 8004c1e:	e004      	b.n	8004c2a <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8004c20:	68b9      	ldr	r1, [r7, #8]
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f000 fbcb 	bl	80053be <xQueueCreateCountingSemaphore>
 8004c28:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8004c2a:	69fb      	ldr	r3, [r7, #28]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d00c      	beq.n	8004c4a <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d003      	beq.n	8004c3e <osSemaphoreNew+0xfc>
          name = attr->name;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	617b      	str	r3, [r7, #20]
 8004c3c:	e001      	b.n	8004c42 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8004c42:	6979      	ldr	r1, [r7, #20]
 8004c44:	69f8      	ldr	r0, [r7, #28]
 8004c46:	f001 f9df 	bl	8006008 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8004c4a:	69fb      	ldr	r3, [r7, #28]
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3720      	adds	r7, #32
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b086      	sub	sp, #24
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004c62:	2300      	movs	r3, #0
 8004c64:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d103      	bne.n	8004c74 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8004c6c:	f06f 0303 	mvn.w	r3, #3
 8004c70:	617b      	str	r3, [r7, #20]
 8004c72:	e039      	b.n	8004ce8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c74:	f3ef 8305 	mrs	r3, IPSR
 8004c78:	60fb      	str	r3, [r7, #12]
  return(result);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d022      	beq.n	8004cc6 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d003      	beq.n	8004c8e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8004c86:	f06f 0303 	mvn.w	r3, #3
 8004c8a:	617b      	str	r3, [r7, #20]
 8004c8c:	e02c      	b.n	8004ce8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8004c92:	f107 0308 	add.w	r3, r7, #8
 8004c96:	461a      	mov	r2, r3
 8004c98:	2100      	movs	r1, #0
 8004c9a:	6938      	ldr	r0, [r7, #16]
 8004c9c:	f000 ffe6 	bl	8005c6c <xQueueReceiveFromISR>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d003      	beq.n	8004cae <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8004ca6:	f06f 0302 	mvn.w	r3, #2
 8004caa:	617b      	str	r3, [r7, #20]
 8004cac:	e01c      	b.n	8004ce8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d019      	beq.n	8004ce8 <osSemaphoreAcquire+0x94>
 8004cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8004cf4 <osSemaphoreAcquire+0xa0>)
 8004cb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004cba:	601a      	str	r2, [r3, #0]
 8004cbc:	f3bf 8f4f 	dsb	sy
 8004cc0:	f3bf 8f6f 	isb	sy
 8004cc4:	e010      	b.n	8004ce8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8004cc6:	6839      	ldr	r1, [r7, #0]
 8004cc8:	6938      	ldr	r0, [r7, #16]
 8004cca:	f000 febf 	bl	8005a4c <xQueueSemaphoreTake>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d009      	beq.n	8004ce8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d003      	beq.n	8004ce2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8004cda:	f06f 0301 	mvn.w	r3, #1
 8004cde:	617b      	str	r3, [r7, #20]
 8004ce0:	e002      	b.n	8004ce8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8004ce2:	f06f 0302 	mvn.w	r3, #2
 8004ce6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8004ce8:	697b      	ldr	r3, [r7, #20]
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3718      	adds	r7, #24
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	e000ed04 	.word	0xe000ed04

08004cf8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004d04:	2300      	movs	r3, #0
 8004d06:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d103      	bne.n	8004d16 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8004d0e:	f06f 0303 	mvn.w	r3, #3
 8004d12:	617b      	str	r3, [r7, #20]
 8004d14:	e02c      	b.n	8004d70 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d16:	f3ef 8305 	mrs	r3, IPSR
 8004d1a:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d01a      	beq.n	8004d58 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8004d22:	2300      	movs	r3, #0
 8004d24:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8004d26:	f107 0308 	add.w	r3, r7, #8
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	6938      	ldr	r0, [r7, #16]
 8004d2e:	f000 fd1b 	bl	8005768 <xQueueGiveFromISR>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b01      	cmp	r3, #1
 8004d36:	d003      	beq.n	8004d40 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8004d38:	f06f 0302 	mvn.w	r3, #2
 8004d3c:	617b      	str	r3, [r7, #20]
 8004d3e:	e017      	b.n	8004d70 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d014      	beq.n	8004d70 <osSemaphoreRelease+0x78>
 8004d46:	4b0d      	ldr	r3, [pc, #52]	@ (8004d7c <osSemaphoreRelease+0x84>)
 8004d48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d4c:	601a      	str	r2, [r3, #0]
 8004d4e:	f3bf 8f4f 	dsb	sy
 8004d52:	f3bf 8f6f 	isb	sy
 8004d56:	e00b      	b.n	8004d70 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004d58:	2300      	movs	r3, #0
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	2100      	movs	r1, #0
 8004d5e:	6938      	ldr	r0, [r7, #16]
 8004d60:	f000 fb62 	bl	8005428 <xQueueGenericSend>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d002      	beq.n	8004d70 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8004d6a:	f06f 0302 	mvn.w	r3, #2
 8004d6e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8004d70:	697b      	ldr	r3, [r7, #20]
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3718      	adds	r7, #24
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	e000ed04 	.word	0xe000ed04

08004d80 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	4a07      	ldr	r2, [pc, #28]	@ (8004dac <vApplicationGetIdleTaskMemory+0x2c>)
 8004d90:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	4a06      	ldr	r2, [pc, #24]	@ (8004db0 <vApplicationGetIdleTaskMemory+0x30>)
 8004d96:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2280      	movs	r2, #128	@ 0x80
 8004d9c:	601a      	str	r2, [r3, #0]
}
 8004d9e:	bf00      	nop
 8004da0:	3714      	adds	r7, #20
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	20000208 	.word	0x20000208
 8004db0:	200002b0 	.word	0x200002b0

08004db4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	4a07      	ldr	r2, [pc, #28]	@ (8004de0 <vApplicationGetTimerTaskMemory+0x2c>)
 8004dc4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	4a06      	ldr	r2, [pc, #24]	@ (8004de4 <vApplicationGetTimerTaskMemory+0x30>)
 8004dca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004dd2:	601a      	str	r2, [r3, #0]
}
 8004dd4:	bf00      	nop
 8004dd6:	3714      	adds	r7, #20
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr
 8004de0:	200004b0 	.word	0x200004b0
 8004de4:	20000558 	.word	0x20000558

08004de8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f103 0208 	add.w	r2, r3, #8
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8004e00:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f103 0208 	add.w	r2, r3, #8
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	f103 0208 	add.w	r2, r3, #8
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e1c:	bf00      	nop
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2200      	movs	r2, #0
 8004e34:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e36:	bf00      	nop
 8004e38:	370c      	adds	r7, #12
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr

08004e42 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e42:	b480      	push	{r7}
 8004e44:	b085      	sub	sp, #20
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
 8004e4a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	689a      	ldr	r2, [r3, #8]
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	683a      	ldr	r2, [r7, #0]
 8004e66:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	683a      	ldr	r2, [r7, #0]
 8004e6c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	1c5a      	adds	r2, r3, #1
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	601a      	str	r2, [r3, #0]
}
 8004e7e:	bf00      	nop
 8004e80:	3714      	adds	r7, #20
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr

08004e8a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e8a:	b480      	push	{r7}
 8004e8c:	b085      	sub	sp, #20
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	6078      	str	r0, [r7, #4]
 8004e92:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea0:	d103      	bne.n	8004eaa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	60fb      	str	r3, [r7, #12]
 8004ea8:	e00c      	b.n	8004ec4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	3308      	adds	r3, #8
 8004eae:	60fb      	str	r3, [r7, #12]
 8004eb0:	e002      	b.n	8004eb8 <vListInsert+0x2e>
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	60fb      	str	r3, [r7, #12]
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	68ba      	ldr	r2, [r7, #8]
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d2f6      	bcs.n	8004eb2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	685a      	ldr	r2, [r3, #4]
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	683a      	ldr	r2, [r7, #0]
 8004ed2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	1c5a      	adds	r2, r3, #1
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	601a      	str	r2, [r3, #0]
}
 8004ef0:	bf00      	nop
 8004ef2:	3714      	adds	r7, #20
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004efc:	b480      	push	{r7}
 8004efe:	b085      	sub	sp, #20
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	687a      	ldr	r2, [r7, #4]
 8004f10:	6892      	ldr	r2, [r2, #8]
 8004f12:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	687a      	ldr	r2, [r7, #4]
 8004f1a:	6852      	ldr	r2, [r2, #4]
 8004f1c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d103      	bne.n	8004f30 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	689a      	ldr	r2, [r3, #8]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	1e5a      	subs	r2, r3, #1
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3714      	adds	r7, #20
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d10b      	bne.n	8004f7c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f68:	f383 8811 	msr	BASEPRI, r3
 8004f6c:	f3bf 8f6f 	isb	sy
 8004f70:	f3bf 8f4f 	dsb	sy
 8004f74:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004f76:	bf00      	nop
 8004f78:	bf00      	nop
 8004f7a:	e7fd      	b.n	8004f78 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004f7c:	f002 ffd4 	bl	8007f28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f88:	68f9      	ldr	r1, [r7, #12]
 8004f8a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f8c:	fb01 f303 	mul.w	r3, r1, r3
 8004f90:	441a      	add	r2, r3
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fac:	3b01      	subs	r3, #1
 8004fae:	68f9      	ldr	r1, [r7, #12]
 8004fb0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004fb2:	fb01 f303 	mul.w	r3, r1, r3
 8004fb6:	441a      	add	r2, r3
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	22ff      	movs	r2, #255	@ 0xff
 8004fc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	22ff      	movs	r2, #255	@ 0xff
 8004fc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d114      	bne.n	8004ffc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	691b      	ldr	r3, [r3, #16]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d01a      	beq.n	8005010 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	3310      	adds	r3, #16
 8004fde:	4618      	mov	r0, r3
 8004fe0:	f001 fd2c 	bl	8006a3c <xTaskRemoveFromEventList>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d012      	beq.n	8005010 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004fea:	4b0d      	ldr	r3, [pc, #52]	@ (8005020 <xQueueGenericReset+0xd0>)
 8004fec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ff0:	601a      	str	r2, [r3, #0]
 8004ff2:	f3bf 8f4f 	dsb	sy
 8004ff6:	f3bf 8f6f 	isb	sy
 8004ffa:	e009      	b.n	8005010 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	3310      	adds	r3, #16
 8005000:	4618      	mov	r0, r3
 8005002:	f7ff fef1 	bl	8004de8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	3324      	adds	r3, #36	@ 0x24
 800500a:	4618      	mov	r0, r3
 800500c:	f7ff feec 	bl	8004de8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005010:	f002 ffbc 	bl	8007f8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005014:	2301      	movs	r3, #1
}
 8005016:	4618      	mov	r0, r3
 8005018:	3710      	adds	r7, #16
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	e000ed04 	.word	0xe000ed04

08005024 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005024:	b580      	push	{r7, lr}
 8005026:	b08e      	sub	sp, #56	@ 0x38
 8005028:	af02      	add	r7, sp, #8
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
 8005030:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d10b      	bne.n	8005050 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800503c:	f383 8811 	msr	BASEPRI, r3
 8005040:	f3bf 8f6f 	isb	sy
 8005044:	f3bf 8f4f 	dsb	sy
 8005048:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800504a:	bf00      	nop
 800504c:	bf00      	nop
 800504e:	e7fd      	b.n	800504c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d10b      	bne.n	800506e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800505a:	f383 8811 	msr	BASEPRI, r3
 800505e:	f3bf 8f6f 	isb	sy
 8005062:	f3bf 8f4f 	dsb	sy
 8005066:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005068:	bf00      	nop
 800506a:	bf00      	nop
 800506c:	e7fd      	b.n	800506a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d002      	beq.n	800507a <xQueueGenericCreateStatic+0x56>
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d001      	beq.n	800507e <xQueueGenericCreateStatic+0x5a>
 800507a:	2301      	movs	r3, #1
 800507c:	e000      	b.n	8005080 <xQueueGenericCreateStatic+0x5c>
 800507e:	2300      	movs	r3, #0
 8005080:	2b00      	cmp	r3, #0
 8005082:	d10b      	bne.n	800509c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005088:	f383 8811 	msr	BASEPRI, r3
 800508c:	f3bf 8f6f 	isb	sy
 8005090:	f3bf 8f4f 	dsb	sy
 8005094:	623b      	str	r3, [r7, #32]
}
 8005096:	bf00      	nop
 8005098:	bf00      	nop
 800509a:	e7fd      	b.n	8005098 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d102      	bne.n	80050a8 <xQueueGenericCreateStatic+0x84>
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d101      	bne.n	80050ac <xQueueGenericCreateStatic+0x88>
 80050a8:	2301      	movs	r3, #1
 80050aa:	e000      	b.n	80050ae <xQueueGenericCreateStatic+0x8a>
 80050ac:	2300      	movs	r3, #0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d10b      	bne.n	80050ca <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80050b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050b6:	f383 8811 	msr	BASEPRI, r3
 80050ba:	f3bf 8f6f 	isb	sy
 80050be:	f3bf 8f4f 	dsb	sy
 80050c2:	61fb      	str	r3, [r7, #28]
}
 80050c4:	bf00      	nop
 80050c6:	bf00      	nop
 80050c8:	e7fd      	b.n	80050c6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80050ca:	2350      	movs	r3, #80	@ 0x50
 80050cc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	2b50      	cmp	r3, #80	@ 0x50
 80050d2:	d00b      	beq.n	80050ec <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80050d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d8:	f383 8811 	msr	BASEPRI, r3
 80050dc:	f3bf 8f6f 	isb	sy
 80050e0:	f3bf 8f4f 	dsb	sy
 80050e4:	61bb      	str	r3, [r7, #24]
}
 80050e6:	bf00      	nop
 80050e8:	bf00      	nop
 80050ea:	e7fd      	b.n	80050e8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80050ec:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80050f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d00d      	beq.n	8005114 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80050f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005100:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005104:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005106:	9300      	str	r3, [sp, #0]
 8005108:	4613      	mov	r3, r2
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	68b9      	ldr	r1, [r7, #8]
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f000 f840 	bl	8005194 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005116:	4618      	mov	r0, r3
 8005118:	3730      	adds	r7, #48	@ 0x30
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}

0800511e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800511e:	b580      	push	{r7, lr}
 8005120:	b08a      	sub	sp, #40	@ 0x28
 8005122:	af02      	add	r7, sp, #8
 8005124:	60f8      	str	r0, [r7, #12]
 8005126:	60b9      	str	r1, [r7, #8]
 8005128:	4613      	mov	r3, r2
 800512a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d10b      	bne.n	800514a <xQueueGenericCreate+0x2c>
	__asm volatile
 8005132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005136:	f383 8811 	msr	BASEPRI, r3
 800513a:	f3bf 8f6f 	isb	sy
 800513e:	f3bf 8f4f 	dsb	sy
 8005142:	613b      	str	r3, [r7, #16]
}
 8005144:	bf00      	nop
 8005146:	bf00      	nop
 8005148:	e7fd      	b.n	8005146 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	68ba      	ldr	r2, [r7, #8]
 800514e:	fb02 f303 	mul.w	r3, r2, r3
 8005152:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	3350      	adds	r3, #80	@ 0x50
 8005158:	4618      	mov	r0, r3
 800515a:	f003 f807 	bl	800816c <pvPortMalloc>
 800515e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d011      	beq.n	800518a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	3350      	adds	r3, #80	@ 0x50
 800516e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	2200      	movs	r2, #0
 8005174:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005178:	79fa      	ldrb	r2, [r7, #7]
 800517a:	69bb      	ldr	r3, [r7, #24]
 800517c:	9300      	str	r3, [sp, #0]
 800517e:	4613      	mov	r3, r2
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	68b9      	ldr	r1, [r7, #8]
 8005184:	68f8      	ldr	r0, [r7, #12]
 8005186:	f000 f805 	bl	8005194 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800518a:	69bb      	ldr	r3, [r7, #24]
	}
 800518c:	4618      	mov	r0, r3
 800518e:	3720      	adds	r7, #32
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}

08005194 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b084      	sub	sp, #16
 8005198:	af00      	add	r7, sp, #0
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	60b9      	str	r1, [r7, #8]
 800519e:	607a      	str	r2, [r7, #4]
 80051a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d103      	bne.n	80051b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	69ba      	ldr	r2, [r7, #24]
 80051ac:	601a      	str	r2, [r3, #0]
 80051ae:	e002      	b.n	80051b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80051b6:	69bb      	ldr	r3, [r7, #24]
 80051b8:	68fa      	ldr	r2, [r7, #12]
 80051ba:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80051bc:	69bb      	ldr	r3, [r7, #24]
 80051be:	68ba      	ldr	r2, [r7, #8]
 80051c0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80051c2:	2101      	movs	r1, #1
 80051c4:	69b8      	ldr	r0, [r7, #24]
 80051c6:	f7ff fec3 	bl	8004f50 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	78fa      	ldrb	r2, [r7, #3]
 80051ce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80051d2:	bf00      	nop
 80051d4:	3710      	adds	r7, #16
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}

080051da <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80051da:	b580      	push	{r7, lr}
 80051dc:	b082      	sub	sp, #8
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00e      	beq.n	8005206 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80051fa:	2300      	movs	r3, #0
 80051fc:	2200      	movs	r2, #0
 80051fe:	2100      	movs	r1, #0
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f000 f911 	bl	8005428 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005206:	bf00      	nop
 8005208:	3708      	adds	r7, #8
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800520e:	b580      	push	{r7, lr}
 8005210:	b086      	sub	sp, #24
 8005212:	af00      	add	r7, sp, #0
 8005214:	4603      	mov	r3, r0
 8005216:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005218:	2301      	movs	r3, #1
 800521a:	617b      	str	r3, [r7, #20]
 800521c:	2300      	movs	r3, #0
 800521e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005220:	79fb      	ldrb	r3, [r7, #7]
 8005222:	461a      	mov	r2, r3
 8005224:	6939      	ldr	r1, [r7, #16]
 8005226:	6978      	ldr	r0, [r7, #20]
 8005228:	f7ff ff79 	bl	800511e <xQueueGenericCreate>
 800522c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800522e:	68f8      	ldr	r0, [r7, #12]
 8005230:	f7ff ffd3 	bl	80051da <prvInitialiseMutex>

		return xNewQueue;
 8005234:	68fb      	ldr	r3, [r7, #12]
	}
 8005236:	4618      	mov	r0, r3
 8005238:	3718      	adds	r7, #24
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}

0800523e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800523e:	b580      	push	{r7, lr}
 8005240:	b088      	sub	sp, #32
 8005242:	af02      	add	r7, sp, #8
 8005244:	4603      	mov	r3, r0
 8005246:	6039      	str	r1, [r7, #0]
 8005248:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800524a:	2301      	movs	r3, #1
 800524c:	617b      	str	r3, [r7, #20]
 800524e:	2300      	movs	r3, #0
 8005250:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005252:	79fb      	ldrb	r3, [r7, #7]
 8005254:	9300      	str	r3, [sp, #0]
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	2200      	movs	r2, #0
 800525a:	6939      	ldr	r1, [r7, #16]
 800525c:	6978      	ldr	r0, [r7, #20]
 800525e:	f7ff fee1 	bl	8005024 <xQueueGenericCreateStatic>
 8005262:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f7ff ffb8 	bl	80051da <prvInitialiseMutex>

		return xNewQueue;
 800526a:	68fb      	ldr	r3, [r7, #12]
	}
 800526c:	4618      	mov	r0, r3
 800526e:	3718      	adds	r7, #24
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}

08005274 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8005274:	b590      	push	{r4, r7, lr}
 8005276:	b087      	sub	sp, #28
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d10b      	bne.n	800529e <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8005286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800528a:	f383 8811 	msr	BASEPRI, r3
 800528e:	f3bf 8f6f 	isb	sy
 8005292:	f3bf 8f4f 	dsb	sy
 8005296:	60fb      	str	r3, [r7, #12]
}
 8005298:	bf00      	nop
 800529a:	bf00      	nop
 800529c:	e7fd      	b.n	800529a <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	689c      	ldr	r4, [r3, #8]
 80052a2:	f001 fd91 	bl	8006dc8 <xTaskGetCurrentTaskHandle>
 80052a6:	4603      	mov	r3, r0
 80052a8:	429c      	cmp	r4, r3
 80052aa:	d111      	bne.n	80052d0 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	1e5a      	subs	r2, r3, #1
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d105      	bne.n	80052ca <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80052be:	2300      	movs	r3, #0
 80052c0:	2200      	movs	r2, #0
 80052c2:	2100      	movs	r1, #0
 80052c4:	6938      	ldr	r0, [r7, #16]
 80052c6:	f000 f8af 	bl	8005428 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80052ca:	2301      	movs	r3, #1
 80052cc:	617b      	str	r3, [r7, #20]
 80052ce:	e001      	b.n	80052d4 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80052d0:	2300      	movs	r3, #0
 80052d2:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80052d4:	697b      	ldr	r3, [r7, #20]
	}
 80052d6:	4618      	mov	r0, r3
 80052d8:	371c      	adds	r7, #28
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd90      	pop	{r4, r7, pc}

080052de <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80052de:	b590      	push	{r4, r7, lr}
 80052e0:	b087      	sub	sp, #28
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
 80052e6:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10b      	bne.n	800530a <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80052f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052f6:	f383 8811 	msr	BASEPRI, r3
 80052fa:	f3bf 8f6f 	isb	sy
 80052fe:	f3bf 8f4f 	dsb	sy
 8005302:	60fb      	str	r3, [r7, #12]
}
 8005304:	bf00      	nop
 8005306:	bf00      	nop
 8005308:	e7fd      	b.n	8005306 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	689c      	ldr	r4, [r3, #8]
 800530e:	f001 fd5b 	bl	8006dc8 <xTaskGetCurrentTaskHandle>
 8005312:	4603      	mov	r3, r0
 8005314:	429c      	cmp	r4, r3
 8005316:	d107      	bne.n	8005328 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	1c5a      	adds	r2, r3, #1
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8005322:	2301      	movs	r3, #1
 8005324:	617b      	str	r3, [r7, #20]
 8005326:	e00c      	b.n	8005342 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005328:	6839      	ldr	r1, [r7, #0]
 800532a:	6938      	ldr	r0, [r7, #16]
 800532c:	f000 fb8e 	bl	8005a4c <xQueueSemaphoreTake>
 8005330:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d004      	beq.n	8005342 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	1c5a      	adds	r2, r3, #1
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8005342:	697b      	ldr	r3, [r7, #20]
	}
 8005344:	4618      	mov	r0, r3
 8005346:	371c      	adds	r7, #28
 8005348:	46bd      	mov	sp, r7
 800534a:	bd90      	pop	{r4, r7, pc}

0800534c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800534c:	b580      	push	{r7, lr}
 800534e:	b08a      	sub	sp, #40	@ 0x28
 8005350:	af02      	add	r7, sp, #8
 8005352:	60f8      	str	r0, [r7, #12]
 8005354:	60b9      	str	r1, [r7, #8]
 8005356:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d10b      	bne.n	8005376 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800535e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005362:	f383 8811 	msr	BASEPRI, r3
 8005366:	f3bf 8f6f 	isb	sy
 800536a:	f3bf 8f4f 	dsb	sy
 800536e:	61bb      	str	r3, [r7, #24]
}
 8005370:	bf00      	nop
 8005372:	bf00      	nop
 8005374:	e7fd      	b.n	8005372 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005376:	68ba      	ldr	r2, [r7, #8]
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	429a      	cmp	r2, r3
 800537c:	d90b      	bls.n	8005396 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800537e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005382:	f383 8811 	msr	BASEPRI, r3
 8005386:	f3bf 8f6f 	isb	sy
 800538a:	f3bf 8f4f 	dsb	sy
 800538e:	617b      	str	r3, [r7, #20]
}
 8005390:	bf00      	nop
 8005392:	bf00      	nop
 8005394:	e7fd      	b.n	8005392 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005396:	2302      	movs	r3, #2
 8005398:	9300      	str	r3, [sp, #0]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	2100      	movs	r1, #0
 80053a0:	68f8      	ldr	r0, [r7, #12]
 80053a2:	f7ff fe3f 	bl	8005024 <xQueueGenericCreateStatic>
 80053a6:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d002      	beq.n	80053b4 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	68ba      	ldr	r2, [r7, #8]
 80053b2:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80053b4:	69fb      	ldr	r3, [r7, #28]
	}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3720      	adds	r7, #32
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80053be:	b580      	push	{r7, lr}
 80053c0:	b086      	sub	sp, #24
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
 80053c6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d10b      	bne.n	80053e6 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80053ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d2:	f383 8811 	msr	BASEPRI, r3
 80053d6:	f3bf 8f6f 	isb	sy
 80053da:	f3bf 8f4f 	dsb	sy
 80053de:	613b      	str	r3, [r7, #16]
}
 80053e0:	bf00      	nop
 80053e2:	bf00      	nop
 80053e4:	e7fd      	b.n	80053e2 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80053e6:	683a      	ldr	r2, [r7, #0]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d90b      	bls.n	8005406 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80053ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053f2:	f383 8811 	msr	BASEPRI, r3
 80053f6:	f3bf 8f6f 	isb	sy
 80053fa:	f3bf 8f4f 	dsb	sy
 80053fe:	60fb      	str	r3, [r7, #12]
}
 8005400:	bf00      	nop
 8005402:	bf00      	nop
 8005404:	e7fd      	b.n	8005402 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005406:	2202      	movs	r2, #2
 8005408:	2100      	movs	r1, #0
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f7ff fe87 	bl	800511e <xQueueGenericCreate>
 8005410:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d002      	beq.n	800541e <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	683a      	ldr	r2, [r7, #0]
 800541c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800541e:	697b      	ldr	r3, [r7, #20]
	}
 8005420:	4618      	mov	r0, r3
 8005422:	3718      	adds	r7, #24
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}

08005428 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b08e      	sub	sp, #56	@ 0x38
 800542c:	af00      	add	r7, sp, #0
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	60b9      	str	r1, [r7, #8]
 8005432:	607a      	str	r2, [r7, #4]
 8005434:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005436:	2300      	movs	r3, #0
 8005438:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800543e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005440:	2b00      	cmp	r3, #0
 8005442:	d10b      	bne.n	800545c <xQueueGenericSend+0x34>
	__asm volatile
 8005444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005448:	f383 8811 	msr	BASEPRI, r3
 800544c:	f3bf 8f6f 	isb	sy
 8005450:	f3bf 8f4f 	dsb	sy
 8005454:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005456:	bf00      	nop
 8005458:	bf00      	nop
 800545a:	e7fd      	b.n	8005458 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d103      	bne.n	800546a <xQueueGenericSend+0x42>
 8005462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005466:	2b00      	cmp	r3, #0
 8005468:	d101      	bne.n	800546e <xQueueGenericSend+0x46>
 800546a:	2301      	movs	r3, #1
 800546c:	e000      	b.n	8005470 <xQueueGenericSend+0x48>
 800546e:	2300      	movs	r3, #0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d10b      	bne.n	800548c <xQueueGenericSend+0x64>
	__asm volatile
 8005474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005478:	f383 8811 	msr	BASEPRI, r3
 800547c:	f3bf 8f6f 	isb	sy
 8005480:	f3bf 8f4f 	dsb	sy
 8005484:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005486:	bf00      	nop
 8005488:	bf00      	nop
 800548a:	e7fd      	b.n	8005488 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	2b02      	cmp	r3, #2
 8005490:	d103      	bne.n	800549a <xQueueGenericSend+0x72>
 8005492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005494:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005496:	2b01      	cmp	r3, #1
 8005498:	d101      	bne.n	800549e <xQueueGenericSend+0x76>
 800549a:	2301      	movs	r3, #1
 800549c:	e000      	b.n	80054a0 <xQueueGenericSend+0x78>
 800549e:	2300      	movs	r3, #0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d10b      	bne.n	80054bc <xQueueGenericSend+0x94>
	__asm volatile
 80054a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a8:	f383 8811 	msr	BASEPRI, r3
 80054ac:	f3bf 8f6f 	isb	sy
 80054b0:	f3bf 8f4f 	dsb	sy
 80054b4:	623b      	str	r3, [r7, #32]
}
 80054b6:	bf00      	nop
 80054b8:	bf00      	nop
 80054ba:	e7fd      	b.n	80054b8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80054bc:	f001 fc94 	bl	8006de8 <xTaskGetSchedulerState>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d102      	bne.n	80054cc <xQueueGenericSend+0xa4>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d101      	bne.n	80054d0 <xQueueGenericSend+0xa8>
 80054cc:	2301      	movs	r3, #1
 80054ce:	e000      	b.n	80054d2 <xQueueGenericSend+0xaa>
 80054d0:	2300      	movs	r3, #0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d10b      	bne.n	80054ee <xQueueGenericSend+0xc6>
	__asm volatile
 80054d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054da:	f383 8811 	msr	BASEPRI, r3
 80054de:	f3bf 8f6f 	isb	sy
 80054e2:	f3bf 8f4f 	dsb	sy
 80054e6:	61fb      	str	r3, [r7, #28]
}
 80054e8:	bf00      	nop
 80054ea:	bf00      	nop
 80054ec:	e7fd      	b.n	80054ea <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80054ee:	f002 fd1b 	bl	8007f28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80054f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d302      	bcc.n	8005504 <xQueueGenericSend+0xdc>
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	2b02      	cmp	r3, #2
 8005502:	d129      	bne.n	8005558 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005504:	683a      	ldr	r2, [r7, #0]
 8005506:	68b9      	ldr	r1, [r7, #8]
 8005508:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800550a:	f000 fc6d 	bl	8005de8 <prvCopyDataToQueue>
 800550e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005514:	2b00      	cmp	r3, #0
 8005516:	d010      	beq.n	800553a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800551a:	3324      	adds	r3, #36	@ 0x24
 800551c:	4618      	mov	r0, r3
 800551e:	f001 fa8d 	bl	8006a3c <xTaskRemoveFromEventList>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d013      	beq.n	8005550 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005528:	4b3f      	ldr	r3, [pc, #252]	@ (8005628 <xQueueGenericSend+0x200>)
 800552a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800552e:	601a      	str	r2, [r3, #0]
 8005530:	f3bf 8f4f 	dsb	sy
 8005534:	f3bf 8f6f 	isb	sy
 8005538:	e00a      	b.n	8005550 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800553a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800553c:	2b00      	cmp	r3, #0
 800553e:	d007      	beq.n	8005550 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005540:	4b39      	ldr	r3, [pc, #228]	@ (8005628 <xQueueGenericSend+0x200>)
 8005542:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005546:	601a      	str	r2, [r3, #0]
 8005548:	f3bf 8f4f 	dsb	sy
 800554c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005550:	f002 fd1c 	bl	8007f8c <vPortExitCritical>
				return pdPASS;
 8005554:	2301      	movs	r3, #1
 8005556:	e063      	b.n	8005620 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d103      	bne.n	8005566 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800555e:	f002 fd15 	bl	8007f8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005562:	2300      	movs	r3, #0
 8005564:	e05c      	b.n	8005620 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005566:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005568:	2b00      	cmp	r3, #0
 800556a:	d106      	bne.n	800557a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800556c:	f107 0314 	add.w	r3, r7, #20
 8005570:	4618      	mov	r0, r3
 8005572:	f001 fac7 	bl	8006b04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005576:	2301      	movs	r3, #1
 8005578:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800557a:	f002 fd07 	bl	8007f8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800557e:	f001 f82f 	bl	80065e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005582:	f002 fcd1 	bl	8007f28 <vPortEnterCritical>
 8005586:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005588:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800558c:	b25b      	sxtb	r3, r3
 800558e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005592:	d103      	bne.n	800559c <xQueueGenericSend+0x174>
 8005594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005596:	2200      	movs	r2, #0
 8005598:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800559c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055a2:	b25b      	sxtb	r3, r3
 80055a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a8:	d103      	bne.n	80055b2 <xQueueGenericSend+0x18a>
 80055aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055b2:	f002 fceb 	bl	8007f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80055b6:	1d3a      	adds	r2, r7, #4
 80055b8:	f107 0314 	add.w	r3, r7, #20
 80055bc:	4611      	mov	r1, r2
 80055be:	4618      	mov	r0, r3
 80055c0:	f001 fab6 	bl	8006b30 <xTaskCheckForTimeOut>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d124      	bne.n	8005614 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80055ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055cc:	f000 fd04 	bl	8005fd8 <prvIsQueueFull>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d018      	beq.n	8005608 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80055d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d8:	3310      	adds	r3, #16
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	4611      	mov	r1, r2
 80055de:	4618      	mov	r0, r3
 80055e0:	f001 f9da 	bl	8006998 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80055e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055e6:	f000 fc8f 	bl	8005f08 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80055ea:	f001 f807 	bl	80065fc <xTaskResumeAll>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	f47f af7c 	bne.w	80054ee <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80055f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005628 <xQueueGenericSend+0x200>)
 80055f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055fc:	601a      	str	r2, [r3, #0]
 80055fe:	f3bf 8f4f 	dsb	sy
 8005602:	f3bf 8f6f 	isb	sy
 8005606:	e772      	b.n	80054ee <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005608:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800560a:	f000 fc7d 	bl	8005f08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800560e:	f000 fff5 	bl	80065fc <xTaskResumeAll>
 8005612:	e76c      	b.n	80054ee <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005614:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005616:	f000 fc77 	bl	8005f08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800561a:	f000 ffef 	bl	80065fc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800561e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005620:	4618      	mov	r0, r3
 8005622:	3738      	adds	r7, #56	@ 0x38
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}
 8005628:	e000ed04 	.word	0xe000ed04

0800562c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b090      	sub	sp, #64	@ 0x40
 8005630:	af00      	add	r7, sp, #0
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	607a      	str	r2, [r7, #4]
 8005638:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800563e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005640:	2b00      	cmp	r3, #0
 8005642:	d10b      	bne.n	800565c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005648:	f383 8811 	msr	BASEPRI, r3
 800564c:	f3bf 8f6f 	isb	sy
 8005650:	f3bf 8f4f 	dsb	sy
 8005654:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005656:	bf00      	nop
 8005658:	bf00      	nop
 800565a:	e7fd      	b.n	8005658 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d103      	bne.n	800566a <xQueueGenericSendFromISR+0x3e>
 8005662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005666:	2b00      	cmp	r3, #0
 8005668:	d101      	bne.n	800566e <xQueueGenericSendFromISR+0x42>
 800566a:	2301      	movs	r3, #1
 800566c:	e000      	b.n	8005670 <xQueueGenericSendFromISR+0x44>
 800566e:	2300      	movs	r3, #0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d10b      	bne.n	800568c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005678:	f383 8811 	msr	BASEPRI, r3
 800567c:	f3bf 8f6f 	isb	sy
 8005680:	f3bf 8f4f 	dsb	sy
 8005684:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005686:	bf00      	nop
 8005688:	bf00      	nop
 800568a:	e7fd      	b.n	8005688 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	2b02      	cmp	r3, #2
 8005690:	d103      	bne.n	800569a <xQueueGenericSendFromISR+0x6e>
 8005692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005696:	2b01      	cmp	r3, #1
 8005698:	d101      	bne.n	800569e <xQueueGenericSendFromISR+0x72>
 800569a:	2301      	movs	r3, #1
 800569c:	e000      	b.n	80056a0 <xQueueGenericSendFromISR+0x74>
 800569e:	2300      	movs	r3, #0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d10b      	bne.n	80056bc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80056a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056a8:	f383 8811 	msr	BASEPRI, r3
 80056ac:	f3bf 8f6f 	isb	sy
 80056b0:	f3bf 8f4f 	dsb	sy
 80056b4:	623b      	str	r3, [r7, #32]
}
 80056b6:	bf00      	nop
 80056b8:	bf00      	nop
 80056ba:	e7fd      	b.n	80056b8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80056bc:	f002 fd14 	bl	80080e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80056c0:	f3ef 8211 	mrs	r2, BASEPRI
 80056c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056c8:	f383 8811 	msr	BASEPRI, r3
 80056cc:	f3bf 8f6f 	isb	sy
 80056d0:	f3bf 8f4f 	dsb	sy
 80056d4:	61fa      	str	r2, [r7, #28]
 80056d6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80056d8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80056da:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80056dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d302      	bcc.n	80056ee <xQueueGenericSendFromISR+0xc2>
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	2b02      	cmp	r3, #2
 80056ec:	d12f      	bne.n	800574e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80056ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80056fe:	683a      	ldr	r2, [r7, #0]
 8005700:	68b9      	ldr	r1, [r7, #8]
 8005702:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005704:	f000 fb70 	bl	8005de8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005708:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800570c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005710:	d112      	bne.n	8005738 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005716:	2b00      	cmp	r3, #0
 8005718:	d016      	beq.n	8005748 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800571a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800571c:	3324      	adds	r3, #36	@ 0x24
 800571e:	4618      	mov	r0, r3
 8005720:	f001 f98c 	bl	8006a3c <xTaskRemoveFromEventList>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00e      	beq.n	8005748 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d00b      	beq.n	8005748 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	601a      	str	r2, [r3, #0]
 8005736:	e007      	b.n	8005748 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005738:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800573c:	3301      	adds	r3, #1
 800573e:	b2db      	uxtb	r3, r3
 8005740:	b25a      	sxtb	r2, r3
 8005742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005744:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005748:	2301      	movs	r3, #1
 800574a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800574c:	e001      	b.n	8005752 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800574e:	2300      	movs	r3, #0
 8005750:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005752:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005754:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800575c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800575e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005760:	4618      	mov	r0, r3
 8005762:	3740      	adds	r7, #64	@ 0x40
 8005764:	46bd      	mov	sp, r7
 8005766:	bd80      	pop	{r7, pc}

08005768 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b08e      	sub	sp, #56	@ 0x38
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005778:	2b00      	cmp	r3, #0
 800577a:	d10b      	bne.n	8005794 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800577c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005780:	f383 8811 	msr	BASEPRI, r3
 8005784:	f3bf 8f6f 	isb	sy
 8005788:	f3bf 8f4f 	dsb	sy
 800578c:	623b      	str	r3, [r7, #32]
}
 800578e:	bf00      	nop
 8005790:	bf00      	nop
 8005792:	e7fd      	b.n	8005790 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00b      	beq.n	80057b4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800579c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057a0:	f383 8811 	msr	BASEPRI, r3
 80057a4:	f3bf 8f6f 	isb	sy
 80057a8:	f3bf 8f4f 	dsb	sy
 80057ac:	61fb      	str	r3, [r7, #28]
}
 80057ae:	bf00      	nop
 80057b0:	bf00      	nop
 80057b2:	e7fd      	b.n	80057b0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80057b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d103      	bne.n	80057c4 <xQueueGiveFromISR+0x5c>
 80057bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d101      	bne.n	80057c8 <xQueueGiveFromISR+0x60>
 80057c4:	2301      	movs	r3, #1
 80057c6:	e000      	b.n	80057ca <xQueueGiveFromISR+0x62>
 80057c8:	2300      	movs	r3, #0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10b      	bne.n	80057e6 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80057ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057d2:	f383 8811 	msr	BASEPRI, r3
 80057d6:	f3bf 8f6f 	isb	sy
 80057da:	f3bf 8f4f 	dsb	sy
 80057de:	61bb      	str	r3, [r7, #24]
}
 80057e0:	bf00      	nop
 80057e2:	bf00      	nop
 80057e4:	e7fd      	b.n	80057e2 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80057e6:	f002 fc7f 	bl	80080e8 <vPortValidateInterruptPriority>
	__asm volatile
 80057ea:	f3ef 8211 	mrs	r2, BASEPRI
 80057ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f2:	f383 8811 	msr	BASEPRI, r3
 80057f6:	f3bf 8f6f 	isb	sy
 80057fa:	f3bf 8f4f 	dsb	sy
 80057fe:	617a      	str	r2, [r7, #20]
 8005800:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005802:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005804:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800580a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800580c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800580e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005810:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005812:	429a      	cmp	r2, r3
 8005814:	d22b      	bcs.n	800586e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005818:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800581c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005822:	1c5a      	adds	r2, r3, #1
 8005824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005826:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005828:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800582c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005830:	d112      	bne.n	8005858 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005836:	2b00      	cmp	r3, #0
 8005838:	d016      	beq.n	8005868 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800583a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800583c:	3324      	adds	r3, #36	@ 0x24
 800583e:	4618      	mov	r0, r3
 8005840:	f001 f8fc 	bl	8006a3c <xTaskRemoveFromEventList>
 8005844:	4603      	mov	r3, r0
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00e      	beq.n	8005868 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d00b      	beq.n	8005868 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	2201      	movs	r2, #1
 8005854:	601a      	str	r2, [r3, #0]
 8005856:	e007      	b.n	8005868 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005858:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800585c:	3301      	adds	r3, #1
 800585e:	b2db      	uxtb	r3, r3
 8005860:	b25a      	sxtb	r2, r3
 8005862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005864:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005868:	2301      	movs	r3, #1
 800586a:	637b      	str	r3, [r7, #52]	@ 0x34
 800586c:	e001      	b.n	8005872 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800586e:	2300      	movs	r3, #0
 8005870:	637b      	str	r3, [r7, #52]	@ 0x34
 8005872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005874:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f383 8811 	msr	BASEPRI, r3
}
 800587c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800587e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005880:	4618      	mov	r0, r3
 8005882:	3738      	adds	r7, #56	@ 0x38
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b08c      	sub	sp, #48	@ 0x30
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005894:	2300      	movs	r3, #0
 8005896:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800589c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d10b      	bne.n	80058ba <xQueueReceive+0x32>
	__asm volatile
 80058a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058a6:	f383 8811 	msr	BASEPRI, r3
 80058aa:	f3bf 8f6f 	isb	sy
 80058ae:	f3bf 8f4f 	dsb	sy
 80058b2:	623b      	str	r3, [r7, #32]
}
 80058b4:	bf00      	nop
 80058b6:	bf00      	nop
 80058b8:	e7fd      	b.n	80058b6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d103      	bne.n	80058c8 <xQueueReceive+0x40>
 80058c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d101      	bne.n	80058cc <xQueueReceive+0x44>
 80058c8:	2301      	movs	r3, #1
 80058ca:	e000      	b.n	80058ce <xQueueReceive+0x46>
 80058cc:	2300      	movs	r3, #0
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d10b      	bne.n	80058ea <xQueueReceive+0x62>
	__asm volatile
 80058d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d6:	f383 8811 	msr	BASEPRI, r3
 80058da:	f3bf 8f6f 	isb	sy
 80058de:	f3bf 8f4f 	dsb	sy
 80058e2:	61fb      	str	r3, [r7, #28]
}
 80058e4:	bf00      	nop
 80058e6:	bf00      	nop
 80058e8:	e7fd      	b.n	80058e6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80058ea:	f001 fa7d 	bl	8006de8 <xTaskGetSchedulerState>
 80058ee:	4603      	mov	r3, r0
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d102      	bne.n	80058fa <xQueueReceive+0x72>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d101      	bne.n	80058fe <xQueueReceive+0x76>
 80058fa:	2301      	movs	r3, #1
 80058fc:	e000      	b.n	8005900 <xQueueReceive+0x78>
 80058fe:	2300      	movs	r3, #0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d10b      	bne.n	800591c <xQueueReceive+0x94>
	__asm volatile
 8005904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005908:	f383 8811 	msr	BASEPRI, r3
 800590c:	f3bf 8f6f 	isb	sy
 8005910:	f3bf 8f4f 	dsb	sy
 8005914:	61bb      	str	r3, [r7, #24]
}
 8005916:	bf00      	nop
 8005918:	bf00      	nop
 800591a:	e7fd      	b.n	8005918 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800591c:	f002 fb04 	bl	8007f28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005924:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005928:	2b00      	cmp	r3, #0
 800592a:	d01f      	beq.n	800596c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800592c:	68b9      	ldr	r1, [r7, #8]
 800592e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005930:	f000 fac4 	bl	8005ebc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005936:	1e5a      	subs	r2, r3, #1
 8005938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800593c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593e:	691b      	ldr	r3, [r3, #16]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d00f      	beq.n	8005964 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005946:	3310      	adds	r3, #16
 8005948:	4618      	mov	r0, r3
 800594a:	f001 f877 	bl	8006a3c <xTaskRemoveFromEventList>
 800594e:	4603      	mov	r3, r0
 8005950:	2b00      	cmp	r3, #0
 8005952:	d007      	beq.n	8005964 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005954:	4b3c      	ldr	r3, [pc, #240]	@ (8005a48 <xQueueReceive+0x1c0>)
 8005956:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800595a:	601a      	str	r2, [r3, #0]
 800595c:	f3bf 8f4f 	dsb	sy
 8005960:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005964:	f002 fb12 	bl	8007f8c <vPortExitCritical>
				return pdPASS;
 8005968:	2301      	movs	r3, #1
 800596a:	e069      	b.n	8005a40 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d103      	bne.n	800597a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005972:	f002 fb0b 	bl	8007f8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005976:	2300      	movs	r3, #0
 8005978:	e062      	b.n	8005a40 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800597a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800597c:	2b00      	cmp	r3, #0
 800597e:	d106      	bne.n	800598e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005980:	f107 0310 	add.w	r3, r7, #16
 8005984:	4618      	mov	r0, r3
 8005986:	f001 f8bd 	bl	8006b04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800598a:	2301      	movs	r3, #1
 800598c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800598e:	f002 fafd 	bl	8007f8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005992:	f000 fe25 	bl	80065e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005996:	f002 fac7 	bl	8007f28 <vPortEnterCritical>
 800599a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800599c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059a0:	b25b      	sxtb	r3, r3
 80059a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059a6:	d103      	bne.n	80059b0 <xQueueReceive+0x128>
 80059a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80059b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059b6:	b25b      	sxtb	r3, r3
 80059b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059bc:	d103      	bne.n	80059c6 <xQueueReceive+0x13e>
 80059be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80059c6:	f002 fae1 	bl	8007f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80059ca:	1d3a      	adds	r2, r7, #4
 80059cc:	f107 0310 	add.w	r3, r7, #16
 80059d0:	4611      	mov	r1, r2
 80059d2:	4618      	mov	r0, r3
 80059d4:	f001 f8ac 	bl	8006b30 <xTaskCheckForTimeOut>
 80059d8:	4603      	mov	r3, r0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d123      	bne.n	8005a26 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80059de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059e0:	f000 fae4 	bl	8005fac <prvIsQueueEmpty>
 80059e4:	4603      	mov	r3, r0
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d017      	beq.n	8005a1a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80059ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ec:	3324      	adds	r3, #36	@ 0x24
 80059ee:	687a      	ldr	r2, [r7, #4]
 80059f0:	4611      	mov	r1, r2
 80059f2:	4618      	mov	r0, r3
 80059f4:	f000 ffd0 	bl	8006998 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80059f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80059fa:	f000 fa85 	bl	8005f08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80059fe:	f000 fdfd 	bl	80065fc <xTaskResumeAll>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d189      	bne.n	800591c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005a08:	4b0f      	ldr	r3, [pc, #60]	@ (8005a48 <xQueueReceive+0x1c0>)
 8005a0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a0e:	601a      	str	r2, [r3, #0]
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	f3bf 8f6f 	isb	sy
 8005a18:	e780      	b.n	800591c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005a1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a1c:	f000 fa74 	bl	8005f08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005a20:	f000 fdec 	bl	80065fc <xTaskResumeAll>
 8005a24:	e77a      	b.n	800591c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005a26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a28:	f000 fa6e 	bl	8005f08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005a2c:	f000 fde6 	bl	80065fc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005a30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005a32:	f000 fabb 	bl	8005fac <prvIsQueueEmpty>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	f43f af6f 	beq.w	800591c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005a3e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3730      	adds	r7, #48	@ 0x30
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}
 8005a48:	e000ed04 	.word	0xe000ed04

08005a4c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b08e      	sub	sp, #56	@ 0x38
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005a56:	2300      	movs	r3, #0
 8005a58:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005a5e:	2300      	movs	r3, #0
 8005a60:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d10b      	bne.n	8005a80 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6c:	f383 8811 	msr	BASEPRI, r3
 8005a70:	f3bf 8f6f 	isb	sy
 8005a74:	f3bf 8f4f 	dsb	sy
 8005a78:	623b      	str	r3, [r7, #32]
}
 8005a7a:	bf00      	nop
 8005a7c:	bf00      	nop
 8005a7e:	e7fd      	b.n	8005a7c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d00b      	beq.n	8005aa0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8c:	f383 8811 	msr	BASEPRI, r3
 8005a90:	f3bf 8f6f 	isb	sy
 8005a94:	f3bf 8f4f 	dsb	sy
 8005a98:	61fb      	str	r3, [r7, #28]
}
 8005a9a:	bf00      	nop
 8005a9c:	bf00      	nop
 8005a9e:	e7fd      	b.n	8005a9c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005aa0:	f001 f9a2 	bl	8006de8 <xTaskGetSchedulerState>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d102      	bne.n	8005ab0 <xQueueSemaphoreTake+0x64>
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d101      	bne.n	8005ab4 <xQueueSemaphoreTake+0x68>
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e000      	b.n	8005ab6 <xQueueSemaphoreTake+0x6a>
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d10b      	bne.n	8005ad2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005abe:	f383 8811 	msr	BASEPRI, r3
 8005ac2:	f3bf 8f6f 	isb	sy
 8005ac6:	f3bf 8f4f 	dsb	sy
 8005aca:	61bb      	str	r3, [r7, #24]
}
 8005acc:	bf00      	nop
 8005ace:	bf00      	nop
 8005ad0:	e7fd      	b.n	8005ace <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005ad2:	f002 fa29 	bl	8007f28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ada:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d024      	beq.n	8005b2c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae4:	1e5a      	subs	r2, r3, #1
 8005ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ae8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d104      	bne.n	8005afc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005af2:	f001 faf3 	bl	80070dc <pvTaskIncrementMutexHeldCount>
 8005af6:	4602      	mov	r2, r0
 8005af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005afa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005afe:	691b      	ldr	r3, [r3, #16]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d00f      	beq.n	8005b24 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b06:	3310      	adds	r3, #16
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f000 ff97 	bl	8006a3c <xTaskRemoveFromEventList>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d007      	beq.n	8005b24 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005b14:	4b54      	ldr	r3, [pc, #336]	@ (8005c68 <xQueueSemaphoreTake+0x21c>)
 8005b16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b1a:	601a      	str	r2, [r3, #0]
 8005b1c:	f3bf 8f4f 	dsb	sy
 8005b20:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005b24:	f002 fa32 	bl	8007f8c <vPortExitCritical>
				return pdPASS;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e098      	b.n	8005c5e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d112      	bne.n	8005b58 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d00b      	beq.n	8005b50 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b3c:	f383 8811 	msr	BASEPRI, r3
 8005b40:	f3bf 8f6f 	isb	sy
 8005b44:	f3bf 8f4f 	dsb	sy
 8005b48:	617b      	str	r3, [r7, #20]
}
 8005b4a:	bf00      	nop
 8005b4c:	bf00      	nop
 8005b4e:	e7fd      	b.n	8005b4c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005b50:	f002 fa1c 	bl	8007f8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005b54:	2300      	movs	r3, #0
 8005b56:	e082      	b.n	8005c5e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d106      	bne.n	8005b6c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005b5e:	f107 030c 	add.w	r3, r7, #12
 8005b62:	4618      	mov	r0, r3
 8005b64:	f000 ffce 	bl	8006b04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b6c:	f002 fa0e 	bl	8007f8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b70:	f000 fd36 	bl	80065e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b74:	f002 f9d8 	bl	8007f28 <vPortEnterCritical>
 8005b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b7a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b7e:	b25b      	sxtb	r3, r3
 8005b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b84:	d103      	bne.n	8005b8e <xQueueSemaphoreTake+0x142>
 8005b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b94:	b25b      	sxtb	r3, r3
 8005b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b9a:	d103      	bne.n	8005ba4 <xQueueSemaphoreTake+0x158>
 8005b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ba4:	f002 f9f2 	bl	8007f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005ba8:	463a      	mov	r2, r7
 8005baa:	f107 030c 	add.w	r3, r7, #12
 8005bae:	4611      	mov	r1, r2
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f000 ffbd 	bl	8006b30 <xTaskCheckForTimeOut>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d132      	bne.n	8005c22 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005bbc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005bbe:	f000 f9f5 	bl	8005fac <prvIsQueueEmpty>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d026      	beq.n	8005c16 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d109      	bne.n	8005be4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005bd0:	f002 f9aa 	bl	8007f28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f001 f923 	bl	8006e24 <xTaskPriorityInherit>
 8005bde:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005be0:	f002 f9d4 	bl	8007f8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005be6:	3324      	adds	r3, #36	@ 0x24
 8005be8:	683a      	ldr	r2, [r7, #0]
 8005bea:	4611      	mov	r1, r2
 8005bec:	4618      	mov	r0, r3
 8005bee:	f000 fed3 	bl	8006998 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005bf2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005bf4:	f000 f988 	bl	8005f08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005bf8:	f000 fd00 	bl	80065fc <xTaskResumeAll>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	f47f af67 	bne.w	8005ad2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005c04:	4b18      	ldr	r3, [pc, #96]	@ (8005c68 <xQueueSemaphoreTake+0x21c>)
 8005c06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c0a:	601a      	str	r2, [r3, #0]
 8005c0c:	f3bf 8f4f 	dsb	sy
 8005c10:	f3bf 8f6f 	isb	sy
 8005c14:	e75d      	b.n	8005ad2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005c16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005c18:	f000 f976 	bl	8005f08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005c1c:	f000 fcee 	bl	80065fc <xTaskResumeAll>
 8005c20:	e757      	b.n	8005ad2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005c22:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005c24:	f000 f970 	bl	8005f08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005c28:	f000 fce8 	bl	80065fc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005c2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005c2e:	f000 f9bd 	bl	8005fac <prvIsQueueEmpty>
 8005c32:	4603      	mov	r3, r0
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	f43f af4c 	beq.w	8005ad2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00d      	beq.n	8005c5c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005c40:	f002 f972 	bl	8007f28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005c44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005c46:	f000 f8b7 	bl	8005db8 <prvGetDisinheritPriorityAfterTimeout>
 8005c4a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c52:	4618      	mov	r0, r3
 8005c54:	f001 f9be 	bl	8006fd4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005c58:	f002 f998 	bl	8007f8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005c5c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005c5e:	4618      	mov	r0, r3
 8005c60:	3738      	adds	r7, #56	@ 0x38
 8005c62:	46bd      	mov	sp, r7
 8005c64:	bd80      	pop	{r7, pc}
 8005c66:	bf00      	nop
 8005c68:	e000ed04 	.word	0xe000ed04

08005c6c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b08e      	sub	sp, #56	@ 0x38
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d10b      	bne.n	8005c9a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c86:	f383 8811 	msr	BASEPRI, r3
 8005c8a:	f3bf 8f6f 	isb	sy
 8005c8e:	f3bf 8f4f 	dsb	sy
 8005c92:	623b      	str	r3, [r7, #32]
}
 8005c94:	bf00      	nop
 8005c96:	bf00      	nop
 8005c98:	e7fd      	b.n	8005c96 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d103      	bne.n	8005ca8 <xQueueReceiveFromISR+0x3c>
 8005ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d101      	bne.n	8005cac <xQueueReceiveFromISR+0x40>
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e000      	b.n	8005cae <xQueueReceiveFromISR+0x42>
 8005cac:	2300      	movs	r3, #0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d10b      	bne.n	8005cca <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8005cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cb6:	f383 8811 	msr	BASEPRI, r3
 8005cba:	f3bf 8f6f 	isb	sy
 8005cbe:	f3bf 8f4f 	dsb	sy
 8005cc2:	61fb      	str	r3, [r7, #28]
}
 8005cc4:	bf00      	nop
 8005cc6:	bf00      	nop
 8005cc8:	e7fd      	b.n	8005cc6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005cca:	f002 fa0d 	bl	80080e8 <vPortValidateInterruptPriority>
	__asm volatile
 8005cce:	f3ef 8211 	mrs	r2, BASEPRI
 8005cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cd6:	f383 8811 	msr	BASEPRI, r3
 8005cda:	f3bf 8f6f 	isb	sy
 8005cde:	f3bf 8f4f 	dsb	sy
 8005ce2:	61ba      	str	r2, [r7, #24]
 8005ce4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005ce6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cee:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005cf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d02f      	beq.n	8005d56 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005cfc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005d00:	68b9      	ldr	r1, [r7, #8]
 8005d02:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d04:	f000 f8da 	bl	8005ebc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d0a:	1e5a      	subs	r2, r3, #1
 8005d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005d10:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d18:	d112      	bne.n	8005d40 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d016      	beq.n	8005d50 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d24:	3310      	adds	r3, #16
 8005d26:	4618      	mov	r0, r3
 8005d28:	f000 fe88 	bl	8006a3c <xTaskRemoveFromEventList>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d00e      	beq.n	8005d50 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d00b      	beq.n	8005d50 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	601a      	str	r2, [r3, #0]
 8005d3e:	e007      	b.n	8005d50 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005d40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d44:	3301      	adds	r3, #1
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	b25a      	sxtb	r2, r3
 8005d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005d50:	2301      	movs	r3, #1
 8005d52:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d54:	e001      	b.n	8005d5a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005d56:	2300      	movs	r3, #0
 8005d58:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d5c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	f383 8811 	msr	BASEPRI, r3
}
 8005d64:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3738      	adds	r7, #56	@ 0x38
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b084      	sub	sp, #16
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d10b      	bne.n	8005d9a <vQueueDelete+0x2a>
	__asm volatile
 8005d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d86:	f383 8811 	msr	BASEPRI, r3
 8005d8a:	f3bf 8f6f 	isb	sy
 8005d8e:	f3bf 8f4f 	dsb	sy
 8005d92:	60bb      	str	r3, [r7, #8]
}
 8005d94:	bf00      	nop
 8005d96:	bf00      	nop
 8005d98:	e7fd      	b.n	8005d96 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8005d9a:	68f8      	ldr	r0, [r7, #12]
 8005d9c:	f000 f95e 	bl	800605c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d102      	bne.n	8005db0 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8005daa:	68f8      	ldr	r0, [r7, #12]
 8005dac:	f002 faac 	bl	8008308 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8005db0:	bf00      	nop
 8005db2:	3710      	adds	r7, #16
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005db8:	b480      	push	{r7}
 8005dba:	b085      	sub	sp, #20
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d006      	beq.n	8005dd6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005dd2:	60fb      	str	r3, [r7, #12]
 8005dd4:	e001      	b.n	8005dda <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005dda:	68fb      	ldr	r3, [r7, #12]
	}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3714      	adds	r7, #20
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b086      	sub	sp, #24
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	60f8      	str	r0, [r7, #12]
 8005df0:	60b9      	str	r1, [r7, #8]
 8005df2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005df4:	2300      	movs	r3, #0
 8005df6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dfc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d10d      	bne.n	8005e22 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d14d      	bne.n	8005eaa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	4618      	mov	r0, r3
 8005e14:	f001 f86e 	bl	8006ef4 <xTaskPriorityDisinherit>
 8005e18:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	609a      	str	r2, [r3, #8]
 8005e20:	e043      	b.n	8005eaa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d119      	bne.n	8005e5c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	6858      	ldr	r0, [r3, #4]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e30:	461a      	mov	r2, r3
 8005e32:	68b9      	ldr	r1, [r7, #8]
 8005e34:	f002 fdb7 	bl	80089a6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	685a      	ldr	r2, [r3, #4]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e40:	441a      	add	r2, r3
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	685a      	ldr	r2, [r3, #4]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d32b      	bcc.n	8005eaa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681a      	ldr	r2, [r3, #0]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	605a      	str	r2, [r3, #4]
 8005e5a:	e026      	b.n	8005eaa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	68d8      	ldr	r0, [r3, #12]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e64:	461a      	mov	r2, r3
 8005e66:	68b9      	ldr	r1, [r7, #8]
 8005e68:	f002 fd9d 	bl	80089a6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	68da      	ldr	r2, [r3, #12]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e74:	425b      	negs	r3, r3
 8005e76:	441a      	add	r2, r3
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	68da      	ldr	r2, [r3, #12]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d207      	bcs.n	8005e98 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	689a      	ldr	r2, [r3, #8]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e90:	425b      	negs	r3, r3
 8005e92:	441a      	add	r2, r3
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2b02      	cmp	r3, #2
 8005e9c:	d105      	bne.n	8005eaa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d002      	beq.n	8005eaa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	1c5a      	adds	r2, r3, #1
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005eb2:	697b      	ldr	r3, [r7, #20]
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3718      	adds	r7, #24
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}

08005ebc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b082      	sub	sp, #8
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
 8005ec4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d018      	beq.n	8005f00 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	68da      	ldr	r2, [r3, #12]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed6:	441a      	add	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	68da      	ldr	r2, [r3, #12]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d303      	bcc.n	8005ef0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	68d9      	ldr	r1, [r3, #12]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef8:	461a      	mov	r2, r3
 8005efa:	6838      	ldr	r0, [r7, #0]
 8005efc:	f002 fd53 	bl	80089a6 <memcpy>
	}
}
 8005f00:	bf00      	nop
 8005f02:	3708      	adds	r7, #8
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005f10:	f002 f80a 	bl	8007f28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f1a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f1c:	e011      	b.n	8005f42 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d012      	beq.n	8005f4c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	3324      	adds	r3, #36	@ 0x24
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f000 fd86 	bl	8006a3c <xTaskRemoveFromEventList>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d001      	beq.n	8005f3a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005f36:	f000 fe5f 	bl	8006bf8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005f3a:	7bfb      	ldrb	r3, [r7, #15]
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	dce9      	bgt.n	8005f1e <prvUnlockQueue+0x16>
 8005f4a:	e000      	b.n	8005f4e <prvUnlockQueue+0x46>
					break;
 8005f4c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	22ff      	movs	r2, #255	@ 0xff
 8005f52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005f56:	f002 f819 	bl	8007f8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005f5a:	f001 ffe5 	bl	8007f28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f64:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f66:	e011      	b.n	8005f8c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	691b      	ldr	r3, [r3, #16]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d012      	beq.n	8005f96 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	3310      	adds	r3, #16
 8005f74:	4618      	mov	r0, r3
 8005f76:	f000 fd61 	bl	8006a3c <xTaskRemoveFromEventList>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d001      	beq.n	8005f84 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005f80:	f000 fe3a 	bl	8006bf8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005f84:	7bbb      	ldrb	r3, [r7, #14]
 8005f86:	3b01      	subs	r3, #1
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	dce9      	bgt.n	8005f68 <prvUnlockQueue+0x60>
 8005f94:	e000      	b.n	8005f98 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005f96:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	22ff      	movs	r2, #255	@ 0xff
 8005f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005fa0:	f001 fff4 	bl	8007f8c <vPortExitCritical>
}
 8005fa4:	bf00      	nop
 8005fa6:	3710      	adds	r7, #16
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}

08005fac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b084      	sub	sp, #16
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005fb4:	f001 ffb8 	bl	8007f28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d102      	bne.n	8005fc6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	60fb      	str	r3, [r7, #12]
 8005fc4:	e001      	b.n	8005fca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005fca:	f001 ffdf 	bl	8007f8c <vPortExitCritical>

	return xReturn;
 8005fce:	68fb      	ldr	r3, [r7, #12]
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3710      	adds	r7, #16
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005fe0:	f001 ffa2 	bl	8007f28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d102      	bne.n	8005ff6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	60fb      	str	r3, [r7, #12]
 8005ff4:	e001      	b.n	8005ffa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005ffa:	f001 ffc7 	bl	8007f8c <vPortExitCritical>

	return xReturn;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
}
 8006000:	4618      	mov	r0, r3
 8006002:	3710      	adds	r7, #16
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}

08006008 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006008:	b480      	push	{r7}
 800600a:	b085      	sub	sp, #20
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
 8006010:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006012:	2300      	movs	r3, #0
 8006014:	60fb      	str	r3, [r7, #12]
 8006016:	e014      	b.n	8006042 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006018:	4a0f      	ldr	r2, [pc, #60]	@ (8006058 <vQueueAddToRegistry+0x50>)
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d10b      	bne.n	800603c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006024:	490c      	ldr	r1, [pc, #48]	@ (8006058 <vQueueAddToRegistry+0x50>)
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	683a      	ldr	r2, [r7, #0]
 800602a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800602e:	4a0a      	ldr	r2, [pc, #40]	@ (8006058 <vQueueAddToRegistry+0x50>)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	00db      	lsls	r3, r3, #3
 8006034:	4413      	add	r3, r2
 8006036:	687a      	ldr	r2, [r7, #4]
 8006038:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800603a:	e006      	b.n	800604a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	3301      	adds	r3, #1
 8006040:	60fb      	str	r3, [r7, #12]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2b07      	cmp	r3, #7
 8006046:	d9e7      	bls.n	8006018 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006048:	bf00      	nop
 800604a:	bf00      	nop
 800604c:	3714      	adds	r7, #20
 800604e:	46bd      	mov	sp, r7
 8006050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006054:	4770      	bx	lr
 8006056:	bf00      	nop
 8006058:	20000958 	.word	0x20000958

0800605c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800605c:	b480      	push	{r7}
 800605e:	b085      	sub	sp, #20
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006064:	2300      	movs	r3, #0
 8006066:	60fb      	str	r3, [r7, #12]
 8006068:	e016      	b.n	8006098 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800606a:	4a10      	ldr	r2, [pc, #64]	@ (80060ac <vQueueUnregisterQueue+0x50>)
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	00db      	lsls	r3, r3, #3
 8006070:	4413      	add	r3, r2
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	687a      	ldr	r2, [r7, #4]
 8006076:	429a      	cmp	r2, r3
 8006078:	d10b      	bne.n	8006092 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800607a:	4a0c      	ldr	r2, [pc, #48]	@ (80060ac <vQueueUnregisterQueue+0x50>)
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2100      	movs	r1, #0
 8006080:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8006084:	4a09      	ldr	r2, [pc, #36]	@ (80060ac <vQueueUnregisterQueue+0x50>)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	00db      	lsls	r3, r3, #3
 800608a:	4413      	add	r3, r2
 800608c:	2200      	movs	r2, #0
 800608e:	605a      	str	r2, [r3, #4]
				break;
 8006090:	e006      	b.n	80060a0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	3301      	adds	r3, #1
 8006096:	60fb      	str	r3, [r7, #12]
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2b07      	cmp	r3, #7
 800609c:	d9e5      	bls.n	800606a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800609e:	bf00      	nop
 80060a0:	bf00      	nop
 80060a2:	3714      	adds	r7, #20
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr
 80060ac:	20000958 	.word	0x20000958

080060b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80060c0:	f001 ff32 	bl	8007f28 <vPortEnterCritical>
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80060ca:	b25b      	sxtb	r3, r3
 80060cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d0:	d103      	bne.n	80060da <vQueueWaitForMessageRestricted+0x2a>
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80060e0:	b25b      	sxtb	r3, r3
 80060e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060e6:	d103      	bne.n	80060f0 <vQueueWaitForMessageRestricted+0x40>
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80060f0:	f001 ff4c 	bl	8007f8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d106      	bne.n	800610a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	3324      	adds	r3, #36	@ 0x24
 8006100:	687a      	ldr	r2, [r7, #4]
 8006102:	68b9      	ldr	r1, [r7, #8]
 8006104:	4618      	mov	r0, r3
 8006106:	f000 fc6d 	bl	80069e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800610a:	6978      	ldr	r0, [r7, #20]
 800610c:	f7ff fefc 	bl	8005f08 <prvUnlockQueue>
	}
 8006110:	bf00      	nop
 8006112:	3718      	adds	r7, #24
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006118:	b580      	push	{r7, lr}
 800611a:	b08e      	sub	sp, #56	@ 0x38
 800611c:	af04      	add	r7, sp, #16
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	607a      	str	r2, [r7, #4]
 8006124:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006128:	2b00      	cmp	r3, #0
 800612a:	d10b      	bne.n	8006144 <xTaskCreateStatic+0x2c>
	__asm volatile
 800612c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006130:	f383 8811 	msr	BASEPRI, r3
 8006134:	f3bf 8f6f 	isb	sy
 8006138:	f3bf 8f4f 	dsb	sy
 800613c:	623b      	str	r3, [r7, #32]
}
 800613e:	bf00      	nop
 8006140:	bf00      	nop
 8006142:	e7fd      	b.n	8006140 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006146:	2b00      	cmp	r3, #0
 8006148:	d10b      	bne.n	8006162 <xTaskCreateStatic+0x4a>
	__asm volatile
 800614a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800614e:	f383 8811 	msr	BASEPRI, r3
 8006152:	f3bf 8f6f 	isb	sy
 8006156:	f3bf 8f4f 	dsb	sy
 800615a:	61fb      	str	r3, [r7, #28]
}
 800615c:	bf00      	nop
 800615e:	bf00      	nop
 8006160:	e7fd      	b.n	800615e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006162:	23a8      	movs	r3, #168	@ 0xa8
 8006164:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006166:	693b      	ldr	r3, [r7, #16]
 8006168:	2ba8      	cmp	r3, #168	@ 0xa8
 800616a:	d00b      	beq.n	8006184 <xTaskCreateStatic+0x6c>
	__asm volatile
 800616c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006170:	f383 8811 	msr	BASEPRI, r3
 8006174:	f3bf 8f6f 	isb	sy
 8006178:	f3bf 8f4f 	dsb	sy
 800617c:	61bb      	str	r3, [r7, #24]
}
 800617e:	bf00      	nop
 8006180:	bf00      	nop
 8006182:	e7fd      	b.n	8006180 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006184:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006188:	2b00      	cmp	r3, #0
 800618a:	d01e      	beq.n	80061ca <xTaskCreateStatic+0xb2>
 800618c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800618e:	2b00      	cmp	r3, #0
 8006190:	d01b      	beq.n	80061ca <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006194:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006198:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800619a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800619c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800619e:	2202      	movs	r2, #2
 80061a0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80061a4:	2300      	movs	r3, #0
 80061a6:	9303      	str	r3, [sp, #12]
 80061a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061aa:	9302      	str	r3, [sp, #8]
 80061ac:	f107 0314 	add.w	r3, r7, #20
 80061b0:	9301      	str	r3, [sp, #4]
 80061b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b4:	9300      	str	r3, [sp, #0]
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	687a      	ldr	r2, [r7, #4]
 80061ba:	68b9      	ldr	r1, [r7, #8]
 80061bc:	68f8      	ldr	r0, [r7, #12]
 80061be:	f000 f851 	bl	8006264 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80061c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80061c4:	f000 f8f6 	bl	80063b4 <prvAddNewTaskToReadyList>
 80061c8:	e001      	b.n	80061ce <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80061ca:	2300      	movs	r3, #0
 80061cc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80061ce:	697b      	ldr	r3, [r7, #20]
	}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3728      	adds	r7, #40	@ 0x28
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b08c      	sub	sp, #48	@ 0x30
 80061dc:	af04      	add	r7, sp, #16
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	60b9      	str	r1, [r7, #8]
 80061e2:	603b      	str	r3, [r7, #0]
 80061e4:	4613      	mov	r3, r2
 80061e6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80061e8:	88fb      	ldrh	r3, [r7, #6]
 80061ea:	009b      	lsls	r3, r3, #2
 80061ec:	4618      	mov	r0, r3
 80061ee:	f001 ffbd 	bl	800816c <pvPortMalloc>
 80061f2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80061f4:	697b      	ldr	r3, [r7, #20]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d00e      	beq.n	8006218 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80061fa:	20a8      	movs	r0, #168	@ 0xa8
 80061fc:	f001 ffb6 	bl	800816c <pvPortMalloc>
 8006200:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d003      	beq.n	8006210 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006208:	69fb      	ldr	r3, [r7, #28]
 800620a:	697a      	ldr	r2, [r7, #20]
 800620c:	631a      	str	r2, [r3, #48]	@ 0x30
 800620e:	e005      	b.n	800621c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006210:	6978      	ldr	r0, [r7, #20]
 8006212:	f002 f879 	bl	8008308 <vPortFree>
 8006216:	e001      	b.n	800621c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006218:	2300      	movs	r3, #0
 800621a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800621c:	69fb      	ldr	r3, [r7, #28]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d017      	beq.n	8006252 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	2200      	movs	r2, #0
 8006226:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800622a:	88fa      	ldrh	r2, [r7, #6]
 800622c:	2300      	movs	r3, #0
 800622e:	9303      	str	r3, [sp, #12]
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	9302      	str	r3, [sp, #8]
 8006234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006236:	9301      	str	r3, [sp, #4]
 8006238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	68b9      	ldr	r1, [r7, #8]
 8006240:	68f8      	ldr	r0, [r7, #12]
 8006242:	f000 f80f 	bl	8006264 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006246:	69f8      	ldr	r0, [r7, #28]
 8006248:	f000 f8b4 	bl	80063b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800624c:	2301      	movs	r3, #1
 800624e:	61bb      	str	r3, [r7, #24]
 8006250:	e002      	b.n	8006258 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006252:	f04f 33ff 	mov.w	r3, #4294967295
 8006256:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006258:	69bb      	ldr	r3, [r7, #24]
	}
 800625a:	4618      	mov	r0, r3
 800625c:	3720      	adds	r7, #32
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
	...

08006264 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b088      	sub	sp, #32
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	607a      	str	r2, [r7, #4]
 8006270:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006274:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	461a      	mov	r2, r3
 800627c:	21a5      	movs	r1, #165	@ 0xa5
 800627e:	f002 fab8 	bl	80087f2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006284:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800628c:	3b01      	subs	r3, #1
 800628e:	009b      	lsls	r3, r3, #2
 8006290:	4413      	add	r3, r2
 8006292:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	f023 0307 	bic.w	r3, r3, #7
 800629a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	f003 0307 	and.w	r3, r3, #7
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00b      	beq.n	80062be <prvInitialiseNewTask+0x5a>
	__asm volatile
 80062a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062aa:	f383 8811 	msr	BASEPRI, r3
 80062ae:	f3bf 8f6f 	isb	sy
 80062b2:	f3bf 8f4f 	dsb	sy
 80062b6:	617b      	str	r3, [r7, #20]
}
 80062b8:	bf00      	nop
 80062ba:	bf00      	nop
 80062bc:	e7fd      	b.n	80062ba <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d01f      	beq.n	8006304 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80062c4:	2300      	movs	r3, #0
 80062c6:	61fb      	str	r3, [r7, #28]
 80062c8:	e012      	b.n	80062f0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80062ca:	68ba      	ldr	r2, [r7, #8]
 80062cc:	69fb      	ldr	r3, [r7, #28]
 80062ce:	4413      	add	r3, r2
 80062d0:	7819      	ldrb	r1, [r3, #0]
 80062d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062d4:	69fb      	ldr	r3, [r7, #28]
 80062d6:	4413      	add	r3, r2
 80062d8:	3334      	adds	r3, #52	@ 0x34
 80062da:	460a      	mov	r2, r1
 80062dc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80062de:	68ba      	ldr	r2, [r7, #8]
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	4413      	add	r3, r2
 80062e4:	781b      	ldrb	r3, [r3, #0]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d006      	beq.n	80062f8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	3301      	adds	r3, #1
 80062ee:	61fb      	str	r3, [r7, #28]
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	2b0f      	cmp	r3, #15
 80062f4:	d9e9      	bls.n	80062ca <prvInitialiseNewTask+0x66>
 80062f6:	e000      	b.n	80062fa <prvInitialiseNewTask+0x96>
			{
				break;
 80062f8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80062fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062fc:	2200      	movs	r2, #0
 80062fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006302:	e003      	b.n	800630c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006306:	2200      	movs	r2, #0
 8006308:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800630c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800630e:	2b37      	cmp	r3, #55	@ 0x37
 8006310:	d901      	bls.n	8006316 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006312:	2337      	movs	r3, #55	@ 0x37
 8006314:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006318:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800631a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800631c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800631e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006320:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006324:	2200      	movs	r2, #0
 8006326:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800632a:	3304      	adds	r3, #4
 800632c:	4618      	mov	r0, r3
 800632e:	f7fe fd7b 	bl	8004e28 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006334:	3318      	adds	r3, #24
 8006336:	4618      	mov	r0, r3
 8006338:	f7fe fd76 	bl	8004e28 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800633c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800633e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006340:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006344:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800634a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800634c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800634e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006350:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006354:	2200      	movs	r2, #0
 8006356:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800635a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800635c:	2200      	movs	r2, #0
 800635e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006364:	3354      	adds	r3, #84	@ 0x54
 8006366:	224c      	movs	r2, #76	@ 0x4c
 8006368:	2100      	movs	r1, #0
 800636a:	4618      	mov	r0, r3
 800636c:	f002 fa41 	bl	80087f2 <memset>
 8006370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006372:	4a0d      	ldr	r2, [pc, #52]	@ (80063a8 <prvInitialiseNewTask+0x144>)
 8006374:	659a      	str	r2, [r3, #88]	@ 0x58
 8006376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006378:	4a0c      	ldr	r2, [pc, #48]	@ (80063ac <prvInitialiseNewTask+0x148>)
 800637a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800637c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800637e:	4a0c      	ldr	r2, [pc, #48]	@ (80063b0 <prvInitialiseNewTask+0x14c>)
 8006380:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006382:	683a      	ldr	r2, [r7, #0]
 8006384:	68f9      	ldr	r1, [r7, #12]
 8006386:	69b8      	ldr	r0, [r7, #24]
 8006388:	f001 fc9a 	bl	8007cc0 <pxPortInitialiseStack>
 800638c:	4602      	mov	r2, r0
 800638e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006390:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006394:	2b00      	cmp	r3, #0
 8006396:	d002      	beq.n	800639e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800639a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800639c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800639e:	bf00      	nop
 80063a0:	3720      	adds	r7, #32
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	20004a84 	.word	0x20004a84
 80063ac:	20004aec 	.word	0x20004aec
 80063b0:	20004b54 	.word	0x20004b54

080063b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b082      	sub	sp, #8
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80063bc:	f001 fdb4 	bl	8007f28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80063c0:	4b2d      	ldr	r3, [pc, #180]	@ (8006478 <prvAddNewTaskToReadyList+0xc4>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	3301      	adds	r3, #1
 80063c6:	4a2c      	ldr	r2, [pc, #176]	@ (8006478 <prvAddNewTaskToReadyList+0xc4>)
 80063c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80063ca:	4b2c      	ldr	r3, [pc, #176]	@ (800647c <prvAddNewTaskToReadyList+0xc8>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d109      	bne.n	80063e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80063d2:	4a2a      	ldr	r2, [pc, #168]	@ (800647c <prvAddNewTaskToReadyList+0xc8>)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80063d8:	4b27      	ldr	r3, [pc, #156]	@ (8006478 <prvAddNewTaskToReadyList+0xc4>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d110      	bne.n	8006402 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80063e0:	f000 fc2e 	bl	8006c40 <prvInitialiseTaskLists>
 80063e4:	e00d      	b.n	8006402 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80063e6:	4b26      	ldr	r3, [pc, #152]	@ (8006480 <prvAddNewTaskToReadyList+0xcc>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d109      	bne.n	8006402 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80063ee:	4b23      	ldr	r3, [pc, #140]	@ (800647c <prvAddNewTaskToReadyList+0xc8>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d802      	bhi.n	8006402 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80063fc:	4a1f      	ldr	r2, [pc, #124]	@ (800647c <prvAddNewTaskToReadyList+0xc8>)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006402:	4b20      	ldr	r3, [pc, #128]	@ (8006484 <prvAddNewTaskToReadyList+0xd0>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	3301      	adds	r3, #1
 8006408:	4a1e      	ldr	r2, [pc, #120]	@ (8006484 <prvAddNewTaskToReadyList+0xd0>)
 800640a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800640c:	4b1d      	ldr	r3, [pc, #116]	@ (8006484 <prvAddNewTaskToReadyList+0xd0>)
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006418:	4b1b      	ldr	r3, [pc, #108]	@ (8006488 <prvAddNewTaskToReadyList+0xd4>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	429a      	cmp	r2, r3
 800641e:	d903      	bls.n	8006428 <prvAddNewTaskToReadyList+0x74>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006424:	4a18      	ldr	r2, [pc, #96]	@ (8006488 <prvAddNewTaskToReadyList+0xd4>)
 8006426:	6013      	str	r3, [r2, #0]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800642c:	4613      	mov	r3, r2
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	4413      	add	r3, r2
 8006432:	009b      	lsls	r3, r3, #2
 8006434:	4a15      	ldr	r2, [pc, #84]	@ (800648c <prvAddNewTaskToReadyList+0xd8>)
 8006436:	441a      	add	r2, r3
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	3304      	adds	r3, #4
 800643c:	4619      	mov	r1, r3
 800643e:	4610      	mov	r0, r2
 8006440:	f7fe fcff 	bl	8004e42 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006444:	f001 fda2 	bl	8007f8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006448:	4b0d      	ldr	r3, [pc, #52]	@ (8006480 <prvAddNewTaskToReadyList+0xcc>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d00e      	beq.n	800646e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006450:	4b0a      	ldr	r3, [pc, #40]	@ (800647c <prvAddNewTaskToReadyList+0xc8>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800645a:	429a      	cmp	r2, r3
 800645c:	d207      	bcs.n	800646e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800645e:	4b0c      	ldr	r3, [pc, #48]	@ (8006490 <prvAddNewTaskToReadyList+0xdc>)
 8006460:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006464:	601a      	str	r2, [r3, #0]
 8006466:	f3bf 8f4f 	dsb	sy
 800646a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800646e:	bf00      	nop
 8006470:	3708      	adds	r7, #8
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}
 8006476:	bf00      	nop
 8006478:	20000e6c 	.word	0x20000e6c
 800647c:	20000998 	.word	0x20000998
 8006480:	20000e78 	.word	0x20000e78
 8006484:	20000e88 	.word	0x20000e88
 8006488:	20000e74 	.word	0x20000e74
 800648c:	2000099c 	.word	0x2000099c
 8006490:	e000ed04 	.word	0xe000ed04

08006494 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006494:	b580      	push	{r7, lr}
 8006496:	b084      	sub	sp, #16
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800649c:	2300      	movs	r3, #0
 800649e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d018      	beq.n	80064d8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80064a6:	4b14      	ldr	r3, [pc, #80]	@ (80064f8 <vTaskDelay+0x64>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d00b      	beq.n	80064c6 <vTaskDelay+0x32>
	__asm volatile
 80064ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b2:	f383 8811 	msr	BASEPRI, r3
 80064b6:	f3bf 8f6f 	isb	sy
 80064ba:	f3bf 8f4f 	dsb	sy
 80064be:	60bb      	str	r3, [r7, #8]
}
 80064c0:	bf00      	nop
 80064c2:	bf00      	nop
 80064c4:	e7fd      	b.n	80064c2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80064c6:	f000 f88b 	bl	80065e0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80064ca:	2100      	movs	r1, #0
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f000 ff5f 	bl	8007390 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80064d2:	f000 f893 	bl	80065fc <xTaskResumeAll>
 80064d6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d107      	bne.n	80064ee <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80064de:	4b07      	ldr	r3, [pc, #28]	@ (80064fc <vTaskDelay+0x68>)
 80064e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064e4:	601a      	str	r2, [r3, #0]
 80064e6:	f3bf 8f4f 	dsb	sy
 80064ea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80064ee:	bf00      	nop
 80064f0:	3710      	adds	r7, #16
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	20000e94 	.word	0x20000e94
 80064fc:	e000ed04 	.word	0xe000ed04

08006500 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b08a      	sub	sp, #40	@ 0x28
 8006504:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006506:	2300      	movs	r3, #0
 8006508:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800650a:	2300      	movs	r3, #0
 800650c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800650e:	463a      	mov	r2, r7
 8006510:	1d39      	adds	r1, r7, #4
 8006512:	f107 0308 	add.w	r3, r7, #8
 8006516:	4618      	mov	r0, r3
 8006518:	f7fe fc32 	bl	8004d80 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800651c:	6839      	ldr	r1, [r7, #0]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	68ba      	ldr	r2, [r7, #8]
 8006522:	9202      	str	r2, [sp, #8]
 8006524:	9301      	str	r3, [sp, #4]
 8006526:	2300      	movs	r3, #0
 8006528:	9300      	str	r3, [sp, #0]
 800652a:	2300      	movs	r3, #0
 800652c:	460a      	mov	r2, r1
 800652e:	4924      	ldr	r1, [pc, #144]	@ (80065c0 <vTaskStartScheduler+0xc0>)
 8006530:	4824      	ldr	r0, [pc, #144]	@ (80065c4 <vTaskStartScheduler+0xc4>)
 8006532:	f7ff fdf1 	bl	8006118 <xTaskCreateStatic>
 8006536:	4603      	mov	r3, r0
 8006538:	4a23      	ldr	r2, [pc, #140]	@ (80065c8 <vTaskStartScheduler+0xc8>)
 800653a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800653c:	4b22      	ldr	r3, [pc, #136]	@ (80065c8 <vTaskStartScheduler+0xc8>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d002      	beq.n	800654a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006544:	2301      	movs	r3, #1
 8006546:	617b      	str	r3, [r7, #20]
 8006548:	e001      	b.n	800654e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800654a:	2300      	movs	r3, #0
 800654c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	2b01      	cmp	r3, #1
 8006552:	d102      	bne.n	800655a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006554:	f000 ff70 	bl	8007438 <xTimerCreateTimerTask>
 8006558:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	2b01      	cmp	r3, #1
 800655e:	d11b      	bne.n	8006598 <vTaskStartScheduler+0x98>
	__asm volatile
 8006560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006564:	f383 8811 	msr	BASEPRI, r3
 8006568:	f3bf 8f6f 	isb	sy
 800656c:	f3bf 8f4f 	dsb	sy
 8006570:	613b      	str	r3, [r7, #16]
}
 8006572:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006574:	4b15      	ldr	r3, [pc, #84]	@ (80065cc <vTaskStartScheduler+0xcc>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	3354      	adds	r3, #84	@ 0x54
 800657a:	4a15      	ldr	r2, [pc, #84]	@ (80065d0 <vTaskStartScheduler+0xd0>)
 800657c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800657e:	4b15      	ldr	r3, [pc, #84]	@ (80065d4 <vTaskStartScheduler+0xd4>)
 8006580:	f04f 32ff 	mov.w	r2, #4294967295
 8006584:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006586:	4b14      	ldr	r3, [pc, #80]	@ (80065d8 <vTaskStartScheduler+0xd8>)
 8006588:	2201      	movs	r2, #1
 800658a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800658c:	4b13      	ldr	r3, [pc, #76]	@ (80065dc <vTaskStartScheduler+0xdc>)
 800658e:	2200      	movs	r2, #0
 8006590:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006592:	f001 fc25 	bl	8007de0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006596:	e00f      	b.n	80065b8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800659e:	d10b      	bne.n	80065b8 <vTaskStartScheduler+0xb8>
	__asm volatile
 80065a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065a4:	f383 8811 	msr	BASEPRI, r3
 80065a8:	f3bf 8f6f 	isb	sy
 80065ac:	f3bf 8f4f 	dsb	sy
 80065b0:	60fb      	str	r3, [r7, #12]
}
 80065b2:	bf00      	nop
 80065b4:	bf00      	nop
 80065b6:	e7fd      	b.n	80065b4 <vTaskStartScheduler+0xb4>
}
 80065b8:	bf00      	nop
 80065ba:	3718      	adds	r7, #24
 80065bc:	46bd      	mov	sp, r7
 80065be:	bd80      	pop	{r7, pc}
 80065c0:	08009758 	.word	0x08009758
 80065c4:	08006c11 	.word	0x08006c11
 80065c8:	20000e90 	.word	0x20000e90
 80065cc:	20000998 	.word	0x20000998
 80065d0:	20000020 	.word	0x20000020
 80065d4:	20000e8c 	.word	0x20000e8c
 80065d8:	20000e78 	.word	0x20000e78
 80065dc:	20000e70 	.word	0x20000e70

080065e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80065e0:	b480      	push	{r7}
 80065e2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80065e4:	4b04      	ldr	r3, [pc, #16]	@ (80065f8 <vTaskSuspendAll+0x18>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	3301      	adds	r3, #1
 80065ea:	4a03      	ldr	r2, [pc, #12]	@ (80065f8 <vTaskSuspendAll+0x18>)
 80065ec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80065ee:	bf00      	nop
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr
 80065f8:	20000e94 	.word	0x20000e94

080065fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006602:	2300      	movs	r3, #0
 8006604:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006606:	2300      	movs	r3, #0
 8006608:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800660a:	4b42      	ldr	r3, [pc, #264]	@ (8006714 <xTaskResumeAll+0x118>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d10b      	bne.n	800662a <xTaskResumeAll+0x2e>
	__asm volatile
 8006612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006616:	f383 8811 	msr	BASEPRI, r3
 800661a:	f3bf 8f6f 	isb	sy
 800661e:	f3bf 8f4f 	dsb	sy
 8006622:	603b      	str	r3, [r7, #0]
}
 8006624:	bf00      	nop
 8006626:	bf00      	nop
 8006628:	e7fd      	b.n	8006626 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800662a:	f001 fc7d 	bl	8007f28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800662e:	4b39      	ldr	r3, [pc, #228]	@ (8006714 <xTaskResumeAll+0x118>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	3b01      	subs	r3, #1
 8006634:	4a37      	ldr	r2, [pc, #220]	@ (8006714 <xTaskResumeAll+0x118>)
 8006636:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006638:	4b36      	ldr	r3, [pc, #216]	@ (8006714 <xTaskResumeAll+0x118>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d162      	bne.n	8006706 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006640:	4b35      	ldr	r3, [pc, #212]	@ (8006718 <xTaskResumeAll+0x11c>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d05e      	beq.n	8006706 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006648:	e02f      	b.n	80066aa <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800664a:	4b34      	ldr	r3, [pc, #208]	@ (800671c <xTaskResumeAll+0x120>)
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	3318      	adds	r3, #24
 8006656:	4618      	mov	r0, r3
 8006658:	f7fe fc50 	bl	8004efc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	3304      	adds	r3, #4
 8006660:	4618      	mov	r0, r3
 8006662:	f7fe fc4b 	bl	8004efc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800666a:	4b2d      	ldr	r3, [pc, #180]	@ (8006720 <xTaskResumeAll+0x124>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	429a      	cmp	r2, r3
 8006670:	d903      	bls.n	800667a <xTaskResumeAll+0x7e>
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006676:	4a2a      	ldr	r2, [pc, #168]	@ (8006720 <xTaskResumeAll+0x124>)
 8006678:	6013      	str	r3, [r2, #0]
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800667e:	4613      	mov	r3, r2
 8006680:	009b      	lsls	r3, r3, #2
 8006682:	4413      	add	r3, r2
 8006684:	009b      	lsls	r3, r3, #2
 8006686:	4a27      	ldr	r2, [pc, #156]	@ (8006724 <xTaskResumeAll+0x128>)
 8006688:	441a      	add	r2, r3
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	3304      	adds	r3, #4
 800668e:	4619      	mov	r1, r3
 8006690:	4610      	mov	r0, r2
 8006692:	f7fe fbd6 	bl	8004e42 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800669a:	4b23      	ldr	r3, [pc, #140]	@ (8006728 <xTaskResumeAll+0x12c>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d302      	bcc.n	80066aa <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80066a4:	4b21      	ldr	r3, [pc, #132]	@ (800672c <xTaskResumeAll+0x130>)
 80066a6:	2201      	movs	r2, #1
 80066a8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80066aa:	4b1c      	ldr	r3, [pc, #112]	@ (800671c <xTaskResumeAll+0x120>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d1cb      	bne.n	800664a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d001      	beq.n	80066bc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80066b8:	f000 fb66 	bl	8006d88 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80066bc:	4b1c      	ldr	r3, [pc, #112]	@ (8006730 <xTaskResumeAll+0x134>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d010      	beq.n	80066ea <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80066c8:	f000 f846 	bl	8006758 <xTaskIncrementTick>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d002      	beq.n	80066d8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80066d2:	4b16      	ldr	r3, [pc, #88]	@ (800672c <xTaskResumeAll+0x130>)
 80066d4:	2201      	movs	r2, #1
 80066d6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	3b01      	subs	r3, #1
 80066dc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1f1      	bne.n	80066c8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80066e4:	4b12      	ldr	r3, [pc, #72]	@ (8006730 <xTaskResumeAll+0x134>)
 80066e6:	2200      	movs	r2, #0
 80066e8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80066ea:	4b10      	ldr	r3, [pc, #64]	@ (800672c <xTaskResumeAll+0x130>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d009      	beq.n	8006706 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80066f2:	2301      	movs	r3, #1
 80066f4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80066f6:	4b0f      	ldr	r3, [pc, #60]	@ (8006734 <xTaskResumeAll+0x138>)
 80066f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066fc:	601a      	str	r2, [r3, #0]
 80066fe:	f3bf 8f4f 	dsb	sy
 8006702:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006706:	f001 fc41 	bl	8007f8c <vPortExitCritical>

	return xAlreadyYielded;
 800670a:	68bb      	ldr	r3, [r7, #8]
}
 800670c:	4618      	mov	r0, r3
 800670e:	3710      	adds	r7, #16
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}
 8006714:	20000e94 	.word	0x20000e94
 8006718:	20000e6c 	.word	0x20000e6c
 800671c:	20000e2c 	.word	0x20000e2c
 8006720:	20000e74 	.word	0x20000e74
 8006724:	2000099c 	.word	0x2000099c
 8006728:	20000998 	.word	0x20000998
 800672c:	20000e80 	.word	0x20000e80
 8006730:	20000e7c 	.word	0x20000e7c
 8006734:	e000ed04 	.word	0xe000ed04

08006738 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006738:	b480      	push	{r7}
 800673a:	b083      	sub	sp, #12
 800673c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800673e:	4b05      	ldr	r3, [pc, #20]	@ (8006754 <xTaskGetTickCount+0x1c>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006744:	687b      	ldr	r3, [r7, #4]
}
 8006746:	4618      	mov	r0, r3
 8006748:	370c      	adds	r7, #12
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr
 8006752:	bf00      	nop
 8006754:	20000e70 	.word	0x20000e70

08006758 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b086      	sub	sp, #24
 800675c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800675e:	2300      	movs	r3, #0
 8006760:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006762:	4b4f      	ldr	r3, [pc, #316]	@ (80068a0 <xTaskIncrementTick+0x148>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	2b00      	cmp	r3, #0
 8006768:	f040 8090 	bne.w	800688c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800676c:	4b4d      	ldr	r3, [pc, #308]	@ (80068a4 <xTaskIncrementTick+0x14c>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	3301      	adds	r3, #1
 8006772:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006774:	4a4b      	ldr	r2, [pc, #300]	@ (80068a4 <xTaskIncrementTick+0x14c>)
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d121      	bne.n	80067c4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006780:	4b49      	ldr	r3, [pc, #292]	@ (80068a8 <xTaskIncrementTick+0x150>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00b      	beq.n	80067a2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800678a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800678e:	f383 8811 	msr	BASEPRI, r3
 8006792:	f3bf 8f6f 	isb	sy
 8006796:	f3bf 8f4f 	dsb	sy
 800679a:	603b      	str	r3, [r7, #0]
}
 800679c:	bf00      	nop
 800679e:	bf00      	nop
 80067a0:	e7fd      	b.n	800679e <xTaskIncrementTick+0x46>
 80067a2:	4b41      	ldr	r3, [pc, #260]	@ (80068a8 <xTaskIncrementTick+0x150>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	60fb      	str	r3, [r7, #12]
 80067a8:	4b40      	ldr	r3, [pc, #256]	@ (80068ac <xTaskIncrementTick+0x154>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a3e      	ldr	r2, [pc, #248]	@ (80068a8 <xTaskIncrementTick+0x150>)
 80067ae:	6013      	str	r3, [r2, #0]
 80067b0:	4a3e      	ldr	r2, [pc, #248]	@ (80068ac <xTaskIncrementTick+0x154>)
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	6013      	str	r3, [r2, #0]
 80067b6:	4b3e      	ldr	r3, [pc, #248]	@ (80068b0 <xTaskIncrementTick+0x158>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	3301      	adds	r3, #1
 80067bc:	4a3c      	ldr	r2, [pc, #240]	@ (80068b0 <xTaskIncrementTick+0x158>)
 80067be:	6013      	str	r3, [r2, #0]
 80067c0:	f000 fae2 	bl	8006d88 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80067c4:	4b3b      	ldr	r3, [pc, #236]	@ (80068b4 <xTaskIncrementTick+0x15c>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	693a      	ldr	r2, [r7, #16]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d349      	bcc.n	8006862 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80067ce:	4b36      	ldr	r3, [pc, #216]	@ (80068a8 <xTaskIncrementTick+0x150>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d104      	bne.n	80067e2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067d8:	4b36      	ldr	r3, [pc, #216]	@ (80068b4 <xTaskIncrementTick+0x15c>)
 80067da:	f04f 32ff 	mov.w	r2, #4294967295
 80067de:	601a      	str	r2, [r3, #0]
					break;
 80067e0:	e03f      	b.n	8006862 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067e2:	4b31      	ldr	r3, [pc, #196]	@ (80068a8 <xTaskIncrementTick+0x150>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	68db      	ldr	r3, [r3, #12]
 80067ea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80067f2:	693a      	ldr	r2, [r7, #16]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d203      	bcs.n	8006802 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80067fa:	4a2e      	ldr	r2, [pc, #184]	@ (80068b4 <xTaskIncrementTick+0x15c>)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006800:	e02f      	b.n	8006862 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	3304      	adds	r3, #4
 8006806:	4618      	mov	r0, r3
 8006808:	f7fe fb78 	bl	8004efc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006810:	2b00      	cmp	r3, #0
 8006812:	d004      	beq.n	800681e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	3318      	adds	r3, #24
 8006818:	4618      	mov	r0, r3
 800681a:	f7fe fb6f 	bl	8004efc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006822:	4b25      	ldr	r3, [pc, #148]	@ (80068b8 <xTaskIncrementTick+0x160>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	429a      	cmp	r2, r3
 8006828:	d903      	bls.n	8006832 <xTaskIncrementTick+0xda>
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800682e:	4a22      	ldr	r2, [pc, #136]	@ (80068b8 <xTaskIncrementTick+0x160>)
 8006830:	6013      	str	r3, [r2, #0]
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006836:	4613      	mov	r3, r2
 8006838:	009b      	lsls	r3, r3, #2
 800683a:	4413      	add	r3, r2
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	4a1f      	ldr	r2, [pc, #124]	@ (80068bc <xTaskIncrementTick+0x164>)
 8006840:	441a      	add	r2, r3
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	3304      	adds	r3, #4
 8006846:	4619      	mov	r1, r3
 8006848:	4610      	mov	r0, r2
 800684a:	f7fe fafa 	bl	8004e42 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006852:	4b1b      	ldr	r3, [pc, #108]	@ (80068c0 <xTaskIncrementTick+0x168>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006858:	429a      	cmp	r2, r3
 800685a:	d3b8      	bcc.n	80067ce <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800685c:	2301      	movs	r3, #1
 800685e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006860:	e7b5      	b.n	80067ce <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006862:	4b17      	ldr	r3, [pc, #92]	@ (80068c0 <xTaskIncrementTick+0x168>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006868:	4914      	ldr	r1, [pc, #80]	@ (80068bc <xTaskIncrementTick+0x164>)
 800686a:	4613      	mov	r3, r2
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	4413      	add	r3, r2
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	440b      	add	r3, r1
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	2b01      	cmp	r3, #1
 8006878:	d901      	bls.n	800687e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800687a:	2301      	movs	r3, #1
 800687c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800687e:	4b11      	ldr	r3, [pc, #68]	@ (80068c4 <xTaskIncrementTick+0x16c>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d007      	beq.n	8006896 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006886:	2301      	movs	r3, #1
 8006888:	617b      	str	r3, [r7, #20]
 800688a:	e004      	b.n	8006896 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800688c:	4b0e      	ldr	r3, [pc, #56]	@ (80068c8 <xTaskIncrementTick+0x170>)
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	3301      	adds	r3, #1
 8006892:	4a0d      	ldr	r2, [pc, #52]	@ (80068c8 <xTaskIncrementTick+0x170>)
 8006894:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006896:	697b      	ldr	r3, [r7, #20]
}
 8006898:	4618      	mov	r0, r3
 800689a:	3718      	adds	r7, #24
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}
 80068a0:	20000e94 	.word	0x20000e94
 80068a4:	20000e70 	.word	0x20000e70
 80068a8:	20000e24 	.word	0x20000e24
 80068ac:	20000e28 	.word	0x20000e28
 80068b0:	20000e84 	.word	0x20000e84
 80068b4:	20000e8c 	.word	0x20000e8c
 80068b8:	20000e74 	.word	0x20000e74
 80068bc:	2000099c 	.word	0x2000099c
 80068c0:	20000998 	.word	0x20000998
 80068c4:	20000e80 	.word	0x20000e80
 80068c8:	20000e7c 	.word	0x20000e7c

080068cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80068cc:	b480      	push	{r7}
 80068ce:	b085      	sub	sp, #20
 80068d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80068d2:	4b2b      	ldr	r3, [pc, #172]	@ (8006980 <vTaskSwitchContext+0xb4>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d003      	beq.n	80068e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80068da:	4b2a      	ldr	r3, [pc, #168]	@ (8006984 <vTaskSwitchContext+0xb8>)
 80068dc:	2201      	movs	r2, #1
 80068de:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80068e0:	e047      	b.n	8006972 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80068e2:	4b28      	ldr	r3, [pc, #160]	@ (8006984 <vTaskSwitchContext+0xb8>)
 80068e4:	2200      	movs	r2, #0
 80068e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068e8:	4b27      	ldr	r3, [pc, #156]	@ (8006988 <vTaskSwitchContext+0xbc>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	60fb      	str	r3, [r7, #12]
 80068ee:	e011      	b.n	8006914 <vTaskSwitchContext+0x48>
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d10b      	bne.n	800690e <vTaskSwitchContext+0x42>
	__asm volatile
 80068f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068fa:	f383 8811 	msr	BASEPRI, r3
 80068fe:	f3bf 8f6f 	isb	sy
 8006902:	f3bf 8f4f 	dsb	sy
 8006906:	607b      	str	r3, [r7, #4]
}
 8006908:	bf00      	nop
 800690a:	bf00      	nop
 800690c:	e7fd      	b.n	800690a <vTaskSwitchContext+0x3e>
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	3b01      	subs	r3, #1
 8006912:	60fb      	str	r3, [r7, #12]
 8006914:	491d      	ldr	r1, [pc, #116]	@ (800698c <vTaskSwitchContext+0xc0>)
 8006916:	68fa      	ldr	r2, [r7, #12]
 8006918:	4613      	mov	r3, r2
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	4413      	add	r3, r2
 800691e:	009b      	lsls	r3, r3, #2
 8006920:	440b      	add	r3, r1
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d0e3      	beq.n	80068f0 <vTaskSwitchContext+0x24>
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	4613      	mov	r3, r2
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	4413      	add	r3, r2
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	4a16      	ldr	r2, [pc, #88]	@ (800698c <vTaskSwitchContext+0xc0>)
 8006934:	4413      	add	r3, r2
 8006936:	60bb      	str	r3, [r7, #8]
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	685a      	ldr	r2, [r3, #4]
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	605a      	str	r2, [r3, #4]
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	685a      	ldr	r2, [r3, #4]
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	3308      	adds	r3, #8
 800694a:	429a      	cmp	r2, r3
 800694c:	d104      	bne.n	8006958 <vTaskSwitchContext+0x8c>
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	685a      	ldr	r2, [r3, #4]
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	605a      	str	r2, [r3, #4]
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	685b      	ldr	r3, [r3, #4]
 800695c:	68db      	ldr	r3, [r3, #12]
 800695e:	4a0c      	ldr	r2, [pc, #48]	@ (8006990 <vTaskSwitchContext+0xc4>)
 8006960:	6013      	str	r3, [r2, #0]
 8006962:	4a09      	ldr	r2, [pc, #36]	@ (8006988 <vTaskSwitchContext+0xbc>)
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006968:	4b09      	ldr	r3, [pc, #36]	@ (8006990 <vTaskSwitchContext+0xc4>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	3354      	adds	r3, #84	@ 0x54
 800696e:	4a09      	ldr	r2, [pc, #36]	@ (8006994 <vTaskSwitchContext+0xc8>)
 8006970:	6013      	str	r3, [r2, #0]
}
 8006972:	bf00      	nop
 8006974:	3714      	adds	r7, #20
 8006976:	46bd      	mov	sp, r7
 8006978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697c:	4770      	bx	lr
 800697e:	bf00      	nop
 8006980:	20000e94 	.word	0x20000e94
 8006984:	20000e80 	.word	0x20000e80
 8006988:	20000e74 	.word	0x20000e74
 800698c:	2000099c 	.word	0x2000099c
 8006990:	20000998 	.word	0x20000998
 8006994:	20000020 	.word	0x20000020

08006998 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b084      	sub	sp, #16
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d10b      	bne.n	80069c0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80069a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ac:	f383 8811 	msr	BASEPRI, r3
 80069b0:	f3bf 8f6f 	isb	sy
 80069b4:	f3bf 8f4f 	dsb	sy
 80069b8:	60fb      	str	r3, [r7, #12]
}
 80069ba:	bf00      	nop
 80069bc:	bf00      	nop
 80069be:	e7fd      	b.n	80069bc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80069c0:	4b07      	ldr	r3, [pc, #28]	@ (80069e0 <vTaskPlaceOnEventList+0x48>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	3318      	adds	r3, #24
 80069c6:	4619      	mov	r1, r3
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f7fe fa5e 	bl	8004e8a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80069ce:	2101      	movs	r1, #1
 80069d0:	6838      	ldr	r0, [r7, #0]
 80069d2:	f000 fcdd 	bl	8007390 <prvAddCurrentTaskToDelayedList>
}
 80069d6:	bf00      	nop
 80069d8:	3710      	adds	r7, #16
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop
 80069e0:	20000998 	.word	0x20000998

080069e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b086      	sub	sp, #24
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	60b9      	str	r1, [r7, #8]
 80069ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d10b      	bne.n	8006a0e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80069f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069fa:	f383 8811 	msr	BASEPRI, r3
 80069fe:	f3bf 8f6f 	isb	sy
 8006a02:	f3bf 8f4f 	dsb	sy
 8006a06:	617b      	str	r3, [r7, #20]
}
 8006a08:	bf00      	nop
 8006a0a:	bf00      	nop
 8006a0c:	e7fd      	b.n	8006a0a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8006a38 <vTaskPlaceOnEventListRestricted+0x54>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	3318      	adds	r3, #24
 8006a14:	4619      	mov	r1, r3
 8006a16:	68f8      	ldr	r0, [r7, #12]
 8006a18:	f7fe fa13 	bl	8004e42 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d002      	beq.n	8006a28 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006a22:	f04f 33ff 	mov.w	r3, #4294967295
 8006a26:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006a28:	6879      	ldr	r1, [r7, #4]
 8006a2a:	68b8      	ldr	r0, [r7, #8]
 8006a2c:	f000 fcb0 	bl	8007390 <prvAddCurrentTaskToDelayedList>
	}
 8006a30:	bf00      	nop
 8006a32:	3718      	adds	r7, #24
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}
 8006a38:	20000998 	.word	0x20000998

08006a3c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b086      	sub	sp, #24
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	68db      	ldr	r3, [r3, #12]
 8006a4a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d10b      	bne.n	8006a6a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a56:	f383 8811 	msr	BASEPRI, r3
 8006a5a:	f3bf 8f6f 	isb	sy
 8006a5e:	f3bf 8f4f 	dsb	sy
 8006a62:	60fb      	str	r3, [r7, #12]
}
 8006a64:	bf00      	nop
 8006a66:	bf00      	nop
 8006a68:	e7fd      	b.n	8006a66 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	3318      	adds	r3, #24
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f7fe fa44 	bl	8004efc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a74:	4b1d      	ldr	r3, [pc, #116]	@ (8006aec <xTaskRemoveFromEventList+0xb0>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d11d      	bne.n	8006ab8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	3304      	adds	r3, #4
 8006a80:	4618      	mov	r0, r3
 8006a82:	f7fe fa3b 	bl	8004efc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a8a:	4b19      	ldr	r3, [pc, #100]	@ (8006af0 <xTaskRemoveFromEventList+0xb4>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d903      	bls.n	8006a9a <xTaskRemoveFromEventList+0x5e>
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a96:	4a16      	ldr	r2, [pc, #88]	@ (8006af0 <xTaskRemoveFromEventList+0xb4>)
 8006a98:	6013      	str	r3, [r2, #0]
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	4413      	add	r3, r2
 8006aa4:	009b      	lsls	r3, r3, #2
 8006aa6:	4a13      	ldr	r2, [pc, #76]	@ (8006af4 <xTaskRemoveFromEventList+0xb8>)
 8006aa8:	441a      	add	r2, r3
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	3304      	adds	r3, #4
 8006aae:	4619      	mov	r1, r3
 8006ab0:	4610      	mov	r0, r2
 8006ab2:	f7fe f9c6 	bl	8004e42 <vListInsertEnd>
 8006ab6:	e005      	b.n	8006ac4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	3318      	adds	r3, #24
 8006abc:	4619      	mov	r1, r3
 8006abe:	480e      	ldr	r0, [pc, #56]	@ (8006af8 <xTaskRemoveFromEventList+0xbc>)
 8006ac0:	f7fe f9bf 	bl	8004e42 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8006afc <xTaskRemoveFromEventList+0xc0>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	d905      	bls.n	8006ade <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8006b00 <xTaskRemoveFromEventList+0xc4>)
 8006ad8:	2201      	movs	r2, #1
 8006ada:	601a      	str	r2, [r3, #0]
 8006adc:	e001      	b.n	8006ae2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006ae2:	697b      	ldr	r3, [r7, #20]
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3718      	adds	r7, #24
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}
 8006aec:	20000e94 	.word	0x20000e94
 8006af0:	20000e74 	.word	0x20000e74
 8006af4:	2000099c 	.word	0x2000099c
 8006af8:	20000e2c 	.word	0x20000e2c
 8006afc:	20000998 	.word	0x20000998
 8006b00:	20000e80 	.word	0x20000e80

08006b04 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006b0c:	4b06      	ldr	r3, [pc, #24]	@ (8006b28 <vTaskInternalSetTimeOutState+0x24>)
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006b14:	4b05      	ldr	r3, [pc, #20]	@ (8006b2c <vTaskInternalSetTimeOutState+0x28>)
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	605a      	str	r2, [r3, #4]
}
 8006b1c:	bf00      	nop
 8006b1e:	370c      	adds	r7, #12
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr
 8006b28:	20000e84 	.word	0x20000e84
 8006b2c:	20000e70 	.word	0x20000e70

08006b30 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b088      	sub	sp, #32
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d10b      	bne.n	8006b58 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b44:	f383 8811 	msr	BASEPRI, r3
 8006b48:	f3bf 8f6f 	isb	sy
 8006b4c:	f3bf 8f4f 	dsb	sy
 8006b50:	613b      	str	r3, [r7, #16]
}
 8006b52:	bf00      	nop
 8006b54:	bf00      	nop
 8006b56:	e7fd      	b.n	8006b54 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d10b      	bne.n	8006b76 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b62:	f383 8811 	msr	BASEPRI, r3
 8006b66:	f3bf 8f6f 	isb	sy
 8006b6a:	f3bf 8f4f 	dsb	sy
 8006b6e:	60fb      	str	r3, [r7, #12]
}
 8006b70:	bf00      	nop
 8006b72:	bf00      	nop
 8006b74:	e7fd      	b.n	8006b72 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006b76:	f001 f9d7 	bl	8007f28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006b7a:	4b1d      	ldr	r3, [pc, #116]	@ (8006bf0 <xTaskCheckForTimeOut+0xc0>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	69ba      	ldr	r2, [r7, #24]
 8006b86:	1ad3      	subs	r3, r2, r3
 8006b88:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b92:	d102      	bne.n	8006b9a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006b94:	2300      	movs	r3, #0
 8006b96:	61fb      	str	r3, [r7, #28]
 8006b98:	e023      	b.n	8006be2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	4b15      	ldr	r3, [pc, #84]	@ (8006bf4 <xTaskCheckForTimeOut+0xc4>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d007      	beq.n	8006bb6 <xTaskCheckForTimeOut+0x86>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	69ba      	ldr	r2, [r7, #24]
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d302      	bcc.n	8006bb6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	61fb      	str	r3, [r7, #28]
 8006bb4:	e015      	b.n	8006be2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	697a      	ldr	r2, [r7, #20]
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d20b      	bcs.n	8006bd8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	681a      	ldr	r2, [r3, #0]
 8006bc4:	697b      	ldr	r3, [r7, #20]
 8006bc6:	1ad2      	subs	r2, r2, r3
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f7ff ff99 	bl	8006b04 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	61fb      	str	r3, [r7, #28]
 8006bd6:	e004      	b.n	8006be2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006bde:	2301      	movs	r3, #1
 8006be0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006be2:	f001 f9d3 	bl	8007f8c <vPortExitCritical>

	return xReturn;
 8006be6:	69fb      	ldr	r3, [r7, #28]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3720      	adds	r7, #32
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}
 8006bf0:	20000e70 	.word	0x20000e70
 8006bf4:	20000e84 	.word	0x20000e84

08006bf8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006bfc:	4b03      	ldr	r3, [pc, #12]	@ (8006c0c <vTaskMissedYield+0x14>)
 8006bfe:	2201      	movs	r2, #1
 8006c00:	601a      	str	r2, [r3, #0]
}
 8006c02:	bf00      	nop
 8006c04:	46bd      	mov	sp, r7
 8006c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0a:	4770      	bx	lr
 8006c0c:	20000e80 	.word	0x20000e80

08006c10 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b082      	sub	sp, #8
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006c18:	f000 f852 	bl	8006cc0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006c1c:	4b06      	ldr	r3, [pc, #24]	@ (8006c38 <prvIdleTask+0x28>)
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d9f9      	bls.n	8006c18 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006c24:	4b05      	ldr	r3, [pc, #20]	@ (8006c3c <prvIdleTask+0x2c>)
 8006c26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c2a:	601a      	str	r2, [r3, #0]
 8006c2c:	f3bf 8f4f 	dsb	sy
 8006c30:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006c34:	e7f0      	b.n	8006c18 <prvIdleTask+0x8>
 8006c36:	bf00      	nop
 8006c38:	2000099c 	.word	0x2000099c
 8006c3c:	e000ed04 	.word	0xe000ed04

08006c40 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b082      	sub	sp, #8
 8006c44:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c46:	2300      	movs	r3, #0
 8006c48:	607b      	str	r3, [r7, #4]
 8006c4a:	e00c      	b.n	8006c66 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	4613      	mov	r3, r2
 8006c50:	009b      	lsls	r3, r3, #2
 8006c52:	4413      	add	r3, r2
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	4a12      	ldr	r2, [pc, #72]	@ (8006ca0 <prvInitialiseTaskLists+0x60>)
 8006c58:	4413      	add	r3, r2
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	f7fe f8c4 	bl	8004de8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	3301      	adds	r3, #1
 8006c64:	607b      	str	r3, [r7, #4]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2b37      	cmp	r3, #55	@ 0x37
 8006c6a:	d9ef      	bls.n	8006c4c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006c6c:	480d      	ldr	r0, [pc, #52]	@ (8006ca4 <prvInitialiseTaskLists+0x64>)
 8006c6e:	f7fe f8bb 	bl	8004de8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006c72:	480d      	ldr	r0, [pc, #52]	@ (8006ca8 <prvInitialiseTaskLists+0x68>)
 8006c74:	f7fe f8b8 	bl	8004de8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006c78:	480c      	ldr	r0, [pc, #48]	@ (8006cac <prvInitialiseTaskLists+0x6c>)
 8006c7a:	f7fe f8b5 	bl	8004de8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006c7e:	480c      	ldr	r0, [pc, #48]	@ (8006cb0 <prvInitialiseTaskLists+0x70>)
 8006c80:	f7fe f8b2 	bl	8004de8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006c84:	480b      	ldr	r0, [pc, #44]	@ (8006cb4 <prvInitialiseTaskLists+0x74>)
 8006c86:	f7fe f8af 	bl	8004de8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8006cb8 <prvInitialiseTaskLists+0x78>)
 8006c8c:	4a05      	ldr	r2, [pc, #20]	@ (8006ca4 <prvInitialiseTaskLists+0x64>)
 8006c8e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006c90:	4b0a      	ldr	r3, [pc, #40]	@ (8006cbc <prvInitialiseTaskLists+0x7c>)
 8006c92:	4a05      	ldr	r2, [pc, #20]	@ (8006ca8 <prvInitialiseTaskLists+0x68>)
 8006c94:	601a      	str	r2, [r3, #0]
}
 8006c96:	bf00      	nop
 8006c98:	3708      	adds	r7, #8
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}
 8006c9e:	bf00      	nop
 8006ca0:	2000099c 	.word	0x2000099c
 8006ca4:	20000dfc 	.word	0x20000dfc
 8006ca8:	20000e10 	.word	0x20000e10
 8006cac:	20000e2c 	.word	0x20000e2c
 8006cb0:	20000e40 	.word	0x20000e40
 8006cb4:	20000e58 	.word	0x20000e58
 8006cb8:	20000e24 	.word	0x20000e24
 8006cbc:	20000e28 	.word	0x20000e28

08006cc0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b082      	sub	sp, #8
 8006cc4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006cc6:	e019      	b.n	8006cfc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006cc8:	f001 f92e 	bl	8007f28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ccc:	4b10      	ldr	r3, [pc, #64]	@ (8006d10 <prvCheckTasksWaitingTermination+0x50>)
 8006cce:	68db      	ldr	r3, [r3, #12]
 8006cd0:	68db      	ldr	r3, [r3, #12]
 8006cd2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	3304      	adds	r3, #4
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7fe f90f 	bl	8004efc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006cde:	4b0d      	ldr	r3, [pc, #52]	@ (8006d14 <prvCheckTasksWaitingTermination+0x54>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	3b01      	subs	r3, #1
 8006ce4:	4a0b      	ldr	r2, [pc, #44]	@ (8006d14 <prvCheckTasksWaitingTermination+0x54>)
 8006ce6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8006d18 <prvCheckTasksWaitingTermination+0x58>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	3b01      	subs	r3, #1
 8006cee:	4a0a      	ldr	r2, [pc, #40]	@ (8006d18 <prvCheckTasksWaitingTermination+0x58>)
 8006cf0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006cf2:	f001 f94b 	bl	8007f8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 f810 	bl	8006d1c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006cfc:	4b06      	ldr	r3, [pc, #24]	@ (8006d18 <prvCheckTasksWaitingTermination+0x58>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d1e1      	bne.n	8006cc8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006d04:	bf00      	nop
 8006d06:	bf00      	nop
 8006d08:	3708      	adds	r7, #8
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}
 8006d0e:	bf00      	nop
 8006d10:	20000e40 	.word	0x20000e40
 8006d14:	20000e6c 	.word	0x20000e6c
 8006d18:	20000e54 	.word	0x20000e54

08006d1c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b084      	sub	sp, #16
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	3354      	adds	r3, #84	@ 0x54
 8006d28:	4618      	mov	r0, r3
 8006d2a:	f001 fd7b 	bl	8008824 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d108      	bne.n	8006d4a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f001 fae3 	bl	8008308 <vPortFree>
				vPortFree( pxTCB );
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f001 fae0 	bl	8008308 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006d48:	e019      	b.n	8006d7e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d103      	bne.n	8006d5c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f001 fad7 	bl	8008308 <vPortFree>
	}
 8006d5a:	e010      	b.n	8006d7e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006d62:	2b02      	cmp	r3, #2
 8006d64:	d00b      	beq.n	8006d7e <prvDeleteTCB+0x62>
	__asm volatile
 8006d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d6a:	f383 8811 	msr	BASEPRI, r3
 8006d6e:	f3bf 8f6f 	isb	sy
 8006d72:	f3bf 8f4f 	dsb	sy
 8006d76:	60fb      	str	r3, [r7, #12]
}
 8006d78:	bf00      	nop
 8006d7a:	bf00      	nop
 8006d7c:	e7fd      	b.n	8006d7a <prvDeleteTCB+0x5e>
	}
 8006d7e:	bf00      	nop
 8006d80:	3710      	adds	r7, #16
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
	...

08006d88 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b083      	sub	sp, #12
 8006d8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8006dc0 <prvResetNextTaskUnblockTime+0x38>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d104      	bne.n	8006da2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006d98:	4b0a      	ldr	r3, [pc, #40]	@ (8006dc4 <prvResetNextTaskUnblockTime+0x3c>)
 8006d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8006d9e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006da0:	e008      	b.n	8006db4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006da2:	4b07      	ldr	r3, [pc, #28]	@ (8006dc0 <prvResetNextTaskUnblockTime+0x38>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	68db      	ldr	r3, [r3, #12]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	4a04      	ldr	r2, [pc, #16]	@ (8006dc4 <prvResetNextTaskUnblockTime+0x3c>)
 8006db2:	6013      	str	r3, [r2, #0]
}
 8006db4:	bf00      	nop
 8006db6:	370c      	adds	r7, #12
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr
 8006dc0:	20000e24 	.word	0x20000e24
 8006dc4:	20000e8c 	.word	0x20000e8c

08006dc8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006dc8:	b480      	push	{r7}
 8006dca:	b083      	sub	sp, #12
 8006dcc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8006dce:	4b05      	ldr	r3, [pc, #20]	@ (8006de4 <xTaskGetCurrentTaskHandle+0x1c>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006dd4:	687b      	ldr	r3, [r7, #4]
	}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	370c      	adds	r7, #12
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de0:	4770      	bx	lr
 8006de2:	bf00      	nop
 8006de4:	20000998 	.word	0x20000998

08006de8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006dee:	4b0b      	ldr	r3, [pc, #44]	@ (8006e1c <xTaskGetSchedulerState+0x34>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d102      	bne.n	8006dfc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006df6:	2301      	movs	r3, #1
 8006df8:	607b      	str	r3, [r7, #4]
 8006dfa:	e008      	b.n	8006e0e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006dfc:	4b08      	ldr	r3, [pc, #32]	@ (8006e20 <xTaskGetSchedulerState+0x38>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d102      	bne.n	8006e0a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006e04:	2302      	movs	r3, #2
 8006e06:	607b      	str	r3, [r7, #4]
 8006e08:	e001      	b.n	8006e0e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006e0e:	687b      	ldr	r3, [r7, #4]
	}
 8006e10:	4618      	mov	r0, r3
 8006e12:	370c      	adds	r7, #12
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr
 8006e1c:	20000e78 	.word	0x20000e78
 8006e20:	20000e94 	.word	0x20000e94

08006e24 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006e30:	2300      	movs	r3, #0
 8006e32:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d051      	beq.n	8006ede <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e3e:	4b2a      	ldr	r3, [pc, #168]	@ (8006ee8 <xTaskPriorityInherit+0xc4>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e44:	429a      	cmp	r2, r3
 8006e46:	d241      	bcs.n	8006ecc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	db06      	blt.n	8006e5e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e50:	4b25      	ldr	r3, [pc, #148]	@ (8006ee8 <xTaskPriorityInherit+0xc4>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e56:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	6959      	ldr	r1, [r3, #20]
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e66:	4613      	mov	r3, r2
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	4413      	add	r3, r2
 8006e6c:	009b      	lsls	r3, r3, #2
 8006e6e:	4a1f      	ldr	r2, [pc, #124]	@ (8006eec <xTaskPriorityInherit+0xc8>)
 8006e70:	4413      	add	r3, r2
 8006e72:	4299      	cmp	r1, r3
 8006e74:	d122      	bne.n	8006ebc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	3304      	adds	r3, #4
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f7fe f83e 	bl	8004efc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006e80:	4b19      	ldr	r3, [pc, #100]	@ (8006ee8 <xTaskPriorityInherit+0xc4>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e8e:	4b18      	ldr	r3, [pc, #96]	@ (8006ef0 <xTaskPriorityInherit+0xcc>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d903      	bls.n	8006e9e <xTaskPriorityInherit+0x7a>
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e9a:	4a15      	ldr	r2, [pc, #84]	@ (8006ef0 <xTaskPriorityInherit+0xcc>)
 8006e9c:	6013      	str	r3, [r2, #0]
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ea2:	4613      	mov	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	4413      	add	r3, r2
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	4a10      	ldr	r2, [pc, #64]	@ (8006eec <xTaskPriorityInherit+0xc8>)
 8006eac:	441a      	add	r2, r3
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	3304      	adds	r3, #4
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	4610      	mov	r0, r2
 8006eb6:	f7fd ffc4 	bl	8004e42 <vListInsertEnd>
 8006eba:	e004      	b.n	8006ec6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8006ee8 <xTaskPriorityInherit+0xc4>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	60fb      	str	r3, [r7, #12]
 8006eca:	e008      	b.n	8006ede <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006ed0:	4b05      	ldr	r3, [pc, #20]	@ (8006ee8 <xTaskPriorityInherit+0xc4>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d201      	bcs.n	8006ede <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006eda:	2301      	movs	r3, #1
 8006edc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006ede:	68fb      	ldr	r3, [r7, #12]
	}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3710      	adds	r7, #16
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	20000998 	.word	0x20000998
 8006eec:	2000099c 	.word	0x2000099c
 8006ef0:	20000e74 	.word	0x20000e74

08006ef4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b086      	sub	sp, #24
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006f00:	2300      	movs	r3, #0
 8006f02:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d058      	beq.n	8006fbc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006f0a:	4b2f      	ldr	r3, [pc, #188]	@ (8006fc8 <xTaskPriorityDisinherit+0xd4>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	693a      	ldr	r2, [r7, #16]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d00b      	beq.n	8006f2c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f18:	f383 8811 	msr	BASEPRI, r3
 8006f1c:	f3bf 8f6f 	isb	sy
 8006f20:	f3bf 8f4f 	dsb	sy
 8006f24:	60fb      	str	r3, [r7, #12]
}
 8006f26:	bf00      	nop
 8006f28:	bf00      	nop
 8006f2a:	e7fd      	b.n	8006f28 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d10b      	bne.n	8006f4c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f38:	f383 8811 	msr	BASEPRI, r3
 8006f3c:	f3bf 8f6f 	isb	sy
 8006f40:	f3bf 8f4f 	dsb	sy
 8006f44:	60bb      	str	r3, [r7, #8]
}
 8006f46:	bf00      	nop
 8006f48:	bf00      	nop
 8006f4a:	e7fd      	b.n	8006f48 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f50:	1e5a      	subs	r2, r3, #1
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f5e:	429a      	cmp	r2, r3
 8006f60:	d02c      	beq.n	8006fbc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d128      	bne.n	8006fbc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	3304      	adds	r3, #4
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7fd ffc4 	bl	8004efc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f80:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f8c:	4b0f      	ldr	r3, [pc, #60]	@ (8006fcc <xTaskPriorityDisinherit+0xd8>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d903      	bls.n	8006f9c <xTaskPriorityDisinherit+0xa8>
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f98:	4a0c      	ldr	r2, [pc, #48]	@ (8006fcc <xTaskPriorityDisinherit+0xd8>)
 8006f9a:	6013      	str	r3, [r2, #0]
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fa0:	4613      	mov	r3, r2
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	4413      	add	r3, r2
 8006fa6:	009b      	lsls	r3, r3, #2
 8006fa8:	4a09      	ldr	r2, [pc, #36]	@ (8006fd0 <xTaskPriorityDisinherit+0xdc>)
 8006faa:	441a      	add	r2, r3
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	3304      	adds	r3, #4
 8006fb0:	4619      	mov	r1, r3
 8006fb2:	4610      	mov	r0, r2
 8006fb4:	f7fd ff45 	bl	8004e42 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006fbc:	697b      	ldr	r3, [r7, #20]
	}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3718      	adds	r7, #24
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
 8006fc6:	bf00      	nop
 8006fc8:	20000998 	.word	0x20000998
 8006fcc:	20000e74 	.word	0x20000e74
 8006fd0:	2000099c 	.word	0x2000099c

08006fd4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b088      	sub	sp, #32
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d06c      	beq.n	80070c6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d10b      	bne.n	800700c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff8:	f383 8811 	msr	BASEPRI, r3
 8006ffc:	f3bf 8f6f 	isb	sy
 8007000:	f3bf 8f4f 	dsb	sy
 8007004:	60fb      	str	r3, [r7, #12]
}
 8007006:	bf00      	nop
 8007008:	bf00      	nop
 800700a:	e7fd      	b.n	8007008 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800700c:	69bb      	ldr	r3, [r7, #24]
 800700e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007010:	683a      	ldr	r2, [r7, #0]
 8007012:	429a      	cmp	r2, r3
 8007014:	d902      	bls.n	800701c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	61fb      	str	r3, [r7, #28]
 800701a:	e002      	b.n	8007022 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800701c:	69bb      	ldr	r3, [r7, #24]
 800701e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007020:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007022:	69bb      	ldr	r3, [r7, #24]
 8007024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007026:	69fa      	ldr	r2, [r7, #28]
 8007028:	429a      	cmp	r2, r3
 800702a:	d04c      	beq.n	80070c6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800702c:	69bb      	ldr	r3, [r7, #24]
 800702e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007030:	697a      	ldr	r2, [r7, #20]
 8007032:	429a      	cmp	r2, r3
 8007034:	d147      	bne.n	80070c6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007036:	4b26      	ldr	r3, [pc, #152]	@ (80070d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	69ba      	ldr	r2, [r7, #24]
 800703c:	429a      	cmp	r2, r3
 800703e:	d10b      	bne.n	8007058 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007044:	f383 8811 	msr	BASEPRI, r3
 8007048:	f3bf 8f6f 	isb	sy
 800704c:	f3bf 8f4f 	dsb	sy
 8007050:	60bb      	str	r3, [r7, #8]
}
 8007052:	bf00      	nop
 8007054:	bf00      	nop
 8007056:	e7fd      	b.n	8007054 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800705c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800705e:	69bb      	ldr	r3, [r7, #24]
 8007060:	69fa      	ldr	r2, [r7, #28]
 8007062:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007064:	69bb      	ldr	r3, [r7, #24]
 8007066:	699b      	ldr	r3, [r3, #24]
 8007068:	2b00      	cmp	r3, #0
 800706a:	db04      	blt.n	8007076 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800706c:	69fb      	ldr	r3, [r7, #28]
 800706e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007072:	69bb      	ldr	r3, [r7, #24]
 8007074:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007076:	69bb      	ldr	r3, [r7, #24]
 8007078:	6959      	ldr	r1, [r3, #20]
 800707a:	693a      	ldr	r2, [r7, #16]
 800707c:	4613      	mov	r3, r2
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	4413      	add	r3, r2
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	4a13      	ldr	r2, [pc, #76]	@ (80070d4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007086:	4413      	add	r3, r2
 8007088:	4299      	cmp	r1, r3
 800708a:	d11c      	bne.n	80070c6 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800708c:	69bb      	ldr	r3, [r7, #24]
 800708e:	3304      	adds	r3, #4
 8007090:	4618      	mov	r0, r3
 8007092:	f7fd ff33 	bl	8004efc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007096:	69bb      	ldr	r3, [r7, #24]
 8007098:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800709a:	4b0f      	ldr	r3, [pc, #60]	@ (80070d8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	429a      	cmp	r2, r3
 80070a0:	d903      	bls.n	80070aa <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80070a2:	69bb      	ldr	r3, [r7, #24]
 80070a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a6:	4a0c      	ldr	r2, [pc, #48]	@ (80070d8 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80070a8:	6013      	str	r3, [r2, #0]
 80070aa:	69bb      	ldr	r3, [r7, #24]
 80070ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070ae:	4613      	mov	r3, r2
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	4413      	add	r3, r2
 80070b4:	009b      	lsls	r3, r3, #2
 80070b6:	4a07      	ldr	r2, [pc, #28]	@ (80070d4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80070b8:	441a      	add	r2, r3
 80070ba:	69bb      	ldr	r3, [r7, #24]
 80070bc:	3304      	adds	r3, #4
 80070be:	4619      	mov	r1, r3
 80070c0:	4610      	mov	r0, r2
 80070c2:	f7fd febe 	bl	8004e42 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80070c6:	bf00      	nop
 80070c8:	3720      	adds	r7, #32
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}
 80070ce:	bf00      	nop
 80070d0:	20000998 	.word	0x20000998
 80070d4:	2000099c 	.word	0x2000099c
 80070d8:	20000e74 	.word	0x20000e74

080070dc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80070dc:	b480      	push	{r7}
 80070de:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80070e0:	4b07      	ldr	r3, [pc, #28]	@ (8007100 <pvTaskIncrementMutexHeldCount+0x24>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d004      	beq.n	80070f2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80070e8:	4b05      	ldr	r3, [pc, #20]	@ (8007100 <pvTaskIncrementMutexHeldCount+0x24>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80070ee:	3201      	adds	r2, #1
 80070f0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80070f2:	4b03      	ldr	r3, [pc, #12]	@ (8007100 <pvTaskIncrementMutexHeldCount+0x24>)
 80070f4:	681b      	ldr	r3, [r3, #0]
	}
 80070f6:	4618      	mov	r0, r3
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr
 8007100:	20000998 	.word	0x20000998

08007104 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8007104:	b580      	push	{r7, lr}
 8007106:	b086      	sub	sp, #24
 8007108:	af00      	add	r7, sp, #0
 800710a:	60f8      	str	r0, [r7, #12]
 800710c:	60b9      	str	r1, [r7, #8]
 800710e:	607a      	str	r2, [r7, #4]
 8007110:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8007112:	f000 ff09 	bl	8007f28 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007116:	4b29      	ldr	r3, [pc, #164]	@ (80071bc <xTaskNotifyWait+0xb8>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800711e:	b2db      	uxtb	r3, r3
 8007120:	2b02      	cmp	r3, #2
 8007122:	d01c      	beq.n	800715e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8007124:	4b25      	ldr	r3, [pc, #148]	@ (80071bc <xTaskNotifyWait+0xb8>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800712c:	68fa      	ldr	r2, [r7, #12]
 800712e:	43d2      	mvns	r2, r2
 8007130:	400a      	ands	r2, r1
 8007132:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007136:	4b21      	ldr	r3, [pc, #132]	@ (80071bc <xTaskNotifyWait+0xb8>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	2201      	movs	r2, #1
 800713c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d00b      	beq.n	800715e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007146:	2101      	movs	r1, #1
 8007148:	6838      	ldr	r0, [r7, #0]
 800714a:	f000 f921 	bl	8007390 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800714e:	4b1c      	ldr	r3, [pc, #112]	@ (80071c0 <xTaskNotifyWait+0xbc>)
 8007150:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007154:	601a      	str	r2, [r3, #0]
 8007156:	f3bf 8f4f 	dsb	sy
 800715a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800715e:	f000 ff15 	bl	8007f8c <vPortExitCritical>

		taskENTER_CRITICAL();
 8007162:	f000 fee1 	bl	8007f28 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d005      	beq.n	8007178 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800716c:	4b13      	ldr	r3, [pc, #76]	@ (80071bc <xTaskNotifyWait+0xb8>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007178:	4b10      	ldr	r3, [pc, #64]	@ (80071bc <xTaskNotifyWait+0xb8>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007180:	b2db      	uxtb	r3, r3
 8007182:	2b02      	cmp	r3, #2
 8007184:	d002      	beq.n	800718c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8007186:	2300      	movs	r3, #0
 8007188:	617b      	str	r3, [r7, #20]
 800718a:	e00a      	b.n	80071a2 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800718c:	4b0b      	ldr	r3, [pc, #44]	@ (80071bc <xTaskNotifyWait+0xb8>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8007194:	68ba      	ldr	r2, [r7, #8]
 8007196:	43d2      	mvns	r2, r2
 8007198:	400a      	ands	r2, r1
 800719a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800719e:	2301      	movs	r3, #1
 80071a0:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80071a2:	4b06      	ldr	r3, [pc, #24]	@ (80071bc <xTaskNotifyWait+0xb8>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	2200      	movs	r2, #0
 80071a8:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80071ac:	f000 feee 	bl	8007f8c <vPortExitCritical>

		return xReturn;
 80071b0:	697b      	ldr	r3, [r7, #20]
	}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3718      	adds	r7, #24
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
 80071ba:	bf00      	nop
 80071bc:	20000998 	.word	0x20000998
 80071c0:	e000ed04 	.word	0xe000ed04

080071c4 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b08e      	sub	sp, #56	@ 0x38
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	60f8      	str	r0, [r7, #12]
 80071cc:	60b9      	str	r1, [r7, #8]
 80071ce:	603b      	str	r3, [r7, #0]
 80071d0:	4613      	mov	r3, r2
 80071d2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80071d4:	2301      	movs	r3, #1
 80071d6:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d10b      	bne.n	80071f6 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 80071de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e2:	f383 8811 	msr	BASEPRI, r3
 80071e6:	f3bf 8f6f 	isb	sy
 80071ea:	f3bf 8f4f 	dsb	sy
 80071ee:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80071f0:	bf00      	nop
 80071f2:	bf00      	nop
 80071f4:	e7fd      	b.n	80071f2 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80071f6:	f000 ff77 	bl	80080e8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80071fe:	f3ef 8211 	mrs	r2, BASEPRI
 8007202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007206:	f383 8811 	msr	BASEPRI, r3
 800720a:	f3bf 8f6f 	isb	sy
 800720e:	f3bf 8f4f 	dsb	sy
 8007212:	623a      	str	r2, [r7, #32]
 8007214:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8007216:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007218:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d004      	beq.n	800722a <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007222:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800722a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007230:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007236:	2202      	movs	r2, #2
 8007238:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800723c:	79fb      	ldrb	r3, [r7, #7]
 800723e:	2b04      	cmp	r3, #4
 8007240:	d82e      	bhi.n	80072a0 <xTaskGenericNotifyFromISR+0xdc>
 8007242:	a201      	add	r2, pc, #4	@ (adr r2, 8007248 <xTaskGenericNotifyFromISR+0x84>)
 8007244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007248:	080072c5 	.word	0x080072c5
 800724c:	0800725d 	.word	0x0800725d
 8007250:	0800726f 	.word	0x0800726f
 8007254:	0800727f 	.word	0x0800727f
 8007258:	08007289 	.word	0x08007289
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800725c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800725e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	431a      	orrs	r2, r3
 8007266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007268:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800726c:	e02d      	b.n	80072ca <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800726e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007270:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007274:	1c5a      	adds	r2, r3, #1
 8007276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007278:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800727c:	e025      	b.n	80072ca <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800727e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007280:	68ba      	ldr	r2, [r7, #8]
 8007282:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8007286:	e020      	b.n	80072ca <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007288:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800728c:	2b02      	cmp	r3, #2
 800728e:	d004      	beq.n	800729a <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007292:	68ba      	ldr	r2, [r7, #8]
 8007294:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007298:	e017      	b.n	80072ca <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800729a:	2300      	movs	r3, #0
 800729c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800729e:	e014      	b.n	80072ca <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80072a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80072a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072aa:	d00d      	beq.n	80072c8 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 80072ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072b0:	f383 8811 	msr	BASEPRI, r3
 80072b4:	f3bf 8f6f 	isb	sy
 80072b8:	f3bf 8f4f 	dsb	sy
 80072bc:	61bb      	str	r3, [r7, #24]
}
 80072be:	bf00      	nop
 80072c0:	bf00      	nop
 80072c2:	e7fd      	b.n	80072c0 <xTaskGenericNotifyFromISR+0xfc>
					break;
 80072c4:	bf00      	nop
 80072c6:	e000      	b.n	80072ca <xTaskGenericNotifyFromISR+0x106>
					break;
 80072c8:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80072ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d147      	bne.n	8007362 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80072d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d00b      	beq.n	80072f2 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 80072da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072de:	f383 8811 	msr	BASEPRI, r3
 80072e2:	f3bf 8f6f 	isb	sy
 80072e6:	f3bf 8f4f 	dsb	sy
 80072ea:	617b      	str	r3, [r7, #20]
}
 80072ec:	bf00      	nop
 80072ee:	bf00      	nop
 80072f0:	e7fd      	b.n	80072ee <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072f2:	4b21      	ldr	r3, [pc, #132]	@ (8007378 <xTaskGenericNotifyFromISR+0x1b4>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d11d      	bne.n	8007336 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80072fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072fc:	3304      	adds	r3, #4
 80072fe:	4618      	mov	r0, r3
 8007300:	f7fd fdfc 	bl	8004efc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007304:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007306:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007308:	4b1c      	ldr	r3, [pc, #112]	@ (800737c <xTaskGenericNotifyFromISR+0x1b8>)
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	429a      	cmp	r2, r3
 800730e:	d903      	bls.n	8007318 <xTaskGenericNotifyFromISR+0x154>
 8007310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007314:	4a19      	ldr	r2, [pc, #100]	@ (800737c <xTaskGenericNotifyFromISR+0x1b8>)
 8007316:	6013      	str	r3, [r2, #0]
 8007318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800731c:	4613      	mov	r3, r2
 800731e:	009b      	lsls	r3, r3, #2
 8007320:	4413      	add	r3, r2
 8007322:	009b      	lsls	r3, r3, #2
 8007324:	4a16      	ldr	r2, [pc, #88]	@ (8007380 <xTaskGenericNotifyFromISR+0x1bc>)
 8007326:	441a      	add	r2, r3
 8007328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732a:	3304      	adds	r3, #4
 800732c:	4619      	mov	r1, r3
 800732e:	4610      	mov	r0, r2
 8007330:	f7fd fd87 	bl	8004e42 <vListInsertEnd>
 8007334:	e005      	b.n	8007342 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8007336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007338:	3318      	adds	r3, #24
 800733a:	4619      	mov	r1, r3
 800733c:	4811      	ldr	r0, [pc, #68]	@ (8007384 <xTaskGenericNotifyFromISR+0x1c0>)
 800733e:	f7fd fd80 	bl	8004e42 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007344:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007346:	4b10      	ldr	r3, [pc, #64]	@ (8007388 <xTaskGenericNotifyFromISR+0x1c4>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800734c:	429a      	cmp	r2, r3
 800734e:	d908      	bls.n	8007362 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007350:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007352:	2b00      	cmp	r3, #0
 8007354:	d002      	beq.n	800735c <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8007356:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007358:	2201      	movs	r2, #1
 800735a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800735c:	4b0b      	ldr	r3, [pc, #44]	@ (800738c <xTaskGenericNotifyFromISR+0x1c8>)
 800735e:	2201      	movs	r2, #1
 8007360:	601a      	str	r2, [r3, #0]
 8007362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007364:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	f383 8811 	msr	BASEPRI, r3
}
 800736c:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800736e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8007370:	4618      	mov	r0, r3
 8007372:	3738      	adds	r7, #56	@ 0x38
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}
 8007378:	20000e94 	.word	0x20000e94
 800737c:	20000e74 	.word	0x20000e74
 8007380:	2000099c 	.word	0x2000099c
 8007384:	20000e2c 	.word	0x20000e2c
 8007388:	20000998 	.word	0x20000998
 800738c:	20000e80 	.word	0x20000e80

08007390 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
 8007398:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800739a:	4b21      	ldr	r3, [pc, #132]	@ (8007420 <prvAddCurrentTaskToDelayedList+0x90>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073a0:	4b20      	ldr	r3, [pc, #128]	@ (8007424 <prvAddCurrentTaskToDelayedList+0x94>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	3304      	adds	r3, #4
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7fd fda8 	bl	8004efc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073b2:	d10a      	bne.n	80073ca <prvAddCurrentTaskToDelayedList+0x3a>
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d007      	beq.n	80073ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073ba:	4b1a      	ldr	r3, [pc, #104]	@ (8007424 <prvAddCurrentTaskToDelayedList+0x94>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	3304      	adds	r3, #4
 80073c0:	4619      	mov	r1, r3
 80073c2:	4819      	ldr	r0, [pc, #100]	@ (8007428 <prvAddCurrentTaskToDelayedList+0x98>)
 80073c4:	f7fd fd3d 	bl	8004e42 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80073c8:	e026      	b.n	8007418 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80073ca:	68fa      	ldr	r2, [r7, #12]
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4413      	add	r3, r2
 80073d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80073d2:	4b14      	ldr	r3, [pc, #80]	@ (8007424 <prvAddCurrentTaskToDelayedList+0x94>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	68ba      	ldr	r2, [r7, #8]
 80073d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80073da:	68ba      	ldr	r2, [r7, #8]
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	429a      	cmp	r2, r3
 80073e0:	d209      	bcs.n	80073f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073e2:	4b12      	ldr	r3, [pc, #72]	@ (800742c <prvAddCurrentTaskToDelayedList+0x9c>)
 80073e4:	681a      	ldr	r2, [r3, #0]
 80073e6:	4b0f      	ldr	r3, [pc, #60]	@ (8007424 <prvAddCurrentTaskToDelayedList+0x94>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	3304      	adds	r3, #4
 80073ec:	4619      	mov	r1, r3
 80073ee:	4610      	mov	r0, r2
 80073f0:	f7fd fd4b 	bl	8004e8a <vListInsert>
}
 80073f4:	e010      	b.n	8007418 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80073f6:	4b0e      	ldr	r3, [pc, #56]	@ (8007430 <prvAddCurrentTaskToDelayedList+0xa0>)
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	4b0a      	ldr	r3, [pc, #40]	@ (8007424 <prvAddCurrentTaskToDelayedList+0x94>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	3304      	adds	r3, #4
 8007400:	4619      	mov	r1, r3
 8007402:	4610      	mov	r0, r2
 8007404:	f7fd fd41 	bl	8004e8a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007408:	4b0a      	ldr	r3, [pc, #40]	@ (8007434 <prvAddCurrentTaskToDelayedList+0xa4>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	68ba      	ldr	r2, [r7, #8]
 800740e:	429a      	cmp	r2, r3
 8007410:	d202      	bcs.n	8007418 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007412:	4a08      	ldr	r2, [pc, #32]	@ (8007434 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	6013      	str	r3, [r2, #0]
}
 8007418:	bf00      	nop
 800741a:	3710      	adds	r7, #16
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}
 8007420:	20000e70 	.word	0x20000e70
 8007424:	20000998 	.word	0x20000998
 8007428:	20000e58 	.word	0x20000e58
 800742c:	20000e28 	.word	0x20000e28
 8007430:	20000e24 	.word	0x20000e24
 8007434:	20000e8c 	.word	0x20000e8c

08007438 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b08a      	sub	sp, #40	@ 0x28
 800743c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800743e:	2300      	movs	r3, #0
 8007440:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007442:	f000 fbb1 	bl	8007ba8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007446:	4b1d      	ldr	r3, [pc, #116]	@ (80074bc <xTimerCreateTimerTask+0x84>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d021      	beq.n	8007492 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800744e:	2300      	movs	r3, #0
 8007450:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007452:	2300      	movs	r3, #0
 8007454:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007456:	1d3a      	adds	r2, r7, #4
 8007458:	f107 0108 	add.w	r1, r7, #8
 800745c:	f107 030c 	add.w	r3, r7, #12
 8007460:	4618      	mov	r0, r3
 8007462:	f7fd fca7 	bl	8004db4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007466:	6879      	ldr	r1, [r7, #4]
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	68fa      	ldr	r2, [r7, #12]
 800746c:	9202      	str	r2, [sp, #8]
 800746e:	9301      	str	r3, [sp, #4]
 8007470:	2302      	movs	r3, #2
 8007472:	9300      	str	r3, [sp, #0]
 8007474:	2300      	movs	r3, #0
 8007476:	460a      	mov	r2, r1
 8007478:	4911      	ldr	r1, [pc, #68]	@ (80074c0 <xTimerCreateTimerTask+0x88>)
 800747a:	4812      	ldr	r0, [pc, #72]	@ (80074c4 <xTimerCreateTimerTask+0x8c>)
 800747c:	f7fe fe4c 	bl	8006118 <xTaskCreateStatic>
 8007480:	4603      	mov	r3, r0
 8007482:	4a11      	ldr	r2, [pc, #68]	@ (80074c8 <xTimerCreateTimerTask+0x90>)
 8007484:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007486:	4b10      	ldr	r3, [pc, #64]	@ (80074c8 <xTimerCreateTimerTask+0x90>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d001      	beq.n	8007492 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800748e:	2301      	movs	r3, #1
 8007490:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d10b      	bne.n	80074b0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800749c:	f383 8811 	msr	BASEPRI, r3
 80074a0:	f3bf 8f6f 	isb	sy
 80074a4:	f3bf 8f4f 	dsb	sy
 80074a8:	613b      	str	r3, [r7, #16]
}
 80074aa:	bf00      	nop
 80074ac:	bf00      	nop
 80074ae:	e7fd      	b.n	80074ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 80074b0:	697b      	ldr	r3, [r7, #20]
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3718      	adds	r7, #24
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
 80074ba:	bf00      	nop
 80074bc:	20000ec8 	.word	0x20000ec8
 80074c0:	08009760 	.word	0x08009760
 80074c4:	08007741 	.word	0x08007741
 80074c8:	20000ecc 	.word	0x20000ecc

080074cc <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b088      	sub	sp, #32
 80074d0:	af02      	add	r7, sp, #8
 80074d2:	60f8      	str	r0, [r7, #12]
 80074d4:	60b9      	str	r1, [r7, #8]
 80074d6:	607a      	str	r2, [r7, #4]
 80074d8:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80074da:	202c      	movs	r0, #44	@ 0x2c
 80074dc:	f000 fe46 	bl	800816c <pvPortMalloc>
 80074e0:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d00d      	beq.n	8007504 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	9301      	str	r3, [sp, #4]
 80074f4:	6a3b      	ldr	r3, [r7, #32]
 80074f6:	9300      	str	r3, [sp, #0]
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	687a      	ldr	r2, [r7, #4]
 80074fc:	68b9      	ldr	r1, [r7, #8]
 80074fe:	68f8      	ldr	r0, [r7, #12]
 8007500:	f000 f845 	bl	800758e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8007504:	697b      	ldr	r3, [r7, #20]
	}
 8007506:	4618      	mov	r0, r3
 8007508:	3718      	adds	r7, #24
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}

0800750e <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800750e:	b580      	push	{r7, lr}
 8007510:	b08a      	sub	sp, #40	@ 0x28
 8007512:	af02      	add	r7, sp, #8
 8007514:	60f8      	str	r0, [r7, #12]
 8007516:	60b9      	str	r1, [r7, #8]
 8007518:	607a      	str	r2, [r7, #4]
 800751a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800751c:	232c      	movs	r3, #44	@ 0x2c
 800751e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	2b2c      	cmp	r3, #44	@ 0x2c
 8007524:	d00b      	beq.n	800753e <xTimerCreateStatic+0x30>
	__asm volatile
 8007526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800752a:	f383 8811 	msr	BASEPRI, r3
 800752e:	f3bf 8f6f 	isb	sy
 8007532:	f3bf 8f4f 	dsb	sy
 8007536:	61bb      	str	r3, [r7, #24]
}
 8007538:	bf00      	nop
 800753a:	bf00      	nop
 800753c:	e7fd      	b.n	800753a <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800753e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8007540:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007542:	2b00      	cmp	r3, #0
 8007544:	d10b      	bne.n	800755e <xTimerCreateStatic+0x50>
	__asm volatile
 8007546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800754a:	f383 8811 	msr	BASEPRI, r3
 800754e:	f3bf 8f6f 	isb	sy
 8007552:	f3bf 8f4f 	dsb	sy
 8007556:	617b      	str	r3, [r7, #20]
}
 8007558:	bf00      	nop
 800755a:	bf00      	nop
 800755c:	e7fd      	b.n	800755a <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800755e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007560:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d00d      	beq.n	8007584 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8007568:	69fb      	ldr	r3, [r7, #28]
 800756a:	2202      	movs	r2, #2
 800756c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8007570:	69fb      	ldr	r3, [r7, #28]
 8007572:	9301      	str	r3, [sp, #4]
 8007574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007576:	9300      	str	r3, [sp, #0]
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	687a      	ldr	r2, [r7, #4]
 800757c:	68b9      	ldr	r1, [r7, #8]
 800757e:	68f8      	ldr	r0, [r7, #12]
 8007580:	f000 f805 	bl	800758e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8007584:	69fb      	ldr	r3, [r7, #28]
	}
 8007586:	4618      	mov	r0, r3
 8007588:	3720      	adds	r7, #32
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}

0800758e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800758e:	b580      	push	{r7, lr}
 8007590:	b086      	sub	sp, #24
 8007592:	af00      	add	r7, sp, #0
 8007594:	60f8      	str	r0, [r7, #12]
 8007596:	60b9      	str	r1, [r7, #8]
 8007598:	607a      	str	r2, [r7, #4]
 800759a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d10b      	bne.n	80075ba <prvInitialiseNewTimer+0x2c>
	__asm volatile
 80075a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a6:	f383 8811 	msr	BASEPRI, r3
 80075aa:	f3bf 8f6f 	isb	sy
 80075ae:	f3bf 8f4f 	dsb	sy
 80075b2:	617b      	str	r3, [r7, #20]
}
 80075b4:	bf00      	nop
 80075b6:	bf00      	nop
 80075b8:	e7fd      	b.n	80075b6 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 80075ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d01e      	beq.n	80075fe <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80075c0:	f000 faf2 	bl	8007ba8 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80075c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075c6:	68fa      	ldr	r2, [r7, #12]
 80075c8:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80075ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075cc:	68ba      	ldr	r2, [r7, #8]
 80075ce:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 80075d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075d2:	683a      	ldr	r2, [r7, #0]
 80075d4:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80075d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075d8:	6a3a      	ldr	r2, [r7, #32]
 80075da:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80075dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075de:	3304      	adds	r3, #4
 80075e0:	4618      	mov	r0, r3
 80075e2:	f7fd fc21 	bl	8004e28 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d008      	beq.n	80075fe <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80075ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80075f2:	f043 0304 	orr.w	r3, r3, #4
 80075f6:	b2da      	uxtb	r2, r3
 80075f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80075fe:	bf00      	nop
 8007600:	3718      	adds	r7, #24
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}
	...

08007608 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b08a      	sub	sp, #40	@ 0x28
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	607a      	str	r2, [r7, #4]
 8007614:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007616:	2300      	movs	r3, #0
 8007618:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d10b      	bne.n	8007638 <xTimerGenericCommand+0x30>
	__asm volatile
 8007620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007624:	f383 8811 	msr	BASEPRI, r3
 8007628:	f3bf 8f6f 	isb	sy
 800762c:	f3bf 8f4f 	dsb	sy
 8007630:	623b      	str	r3, [r7, #32]
}
 8007632:	bf00      	nop
 8007634:	bf00      	nop
 8007636:	e7fd      	b.n	8007634 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007638:	4b19      	ldr	r3, [pc, #100]	@ (80076a0 <xTimerGenericCommand+0x98>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d02a      	beq.n	8007696 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	2b05      	cmp	r3, #5
 8007650:	dc18      	bgt.n	8007684 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007652:	f7ff fbc9 	bl	8006de8 <xTaskGetSchedulerState>
 8007656:	4603      	mov	r3, r0
 8007658:	2b02      	cmp	r3, #2
 800765a:	d109      	bne.n	8007670 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800765c:	4b10      	ldr	r3, [pc, #64]	@ (80076a0 <xTimerGenericCommand+0x98>)
 800765e:	6818      	ldr	r0, [r3, #0]
 8007660:	f107 0110 	add.w	r1, r7, #16
 8007664:	2300      	movs	r3, #0
 8007666:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007668:	f7fd fede 	bl	8005428 <xQueueGenericSend>
 800766c:	6278      	str	r0, [r7, #36]	@ 0x24
 800766e:	e012      	b.n	8007696 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007670:	4b0b      	ldr	r3, [pc, #44]	@ (80076a0 <xTimerGenericCommand+0x98>)
 8007672:	6818      	ldr	r0, [r3, #0]
 8007674:	f107 0110 	add.w	r1, r7, #16
 8007678:	2300      	movs	r3, #0
 800767a:	2200      	movs	r2, #0
 800767c:	f7fd fed4 	bl	8005428 <xQueueGenericSend>
 8007680:	6278      	str	r0, [r7, #36]	@ 0x24
 8007682:	e008      	b.n	8007696 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007684:	4b06      	ldr	r3, [pc, #24]	@ (80076a0 <xTimerGenericCommand+0x98>)
 8007686:	6818      	ldr	r0, [r3, #0]
 8007688:	f107 0110 	add.w	r1, r7, #16
 800768c:	2300      	movs	r3, #0
 800768e:	683a      	ldr	r2, [r7, #0]
 8007690:	f7fd ffcc 	bl	800562c <xQueueGenericSendFromISR>
 8007694:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007698:	4618      	mov	r0, r3
 800769a:	3728      	adds	r7, #40	@ 0x28
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}
 80076a0:	20000ec8 	.word	0x20000ec8

080076a4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b088      	sub	sp, #32
 80076a8:	af02      	add	r7, sp, #8
 80076aa:	6078      	str	r0, [r7, #4]
 80076ac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076ae:	4b23      	ldr	r3, [pc, #140]	@ (800773c <prvProcessExpiredTimer+0x98>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	68db      	ldr	r3, [r3, #12]
 80076b6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	3304      	adds	r3, #4
 80076bc:	4618      	mov	r0, r3
 80076be:	f7fd fc1d 	bl	8004efc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076c8:	f003 0304 	and.w	r3, r3, #4
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d023      	beq.n	8007718 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	699a      	ldr	r2, [r3, #24]
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	18d1      	adds	r1, r2, r3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	683a      	ldr	r2, [r7, #0]
 80076dc:	6978      	ldr	r0, [r7, #20]
 80076de:	f000 f8d5 	bl	800788c <prvInsertTimerInActiveList>
 80076e2:	4603      	mov	r3, r0
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d020      	beq.n	800772a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80076e8:	2300      	movs	r3, #0
 80076ea:	9300      	str	r3, [sp, #0]
 80076ec:	2300      	movs	r3, #0
 80076ee:	687a      	ldr	r2, [r7, #4]
 80076f0:	2100      	movs	r1, #0
 80076f2:	6978      	ldr	r0, [r7, #20]
 80076f4:	f7ff ff88 	bl	8007608 <xTimerGenericCommand>
 80076f8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d114      	bne.n	800772a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007704:	f383 8811 	msr	BASEPRI, r3
 8007708:	f3bf 8f6f 	isb	sy
 800770c:	f3bf 8f4f 	dsb	sy
 8007710:	60fb      	str	r3, [r7, #12]
}
 8007712:	bf00      	nop
 8007714:	bf00      	nop
 8007716:	e7fd      	b.n	8007714 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800771e:	f023 0301 	bic.w	r3, r3, #1
 8007722:	b2da      	uxtb	r2, r3
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800772a:	697b      	ldr	r3, [r7, #20]
 800772c:	6a1b      	ldr	r3, [r3, #32]
 800772e:	6978      	ldr	r0, [r7, #20]
 8007730:	4798      	blx	r3
}
 8007732:	bf00      	nop
 8007734:	3718      	adds	r7, #24
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	20000ec0 	.word	0x20000ec0

08007740 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b084      	sub	sp, #16
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007748:	f107 0308 	add.w	r3, r7, #8
 800774c:	4618      	mov	r0, r3
 800774e:	f000 f859 	bl	8007804 <prvGetNextExpireTime>
 8007752:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	4619      	mov	r1, r3
 8007758:	68f8      	ldr	r0, [r7, #12]
 800775a:	f000 f805 	bl	8007768 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800775e:	f000 f8d7 	bl	8007910 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007762:	bf00      	nop
 8007764:	e7f0      	b.n	8007748 <prvTimerTask+0x8>
	...

08007768 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007772:	f7fe ff35 	bl	80065e0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007776:	f107 0308 	add.w	r3, r7, #8
 800777a:	4618      	mov	r0, r3
 800777c:	f000 f866 	bl	800784c <prvSampleTimeNow>
 8007780:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d130      	bne.n	80077ea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d10a      	bne.n	80077a4 <prvProcessTimerOrBlockTask+0x3c>
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	429a      	cmp	r2, r3
 8007794:	d806      	bhi.n	80077a4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007796:	f7fe ff31 	bl	80065fc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800779a:	68f9      	ldr	r1, [r7, #12]
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f7ff ff81 	bl	80076a4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80077a2:	e024      	b.n	80077ee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d008      	beq.n	80077bc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80077aa:	4b13      	ldr	r3, [pc, #76]	@ (80077f8 <prvProcessTimerOrBlockTask+0x90>)
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d101      	bne.n	80077b8 <prvProcessTimerOrBlockTask+0x50>
 80077b4:	2301      	movs	r3, #1
 80077b6:	e000      	b.n	80077ba <prvProcessTimerOrBlockTask+0x52>
 80077b8:	2300      	movs	r3, #0
 80077ba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80077bc:	4b0f      	ldr	r3, [pc, #60]	@ (80077fc <prvProcessTimerOrBlockTask+0x94>)
 80077be:	6818      	ldr	r0, [r3, #0]
 80077c0:	687a      	ldr	r2, [r7, #4]
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	1ad3      	subs	r3, r2, r3
 80077c6:	683a      	ldr	r2, [r7, #0]
 80077c8:	4619      	mov	r1, r3
 80077ca:	f7fe fc71 	bl	80060b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80077ce:	f7fe ff15 	bl	80065fc <xTaskResumeAll>
 80077d2:	4603      	mov	r3, r0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d10a      	bne.n	80077ee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80077d8:	4b09      	ldr	r3, [pc, #36]	@ (8007800 <prvProcessTimerOrBlockTask+0x98>)
 80077da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077de:	601a      	str	r2, [r3, #0]
 80077e0:	f3bf 8f4f 	dsb	sy
 80077e4:	f3bf 8f6f 	isb	sy
}
 80077e8:	e001      	b.n	80077ee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80077ea:	f7fe ff07 	bl	80065fc <xTaskResumeAll>
}
 80077ee:	bf00      	nop
 80077f0:	3710      	adds	r7, #16
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	bf00      	nop
 80077f8:	20000ec4 	.word	0x20000ec4
 80077fc:	20000ec8 	.word	0x20000ec8
 8007800:	e000ed04 	.word	0xe000ed04

08007804 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007804:	b480      	push	{r7}
 8007806:	b085      	sub	sp, #20
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800780c:	4b0e      	ldr	r3, [pc, #56]	@ (8007848 <prvGetNextExpireTime+0x44>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d101      	bne.n	800781a <prvGetNextExpireTime+0x16>
 8007816:	2201      	movs	r2, #1
 8007818:	e000      	b.n	800781c <prvGetNextExpireTime+0x18>
 800781a:	2200      	movs	r2, #0
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d105      	bne.n	8007834 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007828:	4b07      	ldr	r3, [pc, #28]	@ (8007848 <prvGetNextExpireTime+0x44>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68db      	ldr	r3, [r3, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	60fb      	str	r3, [r7, #12]
 8007832:	e001      	b.n	8007838 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007834:	2300      	movs	r3, #0
 8007836:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007838:	68fb      	ldr	r3, [r7, #12]
}
 800783a:	4618      	mov	r0, r3
 800783c:	3714      	adds	r7, #20
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr
 8007846:	bf00      	nop
 8007848:	20000ec0 	.word	0x20000ec0

0800784c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b084      	sub	sp, #16
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007854:	f7fe ff70 	bl	8006738 <xTaskGetTickCount>
 8007858:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800785a:	4b0b      	ldr	r3, [pc, #44]	@ (8007888 <prvSampleTimeNow+0x3c>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	68fa      	ldr	r2, [r7, #12]
 8007860:	429a      	cmp	r2, r3
 8007862:	d205      	bcs.n	8007870 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007864:	f000 f93a 	bl	8007adc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2201      	movs	r2, #1
 800786c:	601a      	str	r2, [r3, #0]
 800786e:	e002      	b.n	8007876 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2200      	movs	r2, #0
 8007874:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007876:	4a04      	ldr	r2, [pc, #16]	@ (8007888 <prvSampleTimeNow+0x3c>)
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800787c:	68fb      	ldr	r3, [r7, #12]
}
 800787e:	4618      	mov	r0, r3
 8007880:	3710      	adds	r7, #16
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
 8007886:	bf00      	nop
 8007888:	20000ed0 	.word	0x20000ed0

0800788c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b086      	sub	sp, #24
 8007890:	af00      	add	r7, sp, #0
 8007892:	60f8      	str	r0, [r7, #12]
 8007894:	60b9      	str	r1, [r7, #8]
 8007896:	607a      	str	r2, [r7, #4]
 8007898:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800789a:	2300      	movs	r3, #0
 800789c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	68ba      	ldr	r2, [r7, #8]
 80078a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	68fa      	ldr	r2, [r7, #12]
 80078a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80078aa:	68ba      	ldr	r2, [r7, #8]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d812      	bhi.n	80078d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078b2:	687a      	ldr	r2, [r7, #4]
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	1ad2      	subs	r2, r2, r3
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	699b      	ldr	r3, [r3, #24]
 80078bc:	429a      	cmp	r2, r3
 80078be:	d302      	bcc.n	80078c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80078c0:	2301      	movs	r3, #1
 80078c2:	617b      	str	r3, [r7, #20]
 80078c4:	e01b      	b.n	80078fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80078c6:	4b10      	ldr	r3, [pc, #64]	@ (8007908 <prvInsertTimerInActiveList+0x7c>)
 80078c8:	681a      	ldr	r2, [r3, #0]
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	3304      	adds	r3, #4
 80078ce:	4619      	mov	r1, r3
 80078d0:	4610      	mov	r0, r2
 80078d2:	f7fd fada 	bl	8004e8a <vListInsert>
 80078d6:	e012      	b.n	80078fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80078d8:	687a      	ldr	r2, [r7, #4]
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	429a      	cmp	r2, r3
 80078de:	d206      	bcs.n	80078ee <prvInsertTimerInActiveList+0x62>
 80078e0:	68ba      	ldr	r2, [r7, #8]
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	429a      	cmp	r2, r3
 80078e6:	d302      	bcc.n	80078ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80078e8:	2301      	movs	r3, #1
 80078ea:	617b      	str	r3, [r7, #20]
 80078ec:	e007      	b.n	80078fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80078ee:	4b07      	ldr	r3, [pc, #28]	@ (800790c <prvInsertTimerInActiveList+0x80>)
 80078f0:	681a      	ldr	r2, [r3, #0]
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	3304      	adds	r3, #4
 80078f6:	4619      	mov	r1, r3
 80078f8:	4610      	mov	r0, r2
 80078fa:	f7fd fac6 	bl	8004e8a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80078fe:	697b      	ldr	r3, [r7, #20]
}
 8007900:	4618      	mov	r0, r3
 8007902:	3718      	adds	r7, #24
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}
 8007908:	20000ec4 	.word	0x20000ec4
 800790c:	20000ec0 	.word	0x20000ec0

08007910 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b08e      	sub	sp, #56	@ 0x38
 8007914:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007916:	e0ce      	b.n	8007ab6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2b00      	cmp	r3, #0
 800791c:	da19      	bge.n	8007952 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800791e:	1d3b      	adds	r3, r7, #4
 8007920:	3304      	adds	r3, #4
 8007922:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007926:	2b00      	cmp	r3, #0
 8007928:	d10b      	bne.n	8007942 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800792a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800792e:	f383 8811 	msr	BASEPRI, r3
 8007932:	f3bf 8f6f 	isb	sy
 8007936:	f3bf 8f4f 	dsb	sy
 800793a:	61fb      	str	r3, [r7, #28]
}
 800793c:	bf00      	nop
 800793e:	bf00      	nop
 8007940:	e7fd      	b.n	800793e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007948:	6850      	ldr	r0, [r2, #4]
 800794a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800794c:	6892      	ldr	r2, [r2, #8]
 800794e:	4611      	mov	r1, r2
 8007950:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2b00      	cmp	r3, #0
 8007956:	f2c0 80ae 	blt.w	8007ab6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800795e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007960:	695b      	ldr	r3, [r3, #20]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d004      	beq.n	8007970 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007968:	3304      	adds	r3, #4
 800796a:	4618      	mov	r0, r3
 800796c:	f7fd fac6 	bl	8004efc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007970:	463b      	mov	r3, r7
 8007972:	4618      	mov	r0, r3
 8007974:	f7ff ff6a 	bl	800784c <prvSampleTimeNow>
 8007978:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2b09      	cmp	r3, #9
 800797e:	f200 8097 	bhi.w	8007ab0 <prvProcessReceivedCommands+0x1a0>
 8007982:	a201      	add	r2, pc, #4	@ (adr r2, 8007988 <prvProcessReceivedCommands+0x78>)
 8007984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007988:	080079b1 	.word	0x080079b1
 800798c:	080079b1 	.word	0x080079b1
 8007990:	080079b1 	.word	0x080079b1
 8007994:	08007a27 	.word	0x08007a27
 8007998:	08007a3b 	.word	0x08007a3b
 800799c:	08007a87 	.word	0x08007a87
 80079a0:	080079b1 	.word	0x080079b1
 80079a4:	080079b1 	.word	0x080079b1
 80079a8:	08007a27 	.word	0x08007a27
 80079ac:	08007a3b 	.word	0x08007a3b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80079b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079b6:	f043 0301 	orr.w	r3, r3, #1
 80079ba:	b2da      	uxtb	r2, r3
 80079bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80079c2:	68ba      	ldr	r2, [r7, #8]
 80079c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079c6:	699b      	ldr	r3, [r3, #24]
 80079c8:	18d1      	adds	r1, r2, r3
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80079d0:	f7ff ff5c 	bl	800788c <prvInsertTimerInActiveList>
 80079d4:	4603      	mov	r3, r0
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d06c      	beq.n	8007ab4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80079da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079dc:	6a1b      	ldr	r3, [r3, #32]
 80079de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80079e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80079e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079e8:	f003 0304 	and.w	r3, r3, #4
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d061      	beq.n	8007ab4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80079f0:	68ba      	ldr	r2, [r7, #8]
 80079f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f4:	699b      	ldr	r3, [r3, #24]
 80079f6:	441a      	add	r2, r3
 80079f8:	2300      	movs	r3, #0
 80079fa:	9300      	str	r3, [sp, #0]
 80079fc:	2300      	movs	r3, #0
 80079fe:	2100      	movs	r1, #0
 8007a00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a02:	f7ff fe01 	bl	8007608 <xTimerGenericCommand>
 8007a06:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007a08:	6a3b      	ldr	r3, [r7, #32]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d152      	bne.n	8007ab4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a12:	f383 8811 	msr	BASEPRI, r3
 8007a16:	f3bf 8f6f 	isb	sy
 8007a1a:	f3bf 8f4f 	dsb	sy
 8007a1e:	61bb      	str	r3, [r7, #24]
}
 8007a20:	bf00      	nop
 8007a22:	bf00      	nop
 8007a24:	e7fd      	b.n	8007a22 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007a26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a2c:	f023 0301 	bic.w	r3, r3, #1
 8007a30:	b2da      	uxtb	r2, r3
 8007a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a34:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007a38:	e03d      	b.n	8007ab6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a40:	f043 0301 	orr.w	r3, r3, #1
 8007a44:	b2da      	uxtb	r2, r3
 8007a46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a48:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007a4c:	68ba      	ldr	r2, [r7, #8]
 8007a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a50:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a54:	699b      	ldr	r3, [r3, #24]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d10b      	bne.n	8007a72 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007a5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a5e:	f383 8811 	msr	BASEPRI, r3
 8007a62:	f3bf 8f6f 	isb	sy
 8007a66:	f3bf 8f4f 	dsb	sy
 8007a6a:	617b      	str	r3, [r7, #20]
}
 8007a6c:	bf00      	nop
 8007a6e:	bf00      	nop
 8007a70:	e7fd      	b.n	8007a6e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a74:	699a      	ldr	r2, [r3, #24]
 8007a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a78:	18d1      	adds	r1, r2, r3
 8007a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a80:	f7ff ff04 	bl	800788c <prvInsertTimerInActiveList>
					break;
 8007a84:	e017      	b.n	8007ab6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a8c:	f003 0302 	and.w	r3, r3, #2
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d103      	bne.n	8007a9c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007a94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a96:	f000 fc37 	bl	8008308 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007a9a:	e00c      	b.n	8007ab6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a9e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007aa2:	f023 0301 	bic.w	r3, r3, #1
 8007aa6:	b2da      	uxtb	r2, r3
 8007aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aaa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007aae:	e002      	b.n	8007ab6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007ab0:	bf00      	nop
 8007ab2:	e000      	b.n	8007ab6 <prvProcessReceivedCommands+0x1a6>
					break;
 8007ab4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007ab6:	4b08      	ldr	r3, [pc, #32]	@ (8007ad8 <prvProcessReceivedCommands+0x1c8>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	1d39      	adds	r1, r7, #4
 8007abc:	2200      	movs	r2, #0
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f7fd fee2 	bl	8005888 <xQueueReceive>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	f47f af26 	bne.w	8007918 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007acc:	bf00      	nop
 8007ace:	bf00      	nop
 8007ad0:	3730      	adds	r7, #48	@ 0x30
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}
 8007ad6:	bf00      	nop
 8007ad8:	20000ec8 	.word	0x20000ec8

08007adc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b088      	sub	sp, #32
 8007ae0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007ae2:	e049      	b.n	8007b78 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007ae4:	4b2e      	ldr	r3, [pc, #184]	@ (8007ba0 <prvSwitchTimerLists+0xc4>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	68db      	ldr	r3, [r3, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007aee:	4b2c      	ldr	r3, [pc, #176]	@ (8007ba0 <prvSwitchTimerLists+0xc4>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	68db      	ldr	r3, [r3, #12]
 8007af4:	68db      	ldr	r3, [r3, #12]
 8007af6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	3304      	adds	r3, #4
 8007afc:	4618      	mov	r0, r3
 8007afe:	f7fd f9fd 	bl	8004efc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	6a1b      	ldr	r3, [r3, #32]
 8007b06:	68f8      	ldr	r0, [r7, #12]
 8007b08:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b10:	f003 0304 	and.w	r3, r3, #4
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d02f      	beq.n	8007b78 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	699b      	ldr	r3, [r3, #24]
 8007b1c:	693a      	ldr	r2, [r7, #16]
 8007b1e:	4413      	add	r3, r2
 8007b20:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007b22:	68ba      	ldr	r2, [r7, #8]
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	429a      	cmp	r2, r3
 8007b28:	d90e      	bls.n	8007b48 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	68ba      	ldr	r2, [r7, #8]
 8007b2e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	68fa      	ldr	r2, [r7, #12]
 8007b34:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b36:	4b1a      	ldr	r3, [pc, #104]	@ (8007ba0 <prvSwitchTimerLists+0xc4>)
 8007b38:	681a      	ldr	r2, [r3, #0]
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	3304      	adds	r3, #4
 8007b3e:	4619      	mov	r1, r3
 8007b40:	4610      	mov	r0, r2
 8007b42:	f7fd f9a2 	bl	8004e8a <vListInsert>
 8007b46:	e017      	b.n	8007b78 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007b48:	2300      	movs	r3, #0
 8007b4a:	9300      	str	r3, [sp, #0]
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	693a      	ldr	r2, [r7, #16]
 8007b50:	2100      	movs	r1, #0
 8007b52:	68f8      	ldr	r0, [r7, #12]
 8007b54:	f7ff fd58 	bl	8007608 <xTimerGenericCommand>
 8007b58:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d10b      	bne.n	8007b78 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b64:	f383 8811 	msr	BASEPRI, r3
 8007b68:	f3bf 8f6f 	isb	sy
 8007b6c:	f3bf 8f4f 	dsb	sy
 8007b70:	603b      	str	r3, [r7, #0]
}
 8007b72:	bf00      	nop
 8007b74:	bf00      	nop
 8007b76:	e7fd      	b.n	8007b74 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007b78:	4b09      	ldr	r3, [pc, #36]	@ (8007ba0 <prvSwitchTimerLists+0xc4>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d1b0      	bne.n	8007ae4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007b82:	4b07      	ldr	r3, [pc, #28]	@ (8007ba0 <prvSwitchTimerLists+0xc4>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007b88:	4b06      	ldr	r3, [pc, #24]	@ (8007ba4 <prvSwitchTimerLists+0xc8>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4a04      	ldr	r2, [pc, #16]	@ (8007ba0 <prvSwitchTimerLists+0xc4>)
 8007b8e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007b90:	4a04      	ldr	r2, [pc, #16]	@ (8007ba4 <prvSwitchTimerLists+0xc8>)
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	6013      	str	r3, [r2, #0]
}
 8007b96:	bf00      	nop
 8007b98:	3718      	adds	r7, #24
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop
 8007ba0:	20000ec0 	.word	0x20000ec0
 8007ba4:	20000ec4 	.word	0x20000ec4

08007ba8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b082      	sub	sp, #8
 8007bac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007bae:	f000 f9bb 	bl	8007f28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007bb2:	4b15      	ldr	r3, [pc, #84]	@ (8007c08 <prvCheckForValidListAndQueue+0x60>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d120      	bne.n	8007bfc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007bba:	4814      	ldr	r0, [pc, #80]	@ (8007c0c <prvCheckForValidListAndQueue+0x64>)
 8007bbc:	f7fd f914 	bl	8004de8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007bc0:	4813      	ldr	r0, [pc, #76]	@ (8007c10 <prvCheckForValidListAndQueue+0x68>)
 8007bc2:	f7fd f911 	bl	8004de8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007bc6:	4b13      	ldr	r3, [pc, #76]	@ (8007c14 <prvCheckForValidListAndQueue+0x6c>)
 8007bc8:	4a10      	ldr	r2, [pc, #64]	@ (8007c0c <prvCheckForValidListAndQueue+0x64>)
 8007bca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007bcc:	4b12      	ldr	r3, [pc, #72]	@ (8007c18 <prvCheckForValidListAndQueue+0x70>)
 8007bce:	4a10      	ldr	r2, [pc, #64]	@ (8007c10 <prvCheckForValidListAndQueue+0x68>)
 8007bd0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	9300      	str	r3, [sp, #0]
 8007bd6:	4b11      	ldr	r3, [pc, #68]	@ (8007c1c <prvCheckForValidListAndQueue+0x74>)
 8007bd8:	4a11      	ldr	r2, [pc, #68]	@ (8007c20 <prvCheckForValidListAndQueue+0x78>)
 8007bda:	2110      	movs	r1, #16
 8007bdc:	200a      	movs	r0, #10
 8007bde:	f7fd fa21 	bl	8005024 <xQueueGenericCreateStatic>
 8007be2:	4603      	mov	r3, r0
 8007be4:	4a08      	ldr	r2, [pc, #32]	@ (8007c08 <prvCheckForValidListAndQueue+0x60>)
 8007be6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007be8:	4b07      	ldr	r3, [pc, #28]	@ (8007c08 <prvCheckForValidListAndQueue+0x60>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d005      	beq.n	8007bfc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007bf0:	4b05      	ldr	r3, [pc, #20]	@ (8007c08 <prvCheckForValidListAndQueue+0x60>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	490b      	ldr	r1, [pc, #44]	@ (8007c24 <prvCheckForValidListAndQueue+0x7c>)
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f7fe fa06 	bl	8006008 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007bfc:	f000 f9c6 	bl	8007f8c <vPortExitCritical>
}
 8007c00:	bf00      	nop
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}
 8007c06:	bf00      	nop
 8007c08:	20000ec8 	.word	0x20000ec8
 8007c0c:	20000e98 	.word	0x20000e98
 8007c10:	20000eac 	.word	0x20000eac
 8007c14:	20000ec0 	.word	0x20000ec0
 8007c18:	20000ec4 	.word	0x20000ec4
 8007c1c:	20000f74 	.word	0x20000f74
 8007c20:	20000ed4 	.word	0x20000ed4
 8007c24:	08009768 	.word	0x08009768

08007c28 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b086      	sub	sp, #24
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d10b      	bne.n	8007c52 <xTimerIsTimerActive+0x2a>
	__asm volatile
 8007c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c3e:	f383 8811 	msr	BASEPRI, r3
 8007c42:	f3bf 8f6f 	isb	sy
 8007c46:	f3bf 8f4f 	dsb	sy
 8007c4a:	60fb      	str	r3, [r7, #12]
}
 8007c4c:	bf00      	nop
 8007c4e:	bf00      	nop
 8007c50:	e7fd      	b.n	8007c4e <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 8007c52:	f000 f969 	bl	8007f28 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c5c:	f003 0301 	and.w	r3, r3, #1
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d102      	bne.n	8007c6a <xTimerIsTimerActive+0x42>
		{
			xReturn = pdFALSE;
 8007c64:	2300      	movs	r3, #0
 8007c66:	617b      	str	r3, [r7, #20]
 8007c68:	e001      	b.n	8007c6e <xTimerIsTimerActive+0x46>
		}
		else
		{
			xReturn = pdTRUE;
 8007c6a:	2301      	movs	r3, #1
 8007c6c:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8007c6e:	f000 f98d 	bl	8007f8c <vPortExitCritical>

	return xReturn;
 8007c72:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 8007c74:	4618      	mov	r0, r3
 8007c76:	3718      	adds	r7, #24
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b086      	sub	sp, #24
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d10b      	bne.n	8007ca6 <pvTimerGetTimerID+0x2a>
	__asm volatile
 8007c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c92:	f383 8811 	msr	BASEPRI, r3
 8007c96:	f3bf 8f6f 	isb	sy
 8007c9a:	f3bf 8f4f 	dsb	sy
 8007c9e:	60fb      	str	r3, [r7, #12]
}
 8007ca0:	bf00      	nop
 8007ca2:	bf00      	nop
 8007ca4:	e7fd      	b.n	8007ca2 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8007ca6:	f000 f93f 	bl	8007f28 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	69db      	ldr	r3, [r3, #28]
 8007cae:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8007cb0:	f000 f96c 	bl	8007f8c <vPortExitCritical>

	return pvReturn;
 8007cb4:	693b      	ldr	r3, [r7, #16]
}
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	3718      	adds	r7, #24
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bd80      	pop	{r7, pc}
	...

08007cc0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b085      	sub	sp, #20
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	3b04      	subs	r3, #4
 8007cd0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007cd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	3b04      	subs	r3, #4
 8007cde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	f023 0201 	bic.w	r2, r3, #1
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	3b04      	subs	r3, #4
 8007cee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007cf0:	4a0c      	ldr	r2, [pc, #48]	@ (8007d24 <pxPortInitialiseStack+0x64>)
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	3b14      	subs	r3, #20
 8007cfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	3b04      	subs	r3, #4
 8007d06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	f06f 0202 	mvn.w	r2, #2
 8007d0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	3b20      	subs	r3, #32
 8007d14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d16:	68fb      	ldr	r3, [r7, #12]
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3714      	adds	r7, #20
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr
 8007d24:	08007d29 	.word	0x08007d29

08007d28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b085      	sub	sp, #20
 8007d2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007d32:	4b13      	ldr	r3, [pc, #76]	@ (8007d80 <prvTaskExitError+0x58>)
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d3a:	d00b      	beq.n	8007d54 <prvTaskExitError+0x2c>
	__asm volatile
 8007d3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d40:	f383 8811 	msr	BASEPRI, r3
 8007d44:	f3bf 8f6f 	isb	sy
 8007d48:	f3bf 8f4f 	dsb	sy
 8007d4c:	60fb      	str	r3, [r7, #12]
}
 8007d4e:	bf00      	nop
 8007d50:	bf00      	nop
 8007d52:	e7fd      	b.n	8007d50 <prvTaskExitError+0x28>
	__asm volatile
 8007d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d58:	f383 8811 	msr	BASEPRI, r3
 8007d5c:	f3bf 8f6f 	isb	sy
 8007d60:	f3bf 8f4f 	dsb	sy
 8007d64:	60bb      	str	r3, [r7, #8]
}
 8007d66:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007d68:	bf00      	nop
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d0fc      	beq.n	8007d6a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007d70:	bf00      	nop
 8007d72:	bf00      	nop
 8007d74:	3714      	adds	r7, #20
 8007d76:	46bd      	mov	sp, r7
 8007d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7c:	4770      	bx	lr
 8007d7e:	bf00      	nop
 8007d80:	20000010 	.word	0x20000010
	...

08007d90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007d90:	4b07      	ldr	r3, [pc, #28]	@ (8007db0 <pxCurrentTCBConst2>)
 8007d92:	6819      	ldr	r1, [r3, #0]
 8007d94:	6808      	ldr	r0, [r1, #0]
 8007d96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d9a:	f380 8809 	msr	PSP, r0
 8007d9e:	f3bf 8f6f 	isb	sy
 8007da2:	f04f 0000 	mov.w	r0, #0
 8007da6:	f380 8811 	msr	BASEPRI, r0
 8007daa:	4770      	bx	lr
 8007dac:	f3af 8000 	nop.w

08007db0 <pxCurrentTCBConst2>:
 8007db0:	20000998 	.word	0x20000998
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007db4:	bf00      	nop
 8007db6:	bf00      	nop

08007db8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007db8:	4808      	ldr	r0, [pc, #32]	@ (8007ddc <prvPortStartFirstTask+0x24>)
 8007dba:	6800      	ldr	r0, [r0, #0]
 8007dbc:	6800      	ldr	r0, [r0, #0]
 8007dbe:	f380 8808 	msr	MSP, r0
 8007dc2:	f04f 0000 	mov.w	r0, #0
 8007dc6:	f380 8814 	msr	CONTROL, r0
 8007dca:	b662      	cpsie	i
 8007dcc:	b661      	cpsie	f
 8007dce:	f3bf 8f4f 	dsb	sy
 8007dd2:	f3bf 8f6f 	isb	sy
 8007dd6:	df00      	svc	0
 8007dd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007dda:	bf00      	nop
 8007ddc:	e000ed08 	.word	0xe000ed08

08007de0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b086      	sub	sp, #24
 8007de4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007de6:	4b47      	ldr	r3, [pc, #284]	@ (8007f04 <xPortStartScheduler+0x124>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a47      	ldr	r2, [pc, #284]	@ (8007f08 <xPortStartScheduler+0x128>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d10b      	bne.n	8007e08 <xPortStartScheduler+0x28>
	__asm volatile
 8007df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007df4:	f383 8811 	msr	BASEPRI, r3
 8007df8:	f3bf 8f6f 	isb	sy
 8007dfc:	f3bf 8f4f 	dsb	sy
 8007e00:	60fb      	str	r3, [r7, #12]
}
 8007e02:	bf00      	nop
 8007e04:	bf00      	nop
 8007e06:	e7fd      	b.n	8007e04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007e08:	4b3e      	ldr	r3, [pc, #248]	@ (8007f04 <xPortStartScheduler+0x124>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a3f      	ldr	r2, [pc, #252]	@ (8007f0c <xPortStartScheduler+0x12c>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d10b      	bne.n	8007e2a <xPortStartScheduler+0x4a>
	__asm volatile
 8007e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e16:	f383 8811 	msr	BASEPRI, r3
 8007e1a:	f3bf 8f6f 	isb	sy
 8007e1e:	f3bf 8f4f 	dsb	sy
 8007e22:	613b      	str	r3, [r7, #16]
}
 8007e24:	bf00      	nop
 8007e26:	bf00      	nop
 8007e28:	e7fd      	b.n	8007e26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007e2a:	4b39      	ldr	r3, [pc, #228]	@ (8007f10 <xPortStartScheduler+0x130>)
 8007e2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e2e:	697b      	ldr	r3, [r7, #20]
 8007e30:	781b      	ldrb	r3, [r3, #0]
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	22ff      	movs	r2, #255	@ 0xff
 8007e3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007e3c:	697b      	ldr	r3, [r7, #20]
 8007e3e:	781b      	ldrb	r3, [r3, #0]
 8007e40:	b2db      	uxtb	r3, r3
 8007e42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007e44:	78fb      	ldrb	r3, [r7, #3]
 8007e46:	b2db      	uxtb	r3, r3
 8007e48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007e4c:	b2da      	uxtb	r2, r3
 8007e4e:	4b31      	ldr	r3, [pc, #196]	@ (8007f14 <xPortStartScheduler+0x134>)
 8007e50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007e52:	4b31      	ldr	r3, [pc, #196]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007e54:	2207      	movs	r2, #7
 8007e56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e58:	e009      	b.n	8007e6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007e5a:	4b2f      	ldr	r3, [pc, #188]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	3b01      	subs	r3, #1
 8007e60:	4a2d      	ldr	r2, [pc, #180]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007e62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007e64:	78fb      	ldrb	r3, [r7, #3]
 8007e66:	b2db      	uxtb	r3, r3
 8007e68:	005b      	lsls	r3, r3, #1
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e6e:	78fb      	ldrb	r3, [r7, #3]
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e76:	2b80      	cmp	r3, #128	@ 0x80
 8007e78:	d0ef      	beq.n	8007e5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007e7a:	4b27      	ldr	r3, [pc, #156]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f1c3 0307 	rsb	r3, r3, #7
 8007e82:	2b04      	cmp	r3, #4
 8007e84:	d00b      	beq.n	8007e9e <xPortStartScheduler+0xbe>
	__asm volatile
 8007e86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e8a:	f383 8811 	msr	BASEPRI, r3
 8007e8e:	f3bf 8f6f 	isb	sy
 8007e92:	f3bf 8f4f 	dsb	sy
 8007e96:	60bb      	str	r3, [r7, #8]
}
 8007e98:	bf00      	nop
 8007e9a:	bf00      	nop
 8007e9c:	e7fd      	b.n	8007e9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	021b      	lsls	r3, r3, #8
 8007ea4:	4a1c      	ldr	r2, [pc, #112]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007ea6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007eb0:	4a19      	ldr	r2, [pc, #100]	@ (8007f18 <xPortStartScheduler+0x138>)
 8007eb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	b2da      	uxtb	r2, r3
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007ebc:	4b17      	ldr	r3, [pc, #92]	@ (8007f1c <xPortStartScheduler+0x13c>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a16      	ldr	r2, [pc, #88]	@ (8007f1c <xPortStartScheduler+0x13c>)
 8007ec2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007ec6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007ec8:	4b14      	ldr	r3, [pc, #80]	@ (8007f1c <xPortStartScheduler+0x13c>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a13      	ldr	r2, [pc, #76]	@ (8007f1c <xPortStartScheduler+0x13c>)
 8007ece:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007ed2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007ed4:	f000 f8da 	bl	800808c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007ed8:	4b11      	ldr	r3, [pc, #68]	@ (8007f20 <xPortStartScheduler+0x140>)
 8007eda:	2200      	movs	r2, #0
 8007edc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007ede:	f000 f8f9 	bl	80080d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007ee2:	4b10      	ldr	r3, [pc, #64]	@ (8007f24 <xPortStartScheduler+0x144>)
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a0f      	ldr	r2, [pc, #60]	@ (8007f24 <xPortStartScheduler+0x144>)
 8007ee8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007eec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007eee:	f7ff ff63 	bl	8007db8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007ef2:	f7fe fceb 	bl	80068cc <vTaskSwitchContext>
	prvTaskExitError();
 8007ef6:	f7ff ff17 	bl	8007d28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007efa:	2300      	movs	r3, #0
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3718      	adds	r7, #24
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}
 8007f04:	e000ed00 	.word	0xe000ed00
 8007f08:	410fc271 	.word	0x410fc271
 8007f0c:	410fc270 	.word	0x410fc270
 8007f10:	e000e400 	.word	0xe000e400
 8007f14:	20000fc4 	.word	0x20000fc4
 8007f18:	20000fc8 	.word	0x20000fc8
 8007f1c:	e000ed20 	.word	0xe000ed20
 8007f20:	20000010 	.word	0x20000010
 8007f24:	e000ef34 	.word	0xe000ef34

08007f28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b083      	sub	sp, #12
 8007f2c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f32:	f383 8811 	msr	BASEPRI, r3
 8007f36:	f3bf 8f6f 	isb	sy
 8007f3a:	f3bf 8f4f 	dsb	sy
 8007f3e:	607b      	str	r3, [r7, #4]
}
 8007f40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f42:	4b10      	ldr	r3, [pc, #64]	@ (8007f84 <vPortEnterCritical+0x5c>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	3301      	adds	r3, #1
 8007f48:	4a0e      	ldr	r2, [pc, #56]	@ (8007f84 <vPortEnterCritical+0x5c>)
 8007f4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8007f84 <vPortEnterCritical+0x5c>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d110      	bne.n	8007f76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f54:	4b0c      	ldr	r3, [pc, #48]	@ (8007f88 <vPortEnterCritical+0x60>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d00b      	beq.n	8007f76 <vPortEnterCritical+0x4e>
	__asm volatile
 8007f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f62:	f383 8811 	msr	BASEPRI, r3
 8007f66:	f3bf 8f6f 	isb	sy
 8007f6a:	f3bf 8f4f 	dsb	sy
 8007f6e:	603b      	str	r3, [r7, #0]
}
 8007f70:	bf00      	nop
 8007f72:	bf00      	nop
 8007f74:	e7fd      	b.n	8007f72 <vPortEnterCritical+0x4a>
	}
}
 8007f76:	bf00      	nop
 8007f78:	370c      	adds	r7, #12
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
 8007f82:	bf00      	nop
 8007f84:	20000010 	.word	0x20000010
 8007f88:	e000ed04 	.word	0xe000ed04

08007f8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007f92:	4b12      	ldr	r3, [pc, #72]	@ (8007fdc <vPortExitCritical+0x50>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d10b      	bne.n	8007fb2 <vPortExitCritical+0x26>
	__asm volatile
 8007f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f9e:	f383 8811 	msr	BASEPRI, r3
 8007fa2:	f3bf 8f6f 	isb	sy
 8007fa6:	f3bf 8f4f 	dsb	sy
 8007faa:	607b      	str	r3, [r7, #4]
}
 8007fac:	bf00      	nop
 8007fae:	bf00      	nop
 8007fb0:	e7fd      	b.n	8007fae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8007fdc <vPortExitCritical+0x50>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	3b01      	subs	r3, #1
 8007fb8:	4a08      	ldr	r2, [pc, #32]	@ (8007fdc <vPortExitCritical+0x50>)
 8007fba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007fbc:	4b07      	ldr	r3, [pc, #28]	@ (8007fdc <vPortExitCritical+0x50>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d105      	bne.n	8007fd0 <vPortExitCritical+0x44>
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	f383 8811 	msr	BASEPRI, r3
}
 8007fce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007fd0:	bf00      	nop
 8007fd2:	370c      	adds	r7, #12
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr
 8007fdc:	20000010 	.word	0x20000010

08007fe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007fe0:	f3ef 8009 	mrs	r0, PSP
 8007fe4:	f3bf 8f6f 	isb	sy
 8007fe8:	4b15      	ldr	r3, [pc, #84]	@ (8008040 <pxCurrentTCBConst>)
 8007fea:	681a      	ldr	r2, [r3, #0]
 8007fec:	f01e 0f10 	tst.w	lr, #16
 8007ff0:	bf08      	it	eq
 8007ff2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007ff6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ffa:	6010      	str	r0, [r2, #0]
 8007ffc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008000:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008004:	f380 8811 	msr	BASEPRI, r0
 8008008:	f3bf 8f4f 	dsb	sy
 800800c:	f3bf 8f6f 	isb	sy
 8008010:	f7fe fc5c 	bl	80068cc <vTaskSwitchContext>
 8008014:	f04f 0000 	mov.w	r0, #0
 8008018:	f380 8811 	msr	BASEPRI, r0
 800801c:	bc09      	pop	{r0, r3}
 800801e:	6819      	ldr	r1, [r3, #0]
 8008020:	6808      	ldr	r0, [r1, #0]
 8008022:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008026:	f01e 0f10 	tst.w	lr, #16
 800802a:	bf08      	it	eq
 800802c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008030:	f380 8809 	msr	PSP, r0
 8008034:	f3bf 8f6f 	isb	sy
 8008038:	4770      	bx	lr
 800803a:	bf00      	nop
 800803c:	f3af 8000 	nop.w

08008040 <pxCurrentTCBConst>:
 8008040:	20000998 	.word	0x20000998
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008044:	bf00      	nop
 8008046:	bf00      	nop

08008048 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b082      	sub	sp, #8
 800804c:	af00      	add	r7, sp, #0
	__asm volatile
 800804e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008052:	f383 8811 	msr	BASEPRI, r3
 8008056:	f3bf 8f6f 	isb	sy
 800805a:	f3bf 8f4f 	dsb	sy
 800805e:	607b      	str	r3, [r7, #4]
}
 8008060:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008062:	f7fe fb79 	bl	8006758 <xTaskIncrementTick>
 8008066:	4603      	mov	r3, r0
 8008068:	2b00      	cmp	r3, #0
 800806a:	d003      	beq.n	8008074 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800806c:	4b06      	ldr	r3, [pc, #24]	@ (8008088 <xPortSysTickHandler+0x40>)
 800806e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008072:	601a      	str	r2, [r3, #0]
 8008074:	2300      	movs	r3, #0
 8008076:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	f383 8811 	msr	BASEPRI, r3
}
 800807e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008080:	bf00      	nop
 8008082:	3708      	adds	r7, #8
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}
 8008088:	e000ed04 	.word	0xe000ed04

0800808c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800808c:	b480      	push	{r7}
 800808e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008090:	4b0b      	ldr	r3, [pc, #44]	@ (80080c0 <vPortSetupTimerInterrupt+0x34>)
 8008092:	2200      	movs	r2, #0
 8008094:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008096:	4b0b      	ldr	r3, [pc, #44]	@ (80080c4 <vPortSetupTimerInterrupt+0x38>)
 8008098:	2200      	movs	r2, #0
 800809a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800809c:	4b0a      	ldr	r3, [pc, #40]	@ (80080c8 <vPortSetupTimerInterrupt+0x3c>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a0a      	ldr	r2, [pc, #40]	@ (80080cc <vPortSetupTimerInterrupt+0x40>)
 80080a2:	fba2 2303 	umull	r2, r3, r2, r3
 80080a6:	099b      	lsrs	r3, r3, #6
 80080a8:	4a09      	ldr	r2, [pc, #36]	@ (80080d0 <vPortSetupTimerInterrupt+0x44>)
 80080aa:	3b01      	subs	r3, #1
 80080ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80080ae:	4b04      	ldr	r3, [pc, #16]	@ (80080c0 <vPortSetupTimerInterrupt+0x34>)
 80080b0:	2207      	movs	r2, #7
 80080b2:	601a      	str	r2, [r3, #0]
}
 80080b4:	bf00      	nop
 80080b6:	46bd      	mov	sp, r7
 80080b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080bc:	4770      	bx	lr
 80080be:	bf00      	nop
 80080c0:	e000e010 	.word	0xe000e010
 80080c4:	e000e018 	.word	0xe000e018
 80080c8:	20000004 	.word	0x20000004
 80080cc:	10624dd3 	.word	0x10624dd3
 80080d0:	e000e014 	.word	0xe000e014

080080d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80080d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80080e4 <vPortEnableVFP+0x10>
 80080d8:	6801      	ldr	r1, [r0, #0]
 80080da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80080de:	6001      	str	r1, [r0, #0]
 80080e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80080e2:	bf00      	nop
 80080e4:	e000ed88 	.word	0xe000ed88

080080e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80080e8:	b480      	push	{r7}
 80080ea:	b085      	sub	sp, #20
 80080ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80080ee:	f3ef 8305 	mrs	r3, IPSR
 80080f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2b0f      	cmp	r3, #15
 80080f8:	d915      	bls.n	8008126 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80080fa:	4a18      	ldr	r2, [pc, #96]	@ (800815c <vPortValidateInterruptPriority+0x74>)
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	4413      	add	r3, r2
 8008100:	781b      	ldrb	r3, [r3, #0]
 8008102:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008104:	4b16      	ldr	r3, [pc, #88]	@ (8008160 <vPortValidateInterruptPriority+0x78>)
 8008106:	781b      	ldrb	r3, [r3, #0]
 8008108:	7afa      	ldrb	r2, [r7, #11]
 800810a:	429a      	cmp	r2, r3
 800810c:	d20b      	bcs.n	8008126 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800810e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008112:	f383 8811 	msr	BASEPRI, r3
 8008116:	f3bf 8f6f 	isb	sy
 800811a:	f3bf 8f4f 	dsb	sy
 800811e:	607b      	str	r3, [r7, #4]
}
 8008120:	bf00      	nop
 8008122:	bf00      	nop
 8008124:	e7fd      	b.n	8008122 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008126:	4b0f      	ldr	r3, [pc, #60]	@ (8008164 <vPortValidateInterruptPriority+0x7c>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800812e:	4b0e      	ldr	r3, [pc, #56]	@ (8008168 <vPortValidateInterruptPriority+0x80>)
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	429a      	cmp	r2, r3
 8008134:	d90b      	bls.n	800814e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800813a:	f383 8811 	msr	BASEPRI, r3
 800813e:	f3bf 8f6f 	isb	sy
 8008142:	f3bf 8f4f 	dsb	sy
 8008146:	603b      	str	r3, [r7, #0]
}
 8008148:	bf00      	nop
 800814a:	bf00      	nop
 800814c:	e7fd      	b.n	800814a <vPortValidateInterruptPriority+0x62>
	}
 800814e:	bf00      	nop
 8008150:	3714      	adds	r7, #20
 8008152:	46bd      	mov	sp, r7
 8008154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008158:	4770      	bx	lr
 800815a:	bf00      	nop
 800815c:	e000e3f0 	.word	0xe000e3f0
 8008160:	20000fc4 	.word	0x20000fc4
 8008164:	e000ed0c 	.word	0xe000ed0c
 8008168:	20000fc8 	.word	0x20000fc8

0800816c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b08a      	sub	sp, #40	@ 0x28
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008174:	2300      	movs	r3, #0
 8008176:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008178:	f7fe fa32 	bl	80065e0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800817c:	4b5c      	ldr	r3, [pc, #368]	@ (80082f0 <pvPortMalloc+0x184>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d101      	bne.n	8008188 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008184:	f000 f924 	bl	80083d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008188:	4b5a      	ldr	r3, [pc, #360]	@ (80082f4 <pvPortMalloc+0x188>)
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	4013      	ands	r3, r2
 8008190:	2b00      	cmp	r3, #0
 8008192:	f040 8095 	bne.w	80082c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d01e      	beq.n	80081da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800819c:	2208      	movs	r2, #8
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	4413      	add	r3, r2
 80081a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f003 0307 	and.w	r3, r3, #7
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d015      	beq.n	80081da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f023 0307 	bic.w	r3, r3, #7
 80081b4:	3308      	adds	r3, #8
 80081b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f003 0307 	and.w	r3, r3, #7
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d00b      	beq.n	80081da <pvPortMalloc+0x6e>
	__asm volatile
 80081c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081c6:	f383 8811 	msr	BASEPRI, r3
 80081ca:	f3bf 8f6f 	isb	sy
 80081ce:	f3bf 8f4f 	dsb	sy
 80081d2:	617b      	str	r3, [r7, #20]
}
 80081d4:	bf00      	nop
 80081d6:	bf00      	nop
 80081d8:	e7fd      	b.n	80081d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d06f      	beq.n	80082c0 <pvPortMalloc+0x154>
 80081e0:	4b45      	ldr	r3, [pc, #276]	@ (80082f8 <pvPortMalloc+0x18c>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	429a      	cmp	r2, r3
 80081e8:	d86a      	bhi.n	80082c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80081ea:	4b44      	ldr	r3, [pc, #272]	@ (80082fc <pvPortMalloc+0x190>)
 80081ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80081ee:	4b43      	ldr	r3, [pc, #268]	@ (80082fc <pvPortMalloc+0x190>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80081f4:	e004      	b.n	8008200 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80081f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80081fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	687a      	ldr	r2, [r7, #4]
 8008206:	429a      	cmp	r2, r3
 8008208:	d903      	bls.n	8008212 <pvPortMalloc+0xa6>
 800820a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d1f1      	bne.n	80081f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008212:	4b37      	ldr	r3, [pc, #220]	@ (80082f0 <pvPortMalloc+0x184>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008218:	429a      	cmp	r2, r3
 800821a:	d051      	beq.n	80082c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800821c:	6a3b      	ldr	r3, [r7, #32]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	2208      	movs	r2, #8
 8008222:	4413      	add	r3, r2
 8008224:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008228:	681a      	ldr	r2, [r3, #0]
 800822a:	6a3b      	ldr	r3, [r7, #32]
 800822c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800822e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008230:	685a      	ldr	r2, [r3, #4]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	1ad2      	subs	r2, r2, r3
 8008236:	2308      	movs	r3, #8
 8008238:	005b      	lsls	r3, r3, #1
 800823a:	429a      	cmp	r2, r3
 800823c:	d920      	bls.n	8008280 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800823e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	4413      	add	r3, r2
 8008244:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	f003 0307 	and.w	r3, r3, #7
 800824c:	2b00      	cmp	r3, #0
 800824e:	d00b      	beq.n	8008268 <pvPortMalloc+0xfc>
	__asm volatile
 8008250:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008254:	f383 8811 	msr	BASEPRI, r3
 8008258:	f3bf 8f6f 	isb	sy
 800825c:	f3bf 8f4f 	dsb	sy
 8008260:	613b      	str	r3, [r7, #16]
}
 8008262:	bf00      	nop
 8008264:	bf00      	nop
 8008266:	e7fd      	b.n	8008264 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800826a:	685a      	ldr	r2, [r3, #4]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	1ad2      	subs	r2, r2, r3
 8008270:	69bb      	ldr	r3, [r7, #24]
 8008272:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008276:	687a      	ldr	r2, [r7, #4]
 8008278:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800827a:	69b8      	ldr	r0, [r7, #24]
 800827c:	f000 f90a 	bl	8008494 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008280:	4b1d      	ldr	r3, [pc, #116]	@ (80082f8 <pvPortMalloc+0x18c>)
 8008282:	681a      	ldr	r2, [r3, #0]
 8008284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	1ad3      	subs	r3, r2, r3
 800828a:	4a1b      	ldr	r2, [pc, #108]	@ (80082f8 <pvPortMalloc+0x18c>)
 800828c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800828e:	4b1a      	ldr	r3, [pc, #104]	@ (80082f8 <pvPortMalloc+0x18c>)
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	4b1b      	ldr	r3, [pc, #108]	@ (8008300 <pvPortMalloc+0x194>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	429a      	cmp	r2, r3
 8008298:	d203      	bcs.n	80082a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800829a:	4b17      	ldr	r3, [pc, #92]	@ (80082f8 <pvPortMalloc+0x18c>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a18      	ldr	r2, [pc, #96]	@ (8008300 <pvPortMalloc+0x194>)
 80082a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80082a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a4:	685a      	ldr	r2, [r3, #4]
 80082a6:	4b13      	ldr	r3, [pc, #76]	@ (80082f4 <pvPortMalloc+0x188>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	431a      	orrs	r2, r3
 80082ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80082b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b2:	2200      	movs	r2, #0
 80082b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80082b6:	4b13      	ldr	r3, [pc, #76]	@ (8008304 <pvPortMalloc+0x198>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	3301      	adds	r3, #1
 80082bc:	4a11      	ldr	r2, [pc, #68]	@ (8008304 <pvPortMalloc+0x198>)
 80082be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80082c0:	f7fe f99c 	bl	80065fc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80082c4:	69fb      	ldr	r3, [r7, #28]
 80082c6:	f003 0307 	and.w	r3, r3, #7
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d00b      	beq.n	80082e6 <pvPortMalloc+0x17a>
	__asm volatile
 80082ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d2:	f383 8811 	msr	BASEPRI, r3
 80082d6:	f3bf 8f6f 	isb	sy
 80082da:	f3bf 8f4f 	dsb	sy
 80082de:	60fb      	str	r3, [r7, #12]
}
 80082e0:	bf00      	nop
 80082e2:	bf00      	nop
 80082e4:	e7fd      	b.n	80082e2 <pvPortMalloc+0x176>
	return pvReturn;
 80082e6:	69fb      	ldr	r3, [r7, #28]
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3728      	adds	r7, #40	@ 0x28
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}
 80082f0:	20004a6c 	.word	0x20004a6c
 80082f4:	20004a80 	.word	0x20004a80
 80082f8:	20004a70 	.word	0x20004a70
 80082fc:	20004a64 	.word	0x20004a64
 8008300:	20004a74 	.word	0x20004a74
 8008304:	20004a78 	.word	0x20004a78

08008308 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b086      	sub	sp, #24
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d04f      	beq.n	80083ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800831a:	2308      	movs	r3, #8
 800831c:	425b      	negs	r3, r3
 800831e:	697a      	ldr	r2, [r7, #20]
 8008320:	4413      	add	r3, r2
 8008322:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	685a      	ldr	r2, [r3, #4]
 800832c:	4b25      	ldr	r3, [pc, #148]	@ (80083c4 <vPortFree+0xbc>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4013      	ands	r3, r2
 8008332:	2b00      	cmp	r3, #0
 8008334:	d10b      	bne.n	800834e <vPortFree+0x46>
	__asm volatile
 8008336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800833a:	f383 8811 	msr	BASEPRI, r3
 800833e:	f3bf 8f6f 	isb	sy
 8008342:	f3bf 8f4f 	dsb	sy
 8008346:	60fb      	str	r3, [r7, #12]
}
 8008348:	bf00      	nop
 800834a:	bf00      	nop
 800834c:	e7fd      	b.n	800834a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800834e:	693b      	ldr	r3, [r7, #16]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d00b      	beq.n	800836e <vPortFree+0x66>
	__asm volatile
 8008356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800835a:	f383 8811 	msr	BASEPRI, r3
 800835e:	f3bf 8f6f 	isb	sy
 8008362:	f3bf 8f4f 	dsb	sy
 8008366:	60bb      	str	r3, [r7, #8]
}
 8008368:	bf00      	nop
 800836a:	bf00      	nop
 800836c:	e7fd      	b.n	800836a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	685a      	ldr	r2, [r3, #4]
 8008372:	4b14      	ldr	r3, [pc, #80]	@ (80083c4 <vPortFree+0xbc>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	4013      	ands	r3, r2
 8008378:	2b00      	cmp	r3, #0
 800837a:	d01e      	beq.n	80083ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d11a      	bne.n	80083ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008384:	693b      	ldr	r3, [r7, #16]
 8008386:	685a      	ldr	r2, [r3, #4]
 8008388:	4b0e      	ldr	r3, [pc, #56]	@ (80083c4 <vPortFree+0xbc>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	43db      	mvns	r3, r3
 800838e:	401a      	ands	r2, r3
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008394:	f7fe f924 	bl	80065e0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	685a      	ldr	r2, [r3, #4]
 800839c:	4b0a      	ldr	r3, [pc, #40]	@ (80083c8 <vPortFree+0xc0>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4413      	add	r3, r2
 80083a2:	4a09      	ldr	r2, [pc, #36]	@ (80083c8 <vPortFree+0xc0>)
 80083a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80083a6:	6938      	ldr	r0, [r7, #16]
 80083a8:	f000 f874 	bl	8008494 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80083ac:	4b07      	ldr	r3, [pc, #28]	@ (80083cc <vPortFree+0xc4>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	3301      	adds	r3, #1
 80083b2:	4a06      	ldr	r2, [pc, #24]	@ (80083cc <vPortFree+0xc4>)
 80083b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80083b6:	f7fe f921 	bl	80065fc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80083ba:	bf00      	nop
 80083bc:	3718      	adds	r7, #24
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}
 80083c2:	bf00      	nop
 80083c4:	20004a80 	.word	0x20004a80
 80083c8:	20004a70 	.word	0x20004a70
 80083cc:	20004a7c 	.word	0x20004a7c

080083d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80083d0:	b480      	push	{r7}
 80083d2:	b085      	sub	sp, #20
 80083d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80083d6:	f643 2398 	movw	r3, #15000	@ 0x3a98
 80083da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80083dc:	4b27      	ldr	r3, [pc, #156]	@ (800847c <prvHeapInit+0xac>)
 80083de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f003 0307 	and.w	r3, r3, #7
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00c      	beq.n	8008404 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	3307      	adds	r3, #7
 80083ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f023 0307 	bic.w	r3, r3, #7
 80083f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80083f8:	68ba      	ldr	r2, [r7, #8]
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	1ad3      	subs	r3, r2, r3
 80083fe:	4a1f      	ldr	r2, [pc, #124]	@ (800847c <prvHeapInit+0xac>)
 8008400:	4413      	add	r3, r2
 8008402:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008408:	4a1d      	ldr	r2, [pc, #116]	@ (8008480 <prvHeapInit+0xb0>)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800840e:	4b1c      	ldr	r3, [pc, #112]	@ (8008480 <prvHeapInit+0xb0>)
 8008410:	2200      	movs	r2, #0
 8008412:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	68ba      	ldr	r2, [r7, #8]
 8008418:	4413      	add	r3, r2
 800841a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800841c:	2208      	movs	r2, #8
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	1a9b      	subs	r3, r3, r2
 8008422:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f023 0307 	bic.w	r3, r3, #7
 800842a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	4a15      	ldr	r2, [pc, #84]	@ (8008484 <prvHeapInit+0xb4>)
 8008430:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008432:	4b14      	ldr	r3, [pc, #80]	@ (8008484 <prvHeapInit+0xb4>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	2200      	movs	r2, #0
 8008438:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800843a:	4b12      	ldr	r3, [pc, #72]	@ (8008484 <prvHeapInit+0xb4>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	2200      	movs	r2, #0
 8008440:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	68fa      	ldr	r2, [r7, #12]
 800844a:	1ad2      	subs	r2, r2, r3
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008450:	4b0c      	ldr	r3, [pc, #48]	@ (8008484 <prvHeapInit+0xb4>)
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	4a0a      	ldr	r2, [pc, #40]	@ (8008488 <prvHeapInit+0xb8>)
 800845e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	4a09      	ldr	r2, [pc, #36]	@ (800848c <prvHeapInit+0xbc>)
 8008466:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008468:	4b09      	ldr	r3, [pc, #36]	@ (8008490 <prvHeapInit+0xc0>)
 800846a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800846e:	601a      	str	r2, [r3, #0]
}
 8008470:	bf00      	nop
 8008472:	3714      	adds	r7, #20
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr
 800847c:	20000fcc 	.word	0x20000fcc
 8008480:	20004a64 	.word	0x20004a64
 8008484:	20004a6c 	.word	0x20004a6c
 8008488:	20004a74 	.word	0x20004a74
 800848c:	20004a70 	.word	0x20004a70
 8008490:	20004a80 	.word	0x20004a80

08008494 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008494:	b480      	push	{r7}
 8008496:	b085      	sub	sp, #20
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800849c:	4b28      	ldr	r3, [pc, #160]	@ (8008540 <prvInsertBlockIntoFreeList+0xac>)
 800849e:	60fb      	str	r3, [r7, #12]
 80084a0:	e002      	b.n	80084a8 <prvInsertBlockIntoFreeList+0x14>
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	60fb      	str	r3, [r7, #12]
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	687a      	ldr	r2, [r7, #4]
 80084ae:	429a      	cmp	r2, r3
 80084b0:	d8f7      	bhi.n	80084a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	685b      	ldr	r3, [r3, #4]
 80084ba:	68ba      	ldr	r2, [r7, #8]
 80084bc:	4413      	add	r3, r2
 80084be:	687a      	ldr	r2, [r7, #4]
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d108      	bne.n	80084d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	685a      	ldr	r2, [r3, #4]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	441a      	add	r2, r3
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	68ba      	ldr	r2, [r7, #8]
 80084e0:	441a      	add	r2, r3
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d118      	bne.n	800851c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681a      	ldr	r2, [r3, #0]
 80084ee:	4b15      	ldr	r3, [pc, #84]	@ (8008544 <prvInsertBlockIntoFreeList+0xb0>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d00d      	beq.n	8008512 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	685a      	ldr	r2, [r3, #4]
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	441a      	add	r2, r3
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	601a      	str	r2, [r3, #0]
 8008510:	e008      	b.n	8008524 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008512:	4b0c      	ldr	r3, [pc, #48]	@ (8008544 <prvInsertBlockIntoFreeList+0xb0>)
 8008514:	681a      	ldr	r2, [r3, #0]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	601a      	str	r2, [r3, #0]
 800851a:	e003      	b.n	8008524 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681a      	ldr	r2, [r3, #0]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008524:	68fa      	ldr	r2, [r7, #12]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	429a      	cmp	r2, r3
 800852a:	d002      	beq.n	8008532 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008532:	bf00      	nop
 8008534:	3714      	adds	r7, #20
 8008536:	46bd      	mov	sp, r7
 8008538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853c:	4770      	bx	lr
 800853e:	bf00      	nop
 8008540:	20004a64 	.word	0x20004a64
 8008544:	20004a6c 	.word	0x20004a6c

08008548 <rand>:
 8008548:	4b16      	ldr	r3, [pc, #88]	@ (80085a4 <rand+0x5c>)
 800854a:	b510      	push	{r4, lr}
 800854c:	681c      	ldr	r4, [r3, #0]
 800854e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008550:	b9b3      	cbnz	r3, 8008580 <rand+0x38>
 8008552:	2018      	movs	r0, #24
 8008554:	f000 fa9e 	bl	8008a94 <malloc>
 8008558:	4602      	mov	r2, r0
 800855a:	6320      	str	r0, [r4, #48]	@ 0x30
 800855c:	b920      	cbnz	r0, 8008568 <rand+0x20>
 800855e:	4b12      	ldr	r3, [pc, #72]	@ (80085a8 <rand+0x60>)
 8008560:	4812      	ldr	r0, [pc, #72]	@ (80085ac <rand+0x64>)
 8008562:	2152      	movs	r1, #82	@ 0x52
 8008564:	f000 fa2e 	bl	80089c4 <__assert_func>
 8008568:	4911      	ldr	r1, [pc, #68]	@ (80085b0 <rand+0x68>)
 800856a:	4b12      	ldr	r3, [pc, #72]	@ (80085b4 <rand+0x6c>)
 800856c:	e9c0 1300 	strd	r1, r3, [r0]
 8008570:	4b11      	ldr	r3, [pc, #68]	@ (80085b8 <rand+0x70>)
 8008572:	6083      	str	r3, [r0, #8]
 8008574:	230b      	movs	r3, #11
 8008576:	8183      	strh	r3, [r0, #12]
 8008578:	2100      	movs	r1, #0
 800857a:	2001      	movs	r0, #1
 800857c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008580:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008582:	480e      	ldr	r0, [pc, #56]	@ (80085bc <rand+0x74>)
 8008584:	690b      	ldr	r3, [r1, #16]
 8008586:	694c      	ldr	r4, [r1, #20]
 8008588:	4a0d      	ldr	r2, [pc, #52]	@ (80085c0 <rand+0x78>)
 800858a:	4358      	muls	r0, r3
 800858c:	fb02 0004 	mla	r0, r2, r4, r0
 8008590:	fba3 3202 	umull	r3, r2, r3, r2
 8008594:	3301      	adds	r3, #1
 8008596:	eb40 0002 	adc.w	r0, r0, r2
 800859a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800859e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80085a2:	bd10      	pop	{r4, pc}
 80085a4:	20000020 	.word	0x20000020
 80085a8:	080099c4 	.word	0x080099c4
 80085ac:	080099db 	.word	0x080099db
 80085b0:	abcd330e 	.word	0xabcd330e
 80085b4:	e66d1234 	.word	0xe66d1234
 80085b8:	0005deec 	.word	0x0005deec
 80085bc:	5851f42d 	.word	0x5851f42d
 80085c0:	4c957f2d 	.word	0x4c957f2d

080085c4 <std>:
 80085c4:	2300      	movs	r3, #0
 80085c6:	b510      	push	{r4, lr}
 80085c8:	4604      	mov	r4, r0
 80085ca:	e9c0 3300 	strd	r3, r3, [r0]
 80085ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80085d2:	6083      	str	r3, [r0, #8]
 80085d4:	8181      	strh	r1, [r0, #12]
 80085d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80085d8:	81c2      	strh	r2, [r0, #14]
 80085da:	6183      	str	r3, [r0, #24]
 80085dc:	4619      	mov	r1, r3
 80085de:	2208      	movs	r2, #8
 80085e0:	305c      	adds	r0, #92	@ 0x5c
 80085e2:	f000 f906 	bl	80087f2 <memset>
 80085e6:	4b0d      	ldr	r3, [pc, #52]	@ (800861c <std+0x58>)
 80085e8:	6263      	str	r3, [r4, #36]	@ 0x24
 80085ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008620 <std+0x5c>)
 80085ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 80085ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008624 <std+0x60>)
 80085f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80085f2:	4b0d      	ldr	r3, [pc, #52]	@ (8008628 <std+0x64>)
 80085f4:	6323      	str	r3, [r4, #48]	@ 0x30
 80085f6:	4b0d      	ldr	r3, [pc, #52]	@ (800862c <std+0x68>)
 80085f8:	6224      	str	r4, [r4, #32]
 80085fa:	429c      	cmp	r4, r3
 80085fc:	d006      	beq.n	800860c <std+0x48>
 80085fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008602:	4294      	cmp	r4, r2
 8008604:	d002      	beq.n	800860c <std+0x48>
 8008606:	33d0      	adds	r3, #208	@ 0xd0
 8008608:	429c      	cmp	r4, r3
 800860a:	d105      	bne.n	8008618 <std+0x54>
 800860c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008614:	f000 b9c4 	b.w	80089a0 <__retarget_lock_init_recursive>
 8008618:	bd10      	pop	{r4, pc}
 800861a:	bf00      	nop
 800861c:	0800876d 	.word	0x0800876d
 8008620:	0800878f 	.word	0x0800878f
 8008624:	080087c7 	.word	0x080087c7
 8008628:	080087eb 	.word	0x080087eb
 800862c:	20004a84 	.word	0x20004a84

08008630 <stdio_exit_handler>:
 8008630:	4a02      	ldr	r2, [pc, #8]	@ (800863c <stdio_exit_handler+0xc>)
 8008632:	4903      	ldr	r1, [pc, #12]	@ (8008640 <stdio_exit_handler+0x10>)
 8008634:	4803      	ldr	r0, [pc, #12]	@ (8008644 <stdio_exit_handler+0x14>)
 8008636:	f000 b869 	b.w	800870c <_fwalk_sglue>
 800863a:	bf00      	nop
 800863c:	20000014 	.word	0x20000014
 8008640:	080092a5 	.word	0x080092a5
 8008644:	20000024 	.word	0x20000024

08008648 <cleanup_stdio>:
 8008648:	6841      	ldr	r1, [r0, #4]
 800864a:	4b0c      	ldr	r3, [pc, #48]	@ (800867c <cleanup_stdio+0x34>)
 800864c:	4299      	cmp	r1, r3
 800864e:	b510      	push	{r4, lr}
 8008650:	4604      	mov	r4, r0
 8008652:	d001      	beq.n	8008658 <cleanup_stdio+0x10>
 8008654:	f000 fe26 	bl	80092a4 <_fflush_r>
 8008658:	68a1      	ldr	r1, [r4, #8]
 800865a:	4b09      	ldr	r3, [pc, #36]	@ (8008680 <cleanup_stdio+0x38>)
 800865c:	4299      	cmp	r1, r3
 800865e:	d002      	beq.n	8008666 <cleanup_stdio+0x1e>
 8008660:	4620      	mov	r0, r4
 8008662:	f000 fe1f 	bl	80092a4 <_fflush_r>
 8008666:	68e1      	ldr	r1, [r4, #12]
 8008668:	4b06      	ldr	r3, [pc, #24]	@ (8008684 <cleanup_stdio+0x3c>)
 800866a:	4299      	cmp	r1, r3
 800866c:	d004      	beq.n	8008678 <cleanup_stdio+0x30>
 800866e:	4620      	mov	r0, r4
 8008670:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008674:	f000 be16 	b.w	80092a4 <_fflush_r>
 8008678:	bd10      	pop	{r4, pc}
 800867a:	bf00      	nop
 800867c:	20004a84 	.word	0x20004a84
 8008680:	20004aec 	.word	0x20004aec
 8008684:	20004b54 	.word	0x20004b54

08008688 <global_stdio_init.part.0>:
 8008688:	b510      	push	{r4, lr}
 800868a:	4b0b      	ldr	r3, [pc, #44]	@ (80086b8 <global_stdio_init.part.0+0x30>)
 800868c:	4c0b      	ldr	r4, [pc, #44]	@ (80086bc <global_stdio_init.part.0+0x34>)
 800868e:	4a0c      	ldr	r2, [pc, #48]	@ (80086c0 <global_stdio_init.part.0+0x38>)
 8008690:	601a      	str	r2, [r3, #0]
 8008692:	4620      	mov	r0, r4
 8008694:	2200      	movs	r2, #0
 8008696:	2104      	movs	r1, #4
 8008698:	f7ff ff94 	bl	80085c4 <std>
 800869c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80086a0:	2201      	movs	r2, #1
 80086a2:	2109      	movs	r1, #9
 80086a4:	f7ff ff8e 	bl	80085c4 <std>
 80086a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80086ac:	2202      	movs	r2, #2
 80086ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086b2:	2112      	movs	r1, #18
 80086b4:	f7ff bf86 	b.w	80085c4 <std>
 80086b8:	20004bbc 	.word	0x20004bbc
 80086bc:	20004a84 	.word	0x20004a84
 80086c0:	08008631 	.word	0x08008631

080086c4 <__sfp_lock_acquire>:
 80086c4:	4801      	ldr	r0, [pc, #4]	@ (80086cc <__sfp_lock_acquire+0x8>)
 80086c6:	f000 b96c 	b.w	80089a2 <__retarget_lock_acquire_recursive>
 80086ca:	bf00      	nop
 80086cc:	20004bc5 	.word	0x20004bc5

080086d0 <__sfp_lock_release>:
 80086d0:	4801      	ldr	r0, [pc, #4]	@ (80086d8 <__sfp_lock_release+0x8>)
 80086d2:	f000 b967 	b.w	80089a4 <__retarget_lock_release_recursive>
 80086d6:	bf00      	nop
 80086d8:	20004bc5 	.word	0x20004bc5

080086dc <__sinit>:
 80086dc:	b510      	push	{r4, lr}
 80086de:	4604      	mov	r4, r0
 80086e0:	f7ff fff0 	bl	80086c4 <__sfp_lock_acquire>
 80086e4:	6a23      	ldr	r3, [r4, #32]
 80086e6:	b11b      	cbz	r3, 80086f0 <__sinit+0x14>
 80086e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086ec:	f7ff bff0 	b.w	80086d0 <__sfp_lock_release>
 80086f0:	4b04      	ldr	r3, [pc, #16]	@ (8008704 <__sinit+0x28>)
 80086f2:	6223      	str	r3, [r4, #32]
 80086f4:	4b04      	ldr	r3, [pc, #16]	@ (8008708 <__sinit+0x2c>)
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d1f5      	bne.n	80086e8 <__sinit+0xc>
 80086fc:	f7ff ffc4 	bl	8008688 <global_stdio_init.part.0>
 8008700:	e7f2      	b.n	80086e8 <__sinit+0xc>
 8008702:	bf00      	nop
 8008704:	08008649 	.word	0x08008649
 8008708:	20004bbc 	.word	0x20004bbc

0800870c <_fwalk_sglue>:
 800870c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008710:	4607      	mov	r7, r0
 8008712:	4688      	mov	r8, r1
 8008714:	4614      	mov	r4, r2
 8008716:	2600      	movs	r6, #0
 8008718:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800871c:	f1b9 0901 	subs.w	r9, r9, #1
 8008720:	d505      	bpl.n	800872e <_fwalk_sglue+0x22>
 8008722:	6824      	ldr	r4, [r4, #0]
 8008724:	2c00      	cmp	r4, #0
 8008726:	d1f7      	bne.n	8008718 <_fwalk_sglue+0xc>
 8008728:	4630      	mov	r0, r6
 800872a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800872e:	89ab      	ldrh	r3, [r5, #12]
 8008730:	2b01      	cmp	r3, #1
 8008732:	d907      	bls.n	8008744 <_fwalk_sglue+0x38>
 8008734:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008738:	3301      	adds	r3, #1
 800873a:	d003      	beq.n	8008744 <_fwalk_sglue+0x38>
 800873c:	4629      	mov	r1, r5
 800873e:	4638      	mov	r0, r7
 8008740:	47c0      	blx	r8
 8008742:	4306      	orrs	r6, r0
 8008744:	3568      	adds	r5, #104	@ 0x68
 8008746:	e7e9      	b.n	800871c <_fwalk_sglue+0x10>

08008748 <iprintf>:
 8008748:	b40f      	push	{r0, r1, r2, r3}
 800874a:	b507      	push	{r0, r1, r2, lr}
 800874c:	4906      	ldr	r1, [pc, #24]	@ (8008768 <iprintf+0x20>)
 800874e:	ab04      	add	r3, sp, #16
 8008750:	6808      	ldr	r0, [r1, #0]
 8008752:	f853 2b04 	ldr.w	r2, [r3], #4
 8008756:	6881      	ldr	r1, [r0, #8]
 8008758:	9301      	str	r3, [sp, #4]
 800875a:	f000 fa7b 	bl	8008c54 <_vfiprintf_r>
 800875e:	b003      	add	sp, #12
 8008760:	f85d eb04 	ldr.w	lr, [sp], #4
 8008764:	b004      	add	sp, #16
 8008766:	4770      	bx	lr
 8008768:	20000020 	.word	0x20000020

0800876c <__sread>:
 800876c:	b510      	push	{r4, lr}
 800876e:	460c      	mov	r4, r1
 8008770:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008774:	f000 f8c6 	bl	8008904 <_read_r>
 8008778:	2800      	cmp	r0, #0
 800877a:	bfab      	itete	ge
 800877c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800877e:	89a3      	ldrhlt	r3, [r4, #12]
 8008780:	181b      	addge	r3, r3, r0
 8008782:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008786:	bfac      	ite	ge
 8008788:	6563      	strge	r3, [r4, #84]	@ 0x54
 800878a:	81a3      	strhlt	r3, [r4, #12]
 800878c:	bd10      	pop	{r4, pc}

0800878e <__swrite>:
 800878e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008792:	461f      	mov	r7, r3
 8008794:	898b      	ldrh	r3, [r1, #12]
 8008796:	05db      	lsls	r3, r3, #23
 8008798:	4605      	mov	r5, r0
 800879a:	460c      	mov	r4, r1
 800879c:	4616      	mov	r6, r2
 800879e:	d505      	bpl.n	80087ac <__swrite+0x1e>
 80087a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087a4:	2302      	movs	r3, #2
 80087a6:	2200      	movs	r2, #0
 80087a8:	f000 f89a 	bl	80088e0 <_lseek_r>
 80087ac:	89a3      	ldrh	r3, [r4, #12]
 80087ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087b2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80087b6:	81a3      	strh	r3, [r4, #12]
 80087b8:	4632      	mov	r2, r6
 80087ba:	463b      	mov	r3, r7
 80087bc:	4628      	mov	r0, r5
 80087be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087c2:	f000 b8b1 	b.w	8008928 <_write_r>

080087c6 <__sseek>:
 80087c6:	b510      	push	{r4, lr}
 80087c8:	460c      	mov	r4, r1
 80087ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087ce:	f000 f887 	bl	80088e0 <_lseek_r>
 80087d2:	1c43      	adds	r3, r0, #1
 80087d4:	89a3      	ldrh	r3, [r4, #12]
 80087d6:	bf15      	itete	ne
 80087d8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80087da:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80087de:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80087e2:	81a3      	strheq	r3, [r4, #12]
 80087e4:	bf18      	it	ne
 80087e6:	81a3      	strhne	r3, [r4, #12]
 80087e8:	bd10      	pop	{r4, pc}

080087ea <__sclose>:
 80087ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087ee:	f000 b809 	b.w	8008804 <_close_r>

080087f2 <memset>:
 80087f2:	4402      	add	r2, r0
 80087f4:	4603      	mov	r3, r0
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d100      	bne.n	80087fc <memset+0xa>
 80087fa:	4770      	bx	lr
 80087fc:	f803 1b01 	strb.w	r1, [r3], #1
 8008800:	e7f9      	b.n	80087f6 <memset+0x4>
	...

08008804 <_close_r>:
 8008804:	b538      	push	{r3, r4, r5, lr}
 8008806:	4d06      	ldr	r5, [pc, #24]	@ (8008820 <_close_r+0x1c>)
 8008808:	2300      	movs	r3, #0
 800880a:	4604      	mov	r4, r0
 800880c:	4608      	mov	r0, r1
 800880e:	602b      	str	r3, [r5, #0]
 8008810:	f7f8 fec6 	bl	80015a0 <_close>
 8008814:	1c43      	adds	r3, r0, #1
 8008816:	d102      	bne.n	800881e <_close_r+0x1a>
 8008818:	682b      	ldr	r3, [r5, #0]
 800881a:	b103      	cbz	r3, 800881e <_close_r+0x1a>
 800881c:	6023      	str	r3, [r4, #0]
 800881e:	bd38      	pop	{r3, r4, r5, pc}
 8008820:	20004bc0 	.word	0x20004bc0

08008824 <_reclaim_reent>:
 8008824:	4b2d      	ldr	r3, [pc, #180]	@ (80088dc <_reclaim_reent+0xb8>)
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4283      	cmp	r3, r0
 800882a:	b570      	push	{r4, r5, r6, lr}
 800882c:	4604      	mov	r4, r0
 800882e:	d053      	beq.n	80088d8 <_reclaim_reent+0xb4>
 8008830:	69c3      	ldr	r3, [r0, #28]
 8008832:	b31b      	cbz	r3, 800887c <_reclaim_reent+0x58>
 8008834:	68db      	ldr	r3, [r3, #12]
 8008836:	b163      	cbz	r3, 8008852 <_reclaim_reent+0x2e>
 8008838:	2500      	movs	r5, #0
 800883a:	69e3      	ldr	r3, [r4, #28]
 800883c:	68db      	ldr	r3, [r3, #12]
 800883e:	5959      	ldr	r1, [r3, r5]
 8008840:	b9b1      	cbnz	r1, 8008870 <_reclaim_reent+0x4c>
 8008842:	3504      	adds	r5, #4
 8008844:	2d80      	cmp	r5, #128	@ 0x80
 8008846:	d1f8      	bne.n	800883a <_reclaim_reent+0x16>
 8008848:	69e3      	ldr	r3, [r4, #28]
 800884a:	4620      	mov	r0, r4
 800884c:	68d9      	ldr	r1, [r3, #12]
 800884e:	f000 f8d7 	bl	8008a00 <_free_r>
 8008852:	69e3      	ldr	r3, [r4, #28]
 8008854:	6819      	ldr	r1, [r3, #0]
 8008856:	b111      	cbz	r1, 800885e <_reclaim_reent+0x3a>
 8008858:	4620      	mov	r0, r4
 800885a:	f000 f8d1 	bl	8008a00 <_free_r>
 800885e:	69e3      	ldr	r3, [r4, #28]
 8008860:	689d      	ldr	r5, [r3, #8]
 8008862:	b15d      	cbz	r5, 800887c <_reclaim_reent+0x58>
 8008864:	4629      	mov	r1, r5
 8008866:	4620      	mov	r0, r4
 8008868:	682d      	ldr	r5, [r5, #0]
 800886a:	f000 f8c9 	bl	8008a00 <_free_r>
 800886e:	e7f8      	b.n	8008862 <_reclaim_reent+0x3e>
 8008870:	680e      	ldr	r6, [r1, #0]
 8008872:	4620      	mov	r0, r4
 8008874:	f000 f8c4 	bl	8008a00 <_free_r>
 8008878:	4631      	mov	r1, r6
 800887a:	e7e1      	b.n	8008840 <_reclaim_reent+0x1c>
 800887c:	6961      	ldr	r1, [r4, #20]
 800887e:	b111      	cbz	r1, 8008886 <_reclaim_reent+0x62>
 8008880:	4620      	mov	r0, r4
 8008882:	f000 f8bd 	bl	8008a00 <_free_r>
 8008886:	69e1      	ldr	r1, [r4, #28]
 8008888:	b111      	cbz	r1, 8008890 <_reclaim_reent+0x6c>
 800888a:	4620      	mov	r0, r4
 800888c:	f000 f8b8 	bl	8008a00 <_free_r>
 8008890:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008892:	b111      	cbz	r1, 800889a <_reclaim_reent+0x76>
 8008894:	4620      	mov	r0, r4
 8008896:	f000 f8b3 	bl	8008a00 <_free_r>
 800889a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800889c:	b111      	cbz	r1, 80088a4 <_reclaim_reent+0x80>
 800889e:	4620      	mov	r0, r4
 80088a0:	f000 f8ae 	bl	8008a00 <_free_r>
 80088a4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80088a6:	b111      	cbz	r1, 80088ae <_reclaim_reent+0x8a>
 80088a8:	4620      	mov	r0, r4
 80088aa:	f000 f8a9 	bl	8008a00 <_free_r>
 80088ae:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80088b0:	b111      	cbz	r1, 80088b8 <_reclaim_reent+0x94>
 80088b2:	4620      	mov	r0, r4
 80088b4:	f000 f8a4 	bl	8008a00 <_free_r>
 80088b8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80088ba:	b111      	cbz	r1, 80088c2 <_reclaim_reent+0x9e>
 80088bc:	4620      	mov	r0, r4
 80088be:	f000 f89f 	bl	8008a00 <_free_r>
 80088c2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80088c4:	b111      	cbz	r1, 80088cc <_reclaim_reent+0xa8>
 80088c6:	4620      	mov	r0, r4
 80088c8:	f000 f89a 	bl	8008a00 <_free_r>
 80088cc:	6a23      	ldr	r3, [r4, #32]
 80088ce:	b11b      	cbz	r3, 80088d8 <_reclaim_reent+0xb4>
 80088d0:	4620      	mov	r0, r4
 80088d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80088d6:	4718      	bx	r3
 80088d8:	bd70      	pop	{r4, r5, r6, pc}
 80088da:	bf00      	nop
 80088dc:	20000020 	.word	0x20000020

080088e0 <_lseek_r>:
 80088e0:	b538      	push	{r3, r4, r5, lr}
 80088e2:	4d07      	ldr	r5, [pc, #28]	@ (8008900 <_lseek_r+0x20>)
 80088e4:	4604      	mov	r4, r0
 80088e6:	4608      	mov	r0, r1
 80088e8:	4611      	mov	r1, r2
 80088ea:	2200      	movs	r2, #0
 80088ec:	602a      	str	r2, [r5, #0]
 80088ee:	461a      	mov	r2, r3
 80088f0:	f7f8 fe7d 	bl	80015ee <_lseek>
 80088f4:	1c43      	adds	r3, r0, #1
 80088f6:	d102      	bne.n	80088fe <_lseek_r+0x1e>
 80088f8:	682b      	ldr	r3, [r5, #0]
 80088fa:	b103      	cbz	r3, 80088fe <_lseek_r+0x1e>
 80088fc:	6023      	str	r3, [r4, #0]
 80088fe:	bd38      	pop	{r3, r4, r5, pc}
 8008900:	20004bc0 	.word	0x20004bc0

08008904 <_read_r>:
 8008904:	b538      	push	{r3, r4, r5, lr}
 8008906:	4d07      	ldr	r5, [pc, #28]	@ (8008924 <_read_r+0x20>)
 8008908:	4604      	mov	r4, r0
 800890a:	4608      	mov	r0, r1
 800890c:	4611      	mov	r1, r2
 800890e:	2200      	movs	r2, #0
 8008910:	602a      	str	r2, [r5, #0]
 8008912:	461a      	mov	r2, r3
 8008914:	f7f8 fe0b 	bl	800152e <_read>
 8008918:	1c43      	adds	r3, r0, #1
 800891a:	d102      	bne.n	8008922 <_read_r+0x1e>
 800891c:	682b      	ldr	r3, [r5, #0]
 800891e:	b103      	cbz	r3, 8008922 <_read_r+0x1e>
 8008920:	6023      	str	r3, [r4, #0]
 8008922:	bd38      	pop	{r3, r4, r5, pc}
 8008924:	20004bc0 	.word	0x20004bc0

08008928 <_write_r>:
 8008928:	b538      	push	{r3, r4, r5, lr}
 800892a:	4d07      	ldr	r5, [pc, #28]	@ (8008948 <_write_r+0x20>)
 800892c:	4604      	mov	r4, r0
 800892e:	4608      	mov	r0, r1
 8008930:	4611      	mov	r1, r2
 8008932:	2200      	movs	r2, #0
 8008934:	602a      	str	r2, [r5, #0]
 8008936:	461a      	mov	r2, r3
 8008938:	f7f8 fe16 	bl	8001568 <_write>
 800893c:	1c43      	adds	r3, r0, #1
 800893e:	d102      	bne.n	8008946 <_write_r+0x1e>
 8008940:	682b      	ldr	r3, [r5, #0]
 8008942:	b103      	cbz	r3, 8008946 <_write_r+0x1e>
 8008944:	6023      	str	r3, [r4, #0]
 8008946:	bd38      	pop	{r3, r4, r5, pc}
 8008948:	20004bc0 	.word	0x20004bc0

0800894c <__errno>:
 800894c:	4b01      	ldr	r3, [pc, #4]	@ (8008954 <__errno+0x8>)
 800894e:	6818      	ldr	r0, [r3, #0]
 8008950:	4770      	bx	lr
 8008952:	bf00      	nop
 8008954:	20000020 	.word	0x20000020

08008958 <__libc_init_array>:
 8008958:	b570      	push	{r4, r5, r6, lr}
 800895a:	4d0d      	ldr	r5, [pc, #52]	@ (8008990 <__libc_init_array+0x38>)
 800895c:	4c0d      	ldr	r4, [pc, #52]	@ (8008994 <__libc_init_array+0x3c>)
 800895e:	1b64      	subs	r4, r4, r5
 8008960:	10a4      	asrs	r4, r4, #2
 8008962:	2600      	movs	r6, #0
 8008964:	42a6      	cmp	r6, r4
 8008966:	d109      	bne.n	800897c <__libc_init_array+0x24>
 8008968:	4d0b      	ldr	r5, [pc, #44]	@ (8008998 <__libc_init_array+0x40>)
 800896a:	4c0c      	ldr	r4, [pc, #48]	@ (800899c <__libc_init_array+0x44>)
 800896c:	f000 fe48 	bl	8009600 <_init>
 8008970:	1b64      	subs	r4, r4, r5
 8008972:	10a4      	asrs	r4, r4, #2
 8008974:	2600      	movs	r6, #0
 8008976:	42a6      	cmp	r6, r4
 8008978:	d105      	bne.n	8008986 <__libc_init_array+0x2e>
 800897a:	bd70      	pop	{r4, r5, r6, pc}
 800897c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008980:	4798      	blx	r3
 8008982:	3601      	adds	r6, #1
 8008984:	e7ee      	b.n	8008964 <__libc_init_array+0xc>
 8008986:	f855 3b04 	ldr.w	r3, [r5], #4
 800898a:	4798      	blx	r3
 800898c:	3601      	adds	r6, #1
 800898e:	e7f2      	b.n	8008976 <__libc_init_array+0x1e>
 8008990:	08009aac 	.word	0x08009aac
 8008994:	08009aac 	.word	0x08009aac
 8008998:	08009aac 	.word	0x08009aac
 800899c:	08009ab0 	.word	0x08009ab0

080089a0 <__retarget_lock_init_recursive>:
 80089a0:	4770      	bx	lr

080089a2 <__retarget_lock_acquire_recursive>:
 80089a2:	4770      	bx	lr

080089a4 <__retarget_lock_release_recursive>:
 80089a4:	4770      	bx	lr

080089a6 <memcpy>:
 80089a6:	440a      	add	r2, r1
 80089a8:	4291      	cmp	r1, r2
 80089aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80089ae:	d100      	bne.n	80089b2 <memcpy+0xc>
 80089b0:	4770      	bx	lr
 80089b2:	b510      	push	{r4, lr}
 80089b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089bc:	4291      	cmp	r1, r2
 80089be:	d1f9      	bne.n	80089b4 <memcpy+0xe>
 80089c0:	bd10      	pop	{r4, pc}
	...

080089c4 <__assert_func>:
 80089c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80089c6:	4614      	mov	r4, r2
 80089c8:	461a      	mov	r2, r3
 80089ca:	4b09      	ldr	r3, [pc, #36]	@ (80089f0 <__assert_func+0x2c>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	4605      	mov	r5, r0
 80089d0:	68d8      	ldr	r0, [r3, #12]
 80089d2:	b14c      	cbz	r4, 80089e8 <__assert_func+0x24>
 80089d4:	4b07      	ldr	r3, [pc, #28]	@ (80089f4 <__assert_func+0x30>)
 80089d6:	9100      	str	r1, [sp, #0]
 80089d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80089dc:	4906      	ldr	r1, [pc, #24]	@ (80089f8 <__assert_func+0x34>)
 80089de:	462b      	mov	r3, r5
 80089e0:	f000 fc88 	bl	80092f4 <fiprintf>
 80089e4:	f000 fd3c 	bl	8009460 <abort>
 80089e8:	4b04      	ldr	r3, [pc, #16]	@ (80089fc <__assert_func+0x38>)
 80089ea:	461c      	mov	r4, r3
 80089ec:	e7f3      	b.n	80089d6 <__assert_func+0x12>
 80089ee:	bf00      	nop
 80089f0:	20000020 	.word	0x20000020
 80089f4:	08009a33 	.word	0x08009a33
 80089f8:	08009a40 	.word	0x08009a40
 80089fc:	08009a6e 	.word	0x08009a6e

08008a00 <_free_r>:
 8008a00:	b538      	push	{r3, r4, r5, lr}
 8008a02:	4605      	mov	r5, r0
 8008a04:	2900      	cmp	r1, #0
 8008a06:	d041      	beq.n	8008a8c <_free_r+0x8c>
 8008a08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a0c:	1f0c      	subs	r4, r1, #4
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	bfb8      	it	lt
 8008a12:	18e4      	addlt	r4, r4, r3
 8008a14:	f000 f8e8 	bl	8008be8 <__malloc_lock>
 8008a18:	4a1d      	ldr	r2, [pc, #116]	@ (8008a90 <_free_r+0x90>)
 8008a1a:	6813      	ldr	r3, [r2, #0]
 8008a1c:	b933      	cbnz	r3, 8008a2c <_free_r+0x2c>
 8008a1e:	6063      	str	r3, [r4, #4]
 8008a20:	6014      	str	r4, [r2, #0]
 8008a22:	4628      	mov	r0, r5
 8008a24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a28:	f000 b8e4 	b.w	8008bf4 <__malloc_unlock>
 8008a2c:	42a3      	cmp	r3, r4
 8008a2e:	d908      	bls.n	8008a42 <_free_r+0x42>
 8008a30:	6820      	ldr	r0, [r4, #0]
 8008a32:	1821      	adds	r1, r4, r0
 8008a34:	428b      	cmp	r3, r1
 8008a36:	bf01      	itttt	eq
 8008a38:	6819      	ldreq	r1, [r3, #0]
 8008a3a:	685b      	ldreq	r3, [r3, #4]
 8008a3c:	1809      	addeq	r1, r1, r0
 8008a3e:	6021      	streq	r1, [r4, #0]
 8008a40:	e7ed      	b.n	8008a1e <_free_r+0x1e>
 8008a42:	461a      	mov	r2, r3
 8008a44:	685b      	ldr	r3, [r3, #4]
 8008a46:	b10b      	cbz	r3, 8008a4c <_free_r+0x4c>
 8008a48:	42a3      	cmp	r3, r4
 8008a4a:	d9fa      	bls.n	8008a42 <_free_r+0x42>
 8008a4c:	6811      	ldr	r1, [r2, #0]
 8008a4e:	1850      	adds	r0, r2, r1
 8008a50:	42a0      	cmp	r0, r4
 8008a52:	d10b      	bne.n	8008a6c <_free_r+0x6c>
 8008a54:	6820      	ldr	r0, [r4, #0]
 8008a56:	4401      	add	r1, r0
 8008a58:	1850      	adds	r0, r2, r1
 8008a5a:	4283      	cmp	r3, r0
 8008a5c:	6011      	str	r1, [r2, #0]
 8008a5e:	d1e0      	bne.n	8008a22 <_free_r+0x22>
 8008a60:	6818      	ldr	r0, [r3, #0]
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	6053      	str	r3, [r2, #4]
 8008a66:	4408      	add	r0, r1
 8008a68:	6010      	str	r0, [r2, #0]
 8008a6a:	e7da      	b.n	8008a22 <_free_r+0x22>
 8008a6c:	d902      	bls.n	8008a74 <_free_r+0x74>
 8008a6e:	230c      	movs	r3, #12
 8008a70:	602b      	str	r3, [r5, #0]
 8008a72:	e7d6      	b.n	8008a22 <_free_r+0x22>
 8008a74:	6820      	ldr	r0, [r4, #0]
 8008a76:	1821      	adds	r1, r4, r0
 8008a78:	428b      	cmp	r3, r1
 8008a7a:	bf04      	itt	eq
 8008a7c:	6819      	ldreq	r1, [r3, #0]
 8008a7e:	685b      	ldreq	r3, [r3, #4]
 8008a80:	6063      	str	r3, [r4, #4]
 8008a82:	bf04      	itt	eq
 8008a84:	1809      	addeq	r1, r1, r0
 8008a86:	6021      	streq	r1, [r4, #0]
 8008a88:	6054      	str	r4, [r2, #4]
 8008a8a:	e7ca      	b.n	8008a22 <_free_r+0x22>
 8008a8c:	bd38      	pop	{r3, r4, r5, pc}
 8008a8e:	bf00      	nop
 8008a90:	20004bcc 	.word	0x20004bcc

08008a94 <malloc>:
 8008a94:	4b02      	ldr	r3, [pc, #8]	@ (8008aa0 <malloc+0xc>)
 8008a96:	4601      	mov	r1, r0
 8008a98:	6818      	ldr	r0, [r3, #0]
 8008a9a:	f000 b825 	b.w	8008ae8 <_malloc_r>
 8008a9e:	bf00      	nop
 8008aa0:	20000020 	.word	0x20000020

08008aa4 <sbrk_aligned>:
 8008aa4:	b570      	push	{r4, r5, r6, lr}
 8008aa6:	4e0f      	ldr	r6, [pc, #60]	@ (8008ae4 <sbrk_aligned+0x40>)
 8008aa8:	460c      	mov	r4, r1
 8008aaa:	6831      	ldr	r1, [r6, #0]
 8008aac:	4605      	mov	r5, r0
 8008aae:	b911      	cbnz	r1, 8008ab6 <sbrk_aligned+0x12>
 8008ab0:	f000 fcc6 	bl	8009440 <_sbrk_r>
 8008ab4:	6030      	str	r0, [r6, #0]
 8008ab6:	4621      	mov	r1, r4
 8008ab8:	4628      	mov	r0, r5
 8008aba:	f000 fcc1 	bl	8009440 <_sbrk_r>
 8008abe:	1c43      	adds	r3, r0, #1
 8008ac0:	d103      	bne.n	8008aca <sbrk_aligned+0x26>
 8008ac2:	f04f 34ff 	mov.w	r4, #4294967295
 8008ac6:	4620      	mov	r0, r4
 8008ac8:	bd70      	pop	{r4, r5, r6, pc}
 8008aca:	1cc4      	adds	r4, r0, #3
 8008acc:	f024 0403 	bic.w	r4, r4, #3
 8008ad0:	42a0      	cmp	r0, r4
 8008ad2:	d0f8      	beq.n	8008ac6 <sbrk_aligned+0x22>
 8008ad4:	1a21      	subs	r1, r4, r0
 8008ad6:	4628      	mov	r0, r5
 8008ad8:	f000 fcb2 	bl	8009440 <_sbrk_r>
 8008adc:	3001      	adds	r0, #1
 8008ade:	d1f2      	bne.n	8008ac6 <sbrk_aligned+0x22>
 8008ae0:	e7ef      	b.n	8008ac2 <sbrk_aligned+0x1e>
 8008ae2:	bf00      	nop
 8008ae4:	20004bc8 	.word	0x20004bc8

08008ae8 <_malloc_r>:
 8008ae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008aec:	1ccd      	adds	r5, r1, #3
 8008aee:	f025 0503 	bic.w	r5, r5, #3
 8008af2:	3508      	adds	r5, #8
 8008af4:	2d0c      	cmp	r5, #12
 8008af6:	bf38      	it	cc
 8008af8:	250c      	movcc	r5, #12
 8008afa:	2d00      	cmp	r5, #0
 8008afc:	4606      	mov	r6, r0
 8008afe:	db01      	blt.n	8008b04 <_malloc_r+0x1c>
 8008b00:	42a9      	cmp	r1, r5
 8008b02:	d904      	bls.n	8008b0e <_malloc_r+0x26>
 8008b04:	230c      	movs	r3, #12
 8008b06:	6033      	str	r3, [r6, #0]
 8008b08:	2000      	movs	r0, #0
 8008b0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008be4 <_malloc_r+0xfc>
 8008b12:	f000 f869 	bl	8008be8 <__malloc_lock>
 8008b16:	f8d8 3000 	ldr.w	r3, [r8]
 8008b1a:	461c      	mov	r4, r3
 8008b1c:	bb44      	cbnz	r4, 8008b70 <_malloc_r+0x88>
 8008b1e:	4629      	mov	r1, r5
 8008b20:	4630      	mov	r0, r6
 8008b22:	f7ff ffbf 	bl	8008aa4 <sbrk_aligned>
 8008b26:	1c43      	adds	r3, r0, #1
 8008b28:	4604      	mov	r4, r0
 8008b2a:	d158      	bne.n	8008bde <_malloc_r+0xf6>
 8008b2c:	f8d8 4000 	ldr.w	r4, [r8]
 8008b30:	4627      	mov	r7, r4
 8008b32:	2f00      	cmp	r7, #0
 8008b34:	d143      	bne.n	8008bbe <_malloc_r+0xd6>
 8008b36:	2c00      	cmp	r4, #0
 8008b38:	d04b      	beq.n	8008bd2 <_malloc_r+0xea>
 8008b3a:	6823      	ldr	r3, [r4, #0]
 8008b3c:	4639      	mov	r1, r7
 8008b3e:	4630      	mov	r0, r6
 8008b40:	eb04 0903 	add.w	r9, r4, r3
 8008b44:	f000 fc7c 	bl	8009440 <_sbrk_r>
 8008b48:	4581      	cmp	r9, r0
 8008b4a:	d142      	bne.n	8008bd2 <_malloc_r+0xea>
 8008b4c:	6821      	ldr	r1, [r4, #0]
 8008b4e:	1a6d      	subs	r5, r5, r1
 8008b50:	4629      	mov	r1, r5
 8008b52:	4630      	mov	r0, r6
 8008b54:	f7ff ffa6 	bl	8008aa4 <sbrk_aligned>
 8008b58:	3001      	adds	r0, #1
 8008b5a:	d03a      	beq.n	8008bd2 <_malloc_r+0xea>
 8008b5c:	6823      	ldr	r3, [r4, #0]
 8008b5e:	442b      	add	r3, r5
 8008b60:	6023      	str	r3, [r4, #0]
 8008b62:	f8d8 3000 	ldr.w	r3, [r8]
 8008b66:	685a      	ldr	r2, [r3, #4]
 8008b68:	bb62      	cbnz	r2, 8008bc4 <_malloc_r+0xdc>
 8008b6a:	f8c8 7000 	str.w	r7, [r8]
 8008b6e:	e00f      	b.n	8008b90 <_malloc_r+0xa8>
 8008b70:	6822      	ldr	r2, [r4, #0]
 8008b72:	1b52      	subs	r2, r2, r5
 8008b74:	d420      	bmi.n	8008bb8 <_malloc_r+0xd0>
 8008b76:	2a0b      	cmp	r2, #11
 8008b78:	d917      	bls.n	8008baa <_malloc_r+0xc2>
 8008b7a:	1961      	adds	r1, r4, r5
 8008b7c:	42a3      	cmp	r3, r4
 8008b7e:	6025      	str	r5, [r4, #0]
 8008b80:	bf18      	it	ne
 8008b82:	6059      	strne	r1, [r3, #4]
 8008b84:	6863      	ldr	r3, [r4, #4]
 8008b86:	bf08      	it	eq
 8008b88:	f8c8 1000 	streq.w	r1, [r8]
 8008b8c:	5162      	str	r2, [r4, r5]
 8008b8e:	604b      	str	r3, [r1, #4]
 8008b90:	4630      	mov	r0, r6
 8008b92:	f000 f82f 	bl	8008bf4 <__malloc_unlock>
 8008b96:	f104 000b 	add.w	r0, r4, #11
 8008b9a:	1d23      	adds	r3, r4, #4
 8008b9c:	f020 0007 	bic.w	r0, r0, #7
 8008ba0:	1ac2      	subs	r2, r0, r3
 8008ba2:	bf1c      	itt	ne
 8008ba4:	1a1b      	subne	r3, r3, r0
 8008ba6:	50a3      	strne	r3, [r4, r2]
 8008ba8:	e7af      	b.n	8008b0a <_malloc_r+0x22>
 8008baa:	6862      	ldr	r2, [r4, #4]
 8008bac:	42a3      	cmp	r3, r4
 8008bae:	bf0c      	ite	eq
 8008bb0:	f8c8 2000 	streq.w	r2, [r8]
 8008bb4:	605a      	strne	r2, [r3, #4]
 8008bb6:	e7eb      	b.n	8008b90 <_malloc_r+0xa8>
 8008bb8:	4623      	mov	r3, r4
 8008bba:	6864      	ldr	r4, [r4, #4]
 8008bbc:	e7ae      	b.n	8008b1c <_malloc_r+0x34>
 8008bbe:	463c      	mov	r4, r7
 8008bc0:	687f      	ldr	r7, [r7, #4]
 8008bc2:	e7b6      	b.n	8008b32 <_malloc_r+0x4a>
 8008bc4:	461a      	mov	r2, r3
 8008bc6:	685b      	ldr	r3, [r3, #4]
 8008bc8:	42a3      	cmp	r3, r4
 8008bca:	d1fb      	bne.n	8008bc4 <_malloc_r+0xdc>
 8008bcc:	2300      	movs	r3, #0
 8008bce:	6053      	str	r3, [r2, #4]
 8008bd0:	e7de      	b.n	8008b90 <_malloc_r+0xa8>
 8008bd2:	230c      	movs	r3, #12
 8008bd4:	6033      	str	r3, [r6, #0]
 8008bd6:	4630      	mov	r0, r6
 8008bd8:	f000 f80c 	bl	8008bf4 <__malloc_unlock>
 8008bdc:	e794      	b.n	8008b08 <_malloc_r+0x20>
 8008bde:	6005      	str	r5, [r0, #0]
 8008be0:	e7d6      	b.n	8008b90 <_malloc_r+0xa8>
 8008be2:	bf00      	nop
 8008be4:	20004bcc 	.word	0x20004bcc

08008be8 <__malloc_lock>:
 8008be8:	4801      	ldr	r0, [pc, #4]	@ (8008bf0 <__malloc_lock+0x8>)
 8008bea:	f7ff beda 	b.w	80089a2 <__retarget_lock_acquire_recursive>
 8008bee:	bf00      	nop
 8008bf0:	20004bc4 	.word	0x20004bc4

08008bf4 <__malloc_unlock>:
 8008bf4:	4801      	ldr	r0, [pc, #4]	@ (8008bfc <__malloc_unlock+0x8>)
 8008bf6:	f7ff bed5 	b.w	80089a4 <__retarget_lock_release_recursive>
 8008bfa:	bf00      	nop
 8008bfc:	20004bc4 	.word	0x20004bc4

08008c00 <__sfputc_r>:
 8008c00:	6893      	ldr	r3, [r2, #8]
 8008c02:	3b01      	subs	r3, #1
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	b410      	push	{r4}
 8008c08:	6093      	str	r3, [r2, #8]
 8008c0a:	da08      	bge.n	8008c1e <__sfputc_r+0x1e>
 8008c0c:	6994      	ldr	r4, [r2, #24]
 8008c0e:	42a3      	cmp	r3, r4
 8008c10:	db01      	blt.n	8008c16 <__sfputc_r+0x16>
 8008c12:	290a      	cmp	r1, #10
 8008c14:	d103      	bne.n	8008c1e <__sfputc_r+0x1e>
 8008c16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c1a:	f000 bb7d 	b.w	8009318 <__swbuf_r>
 8008c1e:	6813      	ldr	r3, [r2, #0]
 8008c20:	1c58      	adds	r0, r3, #1
 8008c22:	6010      	str	r0, [r2, #0]
 8008c24:	7019      	strb	r1, [r3, #0]
 8008c26:	4608      	mov	r0, r1
 8008c28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c2c:	4770      	bx	lr

08008c2e <__sfputs_r>:
 8008c2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c30:	4606      	mov	r6, r0
 8008c32:	460f      	mov	r7, r1
 8008c34:	4614      	mov	r4, r2
 8008c36:	18d5      	adds	r5, r2, r3
 8008c38:	42ac      	cmp	r4, r5
 8008c3a:	d101      	bne.n	8008c40 <__sfputs_r+0x12>
 8008c3c:	2000      	movs	r0, #0
 8008c3e:	e007      	b.n	8008c50 <__sfputs_r+0x22>
 8008c40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c44:	463a      	mov	r2, r7
 8008c46:	4630      	mov	r0, r6
 8008c48:	f7ff ffda 	bl	8008c00 <__sfputc_r>
 8008c4c:	1c43      	adds	r3, r0, #1
 8008c4e:	d1f3      	bne.n	8008c38 <__sfputs_r+0xa>
 8008c50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008c54 <_vfiprintf_r>:
 8008c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c58:	460d      	mov	r5, r1
 8008c5a:	b09d      	sub	sp, #116	@ 0x74
 8008c5c:	4614      	mov	r4, r2
 8008c5e:	4698      	mov	r8, r3
 8008c60:	4606      	mov	r6, r0
 8008c62:	b118      	cbz	r0, 8008c6c <_vfiprintf_r+0x18>
 8008c64:	6a03      	ldr	r3, [r0, #32]
 8008c66:	b90b      	cbnz	r3, 8008c6c <_vfiprintf_r+0x18>
 8008c68:	f7ff fd38 	bl	80086dc <__sinit>
 8008c6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c6e:	07d9      	lsls	r1, r3, #31
 8008c70:	d405      	bmi.n	8008c7e <_vfiprintf_r+0x2a>
 8008c72:	89ab      	ldrh	r3, [r5, #12]
 8008c74:	059a      	lsls	r2, r3, #22
 8008c76:	d402      	bmi.n	8008c7e <_vfiprintf_r+0x2a>
 8008c78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c7a:	f7ff fe92 	bl	80089a2 <__retarget_lock_acquire_recursive>
 8008c7e:	89ab      	ldrh	r3, [r5, #12]
 8008c80:	071b      	lsls	r3, r3, #28
 8008c82:	d501      	bpl.n	8008c88 <_vfiprintf_r+0x34>
 8008c84:	692b      	ldr	r3, [r5, #16]
 8008c86:	b99b      	cbnz	r3, 8008cb0 <_vfiprintf_r+0x5c>
 8008c88:	4629      	mov	r1, r5
 8008c8a:	4630      	mov	r0, r6
 8008c8c:	f000 fb82 	bl	8009394 <__swsetup_r>
 8008c90:	b170      	cbz	r0, 8008cb0 <_vfiprintf_r+0x5c>
 8008c92:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c94:	07dc      	lsls	r4, r3, #31
 8008c96:	d504      	bpl.n	8008ca2 <_vfiprintf_r+0x4e>
 8008c98:	f04f 30ff 	mov.w	r0, #4294967295
 8008c9c:	b01d      	add	sp, #116	@ 0x74
 8008c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ca2:	89ab      	ldrh	r3, [r5, #12]
 8008ca4:	0598      	lsls	r0, r3, #22
 8008ca6:	d4f7      	bmi.n	8008c98 <_vfiprintf_r+0x44>
 8008ca8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008caa:	f7ff fe7b 	bl	80089a4 <__retarget_lock_release_recursive>
 8008cae:	e7f3      	b.n	8008c98 <_vfiprintf_r+0x44>
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cb4:	2320      	movs	r3, #32
 8008cb6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008cba:	f8cd 800c 	str.w	r8, [sp, #12]
 8008cbe:	2330      	movs	r3, #48	@ 0x30
 8008cc0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008e70 <_vfiprintf_r+0x21c>
 8008cc4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008cc8:	f04f 0901 	mov.w	r9, #1
 8008ccc:	4623      	mov	r3, r4
 8008cce:	469a      	mov	sl, r3
 8008cd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cd4:	b10a      	cbz	r2, 8008cda <_vfiprintf_r+0x86>
 8008cd6:	2a25      	cmp	r2, #37	@ 0x25
 8008cd8:	d1f9      	bne.n	8008cce <_vfiprintf_r+0x7a>
 8008cda:	ebba 0b04 	subs.w	fp, sl, r4
 8008cde:	d00b      	beq.n	8008cf8 <_vfiprintf_r+0xa4>
 8008ce0:	465b      	mov	r3, fp
 8008ce2:	4622      	mov	r2, r4
 8008ce4:	4629      	mov	r1, r5
 8008ce6:	4630      	mov	r0, r6
 8008ce8:	f7ff ffa1 	bl	8008c2e <__sfputs_r>
 8008cec:	3001      	adds	r0, #1
 8008cee:	f000 80a7 	beq.w	8008e40 <_vfiprintf_r+0x1ec>
 8008cf2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cf4:	445a      	add	r2, fp
 8008cf6:	9209      	str	r2, [sp, #36]	@ 0x24
 8008cf8:	f89a 3000 	ldrb.w	r3, [sl]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	f000 809f 	beq.w	8008e40 <_vfiprintf_r+0x1ec>
 8008d02:	2300      	movs	r3, #0
 8008d04:	f04f 32ff 	mov.w	r2, #4294967295
 8008d08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d0c:	f10a 0a01 	add.w	sl, sl, #1
 8008d10:	9304      	str	r3, [sp, #16]
 8008d12:	9307      	str	r3, [sp, #28]
 8008d14:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d18:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d1a:	4654      	mov	r4, sl
 8008d1c:	2205      	movs	r2, #5
 8008d1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d22:	4853      	ldr	r0, [pc, #332]	@ (8008e70 <_vfiprintf_r+0x21c>)
 8008d24:	f7f7 fa54 	bl	80001d0 <memchr>
 8008d28:	9a04      	ldr	r2, [sp, #16]
 8008d2a:	b9d8      	cbnz	r0, 8008d64 <_vfiprintf_r+0x110>
 8008d2c:	06d1      	lsls	r1, r2, #27
 8008d2e:	bf44      	itt	mi
 8008d30:	2320      	movmi	r3, #32
 8008d32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d36:	0713      	lsls	r3, r2, #28
 8008d38:	bf44      	itt	mi
 8008d3a:	232b      	movmi	r3, #43	@ 0x2b
 8008d3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d40:	f89a 3000 	ldrb.w	r3, [sl]
 8008d44:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d46:	d015      	beq.n	8008d74 <_vfiprintf_r+0x120>
 8008d48:	9a07      	ldr	r2, [sp, #28]
 8008d4a:	4654      	mov	r4, sl
 8008d4c:	2000      	movs	r0, #0
 8008d4e:	f04f 0c0a 	mov.w	ip, #10
 8008d52:	4621      	mov	r1, r4
 8008d54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d58:	3b30      	subs	r3, #48	@ 0x30
 8008d5a:	2b09      	cmp	r3, #9
 8008d5c:	d94b      	bls.n	8008df6 <_vfiprintf_r+0x1a2>
 8008d5e:	b1b0      	cbz	r0, 8008d8e <_vfiprintf_r+0x13a>
 8008d60:	9207      	str	r2, [sp, #28]
 8008d62:	e014      	b.n	8008d8e <_vfiprintf_r+0x13a>
 8008d64:	eba0 0308 	sub.w	r3, r0, r8
 8008d68:	fa09 f303 	lsl.w	r3, r9, r3
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	9304      	str	r3, [sp, #16]
 8008d70:	46a2      	mov	sl, r4
 8008d72:	e7d2      	b.n	8008d1a <_vfiprintf_r+0xc6>
 8008d74:	9b03      	ldr	r3, [sp, #12]
 8008d76:	1d19      	adds	r1, r3, #4
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	9103      	str	r1, [sp, #12]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	bfbb      	ittet	lt
 8008d80:	425b      	neglt	r3, r3
 8008d82:	f042 0202 	orrlt.w	r2, r2, #2
 8008d86:	9307      	strge	r3, [sp, #28]
 8008d88:	9307      	strlt	r3, [sp, #28]
 8008d8a:	bfb8      	it	lt
 8008d8c:	9204      	strlt	r2, [sp, #16]
 8008d8e:	7823      	ldrb	r3, [r4, #0]
 8008d90:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d92:	d10a      	bne.n	8008daa <_vfiprintf_r+0x156>
 8008d94:	7863      	ldrb	r3, [r4, #1]
 8008d96:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d98:	d132      	bne.n	8008e00 <_vfiprintf_r+0x1ac>
 8008d9a:	9b03      	ldr	r3, [sp, #12]
 8008d9c:	1d1a      	adds	r2, r3, #4
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	9203      	str	r2, [sp, #12]
 8008da2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008da6:	3402      	adds	r4, #2
 8008da8:	9305      	str	r3, [sp, #20]
 8008daa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008e80 <_vfiprintf_r+0x22c>
 8008dae:	7821      	ldrb	r1, [r4, #0]
 8008db0:	2203      	movs	r2, #3
 8008db2:	4650      	mov	r0, sl
 8008db4:	f7f7 fa0c 	bl	80001d0 <memchr>
 8008db8:	b138      	cbz	r0, 8008dca <_vfiprintf_r+0x176>
 8008dba:	9b04      	ldr	r3, [sp, #16]
 8008dbc:	eba0 000a 	sub.w	r0, r0, sl
 8008dc0:	2240      	movs	r2, #64	@ 0x40
 8008dc2:	4082      	lsls	r2, r0
 8008dc4:	4313      	orrs	r3, r2
 8008dc6:	3401      	adds	r4, #1
 8008dc8:	9304      	str	r3, [sp, #16]
 8008dca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dce:	4829      	ldr	r0, [pc, #164]	@ (8008e74 <_vfiprintf_r+0x220>)
 8008dd0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008dd4:	2206      	movs	r2, #6
 8008dd6:	f7f7 f9fb 	bl	80001d0 <memchr>
 8008dda:	2800      	cmp	r0, #0
 8008ddc:	d03f      	beq.n	8008e5e <_vfiprintf_r+0x20a>
 8008dde:	4b26      	ldr	r3, [pc, #152]	@ (8008e78 <_vfiprintf_r+0x224>)
 8008de0:	bb1b      	cbnz	r3, 8008e2a <_vfiprintf_r+0x1d6>
 8008de2:	9b03      	ldr	r3, [sp, #12]
 8008de4:	3307      	adds	r3, #7
 8008de6:	f023 0307 	bic.w	r3, r3, #7
 8008dea:	3308      	adds	r3, #8
 8008dec:	9303      	str	r3, [sp, #12]
 8008dee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008df0:	443b      	add	r3, r7
 8008df2:	9309      	str	r3, [sp, #36]	@ 0x24
 8008df4:	e76a      	b.n	8008ccc <_vfiprintf_r+0x78>
 8008df6:	fb0c 3202 	mla	r2, ip, r2, r3
 8008dfa:	460c      	mov	r4, r1
 8008dfc:	2001      	movs	r0, #1
 8008dfe:	e7a8      	b.n	8008d52 <_vfiprintf_r+0xfe>
 8008e00:	2300      	movs	r3, #0
 8008e02:	3401      	adds	r4, #1
 8008e04:	9305      	str	r3, [sp, #20]
 8008e06:	4619      	mov	r1, r3
 8008e08:	f04f 0c0a 	mov.w	ip, #10
 8008e0c:	4620      	mov	r0, r4
 8008e0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e12:	3a30      	subs	r2, #48	@ 0x30
 8008e14:	2a09      	cmp	r2, #9
 8008e16:	d903      	bls.n	8008e20 <_vfiprintf_r+0x1cc>
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d0c6      	beq.n	8008daa <_vfiprintf_r+0x156>
 8008e1c:	9105      	str	r1, [sp, #20]
 8008e1e:	e7c4      	b.n	8008daa <_vfiprintf_r+0x156>
 8008e20:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e24:	4604      	mov	r4, r0
 8008e26:	2301      	movs	r3, #1
 8008e28:	e7f0      	b.n	8008e0c <_vfiprintf_r+0x1b8>
 8008e2a:	ab03      	add	r3, sp, #12
 8008e2c:	9300      	str	r3, [sp, #0]
 8008e2e:	462a      	mov	r2, r5
 8008e30:	4b12      	ldr	r3, [pc, #72]	@ (8008e7c <_vfiprintf_r+0x228>)
 8008e32:	a904      	add	r1, sp, #16
 8008e34:	4630      	mov	r0, r6
 8008e36:	f3af 8000 	nop.w
 8008e3a:	4607      	mov	r7, r0
 8008e3c:	1c78      	adds	r0, r7, #1
 8008e3e:	d1d6      	bne.n	8008dee <_vfiprintf_r+0x19a>
 8008e40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008e42:	07d9      	lsls	r1, r3, #31
 8008e44:	d405      	bmi.n	8008e52 <_vfiprintf_r+0x1fe>
 8008e46:	89ab      	ldrh	r3, [r5, #12]
 8008e48:	059a      	lsls	r2, r3, #22
 8008e4a:	d402      	bmi.n	8008e52 <_vfiprintf_r+0x1fe>
 8008e4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008e4e:	f7ff fda9 	bl	80089a4 <__retarget_lock_release_recursive>
 8008e52:	89ab      	ldrh	r3, [r5, #12]
 8008e54:	065b      	lsls	r3, r3, #25
 8008e56:	f53f af1f 	bmi.w	8008c98 <_vfiprintf_r+0x44>
 8008e5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e5c:	e71e      	b.n	8008c9c <_vfiprintf_r+0x48>
 8008e5e:	ab03      	add	r3, sp, #12
 8008e60:	9300      	str	r3, [sp, #0]
 8008e62:	462a      	mov	r2, r5
 8008e64:	4b05      	ldr	r3, [pc, #20]	@ (8008e7c <_vfiprintf_r+0x228>)
 8008e66:	a904      	add	r1, sp, #16
 8008e68:	4630      	mov	r0, r6
 8008e6a:	f000 f879 	bl	8008f60 <_printf_i>
 8008e6e:	e7e4      	b.n	8008e3a <_vfiprintf_r+0x1e6>
 8008e70:	08009a6f 	.word	0x08009a6f
 8008e74:	08009a79 	.word	0x08009a79
 8008e78:	00000000 	.word	0x00000000
 8008e7c:	08008c2f 	.word	0x08008c2f
 8008e80:	08009a75 	.word	0x08009a75

08008e84 <_printf_common>:
 8008e84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e88:	4616      	mov	r6, r2
 8008e8a:	4698      	mov	r8, r3
 8008e8c:	688a      	ldr	r2, [r1, #8]
 8008e8e:	690b      	ldr	r3, [r1, #16]
 8008e90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008e94:	4293      	cmp	r3, r2
 8008e96:	bfb8      	it	lt
 8008e98:	4613      	movlt	r3, r2
 8008e9a:	6033      	str	r3, [r6, #0]
 8008e9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008ea0:	4607      	mov	r7, r0
 8008ea2:	460c      	mov	r4, r1
 8008ea4:	b10a      	cbz	r2, 8008eaa <_printf_common+0x26>
 8008ea6:	3301      	adds	r3, #1
 8008ea8:	6033      	str	r3, [r6, #0]
 8008eaa:	6823      	ldr	r3, [r4, #0]
 8008eac:	0699      	lsls	r1, r3, #26
 8008eae:	bf42      	ittt	mi
 8008eb0:	6833      	ldrmi	r3, [r6, #0]
 8008eb2:	3302      	addmi	r3, #2
 8008eb4:	6033      	strmi	r3, [r6, #0]
 8008eb6:	6825      	ldr	r5, [r4, #0]
 8008eb8:	f015 0506 	ands.w	r5, r5, #6
 8008ebc:	d106      	bne.n	8008ecc <_printf_common+0x48>
 8008ebe:	f104 0a19 	add.w	sl, r4, #25
 8008ec2:	68e3      	ldr	r3, [r4, #12]
 8008ec4:	6832      	ldr	r2, [r6, #0]
 8008ec6:	1a9b      	subs	r3, r3, r2
 8008ec8:	42ab      	cmp	r3, r5
 8008eca:	dc26      	bgt.n	8008f1a <_printf_common+0x96>
 8008ecc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008ed0:	6822      	ldr	r2, [r4, #0]
 8008ed2:	3b00      	subs	r3, #0
 8008ed4:	bf18      	it	ne
 8008ed6:	2301      	movne	r3, #1
 8008ed8:	0692      	lsls	r2, r2, #26
 8008eda:	d42b      	bmi.n	8008f34 <_printf_common+0xb0>
 8008edc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008ee0:	4641      	mov	r1, r8
 8008ee2:	4638      	mov	r0, r7
 8008ee4:	47c8      	blx	r9
 8008ee6:	3001      	adds	r0, #1
 8008ee8:	d01e      	beq.n	8008f28 <_printf_common+0xa4>
 8008eea:	6823      	ldr	r3, [r4, #0]
 8008eec:	6922      	ldr	r2, [r4, #16]
 8008eee:	f003 0306 	and.w	r3, r3, #6
 8008ef2:	2b04      	cmp	r3, #4
 8008ef4:	bf02      	ittt	eq
 8008ef6:	68e5      	ldreq	r5, [r4, #12]
 8008ef8:	6833      	ldreq	r3, [r6, #0]
 8008efa:	1aed      	subeq	r5, r5, r3
 8008efc:	68a3      	ldr	r3, [r4, #8]
 8008efe:	bf0c      	ite	eq
 8008f00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f04:	2500      	movne	r5, #0
 8008f06:	4293      	cmp	r3, r2
 8008f08:	bfc4      	itt	gt
 8008f0a:	1a9b      	subgt	r3, r3, r2
 8008f0c:	18ed      	addgt	r5, r5, r3
 8008f0e:	2600      	movs	r6, #0
 8008f10:	341a      	adds	r4, #26
 8008f12:	42b5      	cmp	r5, r6
 8008f14:	d11a      	bne.n	8008f4c <_printf_common+0xc8>
 8008f16:	2000      	movs	r0, #0
 8008f18:	e008      	b.n	8008f2c <_printf_common+0xa8>
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	4652      	mov	r2, sl
 8008f1e:	4641      	mov	r1, r8
 8008f20:	4638      	mov	r0, r7
 8008f22:	47c8      	blx	r9
 8008f24:	3001      	adds	r0, #1
 8008f26:	d103      	bne.n	8008f30 <_printf_common+0xac>
 8008f28:	f04f 30ff 	mov.w	r0, #4294967295
 8008f2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f30:	3501      	adds	r5, #1
 8008f32:	e7c6      	b.n	8008ec2 <_printf_common+0x3e>
 8008f34:	18e1      	adds	r1, r4, r3
 8008f36:	1c5a      	adds	r2, r3, #1
 8008f38:	2030      	movs	r0, #48	@ 0x30
 8008f3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008f3e:	4422      	add	r2, r4
 8008f40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008f44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008f48:	3302      	adds	r3, #2
 8008f4a:	e7c7      	b.n	8008edc <_printf_common+0x58>
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	4622      	mov	r2, r4
 8008f50:	4641      	mov	r1, r8
 8008f52:	4638      	mov	r0, r7
 8008f54:	47c8      	blx	r9
 8008f56:	3001      	adds	r0, #1
 8008f58:	d0e6      	beq.n	8008f28 <_printf_common+0xa4>
 8008f5a:	3601      	adds	r6, #1
 8008f5c:	e7d9      	b.n	8008f12 <_printf_common+0x8e>
	...

08008f60 <_printf_i>:
 8008f60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f64:	7e0f      	ldrb	r7, [r1, #24]
 8008f66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008f68:	2f78      	cmp	r7, #120	@ 0x78
 8008f6a:	4691      	mov	r9, r2
 8008f6c:	4680      	mov	r8, r0
 8008f6e:	460c      	mov	r4, r1
 8008f70:	469a      	mov	sl, r3
 8008f72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008f76:	d807      	bhi.n	8008f88 <_printf_i+0x28>
 8008f78:	2f62      	cmp	r7, #98	@ 0x62
 8008f7a:	d80a      	bhi.n	8008f92 <_printf_i+0x32>
 8008f7c:	2f00      	cmp	r7, #0
 8008f7e:	f000 80d1 	beq.w	8009124 <_printf_i+0x1c4>
 8008f82:	2f58      	cmp	r7, #88	@ 0x58
 8008f84:	f000 80b8 	beq.w	80090f8 <_printf_i+0x198>
 8008f88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008f8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008f90:	e03a      	b.n	8009008 <_printf_i+0xa8>
 8008f92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008f96:	2b15      	cmp	r3, #21
 8008f98:	d8f6      	bhi.n	8008f88 <_printf_i+0x28>
 8008f9a:	a101      	add	r1, pc, #4	@ (adr r1, 8008fa0 <_printf_i+0x40>)
 8008f9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008fa0:	08008ff9 	.word	0x08008ff9
 8008fa4:	0800900d 	.word	0x0800900d
 8008fa8:	08008f89 	.word	0x08008f89
 8008fac:	08008f89 	.word	0x08008f89
 8008fb0:	08008f89 	.word	0x08008f89
 8008fb4:	08008f89 	.word	0x08008f89
 8008fb8:	0800900d 	.word	0x0800900d
 8008fbc:	08008f89 	.word	0x08008f89
 8008fc0:	08008f89 	.word	0x08008f89
 8008fc4:	08008f89 	.word	0x08008f89
 8008fc8:	08008f89 	.word	0x08008f89
 8008fcc:	0800910b 	.word	0x0800910b
 8008fd0:	08009037 	.word	0x08009037
 8008fd4:	080090c5 	.word	0x080090c5
 8008fd8:	08008f89 	.word	0x08008f89
 8008fdc:	08008f89 	.word	0x08008f89
 8008fe0:	0800912d 	.word	0x0800912d
 8008fe4:	08008f89 	.word	0x08008f89
 8008fe8:	08009037 	.word	0x08009037
 8008fec:	08008f89 	.word	0x08008f89
 8008ff0:	08008f89 	.word	0x08008f89
 8008ff4:	080090cd 	.word	0x080090cd
 8008ff8:	6833      	ldr	r3, [r6, #0]
 8008ffa:	1d1a      	adds	r2, r3, #4
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	6032      	str	r2, [r6, #0]
 8009000:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009004:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009008:	2301      	movs	r3, #1
 800900a:	e09c      	b.n	8009146 <_printf_i+0x1e6>
 800900c:	6833      	ldr	r3, [r6, #0]
 800900e:	6820      	ldr	r0, [r4, #0]
 8009010:	1d19      	adds	r1, r3, #4
 8009012:	6031      	str	r1, [r6, #0]
 8009014:	0606      	lsls	r6, r0, #24
 8009016:	d501      	bpl.n	800901c <_printf_i+0xbc>
 8009018:	681d      	ldr	r5, [r3, #0]
 800901a:	e003      	b.n	8009024 <_printf_i+0xc4>
 800901c:	0645      	lsls	r5, r0, #25
 800901e:	d5fb      	bpl.n	8009018 <_printf_i+0xb8>
 8009020:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009024:	2d00      	cmp	r5, #0
 8009026:	da03      	bge.n	8009030 <_printf_i+0xd0>
 8009028:	232d      	movs	r3, #45	@ 0x2d
 800902a:	426d      	negs	r5, r5
 800902c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009030:	4858      	ldr	r0, [pc, #352]	@ (8009194 <_printf_i+0x234>)
 8009032:	230a      	movs	r3, #10
 8009034:	e011      	b.n	800905a <_printf_i+0xfa>
 8009036:	6821      	ldr	r1, [r4, #0]
 8009038:	6833      	ldr	r3, [r6, #0]
 800903a:	0608      	lsls	r0, r1, #24
 800903c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009040:	d402      	bmi.n	8009048 <_printf_i+0xe8>
 8009042:	0649      	lsls	r1, r1, #25
 8009044:	bf48      	it	mi
 8009046:	b2ad      	uxthmi	r5, r5
 8009048:	2f6f      	cmp	r7, #111	@ 0x6f
 800904a:	4852      	ldr	r0, [pc, #328]	@ (8009194 <_printf_i+0x234>)
 800904c:	6033      	str	r3, [r6, #0]
 800904e:	bf14      	ite	ne
 8009050:	230a      	movne	r3, #10
 8009052:	2308      	moveq	r3, #8
 8009054:	2100      	movs	r1, #0
 8009056:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800905a:	6866      	ldr	r6, [r4, #4]
 800905c:	60a6      	str	r6, [r4, #8]
 800905e:	2e00      	cmp	r6, #0
 8009060:	db05      	blt.n	800906e <_printf_i+0x10e>
 8009062:	6821      	ldr	r1, [r4, #0]
 8009064:	432e      	orrs	r6, r5
 8009066:	f021 0104 	bic.w	r1, r1, #4
 800906a:	6021      	str	r1, [r4, #0]
 800906c:	d04b      	beq.n	8009106 <_printf_i+0x1a6>
 800906e:	4616      	mov	r6, r2
 8009070:	fbb5 f1f3 	udiv	r1, r5, r3
 8009074:	fb03 5711 	mls	r7, r3, r1, r5
 8009078:	5dc7      	ldrb	r7, [r0, r7]
 800907a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800907e:	462f      	mov	r7, r5
 8009080:	42bb      	cmp	r3, r7
 8009082:	460d      	mov	r5, r1
 8009084:	d9f4      	bls.n	8009070 <_printf_i+0x110>
 8009086:	2b08      	cmp	r3, #8
 8009088:	d10b      	bne.n	80090a2 <_printf_i+0x142>
 800908a:	6823      	ldr	r3, [r4, #0]
 800908c:	07df      	lsls	r7, r3, #31
 800908e:	d508      	bpl.n	80090a2 <_printf_i+0x142>
 8009090:	6923      	ldr	r3, [r4, #16]
 8009092:	6861      	ldr	r1, [r4, #4]
 8009094:	4299      	cmp	r1, r3
 8009096:	bfde      	ittt	le
 8009098:	2330      	movle	r3, #48	@ 0x30
 800909a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800909e:	f106 36ff 	addle.w	r6, r6, #4294967295
 80090a2:	1b92      	subs	r2, r2, r6
 80090a4:	6122      	str	r2, [r4, #16]
 80090a6:	f8cd a000 	str.w	sl, [sp]
 80090aa:	464b      	mov	r3, r9
 80090ac:	aa03      	add	r2, sp, #12
 80090ae:	4621      	mov	r1, r4
 80090b0:	4640      	mov	r0, r8
 80090b2:	f7ff fee7 	bl	8008e84 <_printf_common>
 80090b6:	3001      	adds	r0, #1
 80090b8:	d14a      	bne.n	8009150 <_printf_i+0x1f0>
 80090ba:	f04f 30ff 	mov.w	r0, #4294967295
 80090be:	b004      	add	sp, #16
 80090c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090c4:	6823      	ldr	r3, [r4, #0]
 80090c6:	f043 0320 	orr.w	r3, r3, #32
 80090ca:	6023      	str	r3, [r4, #0]
 80090cc:	4832      	ldr	r0, [pc, #200]	@ (8009198 <_printf_i+0x238>)
 80090ce:	2778      	movs	r7, #120	@ 0x78
 80090d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80090d4:	6823      	ldr	r3, [r4, #0]
 80090d6:	6831      	ldr	r1, [r6, #0]
 80090d8:	061f      	lsls	r7, r3, #24
 80090da:	f851 5b04 	ldr.w	r5, [r1], #4
 80090de:	d402      	bmi.n	80090e6 <_printf_i+0x186>
 80090e0:	065f      	lsls	r7, r3, #25
 80090e2:	bf48      	it	mi
 80090e4:	b2ad      	uxthmi	r5, r5
 80090e6:	6031      	str	r1, [r6, #0]
 80090e8:	07d9      	lsls	r1, r3, #31
 80090ea:	bf44      	itt	mi
 80090ec:	f043 0320 	orrmi.w	r3, r3, #32
 80090f0:	6023      	strmi	r3, [r4, #0]
 80090f2:	b11d      	cbz	r5, 80090fc <_printf_i+0x19c>
 80090f4:	2310      	movs	r3, #16
 80090f6:	e7ad      	b.n	8009054 <_printf_i+0xf4>
 80090f8:	4826      	ldr	r0, [pc, #152]	@ (8009194 <_printf_i+0x234>)
 80090fa:	e7e9      	b.n	80090d0 <_printf_i+0x170>
 80090fc:	6823      	ldr	r3, [r4, #0]
 80090fe:	f023 0320 	bic.w	r3, r3, #32
 8009102:	6023      	str	r3, [r4, #0]
 8009104:	e7f6      	b.n	80090f4 <_printf_i+0x194>
 8009106:	4616      	mov	r6, r2
 8009108:	e7bd      	b.n	8009086 <_printf_i+0x126>
 800910a:	6833      	ldr	r3, [r6, #0]
 800910c:	6825      	ldr	r5, [r4, #0]
 800910e:	6961      	ldr	r1, [r4, #20]
 8009110:	1d18      	adds	r0, r3, #4
 8009112:	6030      	str	r0, [r6, #0]
 8009114:	062e      	lsls	r6, r5, #24
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	d501      	bpl.n	800911e <_printf_i+0x1be>
 800911a:	6019      	str	r1, [r3, #0]
 800911c:	e002      	b.n	8009124 <_printf_i+0x1c4>
 800911e:	0668      	lsls	r0, r5, #25
 8009120:	d5fb      	bpl.n	800911a <_printf_i+0x1ba>
 8009122:	8019      	strh	r1, [r3, #0]
 8009124:	2300      	movs	r3, #0
 8009126:	6123      	str	r3, [r4, #16]
 8009128:	4616      	mov	r6, r2
 800912a:	e7bc      	b.n	80090a6 <_printf_i+0x146>
 800912c:	6833      	ldr	r3, [r6, #0]
 800912e:	1d1a      	adds	r2, r3, #4
 8009130:	6032      	str	r2, [r6, #0]
 8009132:	681e      	ldr	r6, [r3, #0]
 8009134:	6862      	ldr	r2, [r4, #4]
 8009136:	2100      	movs	r1, #0
 8009138:	4630      	mov	r0, r6
 800913a:	f7f7 f849 	bl	80001d0 <memchr>
 800913e:	b108      	cbz	r0, 8009144 <_printf_i+0x1e4>
 8009140:	1b80      	subs	r0, r0, r6
 8009142:	6060      	str	r0, [r4, #4]
 8009144:	6863      	ldr	r3, [r4, #4]
 8009146:	6123      	str	r3, [r4, #16]
 8009148:	2300      	movs	r3, #0
 800914a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800914e:	e7aa      	b.n	80090a6 <_printf_i+0x146>
 8009150:	6923      	ldr	r3, [r4, #16]
 8009152:	4632      	mov	r2, r6
 8009154:	4649      	mov	r1, r9
 8009156:	4640      	mov	r0, r8
 8009158:	47d0      	blx	sl
 800915a:	3001      	adds	r0, #1
 800915c:	d0ad      	beq.n	80090ba <_printf_i+0x15a>
 800915e:	6823      	ldr	r3, [r4, #0]
 8009160:	079b      	lsls	r3, r3, #30
 8009162:	d413      	bmi.n	800918c <_printf_i+0x22c>
 8009164:	68e0      	ldr	r0, [r4, #12]
 8009166:	9b03      	ldr	r3, [sp, #12]
 8009168:	4298      	cmp	r0, r3
 800916a:	bfb8      	it	lt
 800916c:	4618      	movlt	r0, r3
 800916e:	e7a6      	b.n	80090be <_printf_i+0x15e>
 8009170:	2301      	movs	r3, #1
 8009172:	4632      	mov	r2, r6
 8009174:	4649      	mov	r1, r9
 8009176:	4640      	mov	r0, r8
 8009178:	47d0      	blx	sl
 800917a:	3001      	adds	r0, #1
 800917c:	d09d      	beq.n	80090ba <_printf_i+0x15a>
 800917e:	3501      	adds	r5, #1
 8009180:	68e3      	ldr	r3, [r4, #12]
 8009182:	9903      	ldr	r1, [sp, #12]
 8009184:	1a5b      	subs	r3, r3, r1
 8009186:	42ab      	cmp	r3, r5
 8009188:	dcf2      	bgt.n	8009170 <_printf_i+0x210>
 800918a:	e7eb      	b.n	8009164 <_printf_i+0x204>
 800918c:	2500      	movs	r5, #0
 800918e:	f104 0619 	add.w	r6, r4, #25
 8009192:	e7f5      	b.n	8009180 <_printf_i+0x220>
 8009194:	08009a80 	.word	0x08009a80
 8009198:	08009a91 	.word	0x08009a91

0800919c <__sflush_r>:
 800919c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80091a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091a4:	0716      	lsls	r6, r2, #28
 80091a6:	4605      	mov	r5, r0
 80091a8:	460c      	mov	r4, r1
 80091aa:	d454      	bmi.n	8009256 <__sflush_r+0xba>
 80091ac:	684b      	ldr	r3, [r1, #4]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	dc02      	bgt.n	80091b8 <__sflush_r+0x1c>
 80091b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	dd48      	ble.n	800924a <__sflush_r+0xae>
 80091b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091ba:	2e00      	cmp	r6, #0
 80091bc:	d045      	beq.n	800924a <__sflush_r+0xae>
 80091be:	2300      	movs	r3, #0
 80091c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80091c4:	682f      	ldr	r7, [r5, #0]
 80091c6:	6a21      	ldr	r1, [r4, #32]
 80091c8:	602b      	str	r3, [r5, #0]
 80091ca:	d030      	beq.n	800922e <__sflush_r+0x92>
 80091cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80091ce:	89a3      	ldrh	r3, [r4, #12]
 80091d0:	0759      	lsls	r1, r3, #29
 80091d2:	d505      	bpl.n	80091e0 <__sflush_r+0x44>
 80091d4:	6863      	ldr	r3, [r4, #4]
 80091d6:	1ad2      	subs	r2, r2, r3
 80091d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80091da:	b10b      	cbz	r3, 80091e0 <__sflush_r+0x44>
 80091dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80091de:	1ad2      	subs	r2, r2, r3
 80091e0:	2300      	movs	r3, #0
 80091e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091e4:	6a21      	ldr	r1, [r4, #32]
 80091e6:	4628      	mov	r0, r5
 80091e8:	47b0      	blx	r6
 80091ea:	1c43      	adds	r3, r0, #1
 80091ec:	89a3      	ldrh	r3, [r4, #12]
 80091ee:	d106      	bne.n	80091fe <__sflush_r+0x62>
 80091f0:	6829      	ldr	r1, [r5, #0]
 80091f2:	291d      	cmp	r1, #29
 80091f4:	d82b      	bhi.n	800924e <__sflush_r+0xb2>
 80091f6:	4a2a      	ldr	r2, [pc, #168]	@ (80092a0 <__sflush_r+0x104>)
 80091f8:	40ca      	lsrs	r2, r1
 80091fa:	07d6      	lsls	r6, r2, #31
 80091fc:	d527      	bpl.n	800924e <__sflush_r+0xb2>
 80091fe:	2200      	movs	r2, #0
 8009200:	6062      	str	r2, [r4, #4]
 8009202:	04d9      	lsls	r1, r3, #19
 8009204:	6922      	ldr	r2, [r4, #16]
 8009206:	6022      	str	r2, [r4, #0]
 8009208:	d504      	bpl.n	8009214 <__sflush_r+0x78>
 800920a:	1c42      	adds	r2, r0, #1
 800920c:	d101      	bne.n	8009212 <__sflush_r+0x76>
 800920e:	682b      	ldr	r3, [r5, #0]
 8009210:	b903      	cbnz	r3, 8009214 <__sflush_r+0x78>
 8009212:	6560      	str	r0, [r4, #84]	@ 0x54
 8009214:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009216:	602f      	str	r7, [r5, #0]
 8009218:	b1b9      	cbz	r1, 800924a <__sflush_r+0xae>
 800921a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800921e:	4299      	cmp	r1, r3
 8009220:	d002      	beq.n	8009228 <__sflush_r+0x8c>
 8009222:	4628      	mov	r0, r5
 8009224:	f7ff fbec 	bl	8008a00 <_free_r>
 8009228:	2300      	movs	r3, #0
 800922a:	6363      	str	r3, [r4, #52]	@ 0x34
 800922c:	e00d      	b.n	800924a <__sflush_r+0xae>
 800922e:	2301      	movs	r3, #1
 8009230:	4628      	mov	r0, r5
 8009232:	47b0      	blx	r6
 8009234:	4602      	mov	r2, r0
 8009236:	1c50      	adds	r0, r2, #1
 8009238:	d1c9      	bne.n	80091ce <__sflush_r+0x32>
 800923a:	682b      	ldr	r3, [r5, #0]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d0c6      	beq.n	80091ce <__sflush_r+0x32>
 8009240:	2b1d      	cmp	r3, #29
 8009242:	d001      	beq.n	8009248 <__sflush_r+0xac>
 8009244:	2b16      	cmp	r3, #22
 8009246:	d11e      	bne.n	8009286 <__sflush_r+0xea>
 8009248:	602f      	str	r7, [r5, #0]
 800924a:	2000      	movs	r0, #0
 800924c:	e022      	b.n	8009294 <__sflush_r+0xf8>
 800924e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009252:	b21b      	sxth	r3, r3
 8009254:	e01b      	b.n	800928e <__sflush_r+0xf2>
 8009256:	690f      	ldr	r7, [r1, #16]
 8009258:	2f00      	cmp	r7, #0
 800925a:	d0f6      	beq.n	800924a <__sflush_r+0xae>
 800925c:	0793      	lsls	r3, r2, #30
 800925e:	680e      	ldr	r6, [r1, #0]
 8009260:	bf08      	it	eq
 8009262:	694b      	ldreq	r3, [r1, #20]
 8009264:	600f      	str	r7, [r1, #0]
 8009266:	bf18      	it	ne
 8009268:	2300      	movne	r3, #0
 800926a:	eba6 0807 	sub.w	r8, r6, r7
 800926e:	608b      	str	r3, [r1, #8]
 8009270:	f1b8 0f00 	cmp.w	r8, #0
 8009274:	dde9      	ble.n	800924a <__sflush_r+0xae>
 8009276:	6a21      	ldr	r1, [r4, #32]
 8009278:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800927a:	4643      	mov	r3, r8
 800927c:	463a      	mov	r2, r7
 800927e:	4628      	mov	r0, r5
 8009280:	47b0      	blx	r6
 8009282:	2800      	cmp	r0, #0
 8009284:	dc08      	bgt.n	8009298 <__sflush_r+0xfc>
 8009286:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800928a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800928e:	81a3      	strh	r3, [r4, #12]
 8009290:	f04f 30ff 	mov.w	r0, #4294967295
 8009294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009298:	4407      	add	r7, r0
 800929a:	eba8 0800 	sub.w	r8, r8, r0
 800929e:	e7e7      	b.n	8009270 <__sflush_r+0xd4>
 80092a0:	20400001 	.word	0x20400001

080092a4 <_fflush_r>:
 80092a4:	b538      	push	{r3, r4, r5, lr}
 80092a6:	690b      	ldr	r3, [r1, #16]
 80092a8:	4605      	mov	r5, r0
 80092aa:	460c      	mov	r4, r1
 80092ac:	b913      	cbnz	r3, 80092b4 <_fflush_r+0x10>
 80092ae:	2500      	movs	r5, #0
 80092b0:	4628      	mov	r0, r5
 80092b2:	bd38      	pop	{r3, r4, r5, pc}
 80092b4:	b118      	cbz	r0, 80092be <_fflush_r+0x1a>
 80092b6:	6a03      	ldr	r3, [r0, #32]
 80092b8:	b90b      	cbnz	r3, 80092be <_fflush_r+0x1a>
 80092ba:	f7ff fa0f 	bl	80086dc <__sinit>
 80092be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d0f3      	beq.n	80092ae <_fflush_r+0xa>
 80092c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80092c8:	07d0      	lsls	r0, r2, #31
 80092ca:	d404      	bmi.n	80092d6 <_fflush_r+0x32>
 80092cc:	0599      	lsls	r1, r3, #22
 80092ce:	d402      	bmi.n	80092d6 <_fflush_r+0x32>
 80092d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092d2:	f7ff fb66 	bl	80089a2 <__retarget_lock_acquire_recursive>
 80092d6:	4628      	mov	r0, r5
 80092d8:	4621      	mov	r1, r4
 80092da:	f7ff ff5f 	bl	800919c <__sflush_r>
 80092de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092e0:	07da      	lsls	r2, r3, #31
 80092e2:	4605      	mov	r5, r0
 80092e4:	d4e4      	bmi.n	80092b0 <_fflush_r+0xc>
 80092e6:	89a3      	ldrh	r3, [r4, #12]
 80092e8:	059b      	lsls	r3, r3, #22
 80092ea:	d4e1      	bmi.n	80092b0 <_fflush_r+0xc>
 80092ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092ee:	f7ff fb59 	bl	80089a4 <__retarget_lock_release_recursive>
 80092f2:	e7dd      	b.n	80092b0 <_fflush_r+0xc>

080092f4 <fiprintf>:
 80092f4:	b40e      	push	{r1, r2, r3}
 80092f6:	b503      	push	{r0, r1, lr}
 80092f8:	4601      	mov	r1, r0
 80092fa:	ab03      	add	r3, sp, #12
 80092fc:	4805      	ldr	r0, [pc, #20]	@ (8009314 <fiprintf+0x20>)
 80092fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009302:	6800      	ldr	r0, [r0, #0]
 8009304:	9301      	str	r3, [sp, #4]
 8009306:	f7ff fca5 	bl	8008c54 <_vfiprintf_r>
 800930a:	b002      	add	sp, #8
 800930c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009310:	b003      	add	sp, #12
 8009312:	4770      	bx	lr
 8009314:	20000020 	.word	0x20000020

08009318 <__swbuf_r>:
 8009318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800931a:	460e      	mov	r6, r1
 800931c:	4614      	mov	r4, r2
 800931e:	4605      	mov	r5, r0
 8009320:	b118      	cbz	r0, 800932a <__swbuf_r+0x12>
 8009322:	6a03      	ldr	r3, [r0, #32]
 8009324:	b90b      	cbnz	r3, 800932a <__swbuf_r+0x12>
 8009326:	f7ff f9d9 	bl	80086dc <__sinit>
 800932a:	69a3      	ldr	r3, [r4, #24]
 800932c:	60a3      	str	r3, [r4, #8]
 800932e:	89a3      	ldrh	r3, [r4, #12]
 8009330:	071a      	lsls	r2, r3, #28
 8009332:	d501      	bpl.n	8009338 <__swbuf_r+0x20>
 8009334:	6923      	ldr	r3, [r4, #16]
 8009336:	b943      	cbnz	r3, 800934a <__swbuf_r+0x32>
 8009338:	4621      	mov	r1, r4
 800933a:	4628      	mov	r0, r5
 800933c:	f000 f82a 	bl	8009394 <__swsetup_r>
 8009340:	b118      	cbz	r0, 800934a <__swbuf_r+0x32>
 8009342:	f04f 37ff 	mov.w	r7, #4294967295
 8009346:	4638      	mov	r0, r7
 8009348:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800934a:	6823      	ldr	r3, [r4, #0]
 800934c:	6922      	ldr	r2, [r4, #16]
 800934e:	1a98      	subs	r0, r3, r2
 8009350:	6963      	ldr	r3, [r4, #20]
 8009352:	b2f6      	uxtb	r6, r6
 8009354:	4283      	cmp	r3, r0
 8009356:	4637      	mov	r7, r6
 8009358:	dc05      	bgt.n	8009366 <__swbuf_r+0x4e>
 800935a:	4621      	mov	r1, r4
 800935c:	4628      	mov	r0, r5
 800935e:	f7ff ffa1 	bl	80092a4 <_fflush_r>
 8009362:	2800      	cmp	r0, #0
 8009364:	d1ed      	bne.n	8009342 <__swbuf_r+0x2a>
 8009366:	68a3      	ldr	r3, [r4, #8]
 8009368:	3b01      	subs	r3, #1
 800936a:	60a3      	str	r3, [r4, #8]
 800936c:	6823      	ldr	r3, [r4, #0]
 800936e:	1c5a      	adds	r2, r3, #1
 8009370:	6022      	str	r2, [r4, #0]
 8009372:	701e      	strb	r6, [r3, #0]
 8009374:	6962      	ldr	r2, [r4, #20]
 8009376:	1c43      	adds	r3, r0, #1
 8009378:	429a      	cmp	r2, r3
 800937a:	d004      	beq.n	8009386 <__swbuf_r+0x6e>
 800937c:	89a3      	ldrh	r3, [r4, #12]
 800937e:	07db      	lsls	r3, r3, #31
 8009380:	d5e1      	bpl.n	8009346 <__swbuf_r+0x2e>
 8009382:	2e0a      	cmp	r6, #10
 8009384:	d1df      	bne.n	8009346 <__swbuf_r+0x2e>
 8009386:	4621      	mov	r1, r4
 8009388:	4628      	mov	r0, r5
 800938a:	f7ff ff8b 	bl	80092a4 <_fflush_r>
 800938e:	2800      	cmp	r0, #0
 8009390:	d0d9      	beq.n	8009346 <__swbuf_r+0x2e>
 8009392:	e7d6      	b.n	8009342 <__swbuf_r+0x2a>

08009394 <__swsetup_r>:
 8009394:	b538      	push	{r3, r4, r5, lr}
 8009396:	4b29      	ldr	r3, [pc, #164]	@ (800943c <__swsetup_r+0xa8>)
 8009398:	4605      	mov	r5, r0
 800939a:	6818      	ldr	r0, [r3, #0]
 800939c:	460c      	mov	r4, r1
 800939e:	b118      	cbz	r0, 80093a8 <__swsetup_r+0x14>
 80093a0:	6a03      	ldr	r3, [r0, #32]
 80093a2:	b90b      	cbnz	r3, 80093a8 <__swsetup_r+0x14>
 80093a4:	f7ff f99a 	bl	80086dc <__sinit>
 80093a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093ac:	0719      	lsls	r1, r3, #28
 80093ae:	d422      	bmi.n	80093f6 <__swsetup_r+0x62>
 80093b0:	06da      	lsls	r2, r3, #27
 80093b2:	d407      	bmi.n	80093c4 <__swsetup_r+0x30>
 80093b4:	2209      	movs	r2, #9
 80093b6:	602a      	str	r2, [r5, #0]
 80093b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093bc:	81a3      	strh	r3, [r4, #12]
 80093be:	f04f 30ff 	mov.w	r0, #4294967295
 80093c2:	e033      	b.n	800942c <__swsetup_r+0x98>
 80093c4:	0758      	lsls	r0, r3, #29
 80093c6:	d512      	bpl.n	80093ee <__swsetup_r+0x5a>
 80093c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80093ca:	b141      	cbz	r1, 80093de <__swsetup_r+0x4a>
 80093cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80093d0:	4299      	cmp	r1, r3
 80093d2:	d002      	beq.n	80093da <__swsetup_r+0x46>
 80093d4:	4628      	mov	r0, r5
 80093d6:	f7ff fb13 	bl	8008a00 <_free_r>
 80093da:	2300      	movs	r3, #0
 80093dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80093de:	89a3      	ldrh	r3, [r4, #12]
 80093e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80093e4:	81a3      	strh	r3, [r4, #12]
 80093e6:	2300      	movs	r3, #0
 80093e8:	6063      	str	r3, [r4, #4]
 80093ea:	6923      	ldr	r3, [r4, #16]
 80093ec:	6023      	str	r3, [r4, #0]
 80093ee:	89a3      	ldrh	r3, [r4, #12]
 80093f0:	f043 0308 	orr.w	r3, r3, #8
 80093f4:	81a3      	strh	r3, [r4, #12]
 80093f6:	6923      	ldr	r3, [r4, #16]
 80093f8:	b94b      	cbnz	r3, 800940e <__swsetup_r+0x7a>
 80093fa:	89a3      	ldrh	r3, [r4, #12]
 80093fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009400:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009404:	d003      	beq.n	800940e <__swsetup_r+0x7a>
 8009406:	4621      	mov	r1, r4
 8009408:	4628      	mov	r0, r5
 800940a:	f000 f856 	bl	80094ba <__smakebuf_r>
 800940e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009412:	f013 0201 	ands.w	r2, r3, #1
 8009416:	d00a      	beq.n	800942e <__swsetup_r+0x9a>
 8009418:	2200      	movs	r2, #0
 800941a:	60a2      	str	r2, [r4, #8]
 800941c:	6962      	ldr	r2, [r4, #20]
 800941e:	4252      	negs	r2, r2
 8009420:	61a2      	str	r2, [r4, #24]
 8009422:	6922      	ldr	r2, [r4, #16]
 8009424:	b942      	cbnz	r2, 8009438 <__swsetup_r+0xa4>
 8009426:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800942a:	d1c5      	bne.n	80093b8 <__swsetup_r+0x24>
 800942c:	bd38      	pop	{r3, r4, r5, pc}
 800942e:	0799      	lsls	r1, r3, #30
 8009430:	bf58      	it	pl
 8009432:	6962      	ldrpl	r2, [r4, #20]
 8009434:	60a2      	str	r2, [r4, #8]
 8009436:	e7f4      	b.n	8009422 <__swsetup_r+0x8e>
 8009438:	2000      	movs	r0, #0
 800943a:	e7f7      	b.n	800942c <__swsetup_r+0x98>
 800943c:	20000020 	.word	0x20000020

08009440 <_sbrk_r>:
 8009440:	b538      	push	{r3, r4, r5, lr}
 8009442:	4d06      	ldr	r5, [pc, #24]	@ (800945c <_sbrk_r+0x1c>)
 8009444:	2300      	movs	r3, #0
 8009446:	4604      	mov	r4, r0
 8009448:	4608      	mov	r0, r1
 800944a:	602b      	str	r3, [r5, #0]
 800944c:	f7f8 f8dc 	bl	8001608 <_sbrk>
 8009450:	1c43      	adds	r3, r0, #1
 8009452:	d102      	bne.n	800945a <_sbrk_r+0x1a>
 8009454:	682b      	ldr	r3, [r5, #0]
 8009456:	b103      	cbz	r3, 800945a <_sbrk_r+0x1a>
 8009458:	6023      	str	r3, [r4, #0]
 800945a:	bd38      	pop	{r3, r4, r5, pc}
 800945c:	20004bc0 	.word	0x20004bc0

08009460 <abort>:
 8009460:	b508      	push	{r3, lr}
 8009462:	2006      	movs	r0, #6
 8009464:	f000 f88e 	bl	8009584 <raise>
 8009468:	2001      	movs	r0, #1
 800946a:	f7f8 f855 	bl	8001518 <_exit>

0800946e <__swhatbuf_r>:
 800946e:	b570      	push	{r4, r5, r6, lr}
 8009470:	460c      	mov	r4, r1
 8009472:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009476:	2900      	cmp	r1, #0
 8009478:	b096      	sub	sp, #88	@ 0x58
 800947a:	4615      	mov	r5, r2
 800947c:	461e      	mov	r6, r3
 800947e:	da0d      	bge.n	800949c <__swhatbuf_r+0x2e>
 8009480:	89a3      	ldrh	r3, [r4, #12]
 8009482:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009486:	f04f 0100 	mov.w	r1, #0
 800948a:	bf14      	ite	ne
 800948c:	2340      	movne	r3, #64	@ 0x40
 800948e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009492:	2000      	movs	r0, #0
 8009494:	6031      	str	r1, [r6, #0]
 8009496:	602b      	str	r3, [r5, #0]
 8009498:	b016      	add	sp, #88	@ 0x58
 800949a:	bd70      	pop	{r4, r5, r6, pc}
 800949c:	466a      	mov	r2, sp
 800949e:	f000 f879 	bl	8009594 <_fstat_r>
 80094a2:	2800      	cmp	r0, #0
 80094a4:	dbec      	blt.n	8009480 <__swhatbuf_r+0x12>
 80094a6:	9901      	ldr	r1, [sp, #4]
 80094a8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80094ac:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80094b0:	4259      	negs	r1, r3
 80094b2:	4159      	adcs	r1, r3
 80094b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80094b8:	e7eb      	b.n	8009492 <__swhatbuf_r+0x24>

080094ba <__smakebuf_r>:
 80094ba:	898b      	ldrh	r3, [r1, #12]
 80094bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094be:	079d      	lsls	r5, r3, #30
 80094c0:	4606      	mov	r6, r0
 80094c2:	460c      	mov	r4, r1
 80094c4:	d507      	bpl.n	80094d6 <__smakebuf_r+0x1c>
 80094c6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80094ca:	6023      	str	r3, [r4, #0]
 80094cc:	6123      	str	r3, [r4, #16]
 80094ce:	2301      	movs	r3, #1
 80094d0:	6163      	str	r3, [r4, #20]
 80094d2:	b003      	add	sp, #12
 80094d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094d6:	ab01      	add	r3, sp, #4
 80094d8:	466a      	mov	r2, sp
 80094da:	f7ff ffc8 	bl	800946e <__swhatbuf_r>
 80094de:	9f00      	ldr	r7, [sp, #0]
 80094e0:	4605      	mov	r5, r0
 80094e2:	4639      	mov	r1, r7
 80094e4:	4630      	mov	r0, r6
 80094e6:	f7ff faff 	bl	8008ae8 <_malloc_r>
 80094ea:	b948      	cbnz	r0, 8009500 <__smakebuf_r+0x46>
 80094ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094f0:	059a      	lsls	r2, r3, #22
 80094f2:	d4ee      	bmi.n	80094d2 <__smakebuf_r+0x18>
 80094f4:	f023 0303 	bic.w	r3, r3, #3
 80094f8:	f043 0302 	orr.w	r3, r3, #2
 80094fc:	81a3      	strh	r3, [r4, #12]
 80094fe:	e7e2      	b.n	80094c6 <__smakebuf_r+0xc>
 8009500:	89a3      	ldrh	r3, [r4, #12]
 8009502:	6020      	str	r0, [r4, #0]
 8009504:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009508:	81a3      	strh	r3, [r4, #12]
 800950a:	9b01      	ldr	r3, [sp, #4]
 800950c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009510:	b15b      	cbz	r3, 800952a <__smakebuf_r+0x70>
 8009512:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009516:	4630      	mov	r0, r6
 8009518:	f000 f84e 	bl	80095b8 <_isatty_r>
 800951c:	b128      	cbz	r0, 800952a <__smakebuf_r+0x70>
 800951e:	89a3      	ldrh	r3, [r4, #12]
 8009520:	f023 0303 	bic.w	r3, r3, #3
 8009524:	f043 0301 	orr.w	r3, r3, #1
 8009528:	81a3      	strh	r3, [r4, #12]
 800952a:	89a3      	ldrh	r3, [r4, #12]
 800952c:	431d      	orrs	r5, r3
 800952e:	81a5      	strh	r5, [r4, #12]
 8009530:	e7cf      	b.n	80094d2 <__smakebuf_r+0x18>

08009532 <_raise_r>:
 8009532:	291f      	cmp	r1, #31
 8009534:	b538      	push	{r3, r4, r5, lr}
 8009536:	4605      	mov	r5, r0
 8009538:	460c      	mov	r4, r1
 800953a:	d904      	bls.n	8009546 <_raise_r+0x14>
 800953c:	2316      	movs	r3, #22
 800953e:	6003      	str	r3, [r0, #0]
 8009540:	f04f 30ff 	mov.w	r0, #4294967295
 8009544:	bd38      	pop	{r3, r4, r5, pc}
 8009546:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009548:	b112      	cbz	r2, 8009550 <_raise_r+0x1e>
 800954a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800954e:	b94b      	cbnz	r3, 8009564 <_raise_r+0x32>
 8009550:	4628      	mov	r0, r5
 8009552:	f000 f853 	bl	80095fc <_getpid_r>
 8009556:	4622      	mov	r2, r4
 8009558:	4601      	mov	r1, r0
 800955a:	4628      	mov	r0, r5
 800955c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009560:	f000 b83a 	b.w	80095d8 <_kill_r>
 8009564:	2b01      	cmp	r3, #1
 8009566:	d00a      	beq.n	800957e <_raise_r+0x4c>
 8009568:	1c59      	adds	r1, r3, #1
 800956a:	d103      	bne.n	8009574 <_raise_r+0x42>
 800956c:	2316      	movs	r3, #22
 800956e:	6003      	str	r3, [r0, #0]
 8009570:	2001      	movs	r0, #1
 8009572:	e7e7      	b.n	8009544 <_raise_r+0x12>
 8009574:	2100      	movs	r1, #0
 8009576:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800957a:	4620      	mov	r0, r4
 800957c:	4798      	blx	r3
 800957e:	2000      	movs	r0, #0
 8009580:	e7e0      	b.n	8009544 <_raise_r+0x12>
	...

08009584 <raise>:
 8009584:	4b02      	ldr	r3, [pc, #8]	@ (8009590 <raise+0xc>)
 8009586:	4601      	mov	r1, r0
 8009588:	6818      	ldr	r0, [r3, #0]
 800958a:	f7ff bfd2 	b.w	8009532 <_raise_r>
 800958e:	bf00      	nop
 8009590:	20000020 	.word	0x20000020

08009594 <_fstat_r>:
 8009594:	b538      	push	{r3, r4, r5, lr}
 8009596:	4d07      	ldr	r5, [pc, #28]	@ (80095b4 <_fstat_r+0x20>)
 8009598:	2300      	movs	r3, #0
 800959a:	4604      	mov	r4, r0
 800959c:	4608      	mov	r0, r1
 800959e:	4611      	mov	r1, r2
 80095a0:	602b      	str	r3, [r5, #0]
 80095a2:	f7f8 f809 	bl	80015b8 <_fstat>
 80095a6:	1c43      	adds	r3, r0, #1
 80095a8:	d102      	bne.n	80095b0 <_fstat_r+0x1c>
 80095aa:	682b      	ldr	r3, [r5, #0]
 80095ac:	b103      	cbz	r3, 80095b0 <_fstat_r+0x1c>
 80095ae:	6023      	str	r3, [r4, #0]
 80095b0:	bd38      	pop	{r3, r4, r5, pc}
 80095b2:	bf00      	nop
 80095b4:	20004bc0 	.word	0x20004bc0

080095b8 <_isatty_r>:
 80095b8:	b538      	push	{r3, r4, r5, lr}
 80095ba:	4d06      	ldr	r5, [pc, #24]	@ (80095d4 <_isatty_r+0x1c>)
 80095bc:	2300      	movs	r3, #0
 80095be:	4604      	mov	r4, r0
 80095c0:	4608      	mov	r0, r1
 80095c2:	602b      	str	r3, [r5, #0]
 80095c4:	f7f8 f808 	bl	80015d8 <_isatty>
 80095c8:	1c43      	adds	r3, r0, #1
 80095ca:	d102      	bne.n	80095d2 <_isatty_r+0x1a>
 80095cc:	682b      	ldr	r3, [r5, #0]
 80095ce:	b103      	cbz	r3, 80095d2 <_isatty_r+0x1a>
 80095d0:	6023      	str	r3, [r4, #0]
 80095d2:	bd38      	pop	{r3, r4, r5, pc}
 80095d4:	20004bc0 	.word	0x20004bc0

080095d8 <_kill_r>:
 80095d8:	b538      	push	{r3, r4, r5, lr}
 80095da:	4d07      	ldr	r5, [pc, #28]	@ (80095f8 <_kill_r+0x20>)
 80095dc:	2300      	movs	r3, #0
 80095de:	4604      	mov	r4, r0
 80095e0:	4608      	mov	r0, r1
 80095e2:	4611      	mov	r1, r2
 80095e4:	602b      	str	r3, [r5, #0]
 80095e6:	f7f7 ff87 	bl	80014f8 <_kill>
 80095ea:	1c43      	adds	r3, r0, #1
 80095ec:	d102      	bne.n	80095f4 <_kill_r+0x1c>
 80095ee:	682b      	ldr	r3, [r5, #0]
 80095f0:	b103      	cbz	r3, 80095f4 <_kill_r+0x1c>
 80095f2:	6023      	str	r3, [r4, #0]
 80095f4:	bd38      	pop	{r3, r4, r5, pc}
 80095f6:	bf00      	nop
 80095f8:	20004bc0 	.word	0x20004bc0

080095fc <_getpid_r>:
 80095fc:	f7f7 bf74 	b.w	80014e8 <_getpid>

08009600 <_init>:
 8009600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009602:	bf00      	nop
 8009604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009606:	bc08      	pop	{r3}
 8009608:	469e      	mov	lr, r3
 800960a:	4770      	bx	lr

0800960c <_fini>:
 800960c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800960e:	bf00      	nop
 8009610:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009612:	bc08      	pop	{r3}
 8009614:	469e      	mov	lr, r3
 8009616:	4770      	bx	lr
