	component nios2_subsystem is
		port (
			clk_clk                                       : in  std_logic                     := 'X';             -- clk
			pio_data_back_external_connection_export      : out std_logic;                                        -- export
			pio_fifo_q_external_connection_export         : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			pio_fifo_rdempty_external_connection_export   : in  std_logic                     := 'X';             -- export
			pio_fifo_rdfull_external_connection_export    : in  std_logic                     := 'X';             -- export
			pio_fifo_rdreq_external_connection_export     : out std_logic;                                        -- export
			pio_vga_fifo_data_external_connection_export  : out std_logic_vector(31 downto 0);                    -- export
			pio_vga_fifo_full_external_connection_export  : in  std_logic                     := 'X';             -- export
			pio_vga_fifo_wrreq_external_connection_export : out std_logic;                                        -- export
			reset_reset_n                                 : in  std_logic                     := 'X'              -- reset_n
		);
	end component nios2_subsystem;

