Matthew D. Allen , Srinath Sridharan , Gurindar S. Sohi, Serialization sets: a dynamic dependence-based parallel execution model, Proceedings of the 14th ACM SIGPLAN symposium on Principles and practice of parallel programming, February 14-18, 2009, Raleigh, NC, USA[doi>10.1145/1504176.1504190]
Pieter Bellens , Josep M. Perez , Rosa M. Badia , Jesus Labarta, CellSs: a programming model for the cell BE architecture, Proceedings of the 2006 ACM/IEEE conference on Supercomputing, November 11-17, 2006, Tampa, Florida[doi>10.1145/1188455.1188546]
Mladen Berekovic , Tim Niggemeier, A distributed, simultaneously multi-threaded (SMT) processor with clustered scheduling windows for scalable DSP performance, Journal of Signal Processing Systems, v.50 n.2, p.201-229, February 2008[doi>10.1007/s11265-007-0138-6]
Robert D. Blumofe , Christopher F. Joerg , Bradley C. Kuszmaul , Charles E. Leiserson , Keith H. Randall , Yuli Zhou, Cilk: an efficient multithreaded runtime system, ACM SIGPLAN Notices, v.30 n.8, p.207-216, Aug. 1995[doi>10.1145/209937.209958]
Shekhar Borkar , Andrew A. Chien, The future of microprocessors, Communications of the ACM, v.54 n.5, May 2011[doi>10.1145/1941487.1941507]
Daniel Y. Deng , Daniel Lo , Greg Malysa , Skyler Schneider , G. Edward Suh, Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.137-148, December 04-08, 2010[doi>10.1109/MICRO.2010.17]
EEMBC. 2010. The embedded microprocessor benchmark consortium. http://www.eembc.org/.
Yoav Etsion , Felipe Cabarcas , Alejandro Rico , Alex Ramirez , Rosa M. Badia , Eduard Ayguade , Jesus Labarta , Mateo Valero, Task Superscalar: An Out-of-Order Task Pipeline, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.89-100, December 04-08, 2010[doi>10.1109/MICRO.2010.13]
T. Givargis , F. Vahid, Platune: a tuning framework for system-on-a-chip platforms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.11, p.1317-1327, November 2006[doi>10.1109/TCAD.2002.804107]
Gagan Gupta , Gurindar S. Sohi, Dataflow execution of sequential imperative programs on multicore architectures, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155628]
Lance Hammond , Benedict A. Hubbert , Michael Siu , Manohar K. Prabhu , Michael Chen , Kunle Olukotun, The Stanford Hydra CMP, IEEE Micro, v.20 n.2, p.71-84, March 2000[doi>10.1109/40.848474]
J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
Karim, F., Mellan, A., Aydonat, U., Abdelrahman, T. S., Stramm, B., and Nguyen, A. 2003. The Hyperprocessor: A template system-on-chip architecture for embedded multimedia applications. InProceedings of the Workshop on Application Specific Processors.
Faraydon Karim , Alain Mellan , Anh Nguyen , Utku Aydonat , Tarek Abdelrahman, A Multilevel Computing Architecture for Embedded Multimedia Applications, IEEE Micro, v.24 n.3, p.56-66, May 2004[doi>10.1109/MM.2004.1]
Aparna Kotha , Kapil Anand , Matthew Smithson , Greeshma Yellareddy , Rajeev Barua, Automatic Parallelization in a Binary Rewriter, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.547-557, December 04-08, 2010[doi>10.1109/MICRO.2010.27]
Sanjeev Kumar , Christopher J. Hughes , Anthony Nguyen, Carbon: architectural support for fine-grained parallelism on chip multiprocessors, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250683]
Georgi Kuzmanov , Georgi Gaydadjiev , Stamatis Vassiliadis, The MOLEN Processor Prototype, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.296-299, April 20-23, 2004
Limberg, T., Winter, M., Bimberg, M., Klemm, R., and Fettweis, G. 2009. A heterogeneous MPSoC with hardware supported dynamic task scheduling for software defined radio. InProceedings of the 46th Design Automation Conference (DACâ€™09).
Y. N. Patt , W. M. Hwu , M. Shebanow, HPS, a new microarchitecture: rationale and introduction, Proceedings of the 18th annual workshop on Microprogramming, p.103-108, December 03-06, 1985, Pacific Grove, California, USA[doi>10.1145/18927.18916]
Eric Rotenberg , Quinn Jacobson , Yiannakis Sazeides , Jim Smith, Trace processors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.138-148, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Daniel Sanchez , David Lo , Richard M. Yoo , Jeremy Sugerman , Christos Kozyrakis, Dynamic Fine-Grain Scheduling of Pipeline Parallelism, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.22-32, October 10-14, 2011[doi>10.1109/PACT.2011.9]
Karthikeyan Sankaralingam , Ramadass Nagarajan , Robert McDonald , Rajagopalan Desikan , Saurabh Drolia , M. S. Govindan , Paul Gratz , Divya Gulati , Heather Hanson , Changkyu Kim , Haiming Liu , Nitya Ranganathan , Simha Sethumadhavan , Sadia Sharif , Premkishore Shivakumar , Stephen W. Keckler , Doug Burger, Distributed Microarchitectural Protocols in the TRIPS Prototype Processor, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.480-491, December 09-13, 2006[doi>10.1109/MICRO.2006.19]
Gurindar S. Sohi , Scott E. Breach , T. N. Vijaykumar, Multiscalar processors, Proceedings of the 22nd annual international symposium on Computer architecture, p.414-425, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224451]
Jinho Suh , Michel Dubois, Dynamic MIPS rate stabilization in out-of-order processors, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009[doi>10.1145/1555815.1555763]
Steven Swanson , Ken Michelson , Andrew Schwerin , Mark Oskin, WaveScalar, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.291, December 03-05, 2003
Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002[doi>10.1109/MM.2002.997877]
R. M. Tomasulo, An efficient algorithm for exploiting multiple arithmetic units, IBM Journal of Research and Development, v.11 n.1, p.25-33, January 1967[doi>10.1147/rd.111.0025]
Chao Wang , Xi Li , Junneng Zhang , Peng Chen , Xiaojing Feng , Xuehai Zhou, FPM: A Flexible Programming Model for MPSoC on FPGA, Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum, p.477-484, May 21-25, 2012[doi>10.1109/IPDPSW.2012.62]
Chao Wang , Junneng Zhang , Xuehai Zhou , Xiaojing Feng , Xiaoning Nie, SOMP: Service-Oriented Multi Processors, Proceedings of the 2011 IEEE International Conference on Services Computing, p.709-716, July 04-09, 2011[doi>10.1109/SCC.2011.26]
John Wawrzynek , David Patterson , Mark Oskin , Shih-Lien Lu , Christoforos Kozyrakis , James C. Hoe , Derek Chiou , Krste Asanovic, RAMP: Research Accelerator for Multiple Processors, IEEE Micro, v.27 n.2, p.46-57, March 2007[doi>10.1109/MM.2007.39]
Xilinx. 2009. Fast simplex link (FSL) specification. http://www.xilinx.com/products/ipcenter/FSL.htm.
