<def f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='625' ll='630' type='unsigned int llvm::SMSchedule::getStagesForReg(int Reg, unsigned int CurStage)'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2328' u='c' c='_ZN4llvm17SwingSchedulerDAG20generateExistingPhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12D3023948'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2560' u='c' c='_ZN4llvm17SwingSchedulerDAG12generatePhisEPNS_17MachineBasicBlockES2_S2_S2_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapP8010026'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='623'>/// Return the max. number of stages/iterations that can occur between a
  /// register definition and its uses.</doc>
