INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week09/02.async_mem/src/rtl/ASYNC_RAM_DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASYNC_RAM_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week09/02.async_mem/testbench/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week09/02.async_mem/sim/xsim/async_mem/async_mem.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
