<stg><name>dense_resource_rf_leq_nin.0.0.0.0.0.0.0.0.0.2</name>


<trans_list>

<trans id="281" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:0  %data_7_V_read_9 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_9"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:1  %data_6_V_read_10 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_10"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:2  %data_5_V_read_10 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_10"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:3  %data_4_V_read_10 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_10"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:4  %data_3_V_read_10 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_10"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:5  %data_2_V_read_10 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_10"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:6  %data_1_V_read_10 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_10"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:7  %data_0_V_read_10 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_10"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:37  %sext_ln1118_140 = sext i16 %data_4_V_read_10 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_140"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="22" op_0_bw="16">
<![CDATA[
.preheader54.preheader:38  %sext_ln1118_141 = sext i16 %data_4_V_read_10 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_141"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:39  %mul_ln1118_115 = mul i24 %sext_ln1118_140, 152

]]></Node>
<StgValue><ssdm name="mul_ln1118_115"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:40  %trunc_ln708_174 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_115, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_174"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:41  %sext_ln1118_142 = sext i16 %data_5_V_read_10 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_142"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="21" op_0_bw="16">
<![CDATA[
.preheader54.preheader:42  %sext_ln1118_143 = sext i16 %data_5_V_read_10 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_143"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:43  %mul_ln1118_116 = mul i24 %sext_ln1118_142, -108

]]></Node>
<StgValue><ssdm name="mul_ln1118_116"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:44  %trunc_ln708_175 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_116, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_175"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:45  %sext_ln1118_144 = sext i16 %data_6_V_read_10 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_144"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="23" op_0_bw="16">
<![CDATA[
.preheader54.preheader:46  %sext_ln1118_145 = sext i16 %data_6_V_read_10 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_145"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:47  %mul_ln1118_117 = mul i24 %sext_ln1118_144, 179

]]></Node>
<StgValue><ssdm name="mul_ln1118_117"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:48  %trunc_ln708_176 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_117, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_176"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:49  %sext_ln1118_146 = sext i16 %data_7_V_read_9 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_146"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="23" op_0_bw="16">
<![CDATA[
.preheader54.preheader:50  %sext_ln1118_147 = sext i16 %data_7_V_read_9 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_147"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:51  %mul_ln1118_118 = mul i24 %sext_ln1118_146, 97

]]></Node>
<StgValue><ssdm name="mul_ln1118_118"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:52  %trunc_ln708_177 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_118, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_177"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:57  %add_ln703_240 = add i16 %trunc_ln708_177, -79

]]></Node>
<StgValue><ssdm name="add_ln703_240"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:58  %add_ln703_241 = add i16 %add_ln703_240, %trunc_ln708_176

]]></Node>
<StgValue><ssdm name="add_ln703_241"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:76  %mul_ln1118_122 = mul i24 %sext_ln1118_140, -170

]]></Node>
<StgValue><ssdm name="mul_ln1118_122"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:77  %trunc_ln708_182 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_122, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_182"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:78  %mul_ln1118_123 = mul i24 %sext_ln1118_142, 183

]]></Node>
<StgValue><ssdm name="mul_ln1118_123"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:79  %trunc_ln708_183 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_123, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_183"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:80  %mul_ln1118_124 = mul i24 %sext_ln1118_144, -148

]]></Node>
<StgValue><ssdm name="mul_ln1118_124"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:81  %trunc_ln708_184 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_124, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_184"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:82  %mul_ln1118_125 = mul i24 %sext_ln1118_146, 79

]]></Node>
<StgValue><ssdm name="mul_ln1118_125"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:83  %trunc_ln708_185 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_125, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_185"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:88  %add_ln703_248 = add i16 %trunc_ln708_185, 178

]]></Node>
<StgValue><ssdm name="add_ln703_248"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:89  %add_ln703_249 = add i16 %add_ln703_248, %trunc_ln708_184

]]></Node>
<StgValue><ssdm name="add_ln703_249"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:107  %mul_ln1118_128 = mul i24 %sext_ln1118_140, -239

]]></Node>
<StgValue><ssdm name="mul_ln1118_128"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:108  %trunc_ln708_190 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_128, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_190"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:109  %mul_ln1118_129 = mul i24 %sext_ln1118_142, 137

]]></Node>
<StgValue><ssdm name="mul_ln1118_129"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:110  %trunc_ln708_191 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_129, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_191"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:111  %mul_ln1118_130 = mul i23 %sext_ln1118_145, -45

]]></Node>
<StgValue><ssdm name="mul_ln1118_130"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:112  %trunc_ln708_s = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %mul_ln1118_130, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:113  %sext_ln708_78 = sext i15 %trunc_ln708_s to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_78"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:114  %mul_ln1118_131 = mul i24 %sext_ln1118_146, -84

]]></Node>
<StgValue><ssdm name="mul_ln1118_131"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:115  %trunc_ln708_192 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_131, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_192"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:120  %add_ln703_256 = add i16 %trunc_ln708_192, 320

]]></Node>
<StgValue><ssdm name="add_ln703_256"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:121  %add_ln703_257 = add i16 %add_ln703_256, %sext_ln708_78

]]></Node>
<StgValue><ssdm name="add_ln703_257"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:132  %mul_ln1118_135 = mul i24 %sext_ln1118_140, 204

]]></Node>
<StgValue><ssdm name="mul_ln1118_135"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:133  %trunc_ln708_197 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_135, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_197"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:134  %mul_ln1118_136 = mul i24 %sext_ln1118_142, -216

]]></Node>
<StgValue><ssdm name="mul_ln1118_136"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:135  %trunc_ln708_198 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_136, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_198"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:136  %mul_ln1118_137 = mul i24 %sext_ln1118_144, 238

]]></Node>
<StgValue><ssdm name="mul_ln1118_137"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:137  %trunc_ln708_199 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_137, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_199"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:138  %mul_ln1118_138 = mul i23 %sext_ln1118_147, 53

]]></Node>
<StgValue><ssdm name="mul_ln1118_138"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:139  %trunc_ln708_200 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %mul_ln1118_138, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_200"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:140  %sext_ln708_79 = sext i15 %trunc_ln708_200 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_79"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:145  %add_ln703_264 = add i16 %sext_ln708_79, 39

]]></Node>
<StgValue><ssdm name="add_ln703_264"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:146  %add_ln703_265 = add i16 %add_ln703_264, %trunc_ln708_199

]]></Node>
<StgValue><ssdm name="add_ln703_265"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:158  %mul_ln1118_142 = mul i24 %sext_ln1118_140, 141

]]></Node>
<StgValue><ssdm name="mul_ln1118_142"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:159  %trunc_ln708_205 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_142, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_205"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:160  %mul_ln1118_143 = mul i24 %sext_ln1118_142, 150

]]></Node>
<StgValue><ssdm name="mul_ln1118_143"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:161  %trunc_ln708_206 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_143, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_206"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:162  %mul_ln1118_144 = mul i24 %sext_ln1118_144, 108

]]></Node>
<StgValue><ssdm name="mul_ln1118_144"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:163  %trunc_ln708_207 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_144, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_207"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:164  %mul_ln1118_145 = mul i24 %sext_ln1118_146, -311

]]></Node>
<StgValue><ssdm name="mul_ln1118_145"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:165  %trunc_ln708_208 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_145, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_208"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:170  %add_ln703_272 = add i16 %trunc_ln708_208, 34

]]></Node>
<StgValue><ssdm name="add_ln703_272"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:171  %add_ln703_273 = add i16 %add_ln703_272, %trunc_ln708_207

]]></Node>
<StgValue><ssdm name="add_ln703_273"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:182  %mul_ln1118_149 = mul i24 %sext_ln1118_140, -125

]]></Node>
<StgValue><ssdm name="mul_ln1118_149"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:183  %trunc_ln708_212 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_149, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_212"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:184  %mul_ln1118_150 = mul i24 %sext_ln1118_142, 219

]]></Node>
<StgValue><ssdm name="mul_ln1118_150"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:185  %trunc_ln708_213 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_150, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_213"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:186  %mul_ln1118_151 = mul i24 %sext_ln1118_144, -319

]]></Node>
<StgValue><ssdm name="mul_ln1118_151"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:187  %trunc_ln708_214 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_151, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_214"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:188  %mul_ln1118_152 = mul i24 %sext_ln1118_146, -140

]]></Node>
<StgValue><ssdm name="mul_ln1118_152"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:189  %trunc_ln708_215 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_152, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_215"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:193  %add_ln703_279 = add i16 %trunc_ln708_213, %trunc_ln708_214

]]></Node>
<StgValue><ssdm name="add_ln703_279"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:194  %add_ln703_280 = add i16 %trunc_ln708_215, 33

]]></Node>
<StgValue><ssdm name="add_ln703_280"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:195  %add_ln703_281 = add i16 %add_ln703_280, %add_ln703_279

]]></Node>
<StgValue><ssdm name="add_ln703_281"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:197  %tmp = call i9 @_ssdm_op_PartSelect.i9.i16.i32.i32(i16 %data_0_V_read_10, i32 7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader54.preheader:211  %shl_ln1118_60 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %data_4_V_read_10, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_60"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="22" op_0_bw="21">
<![CDATA[
.preheader54.preheader:212  %sext_ln1118_155 = sext i21 %shl_ln1118_60 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_155"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader54.preheader:213  %add_ln1118_8 = add i22 %sext_ln1118_155, %sext_ln1118_141

]]></Node>
<StgValue><ssdm name="add_ln1118_8"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:214  %tmp_247 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1118_8, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="15" op_0_bw="14">
<![CDATA[
.preheader54.preheader:215  %sext_ln1118_162 = sext i14 %tmp_247 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_162"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader54.preheader:216  %shl_ln1118_61 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %data_5_V_read_10, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_61"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="22" op_0_bw="21">
<![CDATA[
.preheader54.preheader:217  %sext_ln1118_156 = sext i21 %shl_ln1118_61 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_156"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader54.preheader:218  %sub_ln1118_46 = sub i22 0, %sext_ln1118_156

]]></Node>
<StgValue><ssdm name="sub_ln1118_46"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader54.preheader:219  %shl_ln1118_62 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %data_5_V_read_10, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_62"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="22" op_0_bw="17">
<![CDATA[
.preheader54.preheader:220  %sext_ln1118_157 = sext i17 %shl_ln1118_62 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_157"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader54.preheader:221  %sub_ln1118_47 = sub i22 %sub_ln1118_46, %sext_ln1118_157

]]></Node>
<StgValue><ssdm name="sub_ln1118_47"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:222  %tmp_248 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %sub_ln1118_47, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="14">
<![CDATA[
.preheader54.preheader:223  %sext_ln1118_163 = sext i14 %tmp_248 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_163"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:224  %mul_ln1118_155 = mul i24 %sext_ln1118_144, -76

]]></Node>
<StgValue><ssdm name="mul_ln1118_155"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:225  %trunc_ln708_218 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_155, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_218"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:226  %mul_ln1118_156 = mul i24 %sext_ln1118_146, -121

]]></Node>
<StgValue><ssdm name="mul_ln1118_156"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:227  %trunc_ln708_219 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_156, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_219"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader54.preheader:232  %add_ln703_286 = add i15 %sext_ln1118_162, %sext_ln1118_163

]]></Node>
<StgValue><ssdm name="add_ln703_286"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:233  %sext_ln703_14 = sext i15 %add_ln703_286 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703_14"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:234  %add_ln703_287 = add i16 %trunc_ln708_219, -104

]]></Node>
<StgValue><ssdm name="add_ln703_287"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:235  %add_ln703_288 = add i16 %add_ln703_287, %trunc_ln708_218

]]></Node>
<StgValue><ssdm name="add_ln703_288"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:236  %add_ln703_289 = add i16 %add_ln703_288, %sext_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln703_289"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="13" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:243  %trunc_ln708_222 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %data_2_V_read_10, i32 3, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln708_222"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader54.preheader:247  %mul_ln1118_160 = mul i21 %sext_ln1118_143, 13

]]></Node>
<StgValue><ssdm name="mul_ln1118_160"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:248  %trunc_ln708_224 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %mul_ln1118_160, i32 8, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_224"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader54.preheader:250  %shl_ln1118_63 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_6_V_read_10, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_63"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="23" op_0_bw="22">
<![CDATA[
.preheader54.preheader:251  %sext_ln1118_158 = sext i22 %shl_ln1118_63 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_158"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader54.preheader:252  %shl_ln1118_64 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %data_6_V_read_10, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_64"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="23" op_0_bw="20">
<![CDATA[
.preheader54.preheader:253  %sext_ln1118_159 = sext i20 %shl_ln1118_64 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_159"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:254  %sub_ln1118_48 = sub i23 %sext_ln1118_159, %sext_ln1118_158

]]></Node>
<StgValue><ssdm name="sub_ln1118_48"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:255  %trunc_ln708_225 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_48, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_225"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:256  %sext_ln708_87 = sext i15 %trunc_ln708_225 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_87"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:257  %mul_ln1118_161 = mul i24 %sext_ln1118_146, -79

]]></Node>
<StgValue><ssdm name="mul_ln1118_161"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:258  %trunc_ln708_226 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_161, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_226"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:263  %add_ln703_295 = add i16 %trunc_ln708_226, -116

]]></Node>
<StgValue><ssdm name="add_ln703_295"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:264  %add_ln703_296 = add i16 %add_ln703_295, %sext_ln708_87

]]></Node>
<StgValue><ssdm name="add_ln703_296"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:8  %sext_ln1118 = sext i16 %data_0_V_read_10 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader54.preheader:9  %shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_0_V_read_10, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="23" op_0_bw="22">
<![CDATA[
.preheader54.preheader:10  %sext_ln1118_127 = sext i22 %shl_ln to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_127"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:11  %sub_ln1118 = sub i23 0, %sext_ln1118_127

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
.preheader54.preheader:12  %shl_ln1118_s = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %data_0_V_read_10, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="19" op_0_bw="18">
<![CDATA[
.preheader54.preheader:13  %sext_ln1118_128 = sext i18 %shl_ln1118_s to i19

]]></Node>
<StgValue><ssdm name="sext_ln1118_128"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="23" op_0_bw="18">
<![CDATA[
.preheader54.preheader:14  %sext_ln1118_129 = sext i18 %shl_ln1118_s to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_129"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:15  %sub_ln1118_37 = sub i23 %sub_ln1118, %sext_ln1118_129

]]></Node>
<StgValue><ssdm name="sub_ln1118_37"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:16  %trunc_ln = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_37, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:17  %sext_ln708 = sext i15 %trunc_ln to i16

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:18  %sext_ln1118_130 = sext i16 %data_1_V_read_10 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_130"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="23" op_0_bw="16">
<![CDATA[
.preheader54.preheader:19  %sext_ln1118_131 = sext i16 %data_1_V_read_10 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_131"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="22" op_0_bw="16">
<![CDATA[
.preheader54.preheader:20  %sext_ln1118_132 = sext i16 %data_1_V_read_10 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_132"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader54.preheader:21  %shl_ln1118_52 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %data_1_V_read_10, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_52"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="21" op_0_bw="20">
<![CDATA[
.preheader54.preheader:22  %sext_ln1118_133 = sext i20 %shl_ln1118_52 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_133"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader54.preheader:23  %shl_ln1118_53 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %data_1_V_read_10, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_53"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="21" op_0_bw="17">
<![CDATA[
.preheader54.preheader:24  %sext_ln1118_134 = sext i17 %shl_ln1118_53 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_134"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader54.preheader:25  %sub_ln1118_38 = sub i21 %sext_ln1118_133, %sext_ln1118_134

]]></Node>
<StgValue><ssdm name="sub_ln1118_38"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:26  %trunc_ln708_171 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %sub_ln1118_38, i32 8, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_171"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="13">
<![CDATA[
.preheader54.preheader:27  %sext_ln708_74 = sext i13 %trunc_ln708_171 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_74"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:28  %sext_ln1118_135 = sext i16 %data_2_V_read_10 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_135"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="16">
<![CDATA[
.preheader54.preheader:29  %sext_ln1118_136 = sext i16 %data_2_V_read_10 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_136"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="21" op_0_bw="16">
<![CDATA[
.preheader54.preheader:30  %sext_ln1118_137 = sext i16 %data_2_V_read_10 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_137"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:31  %mul_ln1118 = mul i24 %sext_ln1118_135, -100

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:32  %trunc_ln708_172 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_172"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="16">
<![CDATA[
.preheader54.preheader:33  %sext_ln1118_138 = sext i16 %data_3_V_read_10 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_138"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="22" op_0_bw="16">
<![CDATA[
.preheader54.preheader:34  %sext_ln1118_139 = sext i16 %data_3_V_read_10 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_139"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:35  %mul_ln1118_114 = mul i24 %sext_ln1118_138, 111

]]></Node>
<StgValue><ssdm name="mul_ln1118_114"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:36  %trunc_ln708_173 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_114, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_173"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:53  %add_ln703 = add i16 %sext_ln708, %sext_ln708_74

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:54  %add_ln703_237 = add i16 %trunc_ln708_172, %trunc_ln708_173

]]></Node>
<StgValue><ssdm name="add_ln703_237"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:55  %add_ln703_238 = add i16 %add_ln703_237, %add_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_238"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:56  %add_ln703_239 = add i16 %trunc_ln708_174, %trunc_ln708_175

]]></Node>
<StgValue><ssdm name="add_ln703_239"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:59  %add_ln703_242 = add i16 %add_ln703_241, %add_ln703_239

]]></Node>
<StgValue><ssdm name="add_ln703_242"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:60  %add_ln703_267 = add i16 %add_ln703_242, %add_ln703_238

]]></Node>
<StgValue><ssdm name="add_ln703_267"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:61  %mul_ln1118_119 = mul i24 %sext_ln1118, 184

]]></Node>
<StgValue><ssdm name="mul_ln1118_119"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:62  %trunc_ln708_178 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_119, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_178"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader54.preheader:63  %shl_ln1118_54 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_1_V_read_10, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_54"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="23" op_0_bw="22">
<![CDATA[
.preheader54.preheader:64  %sext_ln1118_148 = sext i22 %shl_ln1118_54 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_148"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:65  %sub_ln1118_39 = sub i23 0, %sext_ln1118_148

]]></Node>
<StgValue><ssdm name="sub_ln1118_39"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader54.preheader:66  %shl_ln1118_55 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_1_V_read_10, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_55"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="23" op_0_bw="19">
<![CDATA[
.preheader54.preheader:67  %sext_ln1118_149 = sext i19 %shl_ln1118_55 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_149"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:68  %sub_ln1118_40 = sub i23 %sub_ln1118_39, %sext_ln1118_149

]]></Node>
<StgValue><ssdm name="sub_ln1118_40"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:69  %trunc_ln708_179 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_40, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_179"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:70  %sext_ln708_75 = sext i15 %trunc_ln708_179 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_75"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:71  %mul_ln1118_120 = mul i24 %sext_ln1118_135, -186

]]></Node>
<StgValue><ssdm name="mul_ln1118_120"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:72  %trunc_ln708_180 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_120, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_180"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader54.preheader:73  %mul_ln1118_121 = mul i22 %sext_ln1118_139, 27

]]></Node>
<StgValue><ssdm name="mul_ln1118_121"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:74  %trunc_ln708_181 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_121, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="trunc_ln708_181"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="14">
<![CDATA[
.preheader54.preheader:75  %sext_ln708_76 = sext i14 %trunc_ln708_181 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_76"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:84  %add_ln703_244 = add i16 %trunc_ln708_178, %sext_ln708_75

]]></Node>
<StgValue><ssdm name="add_ln703_244"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:85  %add_ln703_245 = add i16 %trunc_ln708_180, %sext_ln708_76

]]></Node>
<StgValue><ssdm name="add_ln703_245"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:86  %add_ln703_246 = add i16 %add_ln703_245, %add_ln703_244

]]></Node>
<StgValue><ssdm name="add_ln703_246"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:87  %add_ln703_247 = add i16 %trunc_ln708_182, %trunc_ln708_183

]]></Node>
<StgValue><ssdm name="add_ln703_247"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:90  %add_ln703_250 = add i16 %add_ln703_249, %add_ln703_247

]]></Node>
<StgValue><ssdm name="add_ln703_250"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:91  %acc_1_V = add i16 %add_ln703_250, %add_ln703_246

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader54.preheader:92  %sub_ln1118_41 = sub i19 0, %sext_ln1118_128

]]></Node>
<StgValue><ssdm name="sub_ln1118_41"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:93  %trunc_ln708_186 = call i11 @_ssdm_op_PartSelect.i11.i19.i32.i32(i19 %sub_ln1118_41, i32 8, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_186"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="11">
<![CDATA[
.preheader54.preheader:94  %sext_ln708_77 = sext i11 %trunc_ln708_186 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_77"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:95  %mul_ln1118_126 = mul i24 %sext_ln1118_130, -218

]]></Node>
<StgValue><ssdm name="mul_ln1118_126"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:96  %trunc_ln708_187 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_126, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_187"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
.preheader54.preheader:97  %shl_ln1118_56 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %data_2_V_read_10, i7 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_56"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="23">
<![CDATA[
.preheader54.preheader:98  %sext_ln1118_150 = sext i23 %shl_ln1118_56 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_150"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:99  %sub_ln1118_42 = sub i24 0, %sext_ln1118_150

]]></Node>
<StgValue><ssdm name="sub_ln1118_42"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
.preheader54.preheader:100  %shl_ln1118_57 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %data_2_V_read_10, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_57"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="21" op_0_bw="20">
<![CDATA[
.preheader54.preheader:101  %sext_ln1118_151 = sext i20 %shl_ln1118_57 to i21

]]></Node>
<StgValue><ssdm name="sext_ln1118_151"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="20">
<![CDATA[
.preheader54.preheader:102  %sext_ln1118_152 = sext i20 %shl_ln1118_57 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_152"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:103  %sub_ln1118_43 = sub i24 %sub_ln1118_42, %sext_ln1118_152

]]></Node>
<StgValue><ssdm name="sub_ln1118_43"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:104  %trunc_ln708_188 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %sub_ln1118_43, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_188"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:105  %mul_ln1118_127 = mul i24 %sext_ln1118_138, -178

]]></Node>
<StgValue><ssdm name="mul_ln1118_127"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:106  %trunc_ln708_189 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_127, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_189"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:116  %add_ln703_252 = add i16 %sext_ln708_77, %trunc_ln708_187

]]></Node>
<StgValue><ssdm name="add_ln703_252"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:117  %add_ln703_253 = add i16 %trunc_ln708_188, %trunc_ln708_189

]]></Node>
<StgValue><ssdm name="add_ln703_253"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:118  %add_ln703_254 = add i16 %add_ln703_253, %add_ln703_252

]]></Node>
<StgValue><ssdm name="add_ln703_254"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:119  %add_ln703_255 = add i16 %trunc_ln708_190, %trunc_ln708_191

]]></Node>
<StgValue><ssdm name="add_ln703_255"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:122  %add_ln703_258 = add i16 %add_ln703_257, %add_ln703_255

]]></Node>
<StgValue><ssdm name="add_ln703_258"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:123  %acc_2_V = add i16 %add_ln703_258, %add_ln703_254

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:124  %mul_ln1118_132 = mul i24 %sext_ln1118, -199

]]></Node>
<StgValue><ssdm name="mul_ln1118_132"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:125  %trunc_ln708_193 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_132, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_193"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:126  %mul_ln1118_133 = mul i24 %sext_ln1118_130, 170

]]></Node>
<StgValue><ssdm name="mul_ln1118_133"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:127  %trunc_ln708_194 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_133, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_194"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:128  %add_ln1118 = add i24 %sext_ln1118_150, %sext_ln1118_135

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:129  %trunc_ln708_195 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %add_ln1118, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_195"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:130  %mul_ln1118_134 = mul i24 %sext_ln1118_138, 206

]]></Node>
<StgValue><ssdm name="mul_ln1118_134"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:131  %trunc_ln708_196 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_134, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_196"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:141  %add_ln703_260 = add i16 %trunc_ln708_193, %trunc_ln708_194

]]></Node>
<StgValue><ssdm name="add_ln703_260"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:142  %add_ln703_261 = add i16 %trunc_ln708_195, %trunc_ln708_196

]]></Node>
<StgValue><ssdm name="add_ln703_261"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:143  %add_ln703_262 = add i16 %add_ln703_261, %add_ln703_260

]]></Node>
<StgValue><ssdm name="add_ln703_262"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:144  %add_ln703_263 = add i16 %trunc_ln708_197, %trunc_ln708_198

]]></Node>
<StgValue><ssdm name="add_ln703_263"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:147  %add_ln703_266 = add i16 %add_ln703_265, %add_ln703_263

]]></Node>
<StgValue><ssdm name="add_ln703_266"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:148  %acc_3_V = add i16 %add_ln703_266, %add_ln703_262

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:149  %mul_ln1118_139 = mul i24 %sext_ln1118, -111

]]></Node>
<StgValue><ssdm name="mul_ln1118_139"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:150  %trunc_ln708_201 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_139, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_201"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:151  %mul_ln1118_140 = mul i24 %sext_ln1118_130, 199

]]></Node>
<StgValue><ssdm name="mul_ln1118_140"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:152  %trunc_ln708_202 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_140, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_202"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader54.preheader:153  %sub_ln1118_44 = sub i21 %sext_ln1118_151, %sext_ln1118_137

]]></Node>
<StgValue><ssdm name="sub_ln1118_44"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:154  %trunc_ln708_203 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %sub_ln1118_44, i32 8, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_203"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="13">
<![CDATA[
.preheader54.preheader:155  %sext_ln708_80 = sext i13 %trunc_ln708_203 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_80"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:156  %mul_ln1118_141 = mul i24 %sext_ln1118_138, -328

]]></Node>
<StgValue><ssdm name="mul_ln1118_141"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:157  %trunc_ln708_204 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_141, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_204"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:166  %add_ln703_268 = add i16 %trunc_ln708_201, %trunc_ln708_202

]]></Node>
<StgValue><ssdm name="add_ln703_268"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:167  %add_ln703_269 = add i16 %sext_ln708_80, %trunc_ln708_204

]]></Node>
<StgValue><ssdm name="add_ln703_269"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:168  %add_ln703_270 = add i16 %add_ln703_269, %add_ln703_268

]]></Node>
<StgValue><ssdm name="add_ln703_270"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:169  %add_ln703_271 = add i16 %trunc_ln708_205, %trunc_ln708_206

]]></Node>
<StgValue><ssdm name="add_ln703_271"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:172  %add_ln703_274 = add i16 %add_ln703_273, %add_ln703_271

]]></Node>
<StgValue><ssdm name="add_ln703_274"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:173  %acc_4_V = add i16 %add_ln703_274, %add_ln703_270

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:174  %mul_ln1118_146 = mul i24 %sext_ln1118, 84

]]></Node>
<StgValue><ssdm name="mul_ln1118_146"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:175  %trunc_ln708_209 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_146, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_209"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:176  %mul_ln1118_147 = mul i23 %sext_ln1118_131, -35

]]></Node>
<StgValue><ssdm name="mul_ln1118_147"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:177  %trunc_ln708_210 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %mul_ln1118_147, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_210"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:178  %sext_ln708_81 = sext i15 %trunc_ln708_210 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_81"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:179  %mul_ln1118_148 = mul i23 %sext_ln1118_136, -57

]]></Node>
<StgValue><ssdm name="mul_ln1118_148"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:180  %trunc_ln708_211 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %mul_ln1118_148, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_211"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:181  %sext_ln708_82 = sext i15 %trunc_ln708_211 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_82"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:190  %add_ln703_276 = add i16 %trunc_ln708_209, %sext_ln708_81

]]></Node>
<StgValue><ssdm name="add_ln703_276"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:191  %add_ln703_277 = add i16 %sext_ln708_82, %trunc_ln708_212

]]></Node>
<StgValue><ssdm name="add_ln703_277"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:192  %add_ln703_278 = add i16 %add_ln703_277, %add_ln703_276

]]></Node>
<StgValue><ssdm name="add_ln703_278"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:196  %acc_5_V = add i16 %add_ln703_281, %add_ln703_278

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="15" op_0_bw="9">
<![CDATA[
.preheader54.preheader:198  %sext_ln1118_160 = sext i9 %tmp to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_160"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader54.preheader:199  %mul_ln1118_153 = mul i22 %sext_ln1118_132, 22

]]></Node>
<StgValue><ssdm name="mul_ln1118_153"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:200  %tmp_246 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_153, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="14">
<![CDATA[
.preheader54.preheader:201  %sext_ln1118_161 = sext i14 %tmp_246 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1118_161"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:202  %mul_ln1118_154 = mul i24 %sext_ln1118_135, -85

]]></Node>
<StgValue><ssdm name="mul_ln1118_154"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:203  %trunc_ln708_216 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_154, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_216"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
.preheader54.preheader:204  %shl_ln1118_58 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_3_V_read_10, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_58"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="23" op_0_bw="22">
<![CDATA[
.preheader54.preheader:205  %sext_ln1118_153 = sext i22 %shl_ln1118_58 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_153"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader54.preheader:206  %shl_ln1118_59 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %data_3_V_read_10, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_59"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="23" op_0_bw="17">
<![CDATA[
.preheader54.preheader:207  %sext_ln1118_154 = sext i17 %shl_ln1118_59 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_154"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:208  %sub_ln1118_45 = sub i23 %sext_ln1118_154, %sext_ln1118_153

]]></Node>
<StgValue><ssdm name="sub_ln1118_45"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:209  %trunc_ln708_217 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_45, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_217"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:210  %sext_ln708_83 = sext i15 %trunc_ln708_217 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_83"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader54.preheader:228  %add_ln703_283 = add i15 %sext_ln1118_160, %sext_ln1118_161

]]></Node>
<StgValue><ssdm name="add_ln703_283"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:229  %sext_ln703 = sext i15 %add_ln703_283 to i16

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:230  %add_ln703_284 = add i16 %trunc_ln708_216, %sext_ln708_83

]]></Node>
<StgValue><ssdm name="add_ln703_284"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:231  %add_ln703_285 = add i16 %add_ln703_284, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_285"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:237  %acc_6_V = add i16 %add_ln703_289, %add_ln703_285

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:238  %mul_ln1118_157 = mul i24 %sext_ln1118, -98

]]></Node>
<StgValue><ssdm name="mul_ln1118_157"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:239  %trunc_ln708_220 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_157, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_220"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader54.preheader:240  %mul_ln1118_158 = mul i23 %sext_ln1118_131, -39

]]></Node>
<StgValue><ssdm name="mul_ln1118_158"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="15" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:241  %trunc_ln708_221 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %mul_ln1118_158, i32 8, i32 22)

]]></Node>
<StgValue><ssdm name="trunc_ln708_221"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="15">
<![CDATA[
.preheader54.preheader:242  %sext_ln708_84 = sext i15 %trunc_ln708_221 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_84"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="13">
<![CDATA[
.preheader54.preheader:244  %sext_ln708_85 = sext i13 %trunc_ln708_222 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_85"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader54.preheader:245  %mul_ln1118_159 = mul i24 %sext_ln1118_138, -70

]]></Node>
<StgValue><ssdm name="mul_ln1118_159"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader54.preheader:246  %trunc_ln708_223 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_159, i32 8, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln708_223"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="13">
<![CDATA[
.preheader54.preheader:249  %sext_ln708_86 = sext i13 %trunc_ln708_224 to i16

]]></Node>
<StgValue><ssdm name="sext_ln708_86"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:259  %add_ln703_291 = add i16 %trunc_ln708_220, %sext_ln708_84

]]></Node>
<StgValue><ssdm name="add_ln703_291"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:260  %add_ln703_292 = add i16 %sext_ln708_85, %trunc_ln708_223

]]></Node>
<StgValue><ssdm name="add_ln703_292"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:261  %add_ln703_293 = add i16 %add_ln703_292, %add_ln703_291

]]></Node>
<StgValue><ssdm name="add_ln703_293"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:262  %add_ln703_294 = add i16 %trunc_ln708_212, %sext_ln708_86

]]></Node>
<StgValue><ssdm name="add_ln703_294"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:265  %add_ln703_297 = add i16 %add_ln703_296, %add_ln703_294

]]></Node>
<StgValue><ssdm name="add_ln703_297"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader54.preheader:266  %acc_7_V = add i16 %add_ln703_297, %add_ln703_293

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:267  %mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %add_ln703_267, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:268  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %acc_1_V, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:269  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %acc_2_V, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:270  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %acc_3_V, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:271  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %acc_4_V, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:272  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %acc_5_V, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:273  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %acc_6_V, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
.preheader54.preheader:274  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %acc_7_V, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="128">
<![CDATA[
.preheader54.preheader:275  ret { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln103"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
