<html>
<head>
<META http-equiv="Content-Type" content="text/html">
<style type="text/css">
		h1, h2, h3, h4, h5, h6 {
			font-family : segoe ui;
			color : black;
			background-color : #EDE7D9;
			padding: 0.3em;
		}

		h1 {
			font-size: 1.2em;
		}		

		h2 {
			font-size: 1.2em;
		}

		body {
			font-family : segoe ui;
		}

		td, th {
			padding: 0.5em;
			text-align : left;
			width: 10em;
		}
		th {
			background-color : #EEEEEE;

		}
		th.column1, td.column1 {
			text-align: left;
			width : auto;
		}
		table {
			width : 100%;
			font-size: 0.9em;
		}

		.DRC_summary_header {
			padding-bottom : 0.1em;
			border : 0px solid black;
			width: 100%;
			align: left;
		}

		.DRC_summary_header_col1,
		.DRC_summary_header_col2, 
		.DRC_summary_header_col3 {
			color : black;
			font-size:100%;
			padding : 0em;
			padding-top : 0.2em;
			padding-bottom 0.2em;
			border : 0px solid black;
			vertical-align: top;
			text-align: left;
		}

		.DRC_summary_header_col1 {
			font-weight: bold;
			width: 8em;
		}

		.DRC_summary_header_col2 {
			width: 0.1em;
		
		}

		.DRC_summary_header_col3 {
			width : auto;
		}

		.header_holder {
		    Width = 100%;
		    border = 0px solid green;
		    padding = 0;
		}


		.front_matter, .front_matter_column1, .front_matter_column2, .front_matter_column3
		{
			left : 0;
			top : 0;
			padding: 0em;
			padding-top : 0.1em;
			border : 0px solid black;
			width : 100%;
			vertical-align: top;
			text-align: left;
		}

		.front_matter_column1 {
			width : 8em;
			font-weight: bold;
		}

		.front_matter_column2 {
			width: 0.1em;
		}

		.front_matter_column3 {
			width : auto;
		}

		.total_column1, .total_column {
			font-weight : bold;
		}
		.total_column1 {
			text-align : left;
		}
		.warning, .error {
			color : red;
			font-weight : bold;
		}
		tr.onmouseout_odd {
			background-color : #white;
		}
		tr.onmouseout_even { 
			background-color : #FAFAFA;
		}
		tr.onmouseover_odd, tr.onmouseover_even { 
			background-color : #EEEEEE;
		} 
		a:link, a:visited, .q a:link,.q a:active,.q {
			color: #21489e; 
		}
		a:link.callback, a:visited.callback { 
			color: #21489e;
		}
		a:link.customize, a:visited.customize {
			color: #C0C0C0;
			position: absolute; 
			right: 10px;
		}	
		p.contents_level1 {
			font-weight : bold;
			font-size : 110%;
			margin : 0.5em;
		}
		p.contents_level2 {
			position : relative;
			left : 20px;
			margin : 0.5em;
		}
	</style><script type="text/javascript">
		function coordToMils(coord) {
			var number = coord / 10000;
			
			if (number != number.toFixed(3))
				number = number.toFixed(3);

			return number + 'mil'
		}

		function coordToMM(coord) {
			var number = 0.0254 * coord / 10000;
			
			if (number != number.toFixed(4))
				number = number.toFixed(4);
			
			return number + 'mm'
		}
	
		function convertCoord(coordNode, units) {
			for (var i = 0; i < coordNode.childNodes.length; i++) {
				coordNode.removeChild(coordNode.childNodes[i]);
			}

			var coord = coordNode.getAttribute('value');
			if (coord != null) {
				if (units == 'mm') {
					textNode = document.createTextNode(coordToMM(coord));
					coordNode.appendChild(textNode);
				} else if (units == 'mil') {
					textNode = document.createTextNode(coordToMils(coord));		
					coordNode.appendChild(textNode);	
				}
			}
		}
	
		function convertUnits(unitNode, units) {
			for (var i = 0; i < unitNode.childNodes.length; i++) {
				unitNode.removeChild(unitNode.childNodes[i]);		
			}
		
			textNode = document.createTextNode(units); 
			unitNode.appendChild(textNode);
		}
	
		function changeUnits(radio_input, units) {
			if (radio_input.checked) {
			
				var elements = document.getElementsByName('coordinate');
				if (elements) {
					for (var i = 0; i < elements.length; i++) {
						convertCoord(elements[i], units);
					}
				}
	
				var elements = document.getElementsByName('units');
				if (elements) {
					for (var i = 0; i < elements.length; i++) {
						convertUnits(elements[i], units);
					}
				}
			}
		}
	</script><title>Design Rule Verification Report</title>
</head>
<body onload=""><img ALT="Altium" src="
			file://C:\Users\Public\Documents\Altium\AD20\Templates\AD_logo.png
		"><h1>Design Rule Verification Report</h1>
<table class="header_holder">
<td class="column1">
<table class="front_matter">
<tr class="front_matter">
<td class="front_matter_column1">Date:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3">7/23/2021</td>
</tr>
<tr class="front_matter">
<td class="front_matter_column1">Time:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3">1:57:03 PM</td>
</tr>
<tr class="front_matter">
<td class="front_matter_column1">Elapsed Time:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3">00:00:02</td>
</tr>
<tr class="front_matter">
<td class="front_matter_column1">Filename:</td>
<td class="front_matter_column2"></td>
<td class="front_matter_column3"><a href="file:///C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc" class="file"><acronym title="C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc">C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc</acronym></a></td>
</tr>
</table>
</td>
<td class="column2">
<table class="DRC_summary_header">
<tr>
<td class="DRC_summary_header_col1">Warnings:</td>
<td class="DRC_summary_header_col2"></td>
<td class="DRC_summary_header_col3">0</td></tr>
<tr>
<td class="DRC_summary_header_col1">Rule Violations:</td>
<td class="DRC_summary_header_col2"></td>
<td class="DRC_summary_header_col3" style="color : red">191</td></tr>
</table>
</td>
</table><a name="IDMPSTEISSL1HZMR02MQFMY1VJE3OT15UPQHW0YEKWRSP0YACMQAI"><h2>Summary</h2></a><table>
<tr>
<th class="column1">Warnings</th>
<th class="column2">Count</th>
</tr>
<tr>
<td style="font-weight : bold; text-align : right" class="column1">Total</td>
<td style="font-weight : bold" class="column2">0</td>
</tr>
</table><br><table>
<tr>
<th class="column1">Rule Violations</th>
<th class="column2">Count</th>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDU3KLHASUA3R5F3AC43U1QO5RPHFZGHPI0UDM45NPKKYPGIDNYGGB">Clearance Constraint (Gap=0.254mm) (Disabled)(All),(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#IDNW3UL0QCV5UWPOHESAZ3SPFBIHKBYDKOAOBRJDF432R5ZDOJI52B">Short-Circuit Constraint (Allowed=No) (Disabled)(All),(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDQHHNG5GNEUYOFWWJA5ZNXRV5MMBTMV3ZGQ5MHPPOU3HBLBJOISVF">Un-Routed Net Constraint ( (All) )</a></td>
<td class="column2">2</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#IDEEA2YPOFXGB3EMYTTN3ZXMC0UBMJAMIDRKJSJWNCDCHCS4EYB34L">Modified Polygon (Allow modified: No), (Allow shelved: No)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDFUQR5G4L5EHRBDZHYAFLVJMYGG4MHUF23GANJ0E2EYYGG4PSLSSH">Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (Disabled)(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#IDH5PI0DGBY2P5B1WVOE0JNDLCECCT0TXLIXTMFLNVVNNYBCDXXQD">Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDEPAG4TUAMUN3O4TAENBF3EGNWKOSBQD3ICX3KWLH3DVD1XRNMM4C">Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#ID5RU5MYPBPKZDNA1ZLXR0CS3TU55WWE3Z3PFTJIF4DASWVLGF3XF">Hole To Hole Clearance (Gap=0.254mm) (All),(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDEOXXTXDIFA20JRCRXBZ4UDEKHOJEW31IMTRUS2EE33HUAE2Y5XIP">Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#IDK12YSJ4RMWE2DX0QVTGLLGCBQIRSGLAJ3TYI04KW3L2BEMUIEBK">Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)</a></td>
<td class="column2">138</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDXWMYDEOQ5QQIHMQIYSOOIERL0EZTDEKBFSQOMRCV5O13QLRQXGMJ">Silk to Silk (Clearance=0.254mm) (All),(All)</a></td>
<td class="column2">51</td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="#ID1W5QESJWSBK5B2S1DJ1KCOZOTLYFEOE0BKPZ44IR25VLJF0UCX4G">Net Antennae (Tolerance=0mm) (All)</a></td>
<td class="column2">0</td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="#IDRXH4V1VSSAPFC5ZBD0CQKBO0NL2Y4BP2GJJ2WMIBH0ZJPSBTIHDP">Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (Disabled)(All)</a></td>
<td class="column2">0</td>
</tr>
<tr>
<td style="font-weight : bold; text-align : right" class="column1">Total</td>
<td style="font-weight : bold" class="column2">191</td>
</tr>
</table><br><a name="IDQHHNG5GNEUYOFWWJA5ZNXRV5MMBTMV3ZGQ5MHPPOU3HBLBJOISVF"><table>
<tr>
<th style="text-align : left" colspan="1" class="rule">Un-Routed Net Constraint ( (All) )</th>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2022.949mil|Location2.X=2228.937mil|Location1.Y=2685.357mil|Location2.Y=3861.811mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2022.949mil|Location2.X=2228.937mil|Location1.Y=2685.357mil|Location2.Y=3861.811mil|Absolute=True">Un-Routed Net Constraint: Net GND Between Pad P26_1-VIA(25.923mm,44.748mm) on Multi-Layer And Track (26.075mm,69.55mm)(34.452mm,77.927mm) on LV </acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3917.716mil|Location2.X=4118.618mil|Location1.Y=3669.685mil|Location2.Y=2495.593mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3917.716mil|Location2.X=4118.618mil|Location1.Y=3669.685mil|Location2.Y=2495.593mil|Absolute=True">Un-Routed Net Constraint: Net GND Between Track (60.35mm,83.45mm)(74.05mm,69.75mm) on HV Power And Pad P41_1-VIA(74.073mm,34.848mm) on Multi-Layer </acronym></a><br></td>
</tr>
</table></a><hr color="#EEEEEE"><a href="#top" style="font-size: 0.9em">Back to top</a><br><br><a name="IDK12YSJ4RMWE2DX0QVTGLLGCBQIRSGLAJ3TYI04KW3L2BEMUIEBK"><table>
<tr>
<th style="text-align : left" colspan="1" class="rule">Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)</th>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2164.182mil|Location2.X=2175.432mil|Location1.Y=4532.487mil|Location2.Y=4543.737mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2164.182mil|Location2.X=2175.432mil|Location1.Y=4532.487mil|Location2.Y=4543.737mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.085mm &lt; 0.254mm) Between Pad D6-1(27.6mm,89.226mm) on LV And Text "*" (26.609mm,89.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1385.833mil|Location2.X=1397.083mil|Location1.Y=1484.017mil|Location2.Y=1495.267mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1385.833mil|Location2.X=1397.083mil|Location1.Y=1484.017mil|Location2.Y=1495.267mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.085mm &lt; 0.254mm) Between Pad D7-1(7.301mm,11.35mm) on LV And Text "*" (7.682mm,12.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4716.106mil|Location2.X=4727.356mil|Location1.Y=4457.489mil|Location2.Y=4468.739mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4716.106mil|Location2.X=4727.356mil|Location1.Y=4457.489mil|Location2.Y=4468.739mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.085mm &lt; 0.254mm) Between Pad D8-1(91.974mm,87.85mm) on LV And Text "*" (91.593mm,86.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4285.44mil|Location2.X=4296.69mil|Location1.Y=1525.355mil|Location2.Y=1536.605mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4285.44mil|Location2.X=4296.69mil|Location1.Y=1525.355mil|Location2.Y=1536.605mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.085mm &lt; 0.254mm) Between Pad D9-1(80.951mm,12.4mm) on LV And Text "*" (81.332mm,13.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3968.25mil|Location2.X=3979.5mil|Location1.Y=3769.889mil|Location2.Y=3781.139mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3968.25mil|Location2.X=3979.5mil|Location1.Y=3769.889mil|Location2.Y=3781.139mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P10_1-VIA(74.048mm,69.898mm) on Multi-Layer And Track (72.778mm,68.628mm)(72.778mm,71.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3726.13mil|Location2.Y=3737.38mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3726.13mil|Location2.Y=3737.38mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P10_1-VIA(74.048mm,69.898mm) on Multi-Layer And Track (72.778mm,68.628mm)(75.318mm,68.628mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3813.648mil|Location2.Y=3824.898mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3813.648mil|Location2.Y=3824.898mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P10_1-VIA(74.048mm,69.898mm) on Multi-Layer And Track (72.778mm,71.168mm)(75.318mm,71.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4055.768mil|Location2.X=4067.018mil|Location1.Y=3769.889mil|Location2.Y=3781.139mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4055.768mil|Location2.X=4067.018mil|Location1.Y=3769.889mil|Location2.Y=3781.139mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P10_1-VIA(74.048mm,69.898mm) on Multi-Layer And Track (75.318mm,68.628mm)(75.318mm,71.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3979.159mil|Location2.X=3990.409mil|Location1.Y=3497.328mil|Location2.Y=3508.578mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3979.159mil|Location2.X=3990.409mil|Location1.Y=3497.328mil|Location2.Y=3508.578mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P14_1-VIA(74.325mm,62.975mm) on Multi-Layer And Track (73.055mm,61.705mm)(73.055mm,64.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4022.918mil|Location2.X=4034.168mil|Location1.Y=3453.568mil|Location2.Y=3464.818mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4022.918mil|Location2.X=4034.168mil|Location1.Y=3453.568mil|Location2.Y=3464.818mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P14_1-VIA(74.325mm,62.975mm) on Multi-Layer And Track (73.055mm,61.705mm)(75.595mm,61.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4022.918mil|Location2.X=4034.168mil|Location1.Y=3541.087mil|Location2.Y=3552.337mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4022.918mil|Location2.X=4034.168mil|Location1.Y=3541.087mil|Location2.Y=3552.337mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P14_1-VIA(74.325mm,62.975mm) on Multi-Layer And Track (73.055mm,64.245mm)(75.595mm,64.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4066.677mil|Location2.X=4077.927mil|Location1.Y=3497.328mil|Location2.Y=3508.578mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4066.677mil|Location2.X=4077.927mil|Location1.Y=3497.328mil|Location2.Y=3508.578mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P14_1-VIA(74.325mm,62.975mm) on Multi-Layer And Track (75.595mm,61.705mm)(75.595mm,64.245mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2115.355mil|Location2.X=2126.605mil|Location1.Y=1427.034mil|Location2.Y=1438.284mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2115.355mil|Location2.X=2126.605mil|Location1.Y=1427.034mil|Location2.Y=1438.284mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.15mm &lt; 0.254mm) Between Pad P19_1-VIA(25.873mm,9.298mm) on Multi-Layer And Track (24.603mm,10.528mm)(27.143mm,10.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2115.355mil|Location2.X=2126.605mil|Location1.Y=1427.822mil|Location2.Y=1439.072mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2115.355mil|Location2.X=2126.605mil|Location1.Y=1427.822mil|Location2.Y=1439.072mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P19_1-VIA(25.873mm,9.298mm) on Multi-Layer And Track (24.603mm,10.568mm)(27.143mm,10.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2071.596mil|Location2.X=2082.846mil|Location1.Y=1384.062mil|Location2.Y=1395.312mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2071.596mil|Location2.X=2082.846mil|Location1.Y=1384.062mil|Location2.Y=1395.312mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P19_1-VIA(25.873mm,9.298mm) on Multi-Layer And Track (24.603mm,8.028mm)(24.603mm,10.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2115.355mil|Location2.X=2126.605mil|Location1.Y=1340.303mil|Location2.Y=1351.553mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2115.355mil|Location2.X=2126.605mil|Location1.Y=1340.303mil|Location2.Y=1351.553mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P19_1-VIA(25.873mm,9.298mm) on Multi-Layer And Track (24.603mm,8.028mm)(27.143mm,8.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2159.114mil|Location2.X=2170.364mil|Location1.Y=1384.062mil|Location2.Y=1395.312mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2159.114mil|Location2.X=2170.364mil|Location1.Y=1384.062mil|Location2.Y=1395.312mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P19_1-VIA(25.873mm,9.298mm) on Multi-Layer And Track (27.143mm,8.028mm)(27.143mm,10.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3882.62mil|Location2.X=3893.87mil|Location1.Y=4544.496mil|Location2.Y=4555.746mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3882.62mil|Location2.X=3893.87mil|Location1.Y=4544.496mil|Location2.Y=4555.746mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P20_1-VIA(71.873mm,89.573mm) on Multi-Layer And Track (70.603mm,88.303mm)(70.603mm,90.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3926.379mil|Location2.X=3937.629mil|Location1.Y=4500.736mil|Location2.Y=4511.986mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3926.379mil|Location2.X=3937.629mil|Location1.Y=4500.736mil|Location2.Y=4511.986mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P20_1-VIA(71.873mm,89.573mm) on Multi-Layer And Track (70.603mm,88.303mm)(73.143mm,88.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3926.379mil|Location2.X=3937.629mil|Location1.Y=4501.032mil|Location2.Y=4512.282mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3926.379mil|Location2.X=3937.629mil|Location1.Y=4501.032mil|Location2.Y=4512.282mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.175mm &lt; 0.254mm) Between Pad P20_1-VIA(71.873mm,89.573mm) on Multi-Layer And Track (70.603mm,88.318mm)(73.143mm,88.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3926.379mil|Location2.X=3937.629mil|Location1.Y=4588.255mil|Location2.Y=4599.505mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3926.379mil|Location2.X=3937.629mil|Location1.Y=4588.255mil|Location2.Y=4599.505mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P20_1-VIA(71.873mm,89.573mm) on Multi-Layer And Track (70.603mm,90.843mm)(73.143mm,90.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3970.138mil|Location2.X=3981.388mil|Location1.Y=4544.496mil|Location2.Y=4555.746mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3970.138mil|Location2.X=3981.388mil|Location1.Y=4544.496mil|Location2.Y=4555.746mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P20_1-VIA(71.873mm,89.573mm) on Multi-Layer And Track (73.143mm,88.303mm)(73.143mm,90.843mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2072.58mil|Location2.X=2083.83mil|Location1.Y=2394.889mil|Location2.Y=2406.139mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2072.58mil|Location2.X=2083.83mil|Location1.Y=2394.889mil|Location2.Y=2406.139mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P21_1-VIA(25.898mm,34.973mm) on Multi-Layer And Track (24.628mm,33.703mm)(24.628mm,36.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2351.13mil|Location2.Y=2362.38mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2351.13mil|Location2.Y=2362.38mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P21_1-VIA(25.898mm,34.973mm) on Multi-Layer And Track (24.628mm,33.703mm)(27.168mm,33.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2438.353mil|Location2.Y=2449.603mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2438.353mil|Location2.Y=2449.603mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.175mm &lt; 0.254mm) Between Pad P21_1-VIA(25.898mm,34.973mm) on Multi-Layer And Track (24.628mm,36.228mm)(27.168mm,36.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2438.648mil|Location2.Y=2449.898mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2438.648mil|Location2.Y=2449.898mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P21_1-VIA(25.898mm,34.973mm) on Multi-Layer And Track (24.628mm,36.243mm)(27.168mm,36.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2160.099mil|Location2.X=2171.349mil|Location1.Y=2394.889mil|Location2.Y=2406.139mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2160.099mil|Location2.X=2171.349mil|Location1.Y=2394.889mil|Location2.Y=2406.139mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P21_1-VIA(25.898mm,34.973mm) on Multi-Layer And Track (27.168mm,33.703mm)(27.168mm,36.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3968.25mil|Location2.X=3979.5mil|Location1.Y=3134.062mil|Location2.Y=3145.312mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3968.25mil|Location2.X=3979.5mil|Location1.Y=3134.062mil|Location2.Y=3145.312mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P22_1-VIA(74.048mm,53.748mm) on Multi-Layer And Track (72.778mm,52.478mm)(72.778mm,55.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3090.303mil|Location2.Y=3101.553mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3090.303mil|Location2.Y=3101.553mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P22_1-VIA(74.048mm,53.748mm) on Multi-Layer And Track (72.778mm,52.478mm)(75.318mm,52.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3177.822mil|Location2.Y=3189.072mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3177.822mil|Location2.Y=3189.072mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P22_1-VIA(74.048mm,53.748mm) on Multi-Layer And Track (72.778mm,55.018mm)(75.318mm,55.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3178.018mil|Location2.Y=3189.268mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3178.018mil|Location2.Y=3189.268mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.2mm &lt; 0.254mm) Between Pad P22_1-VIA(74.048mm,53.748mm) on Multi-Layer And Track (72.778mm,55.028mm)(75.318mm,55.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4055.768mil|Location2.X=4067.018mil|Location1.Y=3134.062mil|Location2.Y=3145.312mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4055.768mil|Location2.X=4067.018mil|Location1.Y=3134.062mil|Location2.Y=3145.312mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P22_1-VIA(74.048mm,53.748mm) on Multi-Layer And Track (75.318mm,52.478mm)(75.318mm,55.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2073.564mil|Location2.X=2084.814mil|Location1.Y=2779.732mil|Location2.Y=2790.982mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2073.564mil|Location2.X=2084.814mil|Location1.Y=2779.732mil|Location2.Y=2790.982mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P26_1-VIA(25.923mm,44.748mm) on Multi-Layer And Track (24.653mm,43.478mm)(24.653mm,46.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2117.324mil|Location2.X=2128.574mil|Location1.Y=2735.973mil|Location2.Y=2747.223mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2117.324mil|Location2.X=2128.574mil|Location1.Y=2735.973mil|Location2.Y=2747.223mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P26_1-VIA(25.923mm,44.748mm) on Multi-Layer And Track (24.653mm,43.478mm)(27.193mm,43.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2117.324mil|Location2.X=2128.574mil|Location1.Y=2823.491mil|Location2.Y=2834.741mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2117.324mil|Location2.X=2128.574mil|Location1.Y=2823.491mil|Location2.Y=2834.741mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P26_1-VIA(25.923mm,44.748mm) on Multi-Layer And Track (24.653mm,46.018mm)(27.193mm,46.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2161.083mil|Location2.X=2172.333mil|Location1.Y=2779.732mil|Location2.Y=2790.982mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2161.083mil|Location2.X=2172.333mil|Location1.Y=2779.732mil|Location2.Y=2790.982mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P26_1-VIA(25.923mm,44.748mm) on Multi-Layer And Track (27.193mm,43.478mm)(27.193mm,46.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2072.58mil|Location2.X=2083.83mil|Location1.Y=2078.944mil|Location2.Y=2090.194mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2072.58mil|Location2.X=2083.83mil|Location1.Y=2078.944mil|Location2.Y=2090.194mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P32_1-VIA(25.898mm,26.948mm) on Multi-Layer And Track (24.628mm,25.678mm)(24.628mm,28.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2035.185mil|Location2.Y=2046.435mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2035.185mil|Location2.Y=2046.435mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P32_1-VIA(25.898mm,26.948mm) on Multi-Layer And Track (24.628mm,25.678mm)(27.168mm,25.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2122.704mil|Location2.Y=2133.954mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2122.704mil|Location2.Y=2133.954mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P32_1-VIA(25.898mm,26.948mm) on Multi-Layer And Track (24.628mm,28.218mm)(27.168mm,28.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2160.099mil|Location2.X=2171.349mil|Location1.Y=2078.944mil|Location2.Y=2090.194mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2160.099mil|Location2.X=2171.349mil|Location1.Y=2078.944mil|Location2.Y=2090.194mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P32_1-VIA(25.898mm,26.948mm) on Multi-Layer And Track (27.168mm,25.678mm)(27.168mm,28.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2332.139mil|Location2.X=2343.389mil|Location1.Y=4493.637mil|Location2.Y=4504.887mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2332.139mil|Location2.X=2343.389mil|Location1.Y=4493.637mil|Location2.Y=4504.887mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P35_1-VIA(32.491mm,88.281mm) on Multi-Layer And Track (31.221mm,87.011mm)(31.221mm,89.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2375.899mil|Location2.X=2387.149mil|Location1.Y=4449.878mil|Location2.Y=4461.128mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2375.899mil|Location2.X=2387.149mil|Location1.Y=4449.878mil|Location2.Y=4461.128mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P35_1-VIA(32.491mm,88.281mm) on Multi-Layer And Track (31.221mm,87.011mm)(33.761mm,87.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2375.899mil|Location2.X=2387.149mil|Location1.Y=4537.396mil|Location2.Y=4548.646mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2375.899mil|Location2.X=2387.149mil|Location1.Y=4537.396mil|Location2.Y=4548.646mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P35_1-VIA(32.491mm,88.281mm) on Multi-Layer And Track (31.221mm,89.551mm)(33.761mm,89.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2375.899mil|Location2.X=2387.149mil|Location1.Y=4537.432mil|Location2.Y=4548.682mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2375.899mil|Location2.X=2387.149mil|Location1.Y=4537.432mil|Location2.Y=4548.682mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.192mm &lt; 0.254mm) Between Pad P35_1-VIA(32.491mm,88.281mm) on Multi-Layer And Track (31.228mm,89.553mm)(33.768mm,89.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2419.658mil|Location2.X=2430.908mil|Location1.Y=4493.637mil|Location2.Y=4504.887mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2419.658mil|Location2.X=2430.908mil|Location1.Y=4493.637mil|Location2.Y=4504.887mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P35_1-VIA(32.491mm,88.281mm) on Multi-Layer And Track (33.761mm,87.011mm)(33.761mm,89.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2071.596mil|Location2.X=2082.846mil|Location1.Y=1482.488mil|Location2.Y=1493.738mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2071.596mil|Location2.X=2082.846mil|Location1.Y=1482.488mil|Location2.Y=1493.738mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P36_1-VIA(25.873mm,11.798mm) on Multi-Layer And Track (24.603mm,10.528mm)(24.603mm,13.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2115.355mil|Location2.X=2126.605mil|Location1.Y=1438.728mil|Location2.Y=1449.978mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2115.355mil|Location2.X=2126.605mil|Location1.Y=1438.728mil|Location2.Y=1449.978mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P36_1-VIA(25.873mm,11.798mm) on Multi-Layer And Track (24.603mm,10.528mm)(27.143mm,10.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2115.355mil|Location2.X=2126.605mil|Location1.Y=1439.516mil|Location2.Y=1450.766mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2115.355mil|Location2.X=2126.605mil|Location1.Y=1439.516mil|Location2.Y=1450.766mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.15mm &lt; 0.254mm) Between Pad P36_1-VIA(25.873mm,11.798mm) on Multi-Layer And Track (24.603mm,10.568mm)(27.143mm,10.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2115.355mil|Location2.X=2126.605mil|Location1.Y=1526.247mil|Location2.Y=1537.497mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2115.355mil|Location2.X=2126.605mil|Location1.Y=1526.247mil|Location2.Y=1537.497mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P36_1-VIA(25.873mm,11.798mm) on Multi-Layer And Track (24.603mm,13.068mm)(27.143mm,13.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2159.114mil|Location2.X=2170.364mil|Location1.Y=1482.488mil|Location2.Y=1493.738mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2159.114mil|Location2.X=2170.364mil|Location1.Y=1482.488mil|Location2.Y=1493.738mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P36_1-VIA(25.873mm,11.798mm) on Multi-Layer And Track (27.143mm,10.528mm)(27.143mm,13.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2127.166mil|Location2.X=2138.416mil|Location1.Y=3160.782mil|Location2.Y=3172.032mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2127.166mil|Location2.X=2138.416mil|Location1.Y=3160.782mil|Location2.Y=3172.032mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.224mm &lt; 0.254mm) Between Pad P37_1-VIA(26.173mm,53.298mm) on Multi-Layer And Track (24.883mm,54.602mm)(27.423mm,54.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2083.407mil|Location2.X=2094.657mil|Location1.Y=3116.346mil|Location2.Y=3127.596mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2083.407mil|Location2.X=2094.657mil|Location1.Y=3116.346mil|Location2.Y=3127.596mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P37_1-VIA(26.173mm,53.298mm) on Multi-Layer And Track (24.903mm,52.028mm)(24.903mm,54.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2127.166mil|Location2.X=2138.416mil|Location1.Y=3072.587mil|Location2.Y=3083.837mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2127.166mil|Location2.X=2138.416mil|Location1.Y=3072.587mil|Location2.Y=3083.837mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P37_1-VIA(26.173mm,53.298mm) on Multi-Layer And Track (24.903mm,52.028mm)(27.443mm,52.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2127.166mil|Location2.X=2138.416mil|Location1.Y=3160.105mil|Location2.Y=3171.355mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2127.166mil|Location2.X=2138.416mil|Location1.Y=3160.105mil|Location2.Y=3171.355mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P37_1-VIA(26.173mm,53.298mm) on Multi-Layer And Track (24.903mm,54.568mm)(27.443mm,54.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2170.925mil|Location2.X=2182.175mil|Location1.Y=3116.346mil|Location2.Y=3127.596mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2170.925mil|Location2.X=2182.175mil|Location1.Y=3116.346mil|Location2.Y=3127.596mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P37_1-VIA(26.173mm,53.298mm) on Multi-Layer And Track (27.443mm,52.028mm)(27.443mm,54.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2072.58mil|Location2.X=2083.83mil|Location1.Y=2494.299mil|Location2.Y=2505.549mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2072.58mil|Location2.X=2083.83mil|Location1.Y=2494.299mil|Location2.Y=2505.549mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P38_1-VIA(25.898mm,37.498mm) on Multi-Layer And Track (24.628mm,36.228mm)(24.628mm,38.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2450.54mil|Location2.Y=2461.79mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2450.54mil|Location2.Y=2461.79mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P38_1-VIA(25.898mm,37.498mm) on Multi-Layer And Track (24.628mm,36.228mm)(27.168mm,36.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2450.835mil|Location2.Y=2462.085mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2450.835mil|Location2.Y=2462.085mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.175mm &lt; 0.254mm) Between Pad P38_1-VIA(25.898mm,37.498mm) on Multi-Layer And Track (24.628mm,36.243mm)(27.168mm,36.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2538.058mil|Location2.Y=2549.308mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2116.34mil|Location2.X=2127.59mil|Location1.Y=2538.058mil|Location2.Y=2549.308mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P38_1-VIA(25.898mm,37.498mm) on Multi-Layer And Track (24.628mm,38.768mm)(27.168mm,38.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2160.099mil|Location2.X=2171.349mil|Location1.Y=2494.299mil|Location2.Y=2505.549mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2160.099mil|Location2.X=2171.349mil|Location1.Y=2494.299mil|Location2.Y=2505.549mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P38_1-VIA(25.898mm,37.498mm) on Multi-Layer And Track (27.168mm,36.228mm)(27.168mm,38.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3969.234mil|Location2.X=3980.484mil|Location1.Y=2389.968mil|Location2.Y=2401.218mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3969.234mil|Location2.X=3980.484mil|Location1.Y=2389.968mil|Location2.Y=2401.218mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P41_1-VIA(74.073mm,34.848mm) on Multi-Layer And Track (72.803mm,33.578mm)(72.803mm,36.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=2346.209mil|Location2.Y=2357.459mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=2346.209mil|Location2.Y=2357.459mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P41_1-VIA(74.073mm,34.848mm) on Multi-Layer And Track (72.803mm,33.578mm)(75.343mm,33.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=2433.727mil|Location2.Y=2444.977mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=2433.727mil|Location2.Y=2444.977mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P41_1-VIA(74.073mm,34.848mm) on Multi-Layer And Track (72.803mm,36.118mm)(75.343mm,36.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4056.752mil|Location2.X=4068.002mil|Location1.Y=2389.968mil|Location2.Y=2401.218mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4056.752mil|Location2.X=4068.002mil|Location1.Y=2389.968mil|Location2.Y=2401.218mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P41_1-VIA(74.073mm,34.848mm) on Multi-Layer And Track (75.343mm,33.578mm)(75.343mm,36.118mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3954.47mil|Location2.X=3965.72mil|Location1.Y=2093.708mil|Location2.Y=2104.958mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3954.47mil|Location2.X=3965.72mil|Location1.Y=2093.708mil|Location2.Y=2104.958mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P49_1-VIA(73.698mm,27.323mm) on Multi-Layer And Track (72.428mm,26.053mm)(72.428mm,28.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3998.229mil|Location2.X=4009.479mil|Location1.Y=2049.949mil|Location2.Y=2061.199mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3998.229mil|Location2.X=4009.479mil|Location1.Y=2049.949mil|Location2.Y=2061.199mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P49_1-VIA(73.698mm,27.323mm) on Multi-Layer And Track (72.428mm,26.053mm)(74.968mm,26.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3998.229mil|Location2.X=4009.479mil|Location1.Y=2137.467mil|Location2.Y=2148.717mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3998.229mil|Location2.X=4009.479mil|Location1.Y=2137.467mil|Location2.Y=2148.717mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P49_1-VIA(73.698mm,27.323mm) on Multi-Layer And Track (72.428mm,28.593mm)(74.968mm,28.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4041.988mil|Location2.X=4053.238mil|Location1.Y=2093.708mil|Location2.Y=2104.958mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4041.988mil|Location2.X=4053.238mil|Location1.Y=2093.708mil|Location2.Y=2104.958mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P49_1-VIA(73.698mm,27.323mm) on Multi-Layer And Track (74.968mm,26.053mm)(74.968mm,28.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2681.832mil|Location2.X=2693.082mil|Location1.Y=1253.157mil|Location2.Y=1264.407mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2681.832mil|Location2.X=2693.082mil|Location1.Y=1253.157mil|Location2.Y=1264.407mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P5_1-VIA(41.373mm,5.973mm) on Multi-Layer And Track (40.103mm,4.703mm)(40.103mm,7.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2725.591mil|Location2.X=2736.841mil|Location1.Y=1209.398mil|Location2.Y=1220.648mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2725.591mil|Location2.X=2736.841mil|Location1.Y=1209.398mil|Location2.Y=1220.648mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P5_1-VIA(41.373mm,5.973mm) on Multi-Layer And Track (40.103mm,4.703mm)(42.643mm,4.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2725.591mil|Location2.X=2736.841mil|Location1.Y=1296.916mil|Location2.Y=1308.166mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2725.591mil|Location2.X=2736.841mil|Location1.Y=1296.916mil|Location2.Y=1308.166mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P5_1-VIA(41.373mm,5.973mm) on Multi-Layer And Track (40.103mm,7.243mm)(42.643mm,7.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2769.351mil|Location2.X=2780.601mil|Location1.Y=1253.157mil|Location2.Y=1264.407mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2769.351mil|Location2.X=2780.601mil|Location1.Y=1253.157mil|Location2.Y=1264.407mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P5_1-VIA(41.373mm,5.973mm) on Multi-Layer And Track (42.643mm,4.703mm)(42.643mm,7.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3968.249mil|Location2.X=3979.499mil|Location1.Y=2807.291mil|Location2.Y=2818.541mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3968.249mil|Location2.X=3979.499mil|Location1.Y=2807.291mil|Location2.Y=2818.541mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P51_1-VIA(74.048mm,45.448mm) on Multi-Layer And Track (72.778mm,44.178mm)(72.778mm,46.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=2763.532mil|Location2.Y=2774.782mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=2763.532mil|Location2.Y=2774.782mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P51_1-VIA(74.048mm,45.448mm) on Multi-Layer And Track (72.778mm,44.178mm)(75.318mm,44.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=2851.05mil|Location2.Y=2862.3mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=2851.05mil|Location2.Y=2862.3mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P51_1-VIA(74.048mm,45.448mm) on Multi-Layer And Track (72.778mm,46.718mm)(75.318mm,46.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=2763.827mil|Location2.Y=2775.077mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=2763.827mil|Location2.Y=2775.077mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.175mm &lt; 0.254mm) Between Pad P51_1-VIA(74.048mm,45.448mm) on Multi-Layer And Track (72.803mm,44.193mm)(75.343mm,44.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4055.768mil|Location2.X=4067.018mil|Location1.Y=2807.291mil|Location2.Y=2818.541mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4055.768mil|Location2.X=4067.018mil|Location1.Y=2807.291mil|Location2.Y=2818.541mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P51_1-VIA(74.048mm,45.448mm) on Multi-Layer And Track (75.318mm,44.178mm)(75.318mm,46.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=2751.345mil|Location2.Y=2762.595mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=2751.345mil|Location2.Y=2762.595mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.175mm &lt; 0.254mm) Between Pad P52_1-VIA(74.073mm,42.923mm) on Multi-Layer And Track (72.778mm,44.178mm)(75.318mm,44.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3969.234mil|Location2.X=3980.484mil|Location1.Y=2707.881mil|Location2.Y=2719.131mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3969.234mil|Location2.X=3980.484mil|Location1.Y=2707.881mil|Location2.Y=2719.131mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P52_1-VIA(74.073mm,42.923mm) on Multi-Layer And Track (72.803mm,41.653mm)(72.803mm,44.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=2664.122mil|Location2.Y=2675.372mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=2664.122mil|Location2.Y=2675.372mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P52_1-VIA(74.073mm,42.923mm) on Multi-Layer And Track (72.803mm,41.653mm)(75.343mm,41.653mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=2751.64mil|Location2.Y=2762.89mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=2751.64mil|Location2.Y=2762.89mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P52_1-VIA(74.073mm,42.923mm) on Multi-Layer And Track (72.803mm,44.193mm)(75.343mm,44.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4056.752mil|Location2.X=4068.002mil|Location1.Y=2707.881mil|Location2.Y=2719.131mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4056.752mil|Location2.X=4068.002mil|Location1.Y=2707.881mil|Location2.Y=2719.131mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P52_1-VIA(74.073mm,42.923mm) on Multi-Layer And Track (75.343mm,41.653mm)(75.343mm,44.193mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=1494.751mil|Location2.Y=1506.001mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=1494.751mil|Location2.Y=1506.001mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P53_1-VIA(74.073mm,10.998mm) on Multi-Layer And Track (72.803mm,12.268mm)(75.343mm,12.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3969.234mil|Location2.X=3980.484mil|Location1.Y=1450.992mil|Location2.Y=1462.242mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3969.234mil|Location2.X=3980.484mil|Location1.Y=1450.992mil|Location2.Y=1462.242mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P53_1-VIA(74.073mm,10.998mm) on Multi-Layer And Track (72.803mm,9.728mm)(72.803mm,12.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=1407.233mil|Location2.Y=1418.483mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=1407.233mil|Location2.Y=1418.483mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P53_1-VIA(74.073mm,10.998mm) on Multi-Layer And Track (72.803mm,9.728mm)(75.343mm,9.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=1407.528mil|Location2.Y=1418.778mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=1407.528mil|Location2.Y=1418.778mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.175mm &lt; 0.254mm) Between Pad P53_1-VIA(74.073mm,10.998mm) on Multi-Layer And Track (72.803mm,9.743mm)(75.343mm,9.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4056.752mil|Location2.X=4068.002mil|Location1.Y=1450.992mil|Location2.Y=1462.242mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4056.752mil|Location2.X=4068.002mil|Location1.Y=1450.992mil|Location2.Y=1462.242mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P53_1-VIA(74.073mm,10.998mm) on Multi-Layer And Track (75.343mm,9.728mm)(75.343mm,12.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3969.234mil|Location2.X=3980.484mil|Location1.Y=1351.582mil|Location2.Y=1362.832mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3969.234mil|Location2.X=3980.484mil|Location1.Y=1351.582mil|Location2.Y=1362.832mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P54_1-VIA(74.073mm,8.473mm) on Multi-Layer And Track (72.803mm,7.203mm)(72.803mm,9.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=1307.823mil|Location2.Y=1319.073mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=1307.823mil|Location2.Y=1319.073mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P54_1-VIA(74.073mm,8.473mm) on Multi-Layer And Track (72.803mm,7.203mm)(75.343mm,7.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=1395.046mil|Location2.Y=1406.296mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=1395.046mil|Location2.Y=1406.296mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.175mm &lt; 0.254mm) Between Pad P54_1-VIA(74.073mm,8.473mm) on Multi-Layer And Track (72.803mm,9.728mm)(75.343mm,9.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=1395.341mil|Location2.Y=1406.591mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.993mil|Location2.X=4024.243mil|Location1.Y=1395.341mil|Location2.Y=1406.591mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P54_1-VIA(74.073mm,8.473mm) on Multi-Layer And Track (72.803mm,9.743mm)(75.343mm,9.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4056.752mil|Location2.X=4068.002mil|Location1.Y=1351.582mil|Location2.Y=1362.832mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4056.752mil|Location2.X=4068.002mil|Location1.Y=1351.582mil|Location2.Y=1362.832mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P54_1-VIA(74.073mm,8.473mm) on Multi-Layer And Track (75.343mm,7.203mm)(75.343mm,9.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2079.47mil|Location2.X=2090.72mil|Location1.Y=3762.015mil|Location2.Y=3773.265mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2079.47mil|Location2.X=2090.72mil|Location1.Y=3762.015mil|Location2.Y=3773.265mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P58_1-VIA(26.073mm,69.698mm) on Multi-Layer And Track (24.803mm,68.428mm)(24.803mm,70.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2123.229mil|Location2.X=2134.479mil|Location1.Y=3718.256mil|Location2.Y=3729.506mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2123.229mil|Location2.X=2134.479mil|Location1.Y=3718.256mil|Location2.Y=3729.506mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P58_1-VIA(26.073mm,69.698mm) on Multi-Layer And Track (24.803mm,68.428mm)(27.343mm,68.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2123.229mil|Location2.X=2134.479mil|Location1.Y=3805.774mil|Location2.Y=3817.024mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2123.229mil|Location2.X=2134.479mil|Location1.Y=3805.774mil|Location2.Y=3817.024mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P58_1-VIA(26.073mm,69.698mm) on Multi-Layer And Track (24.803mm,70.968mm)(27.343mm,70.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2166.988mil|Location2.X=2178.238mil|Location1.Y=3762.015mil|Location2.Y=3773.265mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2166.988mil|Location2.X=2178.238mil|Location1.Y=3762.015mil|Location2.Y=3773.265mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P58_1-VIA(26.073mm,69.698mm) on Multi-Layer And Track (27.343mm,68.428mm)(27.343mm,70.968mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2197.58mil|Location2.X=2208.83mil|Location1.Y=1257.094mil|Location2.Y=1268.344mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2197.58mil|Location2.X=2208.83mil|Location1.Y=1257.094mil|Location2.Y=1268.344mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P6_1-VIA(29.073mm,6.073mm) on Multi-Layer And Track (27.803mm,4.803mm)(27.803mm,7.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2241.34mil|Location2.X=2252.59mil|Location1.Y=1213.335mil|Location2.Y=1224.585mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2241.34mil|Location2.X=2252.59mil|Location1.Y=1213.335mil|Location2.Y=1224.585mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P6_1-VIA(29.073mm,6.073mm) on Multi-Layer And Track (27.803mm,4.803mm)(30.343mm,4.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2241.34mil|Location2.X=2252.59mil|Location1.Y=1300.853mil|Location2.Y=1312.103mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2241.34mil|Location2.X=2252.59mil|Location1.Y=1300.853mil|Location2.Y=1312.103mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P6_1-VIA(29.073mm,6.073mm) on Multi-Layer And Track (27.803mm,7.343mm)(30.343mm,7.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2285.099mil|Location2.X=2296.349mil|Location1.Y=1257.094mil|Location2.Y=1268.344mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2285.099mil|Location2.X=2296.349mil|Location1.Y=1257.094mil|Location2.Y=1268.344mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P6_1-VIA(29.073mm,6.073mm) on Multi-Layer And Track (30.343mm,4.803mm)(30.343mm,7.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2077.502mil|Location2.X=2088.752mil|Location1.Y=3516.936mil|Location2.Y=3528.186mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2077.502mil|Location2.X=2088.752mil|Location1.Y=3516.936mil|Location2.Y=3528.186mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P60_1-VIA(26.023mm,63.473mm) on Multi-Layer And Track (24.753mm,62.203mm)(24.753mm,64.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2121.261mil|Location2.X=2132.511mil|Location1.Y=3473.177mil|Location2.Y=3484.427mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2121.261mil|Location2.X=2132.511mil|Location1.Y=3473.177mil|Location2.Y=3484.427mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P60_1-VIA(26.023mm,63.473mm) on Multi-Layer And Track (24.753mm,62.203mm)(27.293mm,62.203mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2121.261mil|Location2.X=2132.511mil|Location1.Y=3560.696mil|Location2.Y=3571.946mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2121.261mil|Location2.X=2132.511mil|Location1.Y=3560.696mil|Location2.Y=3571.946mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P60_1-VIA(26.023mm,63.473mm) on Multi-Layer And Track (24.753mm,64.743mm)(27.293mm,64.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2165.02mil|Location2.X=2176.27mil|Location1.Y=3516.936mil|Location2.Y=3528.186mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2165.02mil|Location2.X=2176.27mil|Location1.Y=3516.936mil|Location2.Y=3528.186mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P60_1-VIA(26.023mm,63.473mm) on Multi-Layer And Track (27.293mm,62.203mm)(27.293mm,64.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3882.62mil|Location2.X=3893.87mil|Location1.Y=4445.086mil|Location2.Y=4456.336mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3882.62mil|Location2.X=3893.87mil|Location1.Y=4445.086mil|Location2.Y=4456.336mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P67_1-VIA(71.873mm,87.048mm) on Multi-Layer And Track (70.603mm,85.778mm)(70.603mm,88.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3926.379mil|Location2.X=3937.629mil|Location1.Y=4401.327mil|Location2.Y=4412.577mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3926.379mil|Location2.X=3937.629mil|Location1.Y=4401.327mil|Location2.Y=4412.577mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P67_1-VIA(71.873mm,87.048mm) on Multi-Layer And Track (70.603mm,85.778mm)(73.143mm,85.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3926.379mil|Location2.X=3937.629mil|Location1.Y=4488.55mil|Location2.Y=4499.8mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3926.379mil|Location2.X=3937.629mil|Location1.Y=4488.55mil|Location2.Y=4499.8mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.175mm &lt; 0.254mm) Between Pad P67_1-VIA(71.873mm,87.048mm) on Multi-Layer And Track (70.603mm,88.303mm)(73.143mm,88.303mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3926.379mil|Location2.X=3937.629mil|Location1.Y=4488.845mil|Location2.Y=4500.095mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3926.379mil|Location2.X=3937.629mil|Location1.Y=4488.845mil|Location2.Y=4500.095mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P67_1-VIA(71.873mm,87.048mm) on Multi-Layer And Track (70.603mm,88.318mm)(73.143mm,88.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3970.138mil|Location2.X=3981.388mil|Location1.Y=4445.086mil|Location2.Y=4456.336mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3970.138mil|Location2.X=3981.388mil|Location1.Y=4445.086mil|Location2.Y=4456.336mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P67_1-VIA(71.873mm,87.048mm) on Multi-Layer And Track (73.143mm,85.778mm)(73.143mm,88.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2376.182mil|Location2.X=2387.432mil|Location1.Y=4549.914mil|Location2.Y=4561.164mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2376.182mil|Location2.X=2387.432mil|Location1.Y=4549.914mil|Location2.Y=4561.164mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.192mm &lt; 0.254mm) Between Pad P68_1-VIA(32.498mm,90.823mm) on Multi-Layer And Track (31.221mm,89.551mm)(33.761mm,89.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2332.423mil|Location2.X=2343.673mil|Location1.Y=4593.708mil|Location2.Y=4604.958mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2332.423mil|Location2.X=2343.673mil|Location1.Y=4593.708mil|Location2.Y=4604.958mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P68_1-VIA(32.498mm,90.823mm) on Multi-Layer And Track (31.228mm,89.553mm)(31.228mm,92.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2376.182mil|Location2.X=2387.432mil|Location1.Y=4549.949mil|Location2.Y=4561.199mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2376.182mil|Location2.X=2387.432mil|Location1.Y=4549.949mil|Location2.Y=4561.199mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P68_1-VIA(32.498mm,90.823mm) on Multi-Layer And Track (31.228mm,89.553mm)(33.768mm,89.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2376.182mil|Location2.X=2387.432mil|Location1.Y=4637.467mil|Location2.Y=4648.717mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2376.182mil|Location2.X=2387.432mil|Location1.Y=4637.467mil|Location2.Y=4648.717mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P68_1-VIA(32.498mm,90.823mm) on Multi-Layer And Track (31.228mm,92.093mm)(33.768mm,92.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2419.941mil|Location2.X=2431.191mil|Location1.Y=4593.708mil|Location2.Y=4604.958mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2419.941mil|Location2.X=2431.191mil|Location1.Y=4593.708mil|Location2.Y=4604.958mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P68_1-VIA(32.498mm,90.823mm) on Multi-Layer And Track (33.768mm,89.553mm)(33.768mm,92.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3190.5mil|Location2.Y=3201.75mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3190.5mil|Location2.Y=3201.75mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.2mm &lt; 0.254mm) Between Pad P69_1-VIA(74.048mm,56.298mm) on Multi-Layer And Track (72.778mm,55.018mm)(75.318mm,55.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3968.25mil|Location2.X=3979.5mil|Location1.Y=3234.456mil|Location2.Y=3245.706mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3968.25mil|Location2.X=3979.5mil|Location1.Y=3234.456mil|Location2.Y=3245.706mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P69_1-VIA(74.048mm,56.298mm) on Multi-Layer And Track (72.778mm,55.028mm)(72.778mm,57.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3190.697mil|Location2.Y=3201.947mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3190.697mil|Location2.Y=3201.947mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P69_1-VIA(74.048mm,56.298mm) on Multi-Layer And Track (72.778mm,55.028mm)(75.318mm,55.028mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3278.215mil|Location2.Y=3289.465mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4012.009mil|Location2.X=4023.259mil|Location1.Y=3278.215mil|Location2.Y=3289.465mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P69_1-VIA(74.048mm,56.298mm) on Multi-Layer And Track (72.778mm,57.568mm)(75.318mm,57.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4055.768mil|Location2.X=4067.018mil|Location1.Y=3234.456mil|Location2.Y=3245.706mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4055.768mil|Location2.X=4067.018mil|Location1.Y=3234.456mil|Location2.Y=3245.706mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P69_1-VIA(74.048mm,56.298mm) on Multi-Layer And Track (75.318mm,55.028mm)(75.318mm,57.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2082.604mil|Location2.X=2093.854mil|Location1.Y=3217.7mil|Location2.Y=3228.95mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2082.604mil|Location2.X=2093.854mil|Location1.Y=3217.7mil|Location2.Y=3228.95mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P70_1-VIA(26.153mm,55.872mm) on Multi-Layer And Track (24.883mm,54.602mm)(24.883mm,57.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2126.363mil|Location2.X=2137.613mil|Location1.Y=3173.941mil|Location2.Y=3185.191mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2126.363mil|Location2.X=2137.613mil|Location1.Y=3173.941mil|Location2.Y=3185.191mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P70_1-VIA(26.153mm,55.872mm) on Multi-Layer And Track (24.883mm,54.602mm)(27.423mm,54.602mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2126.363mil|Location2.X=2137.613mil|Location1.Y=3261.459mil|Location2.Y=3272.709mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2126.363mil|Location2.X=2137.613mil|Location1.Y=3261.459mil|Location2.Y=3272.709mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P70_1-VIA(26.153mm,55.872mm) on Multi-Layer And Track (24.883mm,57.142mm)(27.423mm,57.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2126.363mil|Location2.X=2137.613mil|Location1.Y=3173.264mil|Location2.Y=3184.514mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2126.363mil|Location2.X=2137.613mil|Location1.Y=3173.264mil|Location2.Y=3184.514mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.224mm &lt; 0.254mm) Between Pad P70_1-VIA(26.153mm,55.872mm) on Multi-Layer And Track (24.903mm,54.568mm)(27.443mm,54.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2170.122mil|Location2.X=2181.372mil|Location1.Y=3217.7mil|Location2.Y=3228.95mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2170.122mil|Location2.X=2181.372mil|Location1.Y=3217.7mil|Location2.Y=3228.95mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P70_1-VIA(26.153mm,55.872mm) on Multi-Layer And Track (27.423mm,54.602mm)(27.423mm,57.142mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3192.659mil|Location2.X=3203.909mil|Location1.Y=1254.141mil|Location2.Y=1265.391mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3192.659mil|Location2.X=3203.909mil|Location1.Y=1254.141mil|Location2.Y=1265.391mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P71_1-VIA(54.348mm,5.998mm) on Multi-Layer And Track (53.078mm,4.728mm)(53.078mm,7.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3236.418mil|Location2.X=3247.668mil|Location1.Y=1210.382mil|Location2.Y=1221.632mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3236.418mil|Location2.X=3247.668mil|Location1.Y=1210.382mil|Location2.Y=1221.632mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P71_1-VIA(54.348mm,5.998mm) on Multi-Layer And Track (53.078mm,4.728mm)(55.618mm,4.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3236.418mil|Location2.X=3247.668mil|Location1.Y=1297.9mil|Location2.Y=1309.15mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3236.418mil|Location2.X=3247.668mil|Location1.Y=1297.9mil|Location2.Y=1309.15mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P71_1-VIA(54.348mm,5.998mm) on Multi-Layer And Track (53.078mm,7.268mm)(55.618mm,7.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3280.177mil|Location2.X=3291.427mil|Location1.Y=1254.141mil|Location2.Y=1265.391mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3280.177mil|Location2.X=3291.427mil|Location1.Y=1254.141mil|Location2.Y=1265.391mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P71_1-VIA(54.348mm,5.998mm) on Multi-Layer And Track (55.618mm,4.728mm)(55.618mm,7.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3699.549mil|Location2.X=3710.799mil|Location1.Y=1253.157mil|Location2.Y=1264.407mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3699.549mil|Location2.X=3710.799mil|Location1.Y=1253.157mil|Location2.Y=1264.407mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P72_1-VIA(67.223mm,5.973mm) on Multi-Layer And Track (65.953mm,4.703mm)(65.953mm,7.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3743.308mil|Location2.X=3754.558mil|Location1.Y=1209.398mil|Location2.Y=1220.648mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3743.308mil|Location2.X=3754.558mil|Location1.Y=1209.398mil|Location2.Y=1220.648mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P72_1-VIA(67.223mm,5.973mm) on Multi-Layer And Track (65.953mm,4.703mm)(68.493mm,4.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3743.308mil|Location2.X=3754.558mil|Location1.Y=1296.916mil|Location2.Y=1308.166mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3743.308mil|Location2.X=3754.558mil|Location1.Y=1296.916mil|Location2.Y=1308.166mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P72_1-VIA(67.223mm,5.973mm) on Multi-Layer And Track (65.953mm,7.243mm)(68.493mm,7.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3787.067mil|Location2.X=3798.317mil|Location1.Y=1253.157mil|Location2.Y=1264.407mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3787.067mil|Location2.X=3798.317mil|Location1.Y=1253.157mil|Location2.Y=1264.407mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P72_1-VIA(67.223mm,5.973mm) on Multi-Layer And Track (68.493mm,4.703mm)(68.493mm,7.243mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4045.021mil|Location2.X=4056.271mil|Location1.Y=1229.535mil|Location2.Y=1240.785mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4045.021mil|Location2.X=4056.271mil|Location1.Y=1229.535mil|Location2.Y=1240.785mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P8_1-VIA(75.998mm,5.373mm) on Multi-Layer And Track (74.728mm,4.103mm)(74.728mm,6.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4088.78mil|Location2.X=4100.03mil|Location1.Y=1185.776mil|Location2.Y=1197.026mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4088.78mil|Location2.X=4100.03mil|Location1.Y=1185.776mil|Location2.Y=1197.026mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P8_1-VIA(75.998mm,5.373mm) on Multi-Layer And Track (74.728mm,4.103mm)(77.268mm,4.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4088.78mil|Location2.X=4100.03mil|Location1.Y=1273.294mil|Location2.Y=1284.544mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4088.78mil|Location2.X=4100.03mil|Location1.Y=1273.294mil|Location2.Y=1284.544mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P8_1-VIA(75.998mm,5.373mm) on Multi-Layer And Track (74.728mm,6.643mm)(77.268mm,6.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4132.54mil|Location2.X=4143.79mil|Location1.Y=1229.535mil|Location2.Y=1240.785mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4132.54mil|Location2.X=4143.79mil|Location1.Y=1229.535mil|Location2.Y=1240.785mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.19mm &lt; 0.254mm) Between Pad P8_1-VIA(75.998mm,5.373mm) on Multi-Layer And Track (77.268mm,4.103mm)(77.268mm,6.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1428.901mil|Location2.X=1436.568mil|Location1.Y=1637.171mil|Location2.Y=1644.837mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1428.901mil|Location2.X=1436.568mil|Location1.Y=1637.171mil|Location2.Y=1644.837mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (Collision &lt; 0.254mm) Between Pad R4-2(9.679mm,14.475mm) on LV And Text "R4" (6.892mm,15.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2009.062mil|Location2.X=2020.312mil|Location1.Y=1484.026mil|Location2.Y=1495.276mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2009.062mil|Location2.X=2020.312mil|Location1.Y=1484.026mil|Location2.Y=1495.276mil|Absolute=True">Silk To Solder Mask Clearance Constraint: (0.025mm &lt; 0.254mm) Between Pad U2-1(22.856mm,12.13mm) on LV And Text "10V" (23.173mm,11.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]</acronym></a><br></td>
</tr>
</table></a><hr color="#EEEEEE"><a href="#top" style="font-size: 0.9em">Back to top</a><br><br><a name="IDXWMYDEOQ5QQIHMQIYSOOIERL0EZTDEKBFSQOMRCV5O13QLRQXGMJ"><table>
<tr>
<th style="text-align : left" colspan="1" class="rule">Silk to Silk (Clearance=0.254mm) (All),(All)</th>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2010.854mil|Location2.X=2018.521mil|Location1.Y=1467.207mil|Location2.Y=1474.874mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2010.854mil|Location2.X=2018.521mil|Location1.Y=1467.207mil|Location2.Y=1474.874mil|Absolute=True">Silk To Silk Clearance Constraint: (Collision &lt; 0.254mm) Between Text "*" (23.427mm,11.696mm) on Top Overlay And Text "10V" (23.173mm,11.698mm) on Top Overlay Silk Text to Silk Clearance [0mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2147.332mil|Location2.X=2158.582mil|Location1.Y=4528.399mil|Location2.Y=4539.649mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2147.332mil|Location2.X=2158.582mil|Location1.Y=4528.399mil|Location2.Y=4539.649mil|Absolute=True">Silk To Silk Clearance Constraint: (0.132mm &lt; 0.254mm) Between Text "*" (26.609mm,89.607mm) on Top Overlay And Track (26.673mm,86.178mm)(26.673mm,89.022mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1292.513mil|Location2.X=1303.763mil|Location1.Y=4543.315mil|Location2.Y=4554.565mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1292.513mil|Location2.X=1303.763mil|Location1.Y=4543.315mil|Location2.Y=4554.565mil|Absolute=True">Silk To Silk Clearance Constraint: (0.236mm &lt; 0.254mm) Between Text "*" (4.973mm,88.329mm) on Top Overlay And Text "U1" (3.888mm,91.566mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1385.833mil|Location2.X=1397.083mil|Location1.Y=1506.447mil|Location2.Y=1517.697mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1385.833mil|Location2.X=1397.083mil|Location1.Y=1506.447mil|Location2.Y=1517.697mil|Absolute=True">Silk To Silk Clearance Constraint: (0.225mm &lt; 0.254mm) Between Text "*" (7.682mm,12.341mm) on Top Overlay And Track (3.24mm,12.595mm)(10.86mm,12.595mm) on Top Overlay Silk Text to Silk Clearance [0.225mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1381.745mil|Location2.X=1392.995mil|Location1.Y=1500.867mil|Location2.Y=1512.117mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1381.745mil|Location2.X=1392.995mil|Location1.Y=1500.867mil|Location2.Y=1512.117mil|Absolute=True">Silk To Silk Clearance Constraint: (0.132mm &lt; 0.254mm) Between Text "*" (7.682mm,12.341mm) on Top Overlay And Track (4.253mm,12.277mm)(7.097mm,12.277mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4281.351mil|Location2.X=4292.601mil|Location1.Y=1542.206mil|Location2.Y=1553.456mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4281.351mil|Location2.X=4292.601mil|Location1.Y=1542.206mil|Location2.Y=1553.456mil|Absolute=True">Silk To Silk Clearance Constraint: (0.132mm &lt; 0.254mm) Between Text "*" (81.332mm,13.391mm) on Top Overlay And Track (77.903mm,13.327mm)(80.747mm,13.327mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4720.194mil|Location2.X=4731.444mil|Location1.Y=4440.639mil|Location2.Y=4451.889mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4720.194mil|Location2.X=4731.444mil|Location1.Y=4440.639mil|Location2.Y=4451.889mil|Absolute=True">Silk To Silk Clearance Constraint: (0.132mm &lt; 0.254mm) Between Text "*" (91.593mm,86.859mm) on Top Overlay And Track (92.178mm,86.923mm)(95.022mm,86.923mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2058.137mil|Location2.X=2069.387mil|Location1.Y=1471.975mil|Location2.Y=1483.225mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2058.137mil|Location2.X=2069.387mil|Location1.Y=1471.975mil|Location2.Y=1483.225mil|Absolute=True">Silk To Silk Clearance Constraint: (0.24mm &lt; 0.254mm) Between Text "10V" (23.173mm,11.698mm) on Top Overlay And Track (24.603mm,10.528mm)(24.603mm,13.068mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2058.137mil|Location2.X=2069.387mil|Location1.Y=1432.488mil|Location2.Y=1443.738mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2058.137mil|Location2.X=2069.387mil|Location1.Y=1432.488mil|Location2.Y=1443.738mil|Absolute=True">Silk To Silk Clearance Constraint: (0.24mm &lt; 0.254mm) Between Text "10V" (23.173mm,11.698mm) on Top Overlay And Track (24.603mm,10.528mm)(27.143mm,10.528mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2058.137mil|Location2.X=2069.387mil|Location1.Y=1434.062mil|Location2.Y=1445.312mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2058.137mil|Location2.X=2069.387mil|Location1.Y=1434.062mil|Location2.Y=1445.312mil|Absolute=True">Silk To Silk Clearance Constraint: (0.24mm &lt; 0.254mm) Between Text "10V" (23.173mm,11.698mm) on Top Overlay And Track (24.603mm,10.568mm)(27.143mm,10.568mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2058.137mil|Location2.X=2069.387mil|Location1.Y=1434.062mil|Location2.Y=1445.312mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2058.137mil|Location2.X=2069.387mil|Location1.Y=1434.062mil|Location2.Y=1445.312mil|Absolute=True">Silk To Silk Clearance Constraint: (0.24mm &lt; 0.254mm) Between Text "10V" (23.173mm,11.698mm) on Top Overlay And Track (24.603mm,8.028mm)(24.603mm,10.568mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4023.465mil|Location2.X=4036.988mil|Location1.Y=4558.904mil|Location2.Y=4570.154mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4023.465mil|Location2.X=4036.988mil|Location1.Y=4558.904mil|Location2.Y=4570.154mil|Absolute=True">Silk To Silk Clearance Constraint: (0.204mm &lt; 0.254mm) Between Text "10V" (74.598mm,87.223mm) on Top Overlay And Text "U3" (75.937mm,90.155mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2088.774mil|Location2.X=2100.024mil|Location1.Y=2551.024mil|Location2.Y=2562.274mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2088.774mil|Location2.X=2100.024mil|Location1.Y=2551.024mil|Location2.Y=2562.274mil|Absolute=True">Silk To Silk Clearance Constraint: (0.215mm &lt; 0.254mm) Between Text "5V" (23.865mm,39.173mm) on Top Overlay And Track (24.628mm,38.768mm)(27.168mm,38.768mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2094.68mil|Location2.X=2105.93mil|Location1.Y=3274.438mil|Location2.Y=3285.688mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2094.68mil|Location2.X=2105.93mil|Location1.Y=3274.438mil|Location2.Y=3285.688mil|Absolute=True">Silk To Silk Clearance Constraint: (0.215mm &lt; 0.254mm) Between Text "5V" (24.015mm,57.548mm) on Top Overlay And Track (24.883mm,57.142mm)(27.423mm,57.142mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4041.213mil|Location2.X=4052.463mil|Location1.Y=3290.69mil|Location2.Y=3301.94mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4041.213mil|Location2.X=4052.463mil|Location1.Y=3290.69mil|Location2.Y=3301.94mil|Absolute=True">Silk To Silk Clearance Constraint: (0.19mm &lt; 0.254mm) Between Text "5V" (74.29mm,57.948mm) on Top Overlay And Track (72.778mm,57.568mm)(75.318mm,57.568mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4069.719mil|Location2.X=4080.969mil|Location1.Y=1373.566mil|Location2.Y=1384.816mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4069.719mil|Location2.X=4080.969mil|Location1.Y=1373.566mil|Location2.Y=1384.816mil|Absolute=True">Silk To Silk Clearance Constraint: (0.215mm &lt; 0.254mm) Between Text "5V" (76.748mm,8.365mm) on Top Overlay And Track (75.343mm,7.203mm)(75.343mm,9.743mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4069.719mil|Location2.X=4080.969mil|Location1.Y=1412.923mil|Location2.Y=1424.173mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4069.719mil|Location2.X=4080.969mil|Location1.Y=1412.923mil|Location2.Y=1424.173mil|Absolute=True">Silk To Silk Clearance Constraint: (0.215mm &lt; 0.254mm) Between Text "5V" (76.748mm,8.365mm) on Top Overlay And Track (75.343mm,9.728mm)(75.343mm,12.268mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2070.483mil|Location2.X=2083.778mil|Location1.Y=3818.831mil|Location2.Y=3830.081mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2070.483mil|Location2.X=2083.778mil|Location1.Y=3818.831mil|Location2.Y=3830.081mil|Absolute=True">Silk To Silk Clearance Constraint: (0.246mm &lt; 0.254mm) Between Text "GND" (23.64mm,71.373mm) on Top Overlay And Track (24.803mm,68.428mm)(24.803mm,70.968mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2093.041mil|Location2.X=2104.291mil|Location1.Y=3818.741mil|Location2.Y=3829.991mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2093.041mil|Location2.X=2104.291mil|Location1.Y=3818.741mil|Location2.Y=3829.991mil|Absolute=True">Silk To Silk Clearance Constraint: (0.215mm &lt; 0.254mm) Between Text "GND" (23.64mm,71.373mm) on Top Overlay And Track (24.803mm,70.968mm)(27.343mm,70.968mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2068.69mil|Location2.X=2082.375mil|Location1.Y=2834.537mil|Location2.Y=2845.787mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2068.69mil|Location2.X=2082.375mil|Location1.Y=2834.537mil|Location2.Y=2845.787mil|Absolute=True">Silk To Silk Clearance Constraint: (0.127mm &lt; 0.254mm) Between Text "GND" (23.74mm,46.323mm) on Top Overlay And Track (24.653mm,43.478mm)(24.653mm,46.018mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2070.74mil|Location2.X=2081.99mil|Location1.Y=2834.489mil|Location2.Y=2845.739mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2070.74mil|Location2.X=2081.99mil|Location1.Y=2834.489mil|Location2.Y=2845.739mil|Absolute=True">Silk To Silk Clearance Constraint: (0.115mm &lt; 0.254mm) Between Text "GND" (23.74mm,46.323mm) on Top Overlay And Track (24.653mm,46.018mm)(27.193mm,46.018mm) on Top Overlay Silk Text to Silk Clearance [0.115mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3989.714mil|Location2.X=4000.964mil|Location1.Y=2447.186mil|Location2.Y=2458.436mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3989.714mil|Location2.X=4000.964mil|Location1.Y=2447.186mil|Location2.Y=2458.436mil|Absolute=True">Silk To Silk Clearance Constraint: (0.24mm &lt; 0.254mm) Between Text "GND" (73.315mm,36.548mm) on Top Overlay And Track (72.803mm,36.118mm)(75.343mm,36.118mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4062.993mil|Location2.X=4074.243mil|Location1.Y=2447.186mil|Location2.Y=2458.436mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4062.993mil|Location2.X=4074.243mil|Location1.Y=2447.186mil|Location2.Y=2458.436mil|Absolute=True">Silk To Silk Clearance Constraint: (0.24mm &lt; 0.254mm) Between Text "GND" (73.315mm,36.548mm) on Top Overlay And Track (75.343mm,33.578mm)(75.343mm,36.118mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3997.588mil|Location2.X=4008.838mil|Location1.Y=3826.615mil|Location2.Y=3837.865mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3997.588mil|Location2.X=4008.838mil|Location1.Y=3826.615mil|Location2.Y=3837.865mil|Absolute=True">Silk To Silk Clearance Constraint: (0.215mm &lt; 0.254mm) Between Text "GND" (73.515mm,71.573mm) on Top Overlay And Track (72.778mm,71.168mm)(75.318mm,71.168mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4059.716mil|Location2.X=4073.226mil|Location1.Y=3826.68mil|Location2.Y=3837.93mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4059.716mil|Location2.X=4073.226mil|Location1.Y=3826.68mil|Location2.Y=3837.93mil|Absolute=True">Silk To Silk Clearance Constraint: (0.237mm &lt; 0.254mm) Between Text "GND" (73.515mm,71.573mm) on Top Overlay And Track (75.318mm,68.628mm)(75.318mm,71.168mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2200.563mil|Location2.X=2211.813mil|Location1.Y=1200.111mil|Location2.Y=1211.361mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2200.563mil|Location2.X=2211.813mil|Location1.Y=1200.111mil|Location2.Y=1211.361mil|Absolute=True">Silk To Silk Clearance Constraint: (0.228mm &lt; 0.254mm) Between Text "HVSIG1" (28.037mm,2.861mm) on Top Overlay And Track (27.803mm,4.803mm)(30.343mm,4.803mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2681.708mil|Location2.X=2692.958mil|Location1.Y=1196.174mil|Location2.Y=1207.424mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2681.708mil|Location2.X=2692.958mil|Location1.Y=1196.174mil|Location2.Y=1207.424mil|Absolute=True">Silk To Silk Clearance Constraint: (0.228mm &lt; 0.254mm) Between Text "HVSIG2" (40.258mm,2.761mm) on Top Overlay And Track (40.103mm,4.703mm)(42.643mm,4.703mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3187.997mil|Location2.X=3199.247mil|Location1.Y=1197.346mil|Location2.Y=1208.596mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3187.997mil|Location2.X=3199.247mil|Location1.Y=1197.346mil|Location2.Y=1208.596mil|Absolute=True">Silk To Silk Clearance Constraint: (0.227mm &lt; 0.254mm) Between Text "HVSIG3" (53.172mm,2.798mm) on Top Overlay And Track (53.078mm,4.728mm)(53.078mm,7.268mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3190.141mil|Location2.X=3201.391mil|Location1.Y=1197.379mil|Location2.Y=1208.629mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3190.141mil|Location2.X=3201.391mil|Location1.Y=1197.379mil|Location2.Y=1208.629mil|Absolute=True">Silk To Silk Clearance Constraint: (0.217mm &lt; 0.254mm) Between Text "HVSIG3" (53.172mm,2.798mm) on Top Overlay And Track (53.078mm,4.728mm)(55.618mm,4.728mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3287.983mil|Location2.X=3299.233mil|Location1.Y=1197.347mil|Location2.Y=1208.597mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3287.983mil|Location2.X=3299.233mil|Location1.Y=1197.347mil|Location2.Y=1208.597mil|Absolute=True">Silk To Silk Clearance Constraint: (0.227mm &lt; 0.254mm) Between Text "HVSIG3" (53.172mm,2.798mm) on Top Overlay And Track (55.618mm,4.728mm)(55.618mm,7.268mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3694.992mil|Location2.X=3708.592mil|Location1.Y=1197.658mil|Location2.Y=1208.908mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3694.992mil|Location2.X=3708.592mil|Location1.Y=1197.658mil|Location2.Y=1208.908mil|Absolute=True">Silk To Silk Clearance Constraint: (0.165mm &lt; 0.254mm) Between Text "HVSIG4" (66.057mm,2.84mm) on Top Overlay And Track (65.953mm,4.703mm)(65.953mm,7.243mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3697.409mil|Location2.X=3708.659mil|Location1.Y=1197.713mil|Location2.Y=1208.963mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3697.409mil|Location2.X=3708.659mil|Location1.Y=1197.713mil|Location2.Y=1208.963mil|Absolute=True">Silk To Silk Clearance Constraint: (0.15mm &lt; 0.254mm) Between Text "HVSIG4" (66.057mm,2.84mm) on Top Overlay And Track (65.953mm,4.703mm)(68.493mm,4.703mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3794.979mil|Location2.X=3808.585mil|Location1.Y=1197.659mil|Location2.Y=1208.909mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3794.979mil|Location2.X=3808.585mil|Location1.Y=1197.659mil|Location2.Y=1208.909mil|Absolute=True">Silk To Silk Clearance Constraint: (0.165mm &lt; 0.254mm) Between Text "HVSIG4" (66.057mm,2.84mm) on Top Overlay And Track (68.493mm,4.703mm)(68.493mm,7.243mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2647.278mil|Location2.X=2654.945mil|Location1.Y=1332.269mil|Location2.Y=1339.936mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2647.278mil|Location2.X=2654.945mil|Location1.Y=1332.269mil|Location2.Y=1339.936mil|Absolute=True">Silk To Silk Clearance Constraint: (Collision &lt; 0.254mm) Between Text "P5_1" (39.338mm,4.43mm) on Top Overlay And Track (30.95mm,7.937mm)(69.05mm,7.937mm) on Top Overlay Silk Text to Silk Clearance [0mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3147.077mil|Location2.X=3158.327mil|Location1.Y=1323.95mil|Location2.Y=1335.2mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3147.077mil|Location2.X=3158.327mil|Location1.Y=1323.95mil|Location2.Y=1335.2mil|Absolute=True">Silk To Silk Clearance Constraint: (0.205mm &lt; 0.254mm) Between Text "P71_1" (52.079mm,3.377mm) on Top Overlay And Track (30.95mm,7.937mm)(69.05mm,7.937mm) on Top Overlay Silk Text to Silk Clearance [0.205mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2051.798mil|Location2.X=2063.048mil|Location1.Y=4574.063mil|Location2.Y=4585.313mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2051.798mil|Location2.X=2063.048mil|Location1.Y=4574.063mil|Location2.Y=4585.313mil|Absolute=True">Silk To Silk Clearance Constraint: (0.248mm &lt; 0.254mm) Between Text "R1" (24.259mm,90.575mm) on Top Overlay And Track (23.944mm,90.1mm)(25.956mm,90.1mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1369.865mil|Location2.X=1377.532mil|Location1.Y=1663.671mil|Location2.Y=1671.337mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1369.865mil|Location2.X=1377.532mil|Location1.Y=1663.671mil|Location2.Y=1671.337mil|Absolute=True">Silk To Silk Clearance Constraint: (Collision &lt; 0.254mm) Between Text "R4" (6.892mm,15.375mm) on Top Overlay And Track (3.24mm,16.355mm)(10.86mm,16.355mm) on Top Overlay Silk Text to Silk Clearance [0mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1495.815mil|Location2.X=1507.065mil|Location1.Y=1491.739mil|Location2.Y=1502.989mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=1495.815mil|Location2.X=1507.065mil|Location1.Y=1491.739mil|Location2.Y=1502.989mil|Absolute=True">Silk To Silk Clearance Constraint: (0.023mm &lt; 0.254mm) Between Text "R5" (10.275mm,12.033mm) on Top Overlay And Track (10.025mm,10.119mm)(10.025mm,12.131mm) on Top Overlay Silk Text to Silk Clearance [0.023mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4097.545mil|Location2.X=4105.211mil|Location1.Y=1763.883mil|Location2.Y=1771.55mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4097.545mil|Location2.X=4105.211mil|Location1.Y=1763.883mil|Location2.Y=1771.55mil|Absolute=True">Silk To Silk Clearance Constraint: (Collision &lt; 0.254mm) Between Text "R8" (76.329mm,18.242mm) on Top Overlay And Track (76.175mm,18.9mm)(76.175mm,23.92mm) on Top Overlay Silk Text to Silk Clearance [0mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4103.267mil|Location2.X=4110.934mil|Location1.Y=1763.883mil|Location2.Y=1771.55mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4103.267mil|Location2.X=4110.934mil|Location1.Y=1763.883mil|Location2.Y=1771.55mil|Absolute=True">Silk To Silk Clearance Constraint: (Collision &lt; 0.254mm) Between Text "R8" (76.329mm,18.242mm) on Top Overlay And Track (76.175mm,18.9mm)(96.095mm,18.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2071.261mil|Location2.X=2082.511mil|Location1.Y=3572.678mil|Location2.Y=3583.928mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2071.261mil|Location2.X=2082.511mil|Location1.Y=3572.678mil|Location2.Y=3583.928mil|Absolute=True">Silk To Silk Clearance Constraint: (0.165mm &lt; 0.254mm) Between Text "SIG1" (23.465mm,65.098mm) on Top Overlay And Track (24.753mm,62.203mm)(24.753mm,64.743mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2071.261mil|Location2.X=2082.511mil|Location1.Y=3572.678mil|Location2.Y=3583.928mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2071.261mil|Location2.X=2082.511mil|Location1.Y=3572.678mil|Location2.Y=3583.928mil|Absolute=True">Silk To Silk Clearance Constraint: (0.165mm &lt; 0.254mm) Between Text "SIG1" (23.465mm,65.098mm) on Top Overlay And Track (24.753mm,64.743mm)(27.293mm,64.743mm) on Top Overlay Silk Text to Silk Clearance [0.165mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2066.675mil|Location2.X=2077.925mil|Location1.Y=2135.671mil|Location2.Y=2146.921mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2066.675mil|Location2.X=2077.925mil|Location1.Y=2135.671mil|Location2.Y=2146.921mil|Absolute=True">Silk To Silk Clearance Constraint: (0.215mm &lt; 0.254mm) Between Text "SIG2" (23.648mm,28.623mm) on Top Overlay And Track (24.628mm,25.678mm)(24.628mm,28.218mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2073.696mil|Location2.X=2084.946mil|Location1.Y=2135.67mil|Location2.Y=2146.92mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2073.696mil|Location2.X=2084.946mil|Location1.Y=2135.67mil|Location2.Y=2146.92mil|Absolute=True">Silk To Silk Clearance Constraint: (0.215mm &lt; 0.254mm) Between Text "SIG2" (23.648mm,28.623mm) on Top Overlay And Track (24.628mm,28.218mm)(27.168mm,28.218mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2165.998mil|Location2.X=2177.248mil|Location1.Y=2135.671mil|Location2.Y=2146.921mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2165.998mil|Location2.X=2177.248mil|Location1.Y=2135.671mil|Location2.Y=2146.921mil|Absolute=True">Silk To Silk Clearance Constraint: (0.215mm &lt; 0.254mm) Between Text "SIG2" (23.648mm,28.623mm) on Top Overlay And Track (27.168mm,25.678mm)(27.168mm,28.218mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2148.751mil|Location2.X=2160.001mil|Location1.Y=2022.181mil|Location2.Y=2033.431mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2148.751mil|Location2.X=2160.001mil|Location1.Y=2022.181mil|Location2.Y=2033.431mil|Absolute=True">Silk To Silk Clearance Constraint: (0.217mm &lt; 0.254mm) Between Text "SIG2" (27.221mm,25.271mm) on Top Overlay And Track (24.628mm,25.678mm)(27.168mm,25.678mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2164.441mil|Location2.X=2178.139mil|Location1.Y=2022.135mil|Location2.Y=2033.385mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=2164.441mil|Location2.X=2178.139mil|Location1.Y=2022.135mil|Location2.Y=2033.385mil|Absolute=True">Silk To Silk Clearance Constraint: (0.232mm &lt; 0.254mm) Between Text "SIG2" (27.221mm,25.271mm) on Top Overlay And Track (27.168mm,25.678mm)(27.168mm,28.218mm) on Top Overlay Silk Text to Silk Clearance [0.232mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3996.359mil|Location2.X=4007.609mil|Location1.Y=3554.545mil|Location2.Y=3565.795mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3996.359mil|Location2.X=4007.609mil|Location1.Y=3554.545mil|Location2.Y=3565.795mil|Absolute=True">Silk To Silk Clearance Constraint: (0.24mm &lt; 0.254mm) Between Text "SIG3" (73.151mm,64.675mm) on Top Overlay And Track (73.055mm,64.245mm)(75.595mm,64.245mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4071.031mil|Location2.X=4084.747mil|Location1.Y=3554.586mil|Location2.Y=3565.836mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4071.031mil|Location2.X=4084.747mil|Location1.Y=3554.586mil|Location2.Y=3565.836mil|Absolute=True">Silk To Silk Clearance Constraint: (0.254mm &lt; 0.254mm) Between Text "SIG3" (73.151mm,64.675mm) on Top Overlay And Track (75.595mm,61.705mm)(75.595mm,64.245mm) on Top Overlay Silk Text to Silk Clearance [0.254mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_even" onmouseover="className = 'onmouseover_even'" onmouseout="className = 'onmouseout_even'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3975.607mil|Location2.X=3986.857mil|Location1.Y=2148.957mil|Location2.Y=2160.207mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=3975.607mil|Location2.X=3986.857mil|Location1.Y=2148.957mil|Location2.Y=2160.207mil|Absolute=True">Silk To Silk Clearance Constraint: (0.14mm &lt; 0.254mm) Between Text "SIG4" (72.623mm,28.923mm) on Top Overlay And Track (72.428mm,28.593mm)(74.968mm,28.593mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]</acronym></a><br></td>
</tr>
<tr class="onmouseout_odd" onmouseover="className = 'onmouseover_odd'" onmouseout="className = 'onmouseout_odd'">
<td class="column1"><a href="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4048.041mil|Location2.X=4059.291mil|Location1.Y=2148.958mil|Location2.Y=2160.208mil|Absolute=True" class="callback"><acronym title="dxpprocess://PCB:Zoom?document=C:\Users\harne\OneDrive - California Institute of Technology\SURFs\HOMES\Current\Electrical (PCB)\PowerSupplyPCB\compactPCB.PcbDoc;viewname=PCBEditor;Action=AREA_DYNAMICZOOM|Location1.X=4048.041mil|Location2.X=4059.291mil|Location1.Y=2148.958mil|Location2.Y=2160.208mil|Absolute=True">Silk To Silk Clearance Constraint: (0.14mm &lt; 0.254mm) Between Text "SIG4" (72.623mm,28.923mm) on Top Overlay And Track (74.968mm,26.053mm)(74.968mm,28.593mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]</acronym></a><br></td>
</tr>
</table></a><hr color="#EEEEEE"><a href="#top" style="font-size: 0.9em">Back to top</a><br><br></body>
</html>
