DSCH Ver 3.0
VERSION 30/12/2004 11:16:44
BB(-35,-77,184,73)
SYM  #button1
BB(-34,26,-25,34)
TITLE -30 30  #button1
MODEL 59
PROP                                                                                                                                    
REC(-33,27,6,6,r)
VIS 1
PIN(-25,30,0.000,0.000)ClearB
LIG(-26,30,-25,30)
LIG(-34,26,-34,34)
LIG(-26,26,-34,26)
LIG(-26,34,-26,26)
LIG(-34,34,-26,34)
LIG(-33,27,-33,33)
LIG(-27,27,-33,27)
LIG(-27,33,-27,27)
LIG(-33,33,-27,33)
FSYM
SYM  #inv
BB(-20,20,15,40)
TITLE -5 30  #~
MODEL 101
PROP                                                                                                                                    
REC(0,10,0,0, )
VIS 0
PIN(-20,30,0.000,0.000)in
PIN(15,30,0.030,0.280)out
LIG(-20,30,-10,30)
LIG(-10,20,-10,40)
LIG(-10,20,5,30)
LIG(-10,40,5,30)
LIG(7,30,7,30)
LIG(9,30,15,30)
VLG      not not1(out,in);
FSYM
SYM  #light1cc
BB(178,-60,184,-46)
TITLE 180 -46  #light1
MODEL 49
PROP                                                                                                                                    
REC(179,-59,4,4,r)
VIS 1
PIN(180,-45,0.000,0.000)AluB3
LIG(183,-54,183,-59)
LIG(183,-59,182,-60)
LIG(179,-59,179,-54)
LIG(182,-49,182,-52)
LIG(181,-49,184,-49)
LIG(181,-47,183,-49)
LIG(182,-47,184,-49)
LIG(178,-52,184,-52)
LIG(180,-52,180,-45)
LIG(178,-54,178,-52)
LIG(184,-54,178,-54)
LIG(184,-52,184,-54)
LIG(180,-60,179,-59)
LIG(182,-60,180,-60)
FSYM
SYM  #dreg
BB(25,10,55,35)
TITLE 37 18  #dreg5
MODEL 860
PROP                                                                                                                                    
REC(0,0,0,0,r)
VIS 5
PIN(25,15,0.000,0.000)D
PIN(25,25,0.000,0.000)RST
PIN(40,35,0.000,0.000)H
PIN(55,25,0.120,0.000)Q
PIN(55,15,0.120,0.070)nQ
LIG(25,25,30,25)
LIG(25,15,30,15)
LIG(40,35,40,34)
LIG(40,32,40,32)
LIG(50,25,55,25)
LIG(50,15,55,15)
LIG(50,30,30,30)
LIG(50,10,50,30)
LIG(30,10,50,10)
LIG(30,30,30,10)
LIG(39,30,40,28)
LIG(40,28,41,30)
VLG            module dreg(D,RST,H,Q,nQ);
VLG             input D,RST,H;
VLG             output Q,nQ;
VLG            endmodule
FSYM
SYM  #dreg
BB(145,10,175,35)
TITLE 157 18  #dreg6
MODEL 860
PROP                                                                                                                                    
REC(120,0,0,0,r)
VIS 5
PIN(145,15,0.000,0.000)D
PIN(145,25,0.000,0.000)RST
PIN(160,35,0.000,0.000)H
PIN(175,25,0.120,0.000)Q
PIN(175,15,0.120,0.070)nQ
LIG(145,25,150,25)
LIG(145,15,150,15)
LIG(160,35,160,34)
LIG(160,32,160,32)
LIG(170,25,175,25)
LIG(170,15,175,15)
LIG(170,30,150,30)
LIG(170,10,170,30)
LIG(150,10,170,10)
LIG(150,30,150,10)
LIG(159,30,160,28)
LIG(160,28,161,30)
VLG            module dreg(D,RST,H,Q,nQ);
VLG             input D,RST,H;
VLG             output Q,nQ;
VLG            endmodule
FSYM
SYM  #button2
BB(-34,46,-25,54)
TITLE -30 50  #button2
MODEL 59
PROP                                                                                                                                    
REC(-33,47,6,6,r)
VIS 1
PIN(-25,50,0.000,0.000)LatchB
LIG(-26,50,-25,50)
LIG(-34,54,-34,46)
LIG(-26,54,-34,54)
LIG(-26,46,-26,54)
LIG(-34,46,-26,46)
LIG(-33,53,-33,47)
LIG(-27,53,-33,53)
LIG(-27,47,-27,53)
LIG(-33,47,-27,47)
FSYM
SYM  #light1cccccc
BB(58,-60,64,-46)
TITLE 60 -46  #light2
MODEL 49
PROP                                                                                                                                    
REC(59,-59,4,4,r)
VIS 1
PIN(60,-45,0.000,0.000)AluB0
LIG(63,-54,63,-59)
LIG(63,-59,62,-60)
LIG(59,-59,59,-54)
LIG(62,-49,62,-52)
LIG(61,-49,64,-49)
LIG(61,-47,63,-49)
LIG(62,-47,64,-49)
LIG(58,-52,64,-52)
LIG(60,-52,60,-45)
LIG(58,-54,58,-52)
LIG(64,-54,58,-54)
LIG(64,-52,64,-54)
LIG(60,-60,59,-59)
LIG(62,-60,60,-60)
FSYM
SYM  #light1
BB(98,-60,104,-46)
TITLE 100 -46  #light3
MODEL 49
PROP                                                                                                                                    
REC(99,-59,4,4,r)
VIS 1
PIN(100,-45,0.000,0.000)AluB1
LIG(103,-54,103,-59)
LIG(103,-59,102,-60)
LIG(99,-59,99,-54)
LIG(102,-49,102,-52)
LIG(101,-49,104,-49)
LIG(101,-47,103,-49)
LIG(102,-47,104,-49)
LIG(98,-52,104,-52)
LIG(100,-52,100,-45)
LIG(98,-54,98,-52)
LIG(104,-54,98,-54)
LIG(104,-52,104,-54)
LIG(100,-60,99,-59)
LIG(102,-60,100,-60)
FSYM
SYM  #light1c
BB(138,-60,144,-46)
TITLE 140 -46  #light4
MODEL 49
PROP                                                                                                                                    
REC(139,-59,4,4,r)
VIS 1
PIN(140,-45,0.000,0.000)AluB2
LIG(143,-54,143,-59)
LIG(143,-59,142,-60)
LIG(139,-59,139,-54)
LIG(142,-49,142,-52)
LIG(141,-49,144,-49)
LIG(141,-47,143,-49)
LIG(142,-47,144,-49)
LIG(138,-52,144,-52)
LIG(140,-52,140,-45)
LIG(138,-54,138,-52)
LIG(144,-54,138,-54)
LIG(144,-52,144,-54)
LIG(140,-60,139,-59)
LIG(142,-60,140,-60)
FSYM
SYM  #dreg
BB(105,10,135,35)
TITLE 117 18  #dreg7
MODEL 860
PROP                                                                                                                                    
REC(80,0,0,0,r)
VIS 5
PIN(105,15,0.000,0.000)D
PIN(105,25,0.000,0.000)RST
PIN(120,35,0.000,0.000)H
PIN(135,25,0.120,0.000)Q
PIN(135,15,0.120,0.070)nQ
LIG(105,25,110,25)
LIG(105,15,110,15)
LIG(120,35,120,34)
LIG(120,32,120,32)
LIG(130,25,135,25)
LIG(130,15,135,15)
LIG(130,30,110,30)
LIG(130,10,130,30)
LIG(110,10,130,10)
LIG(110,30,110,10)
LIG(119,30,120,28)
LIG(120,28,121,30)
VLG            module dreg(D,RST,H,Q,nQ);
VLG             input D,RST,H;
VLG             output Q,nQ;
VLG            endmodule
FSYM
SYM  #dreg
BB(65,10,95,35)
TITLE 77 18  #dreg8
MODEL 860
PROP                                                                                                                                    
REC(40,0,0,0,r)
VIS 5
PIN(65,15,0.000,0.000)D
PIN(65,25,0.000,0.000)RST
PIN(80,35,0.000,0.000)H
PIN(95,25,0.120,0.000)Q
PIN(95,15,0.120,0.070)nQ
LIG(65,25,70,25)
LIG(65,15,70,15)
LIG(80,35,80,34)
LIG(80,32,80,32)
LIG(90,25,95,25)
LIG(90,15,95,15)
LIG(90,30,70,30)
LIG(90,10,90,30)
LIG(70,10,90,10)
LIG(70,30,70,10)
LIG(79,30,80,28)
LIG(80,28,81,30)
VLG            module dreg(D,RST,H,Q,nQ);
VLG             input D,RST,H;
VLG             output Q,nQ;
VLG            endmodule
FSYM
SYM  #and2
BB(-10,45,25,65)
TITLE 2 56  #&
MODEL 402
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(-10,60,0.000,0.000)b
PIN(-10,50,0.000,0.000)a
PIN(25,55,0.090,0.280)s
LIG(-10,60,-2,60)
LIG(-2,45,-2,65)
LIG(18,55,25,55)
LIG(17,57,14,61)
LIG(18,55,17,57)
LIG(17,53,18,55)
LIG(14,49,17,53)
LIG(9,46,14,49)
LIG(14,61,9,64)
LIG(9,64,-2,65)
LIG(-2,45,9,46)
LIG(-10,50,-2,50)
VLG     and and2(out,a,b);
FSYM
SYM  #Kbd
BB(-35,-35,15,5)
TITLE -35 -1  #B
MODEL 85
PROP                                                                                                                                    
REC(-35,-35,40,40,r)
VIS 2
PIN(15,0,0.000,0.000)B0
PIN(15,-10,0.000,0.000)B1
PIN(15,-20,0.000,0.000)B2
PIN(15,-30,0.000,0.000)B3
LIG(5,-35,5,5)
LIG(-35,-35,5,-35)
LIG(-35,-35,-35,5)
LIG(-1,-30,-1,-27)
LIG(-35,-15,5,-15)
LIG(-15,-35,-15,5)
LIG(-25,5,-25,-35)
LIG(-35,-25,5,-25)
LIG(-5,-35,-5,5)
LIG(-35,-5,5,-5)
LIG(5,0,15,0)
LIG(15,-10,5,-10)
LIG(5,-20,15,-20)
LIG(15,-30,5,-30)
LIG(-31,3,-31,-3)
LIG(-31,-3,-29,-3)
LIG(-29,-3,-29,3)
LIG(-29,3,-31,3)
LIG(-19,3,-19,-3)
LIG(-11,-3,-9,-3)
LIG(-9,-3,-9,-1)
LIG(-9,-1,-11,-1)
LIG(-11,-1,-11,3)
LIG(-11,3,-9,3)
LIG(-1,3,1,3)
LIG(1,-3,-1,-3)
LIG(1,-3,1,3)
LIG(-1,-1,1,-1)
LIG(-31,-13,-31,-9)
LIG(-31,-9,-29,-9)
LIG(-29,-13,-29,-7)
LIG(-19,-13,-21,-13)
LIG(-21,-13,-21,-11)
LIG(-21,-11,-19,-11)
LIG(-19,-11,-19,-7)
LIG(-19,-7,-21,-7)
LIG(-11,-13,-11,-7)
LIG(-11,-7,-9,-7)
LIG(-9,-7,-9,-11)
LIG(-9,-11,-11,-11)
LIG(-1,-13,1,-13)
LIG(1,-13,1,-7)
LIG(-31,-23,-31,-17)
LIG(-31,-23,-29,-23)
LIG(-29,-23,-29,-17)
LIG(-29,-17,-31,-17)
LIG(-31,-21,-29,-21)
LIG(-1,-30,1,-30)
LIG(-35,5,5,5)
LIG(-21,-23,-19,-23)
LIG(-1,-33,-1,-30)
LIG(-12,-27,-12,-30)
LIG(-12,-33,-9,-33)
LIG(-21,-33,-21,-27)
LIG(-32,-27,-32,-33)
LIG(-32,-33,-29,-33)
LIG(-2,-23,1,-23)
LIG(1,-23,2,-22)
LIG(2,-22,1,-21)
LIG(-2,-21,1,-21)
LIG(-2,-17,-2,-21)
LIG(-21,-21,-19,-21)
LIG(-32,-27,-29,-27)
LIG(-21,-23,-21,-21)
LIG(-19,-21,-19,-17)
LIG(-19,-23,-19,-21)
LIG(-19,-17,-21,-17)
LIG(-12,-27,-9,-27)
LIG(-12,-17,-10,-23)
LIG(-10,-23,-8,-17)
LIG(-2,-21,-2,-23)
LIG(1,-21,2,-20)
LIG(-1,-33,2,-33)
LIG(2,-20,2,-18)
LIG(-12,-19,-8,-19)
LIG(-18,-28,-19,-27)
LIG(2,-18,1,-17)
LIG(-12,-30,-12,-33)
LIG(-12,-30,-10,-30)
LIG(-18,-32,-18,-28)
LIG(-19,-33,-18,-32)
LIG(-22,-27,-21,-27)
LIG(-22,-33,-21,-33)
LIG(-2,-17,1,-17)
LIG(-21,-33,-19,-33)
LIG(-21,-27,-19,-27)
FSYM
SYM  #clock2
BB(-35,67,-20,73)
TITLE -30 70  #clock1
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(-33,68,6,4,r)
VIS 1
PIN(-20,70,1.500,0.070)MainClock
LIG(-25,70,-20,70)
LIG(-30,68,-32,68)
LIG(-26,68,-28,68)
LIG(-25,67,-25,73)
LIG(-35,73,-35,67)
LIG(-30,72,-30,68)
LIG(-28,68,-28,72)
LIG(-28,72,-30,72)
LIG(-32,72,-34,72)
LIG(-32,68,-32,72)
LIG(-25,73,-35,73)
LIG(-25,67,-35,67)
FSYM
CNC(80 50)
CNC(105 40)
CNC(120 50)
CNC(65 40)
CNC(105 40)
CNC(105 40)
CNC(65 40)
CNC(65 40)
CNC(25 30)
CNC(40 50)
LIG(25,25,25,30)
LIG(80,35,80,50)
LIG(25,0,25,15)
LIG(-10,60,-10,70)
LIG(25,30,25,40)
LIG(40,50,40,35)
LIG(-25,30,-20,30)
LIG(15,30,25,30)
LIG(80,50,120,50)
LIG(40,50,80,50)
LIG(120,35,120,50)
LIG(120,50,160,50)
LIG(160,35,160,50)
LIG(25,40,65,40)
LIG(65,40,105,40)
LIG(25,55,35,55)
LIG(65,25,65,40)
LIG(15,0,25,0)
LIG(105,25,105,40)
LIG(105,40,145,40)
LIG(145,25,145,40)
LIG(-25,50,-10,50)
LIG(15,-10,65,-10)
LIG(65,-10,65,15)
LIG(15,-20,105,-20)
LIG(105,-20,105,15)
LIG(15,-30,145,-30)
LIG(145,-30,145,15)
LIG(-20,70,-10,70)
LIG(35,50,40,50)
LIG(35,55,35,50)
LIG(180,25,180,-45)
LIG(55,25,60,25)
LIG(60,25,60,-45)
LIG(95,25,100,25)
LIG(100,25,100,-45)
LIG(135,25,140,25)
LIG(140,25,140,-45)
LIG(175,25,180,25)
TEXT 0 -77  #Very Simple Microprocessor - Accumulator B
TEXT 0 -65  #Etienne Sicard Dec 04
FFIG D:\Documents and Settings\sicard\Mes documents\Dsch3\vsm\Vsm-AccumulatorB.sch
