<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano103 BSP: FMC_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano103 BSP
   &#160;<span id="projectnumber">V3.01.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano103 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">FMC_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_nano103_8h_source.html">Nano103.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae9417e5f36c49c47f9daa77155b7b687"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#ae9417e5f36c49c47f9daa77155b7b687">ISPCTL</a></td></tr>
<tr class="separator:ae9417e5f36c49c47f9daa77155b7b687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f3856febaa771dd514073d127d0f91"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a75f3856febaa771dd514073d127d0f91">ISPADDR</a></td></tr>
<tr class="separator:a75f3856febaa771dd514073d127d0f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c48d59719ca197e52d7eae9d26c6600"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a9c48d59719ca197e52d7eae9d26c6600">ISPDAT</a></td></tr>
<tr class="separator:a9c48d59719ca197e52d7eae9d26c6600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095e1f869199de86a9f56bcaae06ea69"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a095e1f869199de86a9f56bcaae06ea69">ISPCMD</a></td></tr>
<tr class="separator:a095e1f869199de86a9f56bcaae06ea69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172d47d716db9a6a91f01d0c63fae006"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a172d47d716db9a6a91f01d0c63fae006">ISPTRG</a></td></tr>
<tr class="separator:a172d47d716db9a6a91f01d0c63fae006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d16097395a054eb4d52bc7ac9b6f943"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a9d16097395a054eb4d52bc7ac9b6f943">DFBA</a></td></tr>
<tr class="separator:a9d16097395a054eb4d52bc7ac9b6f943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06afdd4c3b46686055db7232a9849322"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a06afdd4c3b46686055db7232a9849322">FTCTL</a></td></tr>
<tr class="separator:a06afdd4c3b46686055db7232a9849322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4e93377445909cf29c19efd1897cc2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a6f4e93377445909cf29c19efd1897cc2">ISPSTS</a></td></tr>
<tr class="separator:a6f4e93377445909cf29c19efd1897cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6a38e202e5b2b35faf73800b0cf2e71"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#af6a38e202e5b2b35faf73800b0cf2e71">KEY0</a></td></tr>
<tr class="separator:af6a38e202e5b2b35faf73800b0cf2e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05cfde3d652795afb59f62d34cae4e6f"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a05cfde3d652795afb59f62d34cae4e6f">KEY1</a></td></tr>
<tr class="separator:a05cfde3d652795afb59f62d34cae4e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae619984779b493f0847b82f4aa218805"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#ae619984779b493f0847b82f4aa218805">KEY2</a></td></tr>
<tr class="separator:ae619984779b493f0847b82f4aa218805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8366bfdf49b1716eab9f3fd7f638bed9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a8366bfdf49b1716eab9f3fd7f638bed9">KEYTRG</a></td></tr>
<tr class="separator:a8366bfdf49b1716eab9f3fd7f638bed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccdde84cf1ee96eb026ff4cf0ad5d71"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a4ccdde84cf1ee96eb026ff4cf0ad5d71">KEYSTS</a></td></tr>
<tr class="separator:a4ccdde84cf1ee96eb026ff4cf0ad5d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeabdbb3a8c0bc899071db16378fac190"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#aeabdbb3a8c0bc899071db16378fac190">KECNT</a></td></tr>
<tr class="separator:aeabdbb3a8c0bc899071db16378fac190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95629c348cada36e1dabed18b0d4ec4a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___t.html#a95629c348cada36e1dabed18b0d4ec4a">KPCNT</a></td></tr>
<tr class="separator:a95629c348cada36e1dabed18b0d4ec4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup FMC Flash Memory Controller(FMC)
Memory Mapped Structure for FMC Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05233">5233</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a9d16097395a054eb4d52bc7ac9b6f943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d16097395a054eb4d52bc7ac9b6f943">&#9670;&nbsp;</a></span>DFBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::DFBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0014] Data Flash Base Address</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">DFBA
</font><br><p> <font size="2">
Offset: 0x14  Data Flash Base Address
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>DFBA</td><td><div style="word-wrap: break-word;"><b>Data Flash Base Address
</b><br>
This register indicates Data Flash start address. It is a read only register.
<br>
The Data Flash is shared with APROM. the content of this register is loaded from CONFIG1.
<br>
This register is valid when DFEN (CONFIG0[0]) =0 .
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05862">5862</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a06afdd4c3b46686055db7232a9849322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06afdd4c3b46686055db7232a9849322">&#9670;&nbsp;</a></span>FTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::FTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0018] Flash Access Time Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FTCTL
</font><br><p> <font size="2">
Offset: 0x18  Flash Access Time Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[6:4]</td><td>FOM</td><td><div style="word-wrap: break-word;"><b>Frequency Optimization Mode (Write Protect)
</b><br>
The Nano103 series supports adjustable flash access timing to optimize the flash access cycles in different working frequency.
<br>
001 = Frequency <= 20MHz.
<br>
100 = Frequency <= 36MHz. (default power-on setting)
<br>
Others = Reserved
<br>
Note:This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>CACHEOFF</td><td><div style="word-wrap: break-word;"><b>Flash Cache Disable Control (Write Protect)
</b><br>
0 = Flash Cache function Enabled (default).
<br>
1 = Flash Cache function Disabled.
<br>
Note:This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05863">5863</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a75f3856febaa771dd514073d127d0f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f3856febaa771dd514073d127d0f91">&#9670;&nbsp;</a></span>ISPADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0004] ISP Address Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPADDR
</font><br><p> <font size="2">
Offset: 0x04  ISP Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPADDR</td><td><div style="word-wrap: break-word;"><b>ISP Address
</b><br>
The Nano103 series is equipped with embedded flash
<br>
ISPADDR [1:0] must be kept 00 for ISP 32-bit operation.
<br>
For both CRC-32 Checksum Calculation and Flash All-One Verification commands, this field is the flash starting address for checksum calculation and 512 bytes address alignment is necessary.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05858">5858</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a095e1f869199de86a9f56bcaae06ea69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095e1f869199de86a9f56bcaae06ea69">&#9670;&nbsp;</a></span>ISPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x000c] ISP CMD Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPCMD
</font><br><p> <font size="2">
Offset: 0x0C  ISP CMD Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>CMD</td><td><div style="word-wrap: break-word;"><b>ISP CMD
</b><br>
ISP command table is shown below:
<br>
0x00 = FLASH 32-bit Read.
<br>
0x04 = Read Unique ID.
<br>
0x08 = Read All-One Verification Result.
<br>
0x0B = Read Company ID.
<br>
0x0C = Read Device ID.
<br>
0x0D = Read CRC-32 Checksum.
<br>
0x21 = FLASH 32-bit Program.
<br>
0x22 = FLASH Page Erase.
<br>
0x26 = FLASH Mass Erase.
<br>
0x28 = Run All-One Verification.
<br>
0x2D = Run CRC-32 Checksum Calculation.
<br>
0x2E = Vector Remap.
<br>
The other commands are invalid.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05860">5860</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ae9417e5f36c49c47f9daa77155b7b687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9417e5f36c49c47f9daa77155b7b687">&#9670;&nbsp;</a></span>ISPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0000] ISP Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPCTL
</font><br><p> <font size="2">
Offset: 0x00  ISP Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ISPEN</td><td><div style="word-wrap: break-word;"><b>ISP Enable Bit (Write Protect)
</b><br>
ISP function enable bit. Set this bit to enable ISP function.
<br>
0 = ISP function Disabled.
<br>
1 = ISP function Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>BS</td><td><div style="word-wrap: break-word;"><b>Boot Select (Write Protect)
</b><br>
Set/clear this bit to select next booting from LDROM/APROM, respectively
<br>
This bit also functions as chip booting status flag, which can be used to check where chip booted from.
<br>
This bit is initiated with the inversed value of CBS[1] (CONFIG0[7]) after any reset is happened except CPU reset (CPU is 1) or system reset (SYS) is happened.
<br>
0 = Booting from APROM.
<br>
1 = Booting from LDROM.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[3]</td><td>APUEN</td><td><div style="word-wrap: break-word;"><b>APROM Update Enable Bit (Write Protect)
</b><br>
0 = APROM cannot be updated when the chip runs in APROM booting without IAP mode.
<br>
1 = APROM can be updated when the chip runs in APROM booting without IAP mode
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[4]</td><td>CFGUEN</td><td><div style="word-wrap: break-word;"><b>CONFIG Update Enable Bit (Write Protect)
</b><br>
0 = CONFIG cannot be updated.
<br>
1 = CONFIG can be updated.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>LDUEN</td><td><div style="word-wrap: break-word;"><b>LDROM Update Enable Bit (Write Protect)
</b><br>
LDROM update enable bit.
<br>
0 = LDROM cannot be updated.
<br>
1 = LDROM can be updated.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
In LDROM booting without IAP mode, LDROM cannot be updated even if LDUEN=1.
<br>
</div></td></tr><tr><td>
[6]</td><td>ISPFF</td><td><div style="word-wrap: break-word;"><b>ISP Fail Flag (Write Protect)
</b><br>
This bit is set by hardware when a triggered ISP meets any of the following conditions:
<br>
This bit needs to be cleared by writing 1 to it.
<br>
(1) APROM writes to itself if APUEN is set to 0.
<br>
(2) LDROM writes to itself if LDUEN is set to 0.
<br>
(3) CONFIG is erased/programmed if CFGUEN is set to 0.
<br>
(6) Page Erase command at LOCK mode with ICE connection
<br>
(7) Erase or Program command at brown-out detected
<br>
(8) Destination address is illegal, such as over an available range.
<br>
(9) Invalid ISP commands
<br>
(10) KPROM is erased/programmed if KEYLOCK is set to 1
<br>
(11) APROM(not include Data Flash) is erased/programmed if KEYLOCK is set to 1
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05857">5857</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a9c48d59719ca197e52d7eae9d26c6600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c48d59719ca197e52d7eae9d26c6600">&#9670;&nbsp;</a></span>ISPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0008] ISP Data Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPDAT
</font><br><p> <font size="2">
Offset: 0x08  ISP Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ISPDAT</td><td><div style="word-wrap: break-word;"><b>ISP Data
</b><br>
Write data to this register before ISP program operation.
<br>
Read data from this register after ISP read operation.
<br>
For Run CRC-32 Checksum Calculation command, ISPDAT is the memory size (byte) and 512 bytes alignment
<br>
For ISP Read CRC-32 Checksum command, ISPDAT is the checksum result
<br>
If ISPDAT = 0x0000_0000, it means that (1) the checksum calculation is in progress, (2) the memory range for checksum calculation is incorrect.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05859">5859</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a6f4e93377445909cf29c19efd1897cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4e93377445909cf29c19efd1897cc2">&#9670;&nbsp;</a></span>ISPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0040] ISP Status Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPSTS
</font><br><p> <font size="2">
Offset: 0x40  ISP Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ISPBUSY</td><td><div style="word-wrap: break-word;"><b>ISP Busy Flag (Read Only)
</b><br>
Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.
<br>
This bit is the mirror of ISPGO(FMC_ISPTRG[0]).
<br>
0 = ISP operation is finished.
<br>
1 = ISP is progressed.
<br>
</div></td></tr><tr><td>
[2:1]</td><td>CBS</td><td><div style="word-wrap: break-word;"><b>Boot Selection of CONFIG (Read Only)
</b><br>
This bit is initiated with the CBS (CONFIG0 [7:6]) after any reset is happened except CPU reset (CPURF(SYS_RSTSTS[7]) is 1) or system reset (SYSRF(SYS_RSTSTS[5]) is happened.
<br>
00 = LDROM with IAP mode.
<br>
01 = LDROM without IAP mode.
<br>
10 = APROM with IAP mode.
<br>
11 = APROM without IAP mode.
<br>
</div></td></tr><tr><td>
[5]</td><td>PGFF</td><td><div style="word-wrap: break-word;"><b>Flash Program with Fast Verification Flag(Read Only)
</b><br>
This bit is set if data is mismatched at ISP programming verification
<br>
This bit is clear by performing ISP flash erase or ISP read CID operation
<br>
0 = Flash Program is success.
<br>
1 = Flash Program is fail. Program data is different with data in the flash memory.
<br>
</div></td></tr><tr><td>
[6]</td><td>ISPFF</td><td><div style="word-wrap: break-word;"><b>ISP Fail Flag (Write Protect)
</b><br>
This bit is the mirror of ISPFF (FMC_ISPCTL[6]), it needs to be cleared by writing 1 to FMC_ISPCTL[6] or FMC_ISPSTS[6]
<br>
This bit is set by hardware when a triggered ISP meets any of the following conditions:
<br>
(1) APROM writes to itself if APUEN is set to 0.
<br>
(2) LDROM writes to itself if LDUEN is set to 0.
<br>
(3) CONFIG is erased/programmed if CFGUEN is set to 0.
<br>
(4) Page Erase command at LOCK mode with ICE connection
<br>
(5) Erase or Program command at brown-out detected
<br>
(6) Destination address is illegal, such as over an available range.
<br>
(7) Invalid ISP commands
<br>
(8) KPROM is erased/programmed if KEYLOCK is set to 1
<br>
(9) APROM(not include Data Flash) is erased/programmed if KEYLOCK is set to 1
<br>
Note: This bit is write-protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>ALLONE</td><td><div style="word-wrap: break-word;"><b>Flash All-one Verification Flag
</b><br>
This bit is set by hardware if all of flash bits are 1, and clear if flash bits are not all 1 after "Run Flash All-One Verification" complete; this bit also can be clear by writing 1.
<br>
0 = All of flash bits are 1 after "Run Flash All-One Verification" complete.
<br>
1 = Flash bits are not all 1 after "Run Flash All-One Verification" complete.
<br>
</div></td></tr><tr><td>
[29:9]</td><td>VECMAP</td><td><div style="word-wrap: break-word;"><b>Vector Page Mapping Address (Read Only)
</b><br>
All access to 0x0000_0000~0x0000_01FF is remapped to the flash memory or SRAM address {VECMAP[20:0], 9'h000} ~ {VECMAP[20:0], 9'h1FF}
<br>
VECMAP [20:19] = 00 system vector address is mapped to flash memory.
<br>
VECMAP [20:19] = 10 system vector address is mapped to SRAM memory.
<br>
VECMAP [18:12] should be 0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05867">5867</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a172d47d716db9a6a91f01d0c63fae006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172d47d716db9a6a91f01d0c63fae006">&#9670;&nbsp;</a></span>ISPTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0010] ISP Trigger Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ISPTRG
</font><br><p> <font size="2">
Offset: 0x10  ISP Trigger Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ISPGO</td><td><div style="word-wrap: break-word;"><b>ISP Start Trigger (Write Protect)
</b><br>
Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.
<br>
0 = ISP operation is finished.
<br>
1 = ISP is progressed.
<br>
Note:This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05861">5861</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="aeabdbb3a8c0bc899071db16378fac190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeabdbb3a8c0bc899071db16378fac190">&#9670;&nbsp;</a></span>KECNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KECNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0064] KEY-Unmatched Counting Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">KECNT
</font><br><p> <font size="2">
Offset: 0x64  KEY-Unmatched Counting Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[5:0]</td><td>KECNT</td><td><div style="word-wrap: break-word;"><b>Error Key Entry Counter at Each Power-on (Read Only)
</b><br>
KECNT is increased when entry keys is wrong in Security Key protection.
<br>
KECNT is cleared to 0 if key comparison is matched or system power-on.
<br>
</div></td></tr><tr><td>
[13:8]</td><td>KEMAX</td><td><div style="word-wrap: break-word;"><b>Maximum Number for Error Key Entry at Each Power-on (Read Only).
</b><br>
KEMAX is the maximum error key entry number at each power-on.
<br>
When KEMAXROM of KPROM is erased or programmed, KEMAX will also be updated.
<br>
KEMAX is used to limit KECNT(FMC_KECNT[5:0]) maximum counting.
<br>
The FORBID (FMC_KEYSTS [3]) will be set to 1 when KECNT is more than KEMAX.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05876">5876</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="af6a38e202e5b2b35faf73800b0cf2e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6a38e202e5b2b35faf73800b0cf2e71">&#9670;&nbsp;</a></span>KEY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KEY0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0050] KEY0 Data Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">KEY0
</font><br><p> <font size="2">
Offset: 0x50  KEY0 Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY0</td><td><div style="word-wrap: break-word;"><b>KEY0 Data (Write Only)
</b><br>
Write KEY0 data to this register before KEY Comparison operation.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05871">5871</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a05cfde3d652795afb59f62d34cae4e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05cfde3d652795afb59f62d34cae4e6f">&#9670;&nbsp;</a></span>KEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KEY1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0054] KEY1 Data Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">KEY1
</font><br><p> <font size="2">
Offset: 0x54  KEY1 Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY1</td><td><div style="word-wrap: break-word;"><b>KEY1 Data (Write Only)
</b><br>
Write KEY1 data to this register before KEY Comparison operation.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05872">5872</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ae619984779b493f0847b82f4aa218805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae619984779b493f0847b82f4aa218805">&#9670;&nbsp;</a></span>KEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KEY2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0058] KEY2 Data Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">KEY2
</font><br><p> <font size="2">
Offset: 0x58  KEY2 Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>KEY2</td><td><div style="word-wrap: break-word;"><b>KEY2 Data (Write Only)
</b><br>
Write KEY2 data to this register before KEY Comparison operation.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05873">5873</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a4ccdde84cf1ee96eb026ff4cf0ad5d71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ccdde84cf1ee96eb026ff4cf0ad5d71">&#9670;&nbsp;</a></span>KEYSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KEYSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0060] KEY Comparison Status Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">KEYSTS
</font><br><p> <font size="2">
Offset: 0x60  KEY Comparison Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>KEYBUSY</td><td><div style="word-wrap: break-word;"><b>KEY Comparison Busy (Read Only)
</b><br>
0 = KEY comparison is finished.
<br>
1 = KEY comparison is busy.
<br>
</div></td></tr><tr><td>
[1]</td><td>KEYLOCK</td><td><div style="word-wrap: break-word;"><b>KEY LOCK Flag
</b><br>
This bit is set to 1 if KEYMATCH (FMC_KEYSTS [2]) is 0 and cleared to 0 if KEYMATCH is 1 in Security Key protection
<br>
This bit also can be set to 1 while
<br>
l CPU write 1 to KEYLOCK(FMC_KEYSTS[1]) or
<br>
l KEYFLAG(FMC_KEYSTS[4]) is 1 at power-on or reset or
<br>
l KEYENROM is programmed a non-0xFF value or
<br>
l Time-out event or
<br>
l FORBID(FMC_KEYSTS[3]) is 1
<br>
0 = KPROM and APROM (not include Data Flash) is not in write protection.
<br>
1 = KPROM and APROM (not include Data Flash) is in write protection.
<br>
CONFIG write protect is depended on CFGFLAG
<br>
</div></td></tr><tr><td>
[2]</td><td>KEYMATCH</td><td><div style="word-wrap: break-word;"><b>KEY Match Flag(Read Only)
</b><br>
This bit is set to 1 after KEY comparison complete if the KEY0, KEY1 and KEY2 are matched with the 96-bit security keys in KPROM; and cleared to 0 if KEYs are unmatched
<br>
This bit is also cleared to 0 while
<br>
l CPU writing 1 to KEYLOCK(FMC_KEYSTS[1]) or
<br>
l Time-out event or
<br>
l KPROM is erased or
<br>
l KEYENROM is programmed to a non-0xFF value.
<br>
l Chip is in Power-down mode.
<br>
0 = KEY0, KEY1, and KEY2 are unmatched with the KPROM setting.
<br>
1 = KEY0, KEY1, and KEY2 are matched with the KPROM setting.
<br>
</div></td></tr><tr><td>
[3]</td><td>FORBID</td><td><div style="word-wrap: break-word;"><b>KEY Comparison Forbidden Flag(Read Only)
</b><br>
This bit is set to 1 whenKECNT(FMC_KECNT[4:0])is more than KEMAX (FMC_KECNT[12:8]) orKPCNT (FMC_KPCNT [2:0])is more than KPMAX (FMC_KPCNT [10:8]).
<br>
0 = KEY comparison is not forbidden.
<br>
1 = KEY comparison is forbidden, KEYGO (FMC_KEYTRG [0]) cannot trigger.
<br>
</div></td></tr><tr><td>
[4]</td><td>KEYFLAG</td><td><div style="word-wrap: break-word;"><b>KEY Protection Enable Flag(Read Only)
</b><br>
This bit is set while the KEYENROM [7:0] is not 0xFF at power-on or reset
<br>
This bit is cleared to 0 by hardware while KPROM is erased
<br>
This bit is set to 1 by hardware while KEYENROM is programmed to a non-0xFF value.
<br>
0 = Security Key protection Disabled.
<br>
1 = Security KeyprotectionEnabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>CFGFLAG</td><td><div style="word-wrap: break-word;"><b>CONFIG Write-protection Enable Flag(Read Only)
</b><br>
This bit is set while the KEYENROM [0] is 0 at power-on or reset
<br>
This bit is cleared to 0 by hardware while KPROM is erased
<br>
This bit is set to 1 by hardware while KEYENROM[0] is programmed to 0.
<br>
0 = CONFIG write-protection Disabled.
<br>
1 = CONFIG write-protection Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05875">5875</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a8366bfdf49b1716eab9f3fd7f638bed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8366bfdf49b1716eab9f3fd7f638bed9">&#9670;&nbsp;</a></span>KEYTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KEYTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x005c] KEY Comparison Trigger Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">KEYTRG
</font><br><p> <font size="2">
Offset: 0x5C  KEY Comparison Trigger Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>KEYGO</td><td><div style="word-wrap: break-word;"><b>KEY Comparison Start Trigger (Write Protection)
</b><br>
Write 1 to start KEY comparison operation and this bit will be cleared to 0 by hardware automatically when KEY comparison operation is finished.
<br>
This trigger operation is valid while FORBID (FMC_KEYSTS [3]) is 0.
<br>
0 = KEY comparison operation is finished.
<br>
1 = KEY comparison is progressed.
<br>
Note:This bit is write-protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>TCEN</td><td><div style="word-wrap: break-word;"><b>Time-out Counting Enable Bit (Write Protection)
</b><br>
0 = Time-out counting Disabled.
<br>
1 = Time-out counting Enabled if key is matched after key comparison finish.
<br>
10 minutes is at least for time-out, and average is about 20 minutes.
<br>
Note:This bit is write-protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05874">5874</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a95629c348cada36e1dabed18b0d4ec4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95629c348cada36e1dabed18b0d4ec4a">&#9670;&nbsp;</a></span>KPCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::KPCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0068] KEY-Unmatched Power-on Counting Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">KPCNT
</font><br><p> <font size="2">
Offset: 0x68  KEY-Unmatched Power-on Counting Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>KPCNT</td><td><div style="word-wrap: break-word;"><b>Power-on Counter for Error Key Entry(Read Only).
</b><br>
KPCNT is the power-on counting for error key entry in Security Key protection.
<br>
KPCNT is cleared to 0 if key comparison is matched.
<br>
</div></td></tr><tr><td>
[11:8]</td><td>KPMAX</td><td><div style="word-wrap: break-word;"><b>Power-on Maximum Number for Error Key Entry (Read Only).
</b><br>
KPMAX is the power-on maximum number for error key entry.
<br>
When KPMAXROM of KPROM is erased or programmed, KPMAX will also be updated.
<br>
KPMAX is used to limit KPCNT (FMC_KPCNT [3:0]) maximum counting.
<br>
The FORBID(FMC_KEYSTS[3]) will be set to 1 when KPCNT is more than KPMAX.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l05877">5877</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/yachen/workzone/bsp/nano103bsp/Library/Device/Nuvoton/Nano103/Include/<a class="el" href="_nano103_8h_source.html">Nano103.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Nov 7 2019 13:29:37 for Nano103 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
