
led.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ca0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08004dac  08004dac  00005dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f94  08004f94  00006014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004f94  08004f94  00006014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004f94  08004f94  00006014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f94  08004f94  00005f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004f98  08004f98  00005f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08004f9c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001254  20000014  08004fb0  00006014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001268  08004fb0  00006268  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000aa16  00000000  00000000  0000603d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e98  00000000  00000000  00010a53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c18  00000000  00000000  000128f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000959  00000000  00000000  00013508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001843c  00000000  00000000  00013e61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d9d6  00000000  00000000  0002c29d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008deb1  00000000  00000000  00039c73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c7b24  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032c0  00000000  00000000  000c7b68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000cae28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000014 	.word	0x20000014
 8000128:	00000000 	.word	0x00000000
 800012c:	08004d94 	.word	0x08004d94

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000018 	.word	0x20000018
 8000148:	08004d94 	.word	0x08004d94

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__aeabi_f2uiz>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	d20e      	bcs.n	800062a <__aeabi_f2uiz+0x22>
 800060c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000610:	d30b      	bcc.n	800062a <__aeabi_f2uiz+0x22>
 8000612:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000616:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800061a:	d409      	bmi.n	8000630 <__aeabi_f2uiz+0x28>
 800061c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000620:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000624:	fa23 f002 	lsr.w	r0, r3, r2
 8000628:	4770      	bx	lr
 800062a:	f04f 0000 	mov.w	r0, #0
 800062e:	4770      	bx	lr
 8000630:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000634:	d101      	bne.n	800063a <__aeabi_f2uiz+0x32>
 8000636:	0242      	lsls	r2, r0, #9
 8000638:	d102      	bne.n	8000640 <__aeabi_f2uiz+0x38>
 800063a:	f04f 30ff 	mov.w	r0, #4294967295
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <LCD_Parallel_Init>:
#include "lcd_parallel.h"
#include <string.h>
#include <stdio.h>

void LCD_Parallel_Init(void) {
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
    // Initialize GPIO pins
    LCD_Parallel_GPIO_Init();
 800064c:	f000 f840 	bl	80006d0 <LCD_Parallel_GPIO_Init>
    
    // Wait for LCD to power up completely
    HAL_Delay(100);
 8000650:	2064      	movs	r0, #100	@ 0x64
 8000652:	f001 fb95 	bl	8001d80 <HAL_Delay>
    
    // Set RS = 0 (command mode)
    HAL_GPIO_WritePin(LCD_RS_PORT, LCD_RS_PIN, GPIO_PIN_RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	2101      	movs	r1, #1
 800065a:	481c      	ldr	r0, [pc, #112]	@ (80006cc <LCD_Parallel_Init+0x84>)
 800065c:	f002 fd04 	bl	8003068 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_E_PORT, LCD_E_PIN, GPIO_PIN_RESET);
 8000660:	2200      	movs	r2, #0
 8000662:	2102      	movs	r1, #2
 8000664:	4819      	ldr	r0, [pc, #100]	@ (80006cc <LCD_Parallel_Init+0x84>)
 8000666:	f002 fcff 	bl	8003068 <HAL_GPIO_WritePin>
    
    // Initialize LCD in 4-bit mode according to datasheet timing
    // First: Send 0x3 three times to establish 8-bit communication
    LCD_Parallel_Write4Bits(0x03);
 800066a:	2003      	movs	r0, #3
 800066c:	f000 f8e0 	bl	8000830 <LCD_Parallel_Write4Bits>
    HAL_Delay(10);  // Wait > 4.1ms
 8000670:	200a      	movs	r0, #10
 8000672:	f001 fb85 	bl	8001d80 <HAL_Delay>
    
    LCD_Parallel_Write4Bits(0x03);
 8000676:	2003      	movs	r0, #3
 8000678:	f000 f8da 	bl	8000830 <LCD_Parallel_Write4Bits>
    HAL_Delay(5);   // Wait > 100us
 800067c:	2005      	movs	r0, #5
 800067e:	f001 fb7f 	bl	8001d80 <HAL_Delay>
    
    LCD_Parallel_Write4Bits(0x03);
 8000682:	2003      	movs	r0, #3
 8000684:	f000 f8d4 	bl	8000830 <LCD_Parallel_Write4Bits>
    HAL_Delay(5);   // Wait > 100us
 8000688:	2005      	movs	r0, #5
 800068a:	f001 fb79 	bl	8001d80 <HAL_Delay>
    
    // Switch to 4-bit mode
    LCD_Parallel_Write4Bits(0x02);
 800068e:	2002      	movs	r0, #2
 8000690:	f000 f8ce 	bl	8000830 <LCD_Parallel_Write4Bits>
    HAL_Delay(5);
 8000694:	2005      	movs	r0, #5
 8000696:	f001 fb73 	bl	8001d80 <HAL_Delay>
    
    // Function set: 4-bit, 2 line, 5x8 dots
    LCD_Parallel_SendCommand(LCD_FUNCTION_SET | LCD_4BITMODE | LCD_2LINE | LCD_5x8DOTS);
 800069a:	2028      	movs	r0, #40	@ 0x28
 800069c:	f000 f885 	bl	80007aa <LCD_Parallel_SendCommand>
    HAL_Delay(5);
 80006a0:	2005      	movs	r0, #5
 80006a2:	f001 fb6d 	bl	8001d80 <HAL_Delay>
    
    // Display control: display on, cursor off, blink off
    LCD_Parallel_SendCommand(LCD_DISPLAY_CONTROL | LCD_DISPLAY_ON | LCD_CURSOR_OFF | LCD_BLINK_OFF);
 80006a6:	200c      	movs	r0, #12
 80006a8:	f000 f87f 	bl	80007aa <LCD_Parallel_SendCommand>
    HAL_Delay(5);
 80006ac:	2005      	movs	r0, #5
 80006ae:	f001 fb67 	bl	8001d80 <HAL_Delay>
    
    // Clear display
    LCD_Parallel_Clear();
 80006b2:	f000 f85b 	bl	800076c <LCD_Parallel_Clear>
    HAL_Delay(5);
 80006b6:	2005      	movs	r0, #5
 80006b8:	f001 fb62 	bl	8001d80 <HAL_Delay>
    
    // Entry mode: left to right, no shift
    LCD_Parallel_SendCommand(LCD_ENTRY_MODE_SET | LCD_ENTRY_LEFT | LCD_ENTRY_SHIFT_DECREMENT);
 80006bc:	2006      	movs	r0, #6
 80006be:	f000 f874 	bl	80007aa <LCD_Parallel_SendCommand>
    HAL_Delay(5);
 80006c2:	2005      	movs	r0, #5
 80006c4:	f001 fb5c 	bl	8001d80 <HAL_Delay>
}
 80006c8:	bf00      	nop
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40010c00 	.word	0x40010c00

080006d0 <LCD_Parallel_GPIO_Init>:

void LCD_Parallel_GPIO_Init(void) {
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b086      	sub	sp, #24
 80006d4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d6:	f107 0308 	add.w	r3, r7, #8
 80006da:	2200      	movs	r2, #0
 80006dc:	601a      	str	r2, [r3, #0]
 80006de:	605a      	str	r2, [r3, #4]
 80006e0:	609a      	str	r2, [r3, #8]
 80006e2:	60da      	str	r2, [r3, #12]
    
    // Enable GPIOB clock
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e4:	4b1f      	ldr	r3, [pc, #124]	@ (8000764 <LCD_Parallel_GPIO_Init+0x94>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	4a1e      	ldr	r2, [pc, #120]	@ (8000764 <LCD_Parallel_GPIO_Init+0x94>)
 80006ea:	f043 0308 	orr.w	r3, r3, #8
 80006ee:	6193      	str	r3, [r2, #24]
 80006f0:	4b1c      	ldr	r3, [pc, #112]	@ (8000764 <LCD_Parallel_GPIO_Init+0x94>)
 80006f2:	699b      	ldr	r3, [r3, #24]
 80006f4:	f003 0308 	and.w	r3, r3, #8
 80006f8:	607b      	str	r3, [r7, #4]
 80006fa:	687b      	ldr	r3, [r7, #4]
    
    // Configure RS pin (PB0)
    GPIO_InitStruct.Pin = LCD_RS_PIN;
 80006fc:	2301      	movs	r3, #1
 80006fe:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000700:	2301      	movs	r3, #1
 8000702:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000704:	2300      	movs	r3, #0
 8000706:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000708:	2302      	movs	r3, #2
 800070a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(LCD_RS_PORT, &GPIO_InitStruct);
 800070c:	f107 0308 	add.w	r3, r7, #8
 8000710:	4619      	mov	r1, r3
 8000712:	4815      	ldr	r0, [pc, #84]	@ (8000768 <LCD_Parallel_GPIO_Init+0x98>)
 8000714:	f002 fb24 	bl	8002d60 <HAL_GPIO_Init>
    
    // Configure E pin (PB1)
    GPIO_InitStruct.Pin = LCD_E_PIN;
 8000718:	2302      	movs	r3, #2
 800071a:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(LCD_E_PORT, &GPIO_InitStruct);
 800071c:	f107 0308 	add.w	r3, r7, #8
 8000720:	4619      	mov	r1, r3
 8000722:	4811      	ldr	r0, [pc, #68]	@ (8000768 <LCD_Parallel_GPIO_Init+0x98>)
 8000724:	f002 fb1c 	bl	8002d60 <HAL_GPIO_Init>
    
    // Configure Data pins (PB12, PB13, PB14, PB15)
    GPIO_InitStruct.Pin = LCD_D4_PIN | LCD_D5_PIN | LCD_D6_PIN | LCD_D7_PIN;
 8000728:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800072c:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(LCD_D4_PORT, &GPIO_InitStruct);
 800072e:	f107 0308 	add.w	r3, r7, #8
 8000732:	4619      	mov	r1, r3
 8000734:	480c      	ldr	r0, [pc, #48]	@ (8000768 <LCD_Parallel_GPIO_Init+0x98>)
 8000736:	f002 fb13 	bl	8002d60 <HAL_GPIO_Init>
    
    // Initialize all pins to LOW
    HAL_GPIO_WritePin(LCD_RS_PORT, LCD_RS_PIN, GPIO_PIN_RESET);
 800073a:	2200      	movs	r2, #0
 800073c:	2101      	movs	r1, #1
 800073e:	480a      	ldr	r0, [pc, #40]	@ (8000768 <LCD_Parallel_GPIO_Init+0x98>)
 8000740:	f002 fc92 	bl	8003068 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_E_PORT, LCD_E_PIN, GPIO_PIN_RESET);
 8000744:	2200      	movs	r2, #0
 8000746:	2102      	movs	r1, #2
 8000748:	4807      	ldr	r0, [pc, #28]	@ (8000768 <LCD_Parallel_GPIO_Init+0x98>)
 800074a:	f002 fc8d 	bl	8003068 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D4_PORT, LCD_D4_PIN | LCD_D5_PIN | LCD_D6_PIN | LCD_D7_PIN, GPIO_PIN_RESET);
 800074e:	2200      	movs	r2, #0
 8000750:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000754:	4804      	ldr	r0, [pc, #16]	@ (8000768 <LCD_Parallel_GPIO_Init+0x98>)
 8000756:	f002 fc87 	bl	8003068 <HAL_GPIO_WritePin>
}
 800075a:	bf00      	nop
 800075c:	3718      	adds	r7, #24
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	40021000 	.word	0x40021000
 8000768:	40010c00 	.word	0x40010c00

0800076c <LCD_Parallel_Clear>:

void LCD_Parallel_Clear(void) {
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
    LCD_Parallel_SendCommand(LCD_CLEAR_DISPLAY);
 8000770:	2001      	movs	r0, #1
 8000772:	f000 f81a 	bl	80007aa <LCD_Parallel_SendCommand>
    HAL_Delay(2);
 8000776:	2002      	movs	r0, #2
 8000778:	f001 fb02 	bl	8001d80 <HAL_Delay>
}
 800077c:	bf00      	nop
 800077e:	bd80      	pop	{r7, pc}

08000780 <LCD_Parallel_Print>:
        col = LCD_COLS - 1;
    }
    LCD_Parallel_SendCommand(LCD_SET_DDRAM_ADDR | (col + row_offsets[row]));
}

void LCD_Parallel_Print(char *str) {
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
    while (*str) {
 8000788:	e006      	b.n	8000798 <LCD_Parallel_Print+0x18>
        LCD_Parallel_SendData(*str++);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	1c5a      	adds	r2, r3, #1
 800078e:	607a      	str	r2, [r7, #4]
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	4618      	mov	r0, r3
 8000794:	f000 f817 	bl	80007c6 <LCD_Parallel_SendData>
    while (*str) {
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d1f4      	bne.n	800078a <LCD_Parallel_Print+0xa>
    }
}
 80007a0:	bf00      	nop
 80007a2:	bf00      	nop
 80007a4:	3708      	adds	r7, #8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}

080007aa <LCD_Parallel_SendCommand>:

void LCD_Parallel_WriteCustomChar(uint8_t location) {
    LCD_Parallel_SendData(location);
}

void LCD_Parallel_SendCommand(uint8_t cmd) {
 80007aa:	b580      	push	{r7, lr}
 80007ac:	b082      	sub	sp, #8
 80007ae:	af00      	add	r7, sp, #0
 80007b0:	4603      	mov	r3, r0
 80007b2:	71fb      	strb	r3, [r7, #7]
    LCD_Parallel_Send(cmd, 0);
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	2100      	movs	r1, #0
 80007b8:	4618      	mov	r0, r3
 80007ba:	f000 f813 	bl	80007e4 <LCD_Parallel_Send>
}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}

080007c6 <LCD_Parallel_SendData>:

void LCD_Parallel_SendData(uint8_t data) {
 80007c6:	b580      	push	{r7, lr}
 80007c8:	b082      	sub	sp, #8
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	4603      	mov	r3, r0
 80007ce:	71fb      	strb	r3, [r7, #7]
    LCD_Parallel_Send(data, 1);
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	2101      	movs	r1, #1
 80007d4:	4618      	mov	r0, r3
 80007d6:	f000 f805 	bl	80007e4 <LCD_Parallel_Send>
}
 80007da:	bf00      	nop
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
	...

080007e4 <LCD_Parallel_Send>:

void LCD_Parallel_Send(uint8_t data, uint8_t rs) {
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	4603      	mov	r3, r0
 80007ec:	460a      	mov	r2, r1
 80007ee:	71fb      	strb	r3, [r7, #7]
 80007f0:	4613      	mov	r3, r2
 80007f2:	71bb      	strb	r3, [r7, #6]
    // Set RS pin (0 = command, 1 = data)
    HAL_GPIO_WritePin(LCD_RS_PORT, LCD_RS_PIN, rs ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80007f4:	79bb      	ldrb	r3, [r7, #6]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	bf14      	ite	ne
 80007fa:	2301      	movne	r3, #1
 80007fc:	2300      	moveq	r3, #0
 80007fe:	b2db      	uxtb	r3, r3
 8000800:	461a      	mov	r2, r3
 8000802:	2101      	movs	r1, #1
 8000804:	4809      	ldr	r0, [pc, #36]	@ (800082c <LCD_Parallel_Send+0x48>)
 8000806:	f002 fc2f 	bl	8003068 <HAL_GPIO_WritePin>
    
    // Send upper 4 bits
    LCD_Parallel_Write4Bits(data >> 4);
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	091b      	lsrs	r3, r3, #4
 800080e:	b2db      	uxtb	r3, r3
 8000810:	4618      	mov	r0, r3
 8000812:	f000 f80d 	bl	8000830 <LCD_Parallel_Write4Bits>
    
    // Send lower 4 bits
    LCD_Parallel_Write4Bits(data & 0x0F);
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	f003 030f 	and.w	r3, r3, #15
 800081c:	b2db      	uxtb	r3, r3
 800081e:	4618      	mov	r0, r3
 8000820:	f000 f806 	bl	8000830 <LCD_Parallel_Write4Bits>
}
 8000824:	bf00      	nop
 8000826:	3708      	adds	r7, #8
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	40010c00 	.word	0x40010c00

08000830 <LCD_Parallel_Write4Bits>:

void LCD_Parallel_Write4Bits(uint8_t data) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	4603      	mov	r3, r0
 8000838:	71fb      	strb	r3, [r7, #7]
    // Set data on D4-D7 pins (PB12-PB15)
    HAL_GPIO_WritePin(LCD_D4_PORT, LCD_D4_PIN, (data & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800083a:	79fb      	ldrb	r3, [r7, #7]
 800083c:	f003 0301 	and.w	r3, r3, #1
 8000840:	b2db      	uxtb	r3, r3
 8000842:	461a      	mov	r2, r3
 8000844:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000848:	4816      	ldr	r0, [pc, #88]	@ (80008a4 <LCD_Parallel_Write4Bits+0x74>)
 800084a:	f002 fc0d 	bl	8003068 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D5_PORT, LCD_D5_PIN, (data & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	105b      	asrs	r3, r3, #1
 8000852:	b2db      	uxtb	r3, r3
 8000854:	f003 0301 	and.w	r3, r3, #1
 8000858:	b2db      	uxtb	r3, r3
 800085a:	461a      	mov	r2, r3
 800085c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000860:	4810      	ldr	r0, [pc, #64]	@ (80008a4 <LCD_Parallel_Write4Bits+0x74>)
 8000862:	f002 fc01 	bl	8003068 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D6_PORT, LCD_D6_PIN, (data & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	109b      	asrs	r3, r3, #2
 800086a:	b2db      	uxtb	r3, r3
 800086c:	f003 0301 	and.w	r3, r3, #1
 8000870:	b2db      	uxtb	r3, r3
 8000872:	461a      	mov	r2, r3
 8000874:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000878:	480a      	ldr	r0, [pc, #40]	@ (80008a4 <LCD_Parallel_Write4Bits+0x74>)
 800087a:	f002 fbf5 	bl	8003068 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D7_PORT, LCD_D7_PIN, (data & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800087e:	79fb      	ldrb	r3, [r7, #7]
 8000880:	10db      	asrs	r3, r3, #3
 8000882:	b2db      	uxtb	r3, r3
 8000884:	f003 0301 	and.w	r3, r3, #1
 8000888:	b2db      	uxtb	r3, r3
 800088a:	461a      	mov	r2, r3
 800088c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000890:	4804      	ldr	r0, [pc, #16]	@ (80008a4 <LCD_Parallel_Write4Bits+0x74>)
 8000892:	f002 fbe9 	bl	8003068 <HAL_GPIO_WritePin>
    
    // Pulse Enable pin
    LCD_Parallel_EnablePulse();
 8000896:	f000 f807 	bl	80008a8 <LCD_Parallel_EnablePulse>
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	bf00      	nop
 80008a4:	40010c00 	.word	0x40010c00

080008a8 <LCD_Parallel_EnablePulse>:

void LCD_Parallel_EnablePulse(void) {
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_E_PORT, LCD_E_PIN, GPIO_PIN_SET);
 80008ae:	2201      	movs	r2, #1
 80008b0:	2102      	movs	r1, #2
 80008b2:	4810      	ldr	r0, [pc, #64]	@ (80008f4 <LCD_Parallel_EnablePulse+0x4c>)
 80008b4:	f002 fbd8 	bl	8003068 <HAL_GPIO_WritePin>
    
    // Enable pulse width (minimum 450ns, loop delay)
    for(volatile int i = 0; i < 50; i++);
 80008b8:	2300      	movs	r3, #0
 80008ba:	607b      	str	r3, [r7, #4]
 80008bc:	e002      	b.n	80008c4 <LCD_Parallel_EnablePulse+0x1c>
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	3301      	adds	r3, #1
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	2b31      	cmp	r3, #49	@ 0x31
 80008c8:	ddf9      	ble.n	80008be <LCD_Parallel_EnablePulse+0x16>
    
    HAL_GPIO_WritePin(LCD_E_PORT, LCD_E_PIN, GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2102      	movs	r1, #2
 80008ce:	4809      	ldr	r0, [pc, #36]	@ (80008f4 <LCD_Parallel_EnablePulse+0x4c>)
 80008d0:	f002 fbca 	bl	8003068 <HAL_GPIO_WritePin>
    
    // Commands need > 37us to settle  
    for(volatile int i = 0; i < 1000; i++);
 80008d4:	2300      	movs	r3, #0
 80008d6:	603b      	str	r3, [r7, #0]
 80008d8:	e002      	b.n	80008e0 <LCD_Parallel_EnablePulse+0x38>
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	3301      	adds	r3, #1
 80008de:	603b      	str	r3, [r7, #0]
 80008e0:	683b      	ldr	r3, [r7, #0]
 80008e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80008e6:	dbf8      	blt.n	80008da <LCD_Parallel_EnablePulse+0x32>
}
 80008e8:	bf00      	nop
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40010c00 	.word	0x40010c00

080008f8 <fft_bit_reverse>:
    }
    return x;
}

// Bit-reverse for 128-point FFT
void fft_bit_reverse(void) {
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
    for(uint8_t i = 0; i < FFT_SIZE; i++) {
 80008fe:	2300      	movs	r3, #0
 8000900:	71fb      	strb	r3, [r7, #7]
 8000902:	e02e      	b.n	8000962 <fft_bit_reverse+0x6a>
        uint8_t j = bit_reverse_7[i];
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	4a1c      	ldr	r2, [pc, #112]	@ (8000978 <fft_bit_reverse+0x80>)
 8000908:	5cd3      	ldrb	r3, [r2, r3]
 800090a:	71bb      	strb	r3, [r7, #6]
        if(i < j) {
 800090c:	79fa      	ldrb	r2, [r7, #7]
 800090e:	79bb      	ldrb	r3, [r7, #6]
 8000910:	429a      	cmp	r2, r3
 8000912:	d223      	bcs.n	800095c <fft_bit_reverse+0x64>
            // Swap real parts
            int16_t temp = fft_real[i];
 8000914:	79fb      	ldrb	r3, [r7, #7]
 8000916:	4a19      	ldr	r2, [pc, #100]	@ (800097c <fft_bit_reverse+0x84>)
 8000918:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800091c:	80bb      	strh	r3, [r7, #4]
            fft_real[i] = fft_real[j];
 800091e:	79ba      	ldrb	r2, [r7, #6]
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	4916      	ldr	r1, [pc, #88]	@ (800097c <fft_bit_reverse+0x84>)
 8000924:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8000928:	4a14      	ldr	r2, [pc, #80]	@ (800097c <fft_bit_reverse+0x84>)
 800092a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            fft_real[j] = temp;
 800092e:	79bb      	ldrb	r3, [r7, #6]
 8000930:	4912      	ldr	r1, [pc, #72]	@ (800097c <fft_bit_reverse+0x84>)
 8000932:	88ba      	ldrh	r2, [r7, #4]
 8000934:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
            
            // Swap imaginary parts
            temp = fft_imag[i];
 8000938:	79fb      	ldrb	r3, [r7, #7]
 800093a:	4a11      	ldr	r2, [pc, #68]	@ (8000980 <fft_bit_reverse+0x88>)
 800093c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000940:	80bb      	strh	r3, [r7, #4]
            fft_imag[i] = fft_imag[j];
 8000942:	79ba      	ldrb	r2, [r7, #6]
 8000944:	79fb      	ldrb	r3, [r7, #7]
 8000946:	490e      	ldr	r1, [pc, #56]	@ (8000980 <fft_bit_reverse+0x88>)
 8000948:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 800094c:	4a0c      	ldr	r2, [pc, #48]	@ (8000980 <fft_bit_reverse+0x88>)
 800094e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            fft_imag[j] = temp;
 8000952:	79bb      	ldrb	r3, [r7, #6]
 8000954:	490a      	ldr	r1, [pc, #40]	@ (8000980 <fft_bit_reverse+0x88>)
 8000956:	88ba      	ldrh	r2, [r7, #4]
 8000958:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    for(uint8_t i = 0; i < FFT_SIZE; i++) {
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	3301      	adds	r3, #1
 8000960:	71fb      	strb	r3, [r7, #7]
 8000962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000966:	2b00      	cmp	r3, #0
 8000968:	dacc      	bge.n	8000904 <fft_bit_reverse+0xc>
        }
    }
}
 800096a:	bf00      	nop
 800096c:	bf00      	nop
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop
 8000978:	08004e54 	.word	0x08004e54
 800097c:	200001ec 	.word	0x200001ec
 8000980:	200002ec 	.word	0x200002ec

08000984 <get_twiddle>:

// Get twiddle factors from extended lookup table
void get_twiddle(uint8_t angle_idx, int16_t* cos_val, int16_t* sin_val) {
 8000984:	b480      	push	{r7}
 8000986:	b085      	sub	sp, #20
 8000988:	af00      	add	r7, sp, #0
 800098a:	4603      	mov	r3, r0
 800098c:	60b9      	str	r1, [r7, #8]
 800098e:	607a      	str	r2, [r7, #4]
 8000990:	73fb      	strb	r3, [r7, #15]
    *cos_val = cos_table[angle_idx & 31];
 8000992:	7bfb      	ldrb	r3, [r7, #15]
 8000994:	f003 031f 	and.w	r3, r3, #31
 8000998:	4a08      	ldr	r2, [pc, #32]	@ (80009bc <get_twiddle+0x38>)
 800099a:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 800099e:	68bb      	ldr	r3, [r7, #8]
 80009a0:	801a      	strh	r2, [r3, #0]
    *sin_val = sin_table[angle_idx & 31];
 80009a2:	7bfb      	ldrb	r3, [r7, #15]
 80009a4:	f003 031f 	and.w	r3, r3, #31
 80009a8:	4a05      	ldr	r2, [pc, #20]	@ (80009c0 <get_twiddle+0x3c>)
 80009aa:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	801a      	strh	r2, [r3, #0]
}
 80009b2:	bf00      	nop
 80009b4:	3714      	adds	r7, #20
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bc80      	pop	{r7}
 80009ba:	4770      	bx	lr
 80009bc:	08004f14 	.word	0x08004f14
 80009c0:	08004ed4 	.word	0x08004ed4

080009c4 <fft_butterfly>:

// FFT butterfly operation
void fft_butterfly(uint8_t stage, uint8_t step) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b088      	sub	sp, #32
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4603      	mov	r3, r0
 80009cc:	460a      	mov	r2, r1
 80009ce:	71fb      	strb	r3, [r7, #7]
 80009d0:	4613      	mov	r3, r2
 80009d2:	71bb      	strb	r3, [r7, #6]
    uint8_t half_step = step >> 1;
 80009d4:	79bb      	ldrb	r3, [r7, #6]
 80009d6:	085b      	lsrs	r3, r3, #1
 80009d8:	777b      	strb	r3, [r7, #29]
    
    for(uint8_t i = 0; i < FFT_SIZE; i += step) {
 80009da:	2300      	movs	r3, #0
 80009dc:	77fb      	strb	r3, [r7, #31]
 80009de:	e07f      	b.n	8000ae0 <fft_butterfly+0x11c>
        for(uint8_t j = 0; j < half_step; j++) {
 80009e0:	2300      	movs	r3, #0
 80009e2:	77bb      	strb	r3, [r7, #30]
 80009e4:	e074      	b.n	8000ad0 <fft_butterfly+0x10c>
            uint8_t idx1 = i + j;
 80009e6:	7ffa      	ldrb	r2, [r7, #31]
 80009e8:	7fbb      	ldrb	r3, [r7, #30]
 80009ea:	4413      	add	r3, r2
 80009ec:	773b      	strb	r3, [r7, #28]
            uint8_t idx2 = idx1 + half_step;
 80009ee:	7f3a      	ldrb	r2, [r7, #28]
 80009f0:	7f7b      	ldrb	r3, [r7, #29]
 80009f2:	4413      	add	r3, r2
 80009f4:	76fb      	strb	r3, [r7, #27]
            
            // Calculate twiddle factor index
            uint8_t angle_idx = (j << (FFT_SIZE_LOG2 - stage - 1)) & 31;
 80009f6:	7fba      	ldrb	r2, [r7, #30]
 80009f8:	79fb      	ldrb	r3, [r7, #7]
 80009fa:	f1c3 0306 	rsb	r3, r3, #6
 80009fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	f003 031f 	and.w	r3, r3, #31
 8000a08:	76bb      	strb	r3, [r7, #26]
            int16_t cos_val, sin_val;
            get_twiddle(angle_idx, &cos_val, &sin_val);
 8000a0a:	f107 0208 	add.w	r2, r7, #8
 8000a0e:	f107 010a 	add.w	r1, r7, #10
 8000a12:	7ebb      	ldrb	r3, [r7, #26]
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff ffb5 	bl	8000984 <get_twiddle>
            
            // Complex multiplication with Q15 arithmetic
            int32_t temp_real = ((int32_t)fft_real[idx2] * cos_val + 
 8000a1a:	7efb      	ldrb	r3, [r7, #27]
 8000a1c:	4a35      	ldr	r2, [pc, #212]	@ (8000af4 <fft_butterfly+0x130>)
 8000a1e:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000a22:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000a26:	fb03 f202 	mul.w	r2, r3, r2
                                (int32_t)fft_imag[idx2] * sin_val) >> 15;
 8000a2a:	7efb      	ldrb	r3, [r7, #27]
 8000a2c:	4932      	ldr	r1, [pc, #200]	@ (8000af8 <fft_butterfly+0x134>)
 8000a2e:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8000a32:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8000a36:	fb01 f303 	mul.w	r3, r1, r3
            int32_t temp_real = ((int32_t)fft_real[idx2] * cos_val + 
 8000a3a:	4413      	add	r3, r2
 8000a3c:	13db      	asrs	r3, r3, #15
 8000a3e:	617b      	str	r3, [r7, #20]
            int32_t temp_imag = ((int32_t)fft_imag[idx2] * cos_val - 
 8000a40:	7efb      	ldrb	r3, [r7, #27]
 8000a42:	4a2d      	ldr	r2, [pc, #180]	@ (8000af8 <fft_butterfly+0x134>)
 8000a44:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000a48:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8000a4c:	fb03 f202 	mul.w	r2, r3, r2
                                (int32_t)fft_real[idx2] * sin_val) >> 15;
 8000a50:	7efb      	ldrb	r3, [r7, #27]
 8000a52:	4928      	ldr	r1, [pc, #160]	@ (8000af4 <fft_butterfly+0x130>)
 8000a54:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8000a58:	f9b7 1008 	ldrsh.w	r1, [r7, #8]
 8000a5c:	fb01 f303 	mul.w	r3, r1, r3
            int32_t temp_imag = ((int32_t)fft_imag[idx2] * cos_val - 
 8000a60:	1ad3      	subs	r3, r2, r3
 8000a62:	13db      	asrs	r3, r3, #15
 8000a64:	613b      	str	r3, [r7, #16]
            
            // Butterfly operation
            int16_t real1 = fft_real[idx1];
 8000a66:	7f3b      	ldrb	r3, [r7, #28]
 8000a68:	4a22      	ldr	r2, [pc, #136]	@ (8000af4 <fft_butterfly+0x130>)
 8000a6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a6e:	81fb      	strh	r3, [r7, #14]
            int16_t imag1 = fft_imag[idx1];
 8000a70:	7f3b      	ldrb	r3, [r7, #28]
 8000a72:	4a21      	ldr	r2, [pc, #132]	@ (8000af8 <fft_butterfly+0x134>)
 8000a74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a78:	81bb      	strh	r3, [r7, #12]
            
            fft_real[idx1] = real1 + (int16_t)temp_real;
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	b29a      	uxth	r2, r3
 8000a7e:	89fb      	ldrh	r3, [r7, #14]
 8000a80:	4413      	add	r3, r2
 8000a82:	b29a      	uxth	r2, r3
 8000a84:	7f3b      	ldrb	r3, [r7, #28]
 8000a86:	b211      	sxth	r1, r2
 8000a88:	4a1a      	ldr	r2, [pc, #104]	@ (8000af4 <fft_butterfly+0x130>)
 8000a8a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            fft_imag[idx1] = imag1 + (int16_t)temp_imag;
 8000a8e:	693b      	ldr	r3, [r7, #16]
 8000a90:	b29a      	uxth	r2, r3
 8000a92:	89bb      	ldrh	r3, [r7, #12]
 8000a94:	4413      	add	r3, r2
 8000a96:	b29a      	uxth	r2, r3
 8000a98:	7f3b      	ldrb	r3, [r7, #28]
 8000a9a:	b211      	sxth	r1, r2
 8000a9c:	4a16      	ldr	r2, [pc, #88]	@ (8000af8 <fft_butterfly+0x134>)
 8000a9e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            fft_real[idx2] = real1 - (int16_t)temp_real;
 8000aa2:	89fa      	ldrh	r2, [r7, #14]
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	b29b      	uxth	r3, r3
 8000aa8:	1ad3      	subs	r3, r2, r3
 8000aaa:	b29a      	uxth	r2, r3
 8000aac:	7efb      	ldrb	r3, [r7, #27]
 8000aae:	b211      	sxth	r1, r2
 8000ab0:	4a10      	ldr	r2, [pc, #64]	@ (8000af4 <fft_butterfly+0x130>)
 8000ab2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            fft_imag[idx2] = imag1 - (int16_t)temp_imag;
 8000ab6:	89ba      	ldrh	r2, [r7, #12]
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	b29b      	uxth	r3, r3
 8000abc:	1ad3      	subs	r3, r2, r3
 8000abe:	b29a      	uxth	r2, r3
 8000ac0:	7efb      	ldrb	r3, [r7, #27]
 8000ac2:	b211      	sxth	r1, r2
 8000ac4:	4a0c      	ldr	r2, [pc, #48]	@ (8000af8 <fft_butterfly+0x134>)
 8000ac6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(uint8_t j = 0; j < half_step; j++) {
 8000aca:	7fbb      	ldrb	r3, [r7, #30]
 8000acc:	3301      	adds	r3, #1
 8000ace:	77bb      	strb	r3, [r7, #30]
 8000ad0:	7fba      	ldrb	r2, [r7, #30]
 8000ad2:	7f7b      	ldrb	r3, [r7, #29]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	d386      	bcc.n	80009e6 <fft_butterfly+0x22>
    for(uint8_t i = 0; i < FFT_SIZE; i += step) {
 8000ad8:	7ffa      	ldrb	r2, [r7, #31]
 8000ada:	79bb      	ldrb	r3, [r7, #6]
 8000adc:	4413      	add	r3, r2
 8000ade:	77fb      	strb	r3, [r7, #31]
 8000ae0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	f6bf af7b 	bge.w	80009e0 <fft_butterfly+0x1c>
        }
    }
}
 8000aea:	bf00      	nop
 8000aec:	bf00      	nop
 8000aee:	3720      	adds	r7, #32
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	200001ec 	.word	0x200001ec
 8000af8:	200002ec 	.word	0x200002ec

08000afc <perform_fft>:

// Main FFT computation
void perform_fft(void) {
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
    // Bit-reverse input
    fft_bit_reverse();
 8000b02:	f7ff fef9 	bl	80008f8 <fft_bit_reverse>
    
    // Perform FFT stages
    for(uint8_t stage = 0; stage < FFT_SIZE_LOG2; stage++) {
 8000b06:	2300      	movs	r3, #0
 8000b08:	71fb      	strb	r3, [r7, #7]
 8000b0a:	e00e      	b.n	8000b2a <perform_fft+0x2e>
        uint8_t step = 1 << (stage + 1);
 8000b0c:	79fb      	ldrb	r3, [r7, #7]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	2201      	movs	r2, #1
 8000b12:	fa02 f303 	lsl.w	r3, r2, r3
 8000b16:	71bb      	strb	r3, [r7, #6]
        fft_butterfly(stage, step);
 8000b18:	79ba      	ldrb	r2, [r7, #6]
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	4611      	mov	r1, r2
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f7ff ff50 	bl	80009c4 <fft_butterfly>
    for(uint8_t stage = 0; stage < FFT_SIZE_LOG2; stage++) {
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	3301      	adds	r3, #1
 8000b28:	71fb      	strb	r3, [r7, #7]
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	2b06      	cmp	r3, #6
 8000b2e:	d9ed      	bls.n	8000b0c <perform_fft+0x10>
    }
}
 8000b30:	bf00      	nop
 8000b32:	bf00      	nop
 8000b34:	3708      	adds	r7, #8
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
	...

08000b3c <calculate_magnitude>:

// Calculate magnitude using optimized method
void calculate_magnitude(void) {
 8000b3c:	b480      	push	{r7}
 8000b3e:	b089      	sub	sp, #36	@ 0x24
 8000b40:	af00      	add	r7, sp, #0
    max_magnitude = 0;
 8000b42:	4b25      	ldr	r3, [pc, #148]	@ (8000bd8 <calculate_magnitude+0x9c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	801a      	strh	r2, [r3, #0]
    
    for(uint8_t i = 1; i < FFT_SIZE/2; i++) { // Skip DC component
 8000b48:	2301      	movs	r3, #1
 8000b4a:	77fb      	strb	r3, [r7, #31]
 8000b4c:	e03b      	b.n	8000bc6 <calculate_magnitude+0x8a>
        int32_t real = fft_real[i];
 8000b4e:	7ffb      	ldrb	r3, [r7, #31]
 8000b50:	4a22      	ldr	r2, [pc, #136]	@ (8000bdc <calculate_magnitude+0xa0>)
 8000b52:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000b56:	61bb      	str	r3, [r7, #24]
        int32_t imag = fft_imag[i];
 8000b58:	7ffb      	ldrb	r3, [r7, #31]
 8000b5a:	4a21      	ldr	r2, [pc, #132]	@ (8000be0 <calculate_magnitude+0xa4>)
 8000b5c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000b60:	617b      	str	r3, [r7, #20]
        
        // Fast magnitude approximation
        int32_t abs_real = (real < 0) ? -real : real;
 8000b62:	69bb      	ldr	r3, [r7, #24]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	bfb8      	it	lt
 8000b68:	425b      	neglt	r3, r3
 8000b6a:	613b      	str	r3, [r7, #16]
        int32_t abs_imag = (imag < 0) ? -imag : imag;
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	bfb8      	it	lt
 8000b72:	425b      	neglt	r3, r3
 8000b74:	60fb      	str	r3, [r7, #12]
        
        // |z| ≈ max(|a|,|b|) + 0.5*min(|a|,|b|)
        int32_t max_val = (abs_real > abs_imag) ? abs_real : abs_imag;
 8000b76:	68fa      	ldr	r2, [r7, #12]
 8000b78:	693b      	ldr	r3, [r7, #16]
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	bfb8      	it	lt
 8000b7e:	4613      	movlt	r3, r2
 8000b80:	60bb      	str	r3, [r7, #8]
        int32_t min_val = (abs_real < abs_imag) ? abs_real : abs_imag;
 8000b82:	68fa      	ldr	r2, [r7, #12]
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	4293      	cmp	r3, r2
 8000b88:	bfa8      	it	ge
 8000b8a:	4613      	movge	r3, r2
 8000b8c:	607b      	str	r3, [r7, #4]
        
        magnitude[i] = (uint16_t)(max_val + (min_val >> 1));
 8000b8e:	68bb      	ldr	r3, [r7, #8]
 8000b90:	b299      	uxth	r1, r3
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	105b      	asrs	r3, r3, #1
 8000b96:	b29a      	uxth	r2, r3
 8000b98:	7ffb      	ldrb	r3, [r7, #31]
 8000b9a:	440a      	add	r2, r1
 8000b9c:	b291      	uxth	r1, r2
 8000b9e:	4a11      	ldr	r2, [pc, #68]	@ (8000be4 <calculate_magnitude+0xa8>)
 8000ba0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        
        if(magnitude[i] > max_magnitude) {
 8000ba4:	7ffb      	ldrb	r3, [r7, #31]
 8000ba6:	4a0f      	ldr	r2, [pc, #60]	@ (8000be4 <calculate_magnitude+0xa8>)
 8000ba8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000bac:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd8 <calculate_magnitude+0x9c>)
 8000bae:	881b      	ldrh	r3, [r3, #0]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d905      	bls.n	8000bc0 <calculate_magnitude+0x84>
            max_magnitude = magnitude[i];
 8000bb4:	7ffb      	ldrb	r3, [r7, #31]
 8000bb6:	4a0b      	ldr	r2, [pc, #44]	@ (8000be4 <calculate_magnitude+0xa8>)
 8000bb8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000bbc:	4b06      	ldr	r3, [pc, #24]	@ (8000bd8 <calculate_magnitude+0x9c>)
 8000bbe:	801a      	strh	r2, [r3, #0]
    for(uint8_t i = 1; i < FFT_SIZE/2; i++) { // Skip DC component
 8000bc0:	7ffb      	ldrb	r3, [r7, #31]
 8000bc2:	3301      	adds	r3, #1
 8000bc4:	77fb      	strb	r3, [r7, #31]
 8000bc6:	7ffb      	ldrb	r3, [r7, #31]
 8000bc8:	2b3f      	cmp	r3, #63	@ 0x3f
 8000bca:	d9c0      	bls.n	8000b4e <calculate_magnitude+0x12>
        }
    }
}
 8000bcc:	bf00      	nop
 8000bce:	bf00      	nop
 8000bd0:	3724      	adds	r7, #36	@ 0x24
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bc80      	pop	{r7}
 8000bd6:	4770      	bx	lr
 8000bd8:	200004d2 	.word	0x200004d2
 8000bdc:	200001ec 	.word	0x200001ec
 8000be0:	200002ec 	.word	0x200002ec
 8000be4:	200003ec 	.word	0x200003ec

08000be8 <apply_agc>:

// Apply automatic gain control
void apply_agc(void) {
 8000be8:	b590      	push	{r4, r7, lr}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
    if(max_magnitude > 0) {
 8000bee:	4b45      	ldr	r3, [pc, #276]	@ (8000d04 <apply_agc+0x11c>)
 8000bf0:	881b      	ldrh	r3, [r3, #0]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f000 8082 	beq.w	8000cfc <apply_agc+0x114>
        // Target amplitude (Q15)
        uint16_t target = 16384; // 50% of max
 8000bf8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000bfc:	80bb      	strh	r3, [r7, #4]
        
        // Calculate new gain factor
        if(max_magnitude > target) {
 8000bfe:	4b41      	ldr	r3, [pc, #260]	@ (8000d04 <apply_agc+0x11c>)
 8000c00:	881b      	ldrh	r3, [r3, #0]
 8000c02:	88ba      	ldrh	r2, [r7, #4]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d22e      	bcs.n	8000c66 <apply_agc+0x7e>
            gain_factor = (gain_factor * AGC_FACTOR * target) / max_magnitude / AGC_FACTOR;
 8000c08:	4b3f      	ldr	r3, [pc, #252]	@ (8000d08 <apply_agc+0x120>)
 8000c0a:	881b      	ldrh	r3, [r3, #0]
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f7ff fb57 	bl	80002c0 <__aeabi_i2f>
 8000c12:	4603      	mov	r3, r0
 8000c14:	493d      	ldr	r1, [pc, #244]	@ (8000d0c <apply_agc+0x124>)
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff fba6 	bl	8000368 <__aeabi_fmul>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	461c      	mov	r4, r3
 8000c20:	88bb      	ldrh	r3, [r7, #4]
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff fb4c 	bl	80002c0 <__aeabi_i2f>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	4620      	mov	r0, r4
 8000c2e:	f7ff fb9b 	bl	8000368 <__aeabi_fmul>
 8000c32:	4603      	mov	r3, r0
 8000c34:	461c      	mov	r4, r3
 8000c36:	4b33      	ldr	r3, [pc, #204]	@ (8000d04 <apply_agc+0x11c>)
 8000c38:	881b      	ldrh	r3, [r3, #0]
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f7ff fb40 	bl	80002c0 <__aeabi_i2f>
 8000c40:	4603      	mov	r3, r0
 8000c42:	4619      	mov	r1, r3
 8000c44:	4620      	mov	r0, r4
 8000c46:	f7ff fc43 	bl	80004d0 <__aeabi_fdiv>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	492f      	ldr	r1, [pc, #188]	@ (8000d0c <apply_agc+0x124>)
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff fc3e 	bl	80004d0 <__aeabi_fdiv>
 8000c54:	4603      	mov	r3, r0
 8000c56:	4618      	mov	r0, r3
 8000c58:	f7ff fcd6 	bl	8000608 <__aeabi_f2uiz>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	b29a      	uxth	r2, r3
 8000c60:	4b29      	ldr	r3, [pc, #164]	@ (8000d08 <apply_agc+0x120>)
 8000c62:	801a      	strh	r2, [r3, #0]
 8000c64:	e013      	b.n	8000c8e <apply_agc+0xa6>
        } else if(max_magnitude < target/2) {
 8000c66:	88bb      	ldrh	r3, [r7, #4]
 8000c68:	085b      	lsrs	r3, r3, #1
 8000c6a:	b29a      	uxth	r2, r3
 8000c6c:	4b25      	ldr	r3, [pc, #148]	@ (8000d04 <apply_agc+0x11c>)
 8000c6e:	881b      	ldrh	r3, [r3, #0]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d90c      	bls.n	8000c8e <apply_agc+0xa6>
            gain_factor = (gain_factor * target) / max_magnitude;
 8000c74:	4b24      	ldr	r3, [pc, #144]	@ (8000d08 <apply_agc+0x120>)
 8000c76:	881b      	ldrh	r3, [r3, #0]
 8000c78:	461a      	mov	r2, r3
 8000c7a:	88bb      	ldrh	r3, [r7, #4]
 8000c7c:	fb02 f303 	mul.w	r3, r2, r3
 8000c80:	4a20      	ldr	r2, [pc, #128]	@ (8000d04 <apply_agc+0x11c>)
 8000c82:	8812      	ldrh	r2, [r2, #0]
 8000c84:	fb93 f3f2 	sdiv	r3, r3, r2
 8000c88:	b29a      	uxth	r2, r3
 8000c8a:	4b1f      	ldr	r3, [pc, #124]	@ (8000d08 <apply_agc+0x120>)
 8000c8c:	801a      	strh	r2, [r3, #0]
        }
        
        // Limit gain factor
        if(gain_factor > 2048) gain_factor = 2048; // Max 8x gain
 8000c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8000d08 <apply_agc+0x120>)
 8000c90:	881b      	ldrh	r3, [r3, #0]
 8000c92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000c96:	d903      	bls.n	8000ca0 <apply_agc+0xb8>
 8000c98:	4b1b      	ldr	r3, [pc, #108]	@ (8000d08 <apply_agc+0x120>)
 8000c9a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000c9e:	801a      	strh	r2, [r3, #0]
        if(gain_factor < 64) gain_factor = 64;     // Min 0.25x gain
 8000ca0:	4b19      	ldr	r3, [pc, #100]	@ (8000d08 <apply_agc+0x120>)
 8000ca2:	881b      	ldrh	r3, [r3, #0]
 8000ca4:	2b3f      	cmp	r3, #63	@ 0x3f
 8000ca6:	d802      	bhi.n	8000cae <apply_agc+0xc6>
 8000ca8:	4b17      	ldr	r3, [pc, #92]	@ (8000d08 <apply_agc+0x120>)
 8000caa:	2240      	movs	r2, #64	@ 0x40
 8000cac:	801a      	strh	r2, [r3, #0]
        
        // Apply gain to magnitude array
        for(uint8_t i = 1; i < FFT_SIZE/2; i++) {
 8000cae:	2301      	movs	r3, #1
 8000cb0:	71fb      	strb	r3, [r7, #7]
 8000cb2:	e020      	b.n	8000cf6 <apply_agc+0x10e>
            uint32_t temp = (uint32_t)magnitude[i] * gain_factor;
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	4a16      	ldr	r2, [pc, #88]	@ (8000d10 <apply_agc+0x128>)
 8000cb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	4b12      	ldr	r3, [pc, #72]	@ (8000d08 <apply_agc+0x120>)
 8000cc0:	881b      	ldrh	r3, [r3, #0]
 8000cc2:	fb02 f303 	mul.w	r3, r2, r3
 8000cc6:	603b      	str	r3, [r7, #0]
            magnitude[i] = (temp >> 8); // Q8.8 to Q16
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	0a1a      	lsrs	r2, r3, #8
 8000ccc:	79fb      	ldrb	r3, [r7, #7]
 8000cce:	b291      	uxth	r1, r2
 8000cd0:	4a0f      	ldr	r2, [pc, #60]	@ (8000d10 <apply_agc+0x128>)
 8000cd2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            if(magnitude[i] > 32767) magnitude[i] = 32767;
 8000cd6:	79fb      	ldrb	r3, [r7, #7]
 8000cd8:	4a0d      	ldr	r2, [pc, #52]	@ (8000d10 <apply_agc+0x128>)
 8000cda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cde:	b21b      	sxth	r3, r3
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	da05      	bge.n	8000cf0 <apply_agc+0x108>
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8000d10 <apply_agc+0x128>)
 8000ce8:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8000cec:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(uint8_t i = 1; i < FFT_SIZE/2; i++) {
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	3301      	adds	r3, #1
 8000cf4:	71fb      	strb	r3, [r7, #7]
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	2b3f      	cmp	r3, #63	@ 0x3f
 8000cfa:	d9db      	bls.n	8000cb4 <apply_agc+0xcc>
        }
    }
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd90      	pop	{r4, r7, pc}
 8000d04:	200004d2 	.word	0x200004d2
 8000d08:	20000000 	.word	0x20000000
 8000d0c:	3f4ccccd 	.word	0x3f4ccccd
 8000d10:	200003ec 	.word	0x200003ec

08000d14 <process_frequency_bands>:

// Process frequency bands optimized for 200Hz-4000Hz
void process_frequency_bands(void) {
 8000d14:	b5b0      	push	{r4, r5, r7, lr}
 8000d16:	b08c      	sub	sp, #48	@ 0x30
 8000d18:	af00      	add	r7, sp, #0
    uint32_t current_time = HAL_GetTick();
 8000d1a:	f001 f827 	bl	8001d6c <HAL_GetTick>
 8000d1e:	61b8      	str	r0, [r7, #24]
    
    // Define frequency band ranges for 200Hz-4000Hz (logarithmic distribution)
    const uint8_t band_ranges[FREQ_BANDS][2] = {
 8000d20:	4b81      	ldr	r3, [pc, #516]	@ (8000f28 <process_frequency_bands+0x214>)
 8000d22:	1d3c      	adds	r4, r7, #4
 8000d24:	461d      	mov	r5, r3
 8000d26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d2a:	682b      	ldr	r3, [r5, #0]
 8000d2c:	6023      	str	r3, [r4, #0]
        {32, 40},  // 2500-3125Hz   (Treble)
        {40, 48},  // 3125-3750Hz   (High Treble)
        {48, 51}   // 3750-4000Hz   (Air)
    };
    
    for(uint8_t band = 0; band < FREQ_BANDS; band++) {
 8000d2e:	2300      	movs	r3, #0
 8000d30:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000d34:	e0ed      	b.n	8000f12 <process_frequency_bands+0x1fe>
        uint32_t band_sum = 0;
 8000d36:	2300      	movs	r3, #0
 8000d38:	62bb      	str	r3, [r7, #40]	@ 0x28
        uint8_t bin_count = 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        
        // Sum magnitudes in frequency band
        for(uint8_t bin = band_ranges[band][0]; bin <= band_ranges[band][1]; bin++) {
 8000d40:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000d44:	005b      	lsls	r3, r3, #1
 8000d46:	3330      	adds	r3, #48	@ 0x30
 8000d48:	443b      	add	r3, r7
 8000d4a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8000d4e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000d52:	e02b      	b.n	8000dac <process_frequency_bands+0x98>
            if(bin < FFT_SIZE/2) {
 8000d54:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000d58:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d5a:	d822      	bhi.n	8000da2 <process_frequency_bands+0x8e>
                // Apply frequency weighting for better visualization
                uint16_t weighted_mag = magnitude[bin];
 8000d5c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000d60:	4a72      	ldr	r2, [pc, #456]	@ (8000f2c <process_frequency_bands+0x218>)
 8000d62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d66:	84bb      	strh	r3, [r7, #36]	@ 0x24
                
                // Boost mid frequencies (1-3kHz) slightly
                if(bin >= 13 && bin <= 38) { // ~1000-3000Hz
 8000d68:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000d6c:	2b0c      	cmp	r3, #12
 8000d6e:	d90f      	bls.n	8000d90 <process_frequency_bands+0x7c>
 8000d70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000d74:	2b26      	cmp	r3, #38	@ 0x26
 8000d76:	d80b      	bhi.n	8000d90 <process_frequency_bands+0x7c>
                    weighted_mag = (weighted_mag * 120) / 100;
 8000d78:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	011b      	lsls	r3, r3, #4
 8000d7e:	1a9b      	subs	r3, r3, r2
 8000d80:	00db      	lsls	r3, r3, #3
 8000d82:	4a6b      	ldr	r2, [pc, #428]	@ (8000f30 <process_frequency_bands+0x21c>)
 8000d84:	fb82 1203 	smull	r1, r2, r2, r3
 8000d88:	1152      	asrs	r2, r2, #5
 8000d8a:	17db      	asrs	r3, r3, #31
 8000d8c:	1ad3      	subs	r3, r2, r3
 8000d8e:	84bb      	strh	r3, [r7, #36]	@ 0x24
                }
                
                band_sum += weighted_mag;
 8000d90:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000d92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d94:	4413      	add	r3, r2
 8000d96:	62bb      	str	r3, [r7, #40]	@ 0x28
                bin_count++;
 8000d98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        for(uint8_t bin = band_ranges[band][0]; bin <= band_ranges[band][1]; bin++) {
 8000da2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000da6:	3301      	adds	r3, #1
 8000da8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8000dac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000db0:	005b      	lsls	r3, r3, #1
 8000db2:	3330      	adds	r3, #48	@ 0x30
 8000db4:	443b      	add	r3, r7
 8000db6:	f813 3c2b 	ldrb.w	r3, [r3, #-43]
 8000dba:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d9c8      	bls.n	8000d54 <process_frequency_bands+0x40>
            }
        }
        
        // Average and normalize
        uint16_t avg_magnitude = bin_count > 0 ? band_sum / bin_count : 0;
 8000dc2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d006      	beq.n	8000dd8 <process_frequency_bands+0xc4>
 8000dca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000dce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dd4:	b29b      	uxth	r3, r3
 8000dd6:	e000      	b.n	8000dda <process_frequency_bands+0xc6>
 8000dd8:	2300      	movs	r3, #0
 8000dda:	847b      	strh	r3, [r7, #34]	@ 0x22
        
        // Apply noise floor
        if(avg_magnitude < NOISE_FLOOR) {
 8000ddc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000dde:	2b18      	cmp	r3, #24
 8000de0:	d801      	bhi.n	8000de6 <process_frequency_bands+0xd2>
            avg_magnitude = 0;
 8000de2:	2300      	movs	r3, #0
 8000de4:	847b      	strh	r3, [r7, #34]	@ 0x22
        }
        
        // Logarithmic scaling for better dynamic range
        if(avg_magnitude > 0) {
 8000de6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d016      	beq.n	8000e1a <process_frequency_bands+0x106>
            // Simple log approximation: log2(x) ≈ MSB position
            uint16_t log_mag = 0;
 8000dec:	2300      	movs	r3, #0
 8000dee:	843b      	strh	r3, [r7, #32]
            uint16_t temp = avg_magnitude;
 8000df0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000df2:	83fb      	strh	r3, [r7, #30]
            while(temp >>= 1) {
 8000df4:	e002      	b.n	8000dfc <process_frequency_bands+0xe8>
                log_mag++;
 8000df6:	8c3b      	ldrh	r3, [r7, #32]
 8000df8:	3301      	adds	r3, #1
 8000dfa:	843b      	strh	r3, [r7, #32]
            while(temp >>= 1) {
 8000dfc:	8bfb      	ldrh	r3, [r7, #30]
 8000dfe:	085b      	lsrs	r3, r3, #1
 8000e00:	83fb      	strh	r3, [r7, #30]
 8000e02:	8bfb      	ldrh	r3, [r7, #30]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d1f6      	bne.n	8000df6 <process_frequency_bands+0xe2>
            }
            avg_magnitude = (log_mag * avg_magnitude) / 16;
 8000e08:	8c3b      	ldrh	r3, [r7, #32]
 8000e0a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8000e0c:	fb02 f303 	mul.w	r3, r2, r3
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	da00      	bge.n	8000e16 <process_frequency_bands+0x102>
 8000e14:	330f      	adds	r3, #15
 8000e16:	111b      	asrs	r3, r3, #4
 8000e18:	847b      	strh	r3, [r7, #34]	@ 0x22
        }
        
        // Enhanced smoothing with previous values
        freq_bands[band] = (uint16_t)(SMOOTHING_FACTOR * avg_magnitude + 
 8000e1a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff fa4f 	bl	80002c0 <__aeabi_i2f>
 8000e22:	4603      	mov	r3, r0
 8000e24:	4943      	ldr	r1, [pc, #268]	@ (8000f34 <process_frequency_bands+0x220>)
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff fa9e 	bl	8000368 <__aeabi_fmul>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	461c      	mov	r4, r3
                          (1.0f - SMOOTHING_FACTOR) * prev_bands[band]);
 8000e30:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e34:	4a40      	ldr	r2, [pc, #256]	@ (8000f38 <process_frequency_bands+0x224>)
 8000e36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff fa40 	bl	80002c0 <__aeabi_i2f>
 8000e40:	4603      	mov	r3, r0
 8000e42:	493e      	ldr	r1, [pc, #248]	@ (8000f3c <process_frequency_bands+0x228>)
 8000e44:	4618      	mov	r0, r3
 8000e46:	f7ff fa8f 	bl	8000368 <__aeabi_fmul>
 8000e4a:	4603      	mov	r3, r0
        freq_bands[band] = (uint16_t)(SMOOTHING_FACTOR * avg_magnitude + 
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4620      	mov	r0, r4
 8000e50:	f7ff f982 	bl	8000158 <__addsf3>
 8000e54:	4603      	mov	r3, r0
 8000e56:	f897 402f 	ldrb.w	r4, [r7, #47]	@ 0x2f
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f7ff fbd4 	bl	8000608 <__aeabi_f2uiz>
 8000e60:	4603      	mov	r3, r0
 8000e62:	b29a      	uxth	r2, r3
 8000e64:	4b36      	ldr	r3, [pc, #216]	@ (8000f40 <process_frequency_bands+0x22c>)
 8000e66:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
        
        // Peak hold with faster decay
        if(freq_bands[band] > peak_bands[band]) {
 8000e6a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e6e:	4a34      	ldr	r2, [pc, #208]	@ (8000f40 <process_frequency_bands+0x22c>)
 8000e70:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000e74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e78:	4932      	ldr	r1, [pc, #200]	@ (8000f44 <process_frequency_bands+0x230>)
 8000e7a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d910      	bls.n	8000ea4 <process_frequency_bands+0x190>
            peak_bands[band] = freq_bands[band];
 8000e82:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000e86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e8a:	492d      	ldr	r1, [pc, #180]	@ (8000f40 <process_frequency_bands+0x22c>)
 8000e8c:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8000e90:	4a2c      	ldr	r2, [pc, #176]	@ (8000f44 <process_frequency_bands+0x230>)
 8000e92:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            peak_time[band] = current_time;
 8000e96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e9a:	492b      	ldr	r1, [pc, #172]	@ (8000f48 <process_frequency_bands+0x234>)
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000ea2:	e027      	b.n	8000ef4 <process_frequency_bands+0x1e0>
        } else if(current_time - peak_time[band] > PEAK_HOLD_TIME) {
 8000ea4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ea8:	4a27      	ldr	r2, [pc, #156]	@ (8000f48 <process_frequency_bands+0x234>)
 8000eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eae:	69ba      	ldr	r2, [r7, #24]
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000eb6:	d91d      	bls.n	8000ef4 <process_frequency_bands+0x1e0>
            // Exponential decay for smoother peak fall
            if(peak_bands[band] > 0) {
 8000eb8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ebc:	4a21      	ldr	r2, [pc, #132]	@ (8000f44 <process_frequency_bands+0x230>)
 8000ebe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d016      	beq.n	8000ef4 <process_frequency_bands+0x1e0>
                peak_bands[band] = (peak_bands[band] * 95) / 100;
 8000ec6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000eca:	4a1e      	ldr	r2, [pc, #120]	@ (8000f44 <process_frequency_bands+0x230>)
 8000ecc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	4613      	mov	r3, r2
 8000ed4:	005b      	lsls	r3, r3, #1
 8000ed6:	4413      	add	r3, r2
 8000ed8:	015b      	lsls	r3, r3, #5
 8000eda:	1a9b      	subs	r3, r3, r2
 8000edc:	4a14      	ldr	r2, [pc, #80]	@ (8000f30 <process_frequency_bands+0x21c>)
 8000ede:	fb82 1203 	smull	r1, r2, r2, r3
 8000ee2:	1152      	asrs	r2, r2, #5
 8000ee4:	17db      	asrs	r3, r3, #31
 8000ee6:	1ad2      	subs	r2, r2, r3
 8000ee8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000eec:	b291      	uxth	r1, r2
 8000eee:	4a15      	ldr	r2, [pc, #84]	@ (8000f44 <process_frequency_bands+0x230>)
 8000ef0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            }
        }
        
        prev_bands[band] = freq_bands[band];
 8000ef4:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000ef8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000efc:	4910      	ldr	r1, [pc, #64]	@ (8000f40 <process_frequency_bands+0x22c>)
 8000efe:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8000f02:	4a0d      	ldr	r2, [pc, #52]	@ (8000f38 <process_frequency_bands+0x224>)
 8000f04:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(uint8_t band = 0; band < FREQ_BANDS; band++) {
 8000f08:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000f12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000f16:	2b09      	cmp	r3, #9
 8000f18:	f67f af0d 	bls.w	8000d36 <process_frequency_bands+0x22>
    }
}
 8000f1c:	bf00      	nop
 8000f1e:	bf00      	nop
 8000f20:	3730      	adds	r7, #48	@ 0x30
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bdb0      	pop	{r4, r5, r7, pc}
 8000f26:	bf00      	nop
 8000f28:	08004dac 	.word	0x08004dac
 8000f2c:	200003ec 	.word	0x200003ec
 8000f30:	51eb851f 	.word	0x51eb851f
 8000f34:	3f333333 	.word	0x3f333333
 8000f38:	20000480 	.word	0x20000480
 8000f3c:	3e99999a 	.word	0x3e99999a
 8000f40:	2000046c 	.word	0x2000046c
 8000f44:	20000494 	.word	0x20000494
 8000f48:	200004a8 	.word	0x200004a8

08000f4c <get_band_color>:

// Enhanced color mapping for 200Hz-4000Hz spectrum
void get_band_color(uint8_t band, uint8_t intensity, uint8_t* r, uint8_t* g, uint8_t* b) {
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60ba      	str	r2, [r7, #8]
 8000f54:	607b      	str	r3, [r7, #4]
 8000f56:	4603      	mov	r3, r0
 8000f58:	73fb      	strb	r3, [r7, #15]
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	73bb      	strb	r3, [r7, #14]
    // Enhanced color mapping for audio spectrum
    switch(band) {
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	2b09      	cmp	r3, #9
 8000f62:	f200 80a8 	bhi.w	80010b6 <get_band_color+0x16a>
 8000f66:	a201      	add	r2, pc, #4	@ (adr r2, 8000f6c <get_band_color+0x20>)
 8000f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f6c:	08000f95 	.word	0x08000f95
 8000f70:	08000fad 	.word	0x08000fad
 8000f74:	08000fc5 	.word	0x08000fc5
 8000f78:	08000fdd 	.word	0x08000fdd
 8000f7c:	08001001 	.word	0x08001001
 8000f80:	0800101f 	.word	0x0800101f
 8000f84:	0800103d 	.word	0x0800103d
 8000f88:	0800105f 	.word	0x0800105f
 8000f8c:	08001081 	.word	0x08001081
 8000f90:	0800109f 	.word	0x0800109f
        case 0: // 200-390Hz - Deep Purple (Sub Bass)
            *r = intensity / 2;
 8000f94:	7bbb      	ldrb	r3, [r7, #14]
 8000f96:	085b      	lsrs	r3, r3, #1
 8000f98:	b2da      	uxtb	r2, r3
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	701a      	strb	r2, [r3, #0]
            *g = 0;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	701a      	strb	r2, [r3, #0]
            *b = intensity;
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	7bba      	ldrb	r2, [r7, #14]
 8000fa8:	701a      	strb	r2, [r3, #0]
            break;
 8000faa:	e084      	b.n	80010b6 <get_band_color+0x16a>
            
        case 1: // 390-547Hz - Blue (Bass)
            *r = 0;
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	2200      	movs	r2, #0
 8000fb0:	701a      	strb	r2, [r3, #0]
            *g = intensity / 4;
 8000fb2:	7bbb      	ldrb	r3, [r7, #14]
 8000fb4:	089b      	lsrs	r3, r3, #2
 8000fb6:	b2da      	uxtb	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	701a      	strb	r2, [r3, #0]
            *b = intensity;
 8000fbc:	69bb      	ldr	r3, [r7, #24]
 8000fbe:	7bba      	ldrb	r2, [r7, #14]
 8000fc0:	701a      	strb	r2, [r3, #0]
            break;
 8000fc2:	e078      	b.n	80010b6 <get_band_color+0x16a>
            
        case 2: // 547-781Hz - Cyan (Low Mid)
            *r = 0;
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	701a      	strb	r2, [r3, #0]
            *g = intensity / 2;
 8000fca:	7bbb      	ldrb	r3, [r7, #14]
 8000fcc:	085b      	lsrs	r3, r3, #1
 8000fce:	b2da      	uxtb	r2, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	701a      	strb	r2, [r3, #0]
            *b = intensity;
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	7bba      	ldrb	r2, [r7, #14]
 8000fd8:	701a      	strb	r2, [r3, #0]
            break;
 8000fda:	e06c      	b.n	80010b6 <get_band_color+0x16a>
            
        case 3: // 781-1094Hz - Light Blue
            *r = 0;
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	2200      	movs	r2, #0
 8000fe0:	701a      	strb	r2, [r3, #0]
            *g = (intensity * 3) / 4;
 8000fe2:	7bba      	ldrb	r2, [r7, #14]
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	4413      	add	r3, r2
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	da00      	bge.n	8000ff0 <get_band_color+0xa4>
 8000fee:	3303      	adds	r3, #3
 8000ff0:	109b      	asrs	r3, r3, #2
 8000ff2:	b2da      	uxtb	r2, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	701a      	strb	r2, [r3, #0]
            *b = intensity;
 8000ff8:	69bb      	ldr	r3, [r7, #24]
 8000ffa:	7bba      	ldrb	r2, [r7, #14]
 8000ffc:	701a      	strb	r2, [r3, #0]
            break;
 8000ffe:	e05a      	b.n	80010b6 <get_band_color+0x16a>
            
        case 4: // 1094-1484Hz - Green (Mid)
            *r = 0;
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	2200      	movs	r2, #0
 8001004:	701a      	strb	r2, [r3, #0]
            *g = intensity;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	7bba      	ldrb	r2, [r7, #14]
 800100a:	701a      	strb	r2, [r3, #0]
            *b = intensity / 3;
 800100c:	7bbb      	ldrb	r3, [r7, #14]
 800100e:	4a2c      	ldr	r2, [pc, #176]	@ (80010c0 <get_band_color+0x174>)
 8001010:	fba2 2303 	umull	r2, r3, r2, r3
 8001014:	085b      	lsrs	r3, r3, #1
 8001016:	b2da      	uxtb	r2, r3
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	701a      	strb	r2, [r3, #0]
            break;
 800101c:	e04b      	b.n	80010b6 <get_band_color+0x16a>
            
        case 5: // 1484-1953Hz - Yellow Green
            *r = intensity / 3;
 800101e:	7bbb      	ldrb	r3, [r7, #14]
 8001020:	4a27      	ldr	r2, [pc, #156]	@ (80010c0 <get_band_color+0x174>)
 8001022:	fba2 2303 	umull	r2, r3, r2, r3
 8001026:	085b      	lsrs	r3, r3, #1
 8001028:	b2da      	uxtb	r2, r3
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	701a      	strb	r2, [r3, #0]
            *g = intensity;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	7bba      	ldrb	r2, [r7, #14]
 8001032:	701a      	strb	r2, [r3, #0]
            *b = 0;
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	2200      	movs	r2, #0
 8001038:	701a      	strb	r2, [r3, #0]
            break;
 800103a:	e03c      	b.n	80010b6 <get_band_color+0x16a>
            
        case 6: // 1953-2500Hz - Yellow (Presence)
            *r = (intensity * 2) / 3;
 800103c:	7bbb      	ldrb	r3, [r7, #14]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	4a20      	ldr	r2, [pc, #128]	@ (80010c4 <get_band_color+0x178>)
 8001042:	fb82 1203 	smull	r1, r2, r2, r3
 8001046:	17db      	asrs	r3, r3, #31
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	b2da      	uxtb	r2, r3
 800104c:	68bb      	ldr	r3, [r7, #8]
 800104e:	701a      	strb	r2, [r3, #0]
            *g = intensity;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	7bba      	ldrb	r2, [r7, #14]
 8001054:	701a      	strb	r2, [r3, #0]
            *b = 0;
 8001056:	69bb      	ldr	r3, [r7, #24]
 8001058:	2200      	movs	r2, #0
 800105a:	701a      	strb	r2, [r3, #0]
            break;
 800105c:	e02b      	b.n	80010b6 <get_band_color+0x16a>
            
        case 7: // 2500-3125Hz - Orange
            *r = intensity;
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	7bba      	ldrb	r2, [r7, #14]
 8001062:	701a      	strb	r2, [r3, #0]
            *g = (intensity * 2) / 3;
 8001064:	7bbb      	ldrb	r3, [r7, #14]
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	4a16      	ldr	r2, [pc, #88]	@ (80010c4 <get_band_color+0x178>)
 800106a:	fb82 1203 	smull	r1, r2, r2, r3
 800106e:	17db      	asrs	r3, r3, #31
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	b2da      	uxtb	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	701a      	strb	r2, [r3, #0]
            *b = 0;
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	2200      	movs	r2, #0
 800107c:	701a      	strb	r2, [r3, #0]
            break;
 800107e:	e01a      	b.n	80010b6 <get_band_color+0x16a>
            
        case 8: // 3125-3750Hz - Red Orange
            *r = intensity;
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	7bba      	ldrb	r2, [r7, #14]
 8001084:	701a      	strb	r2, [r3, #0]
            *g = intensity / 3;
 8001086:	7bbb      	ldrb	r3, [r7, #14]
 8001088:	4a0d      	ldr	r2, [pc, #52]	@ (80010c0 <get_band_color+0x174>)
 800108a:	fba2 2303 	umull	r2, r3, r2, r3
 800108e:	085b      	lsrs	r3, r3, #1
 8001090:	b2da      	uxtb	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	701a      	strb	r2, [r3, #0]
            *b = 0;
 8001096:	69bb      	ldr	r3, [r7, #24]
 8001098:	2200      	movs	r2, #0
 800109a:	701a      	strb	r2, [r3, #0]
            break;
 800109c:	e00b      	b.n	80010b6 <get_band_color+0x16a>
            
        case 9: // 3750-4000Hz - Red (High)
            *r = intensity;
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	7bba      	ldrb	r2, [r7, #14]
 80010a2:	701a      	strb	r2, [r3, #0]
            *g = 0;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2200      	movs	r2, #0
 80010a8:	701a      	strb	r2, [r3, #0]
            *b = intensity / 4;
 80010aa:	7bbb      	ldrb	r3, [r7, #14]
 80010ac:	089b      	lsrs	r3, r3, #2
 80010ae:	b2da      	uxtb	r2, r3
 80010b0:	69bb      	ldr	r3, [r7, #24]
 80010b2:	701a      	strb	r2, [r3, #0]
            break;
 80010b4:	bf00      	nop
    }
}
 80010b6:	bf00      	nop
 80010b8:	3714      	adds	r7, #20
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bc80      	pop	{r7}
 80010be:	4770      	bx	lr
 80010c0:	aaaaaaab 	.word	0xaaaaaaab
 80010c4:	55555556 	.word	0x55555556

080010c8 <sample_audio>:

// Sample audio data with optimized timing for 10kHz
void sample_audio(void) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
    static uint32_t last_sample = 0;
    uint32_t current_time = HAL_GetTick();
 80010ce:	f000 fe4d 	bl	8001d6c <HAL_GetTick>
 80010d2:	6078      	str	r0, [r7, #4]
    
    // Sample at ~10kHz (every 0.1ms = 100μs)
    // Using HAL_GetTick() provides 1ms resolution, so we sample as fast as possible
    if(current_time != last_sample || (HAL_GetTick() == last_sample)) {
 80010d4:	4b27      	ldr	r3, [pc, #156]	@ (8001174 <sample_audio+0xac>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	687a      	ldr	r2, [r7, #4]
 80010da:	429a      	cmp	r2, r3
 80010dc:	d106      	bne.n	80010ec <sample_audio+0x24>
 80010de:	f000 fe45 	bl	8001d6c <HAL_GetTick>
 80010e2:	4602      	mov	r2, r0
 80010e4:	4b23      	ldr	r3, [pc, #140]	@ (8001174 <sample_audio+0xac>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d13e      	bne.n	800116a <sample_audio+0xa2>
        HAL_ADC_Start(&hadc1);
 80010ec:	4822      	ldr	r0, [pc, #136]	@ (8001178 <sample_audio+0xb0>)
 80010ee:	f000 ff43 	bl	8001f78 <HAL_ADC_Start>
        if(HAL_ADC_PollForConversion(&hadc1, 1) == HAL_OK) {
 80010f2:	2101      	movs	r1, #1
 80010f4:	4820      	ldr	r0, [pc, #128]	@ (8001178 <sample_audio+0xb0>)
 80010f6:	f001 f819 	bl	800212c <HAL_ADC_PollForConversion>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d131      	bne.n	8001164 <sample_audio+0x9c>
            uint16_t adc_val = HAL_ADC_GetValue(&hadc1);
 8001100:	481d      	ldr	r0, [pc, #116]	@ (8001178 <sample_audio+0xb0>)
 8001102:	f001 f919 	bl	8002338 <HAL_ADC_GetValue>
 8001106:	4603      	mov	r3, r0
 8001108:	807b      	strh	r3, [r7, #2]
            HAL_ADC_Stop(&hadc1);
 800110a:	481b      	ldr	r0, [pc, #108]	@ (8001178 <sample_audio+0xb0>)
 800110c:	f000 ffe2 	bl	80020d4 <HAL_ADC_Stop>
            
            // Convert to signed and apply pre-emphasis for high frequencies
            int16_t sample = (int16_t)(adc_val - 2048);
 8001110:	887b      	ldrh	r3, [r7, #2]
 8001112:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8001116:	b29b      	uxth	r3, r3
 8001118:	803b      	strh	r3, [r7, #0]
            
            // Simple high-pass filter to remove DC and enhance mid-high frequencies
            static int16_t prev_sample = 0;
            sample = sample - (prev_sample >> 4); // Mild high-pass
 800111a:	883a      	ldrh	r2, [r7, #0]
 800111c:	4b17      	ldr	r3, [pc, #92]	@ (800117c <sample_audio+0xb4>)
 800111e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001122:	111b      	asrs	r3, r3, #4
 8001124:	b21b      	sxth	r3, r3
 8001126:	b29b      	uxth	r3, r3
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	b29b      	uxth	r3, r3
 800112c:	803b      	strh	r3, [r7, #0]
            prev_sample = sample;
 800112e:	4a13      	ldr	r2, [pc, #76]	@ (800117c <sample_audio+0xb4>)
 8001130:	883b      	ldrh	r3, [r7, #0]
 8001132:	8013      	strh	r3, [r2, #0]
            
            adc_buffer[sample_index] = sample;
 8001134:	4b12      	ldr	r3, [pc, #72]	@ (8001180 <sample_audio+0xb8>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	4619      	mov	r1, r3
 800113a:	4a12      	ldr	r2, [pc, #72]	@ (8001184 <sample_audio+0xbc>)
 800113c:	883b      	ldrh	r3, [r7, #0]
 800113e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            sample_index++;
 8001142:	4b0f      	ldr	r3, [pc, #60]	@ (8001180 <sample_audio+0xb8>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	3301      	adds	r3, #1
 8001148:	b2da      	uxtb	r2, r3
 800114a:	4b0d      	ldr	r3, [pc, #52]	@ (8001180 <sample_audio+0xb8>)
 800114c:	701a      	strb	r2, [r3, #0]
            
            // When buffer is full, trigger FFT processing
            if(sample_index >= FFT_SIZE) {
 800114e:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <sample_audio+0xb8>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	b25b      	sxtb	r3, r3
 8001154:	2b00      	cmp	r3, #0
 8001156:	da05      	bge.n	8001164 <sample_audio+0x9c>
                sample_index = 0;
 8001158:	4b09      	ldr	r3, [pc, #36]	@ (8001180 <sample_audio+0xb8>)
 800115a:	2200      	movs	r2, #0
 800115c:	701a      	strb	r2, [r3, #0]
                fft_ready = 1;
 800115e:	4b0a      	ldr	r3, [pc, #40]	@ (8001188 <sample_audio+0xc0>)
 8001160:	2201      	movs	r2, #1
 8001162:	701a      	strb	r2, [r3, #0]
            }
        }
        last_sample = current_time;
 8001164:	4a03      	ldr	r2, [pc, #12]	@ (8001174 <sample_audio+0xac>)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6013      	str	r3, [r2, #0]
    }
}
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	2000125c 	.word	0x2000125c
 8001178:	20000030 	.word	0x20000030
 800117c:	20001260 	.word	0x20001260
 8001180:	200004d0 	.word	0x200004d0
 8001184:	200000ec 	.word	0x200000ec
 8001188:	200004d1 	.word	0x200004d1

0800118c <display_spectrum>:

// Enhanced spectrum display with better scaling
void display_spectrum(void) {
 800118c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800118e:	b087      	sub	sp, #28
 8001190:	af02      	add	r7, sp, #8
    // Clear all LEDs
    for(uint8_t i = 0; i < MAX_LED; i++) {
 8001192:	2300      	movs	r3, #0
 8001194:	73fb      	strb	r3, [r7, #15]
 8001196:	e008      	b.n	80011aa <display_spectrum+0x1e>
        Set_LED(i, 0, 0, 0);
 8001198:	7bf8      	ldrb	r0, [r7, #15]
 800119a:	2300      	movs	r3, #0
 800119c:	2200      	movs	r2, #0
 800119e:	2100      	movs	r1, #0
 80011a0:	f000 f8b0 	bl	8001304 <Set_LED>
    for(uint8_t i = 0; i < MAX_LED; i++) {
 80011a4:	7bfb      	ldrb	r3, [r7, #15]
 80011a6:	3301      	adds	r3, #1
 80011a8:	73fb      	strb	r3, [r7, #15]
 80011aa:	7bfb      	ldrb	r3, [r7, #15]
 80011ac:	2b3b      	cmp	r3, #59	@ 0x3b
 80011ae:	d9f3      	bls.n	8001198 <display_spectrum+0xc>
    }
    
    // Display each frequency band
    for(uint8_t band = 0; band < FREQ_BANDS; band++) {
 80011b0:	2300      	movs	r3, #0
 80011b2:	73bb      	strb	r3, [r7, #14]
 80011b4:	e08d      	b.n	80012d2 <display_spectrum+0x146>
        // Enhanced scaling for better visualization
        uint16_t scaled = freq_bands[band] >> 4; // Divide by 16 for scaling
 80011b6:	7bbb      	ldrb	r3, [r7, #14]
 80011b8:	4a4d      	ldr	r2, [pc, #308]	@ (80012f0 <display_spectrum+0x164>)
 80011ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011be:	091b      	lsrs	r3, r3, #4
 80011c0:	81bb      	strh	r3, [r7, #12]
        if(scaled > 255) scaled = 255;
 80011c2:	89bb      	ldrh	r3, [r7, #12]
 80011c4:	2bff      	cmp	r3, #255	@ 0xff
 80011c6:	d901      	bls.n	80011cc <display_spectrum+0x40>
 80011c8:	23ff      	movs	r3, #255	@ 0xff
 80011ca:	81bb      	strh	r3, [r7, #12]
        
        uint8_t intensity = (uint8_t)scaled;
 80011cc:	89bb      	ldrh	r3, [r7, #12]
 80011ce:	71fb      	strb	r3, [r7, #7]
        
        if(intensity > 10) { // Lower threshold for more sensitivity
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	2b0a      	cmp	r3, #10
 80011d4:	d97a      	bls.n	80012cc <display_spectrum+0x140>
            // Calculate number of LEDs to light in this column (0-3)
            uint8_t num_leds = (intensity * MATRIX_ROWS) / 255;
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	4a46      	ldr	r2, [pc, #280]	@ (80012f4 <display_spectrum+0x168>)
 80011da:	fb82 1203 	smull	r1, r2, r2, r3
 80011de:	1152      	asrs	r2, r2, #5
 80011e0:	17db      	asrs	r3, r3, #31
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	72fb      	strb	r3, [r7, #11]
            if(num_leds > MATRIX_ROWS) num_leds = MATRIX_ROWS;
 80011e6:	7afb      	ldrb	r3, [r7, #11]
 80011e8:	2b03      	cmp	r3, #3
 80011ea:	d901      	bls.n	80011f0 <display_spectrum+0x64>
 80011ec:	2303      	movs	r3, #3
 80011ee:	72fb      	strb	r3, [r7, #11]
            
            // Get color for this band
            uint8_t r, g, b;
            get_band_color(band, intensity, &r, &g, &b);
 80011f0:	1cbc      	adds	r4, r7, #2
 80011f2:	1cfa      	adds	r2, r7, #3
 80011f4:	79f9      	ldrb	r1, [r7, #7]
 80011f6:	7bb8      	ldrb	r0, [r7, #14]
 80011f8:	1c7b      	adds	r3, r7, #1
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	4623      	mov	r3, r4
 80011fe:	f7ff fea5 	bl	8000f4c <get_band_color>
            
            // Light LEDs from bottom up with gradient effect
            for(uint8_t led = 0; led < num_leds; led++) {
 8001202:	2300      	movs	r3, #0
 8001204:	72bb      	strb	r3, [r7, #10]
 8001206:	e039      	b.n	800127c <display_spectrum+0xf0>
                uint8_t row = MATRIX_ROWS - 1 - led;
 8001208:	7abb      	ldrb	r3, [r7, #10]
 800120a:	f1c3 0302 	rsb	r3, r3, #2
 800120e:	717b      	strb	r3, [r7, #5]
                
                // Apply brightness gradient (bottom brighter than top)
                uint8_t gradient = 255 - (led * 60); // Reduce brightness by 60 for each level
 8001210:	7abb      	ldrb	r3, [r7, #10]
 8001212:	461a      	mov	r2, r3
 8001214:	011b      	lsls	r3, r3, #4
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	b2db      	uxtb	r3, r3
 800121c:	3b01      	subs	r3, #1
 800121e:	713b      	strb	r3, [r7, #4]
                
                Set_LED_Matrix(row, band, 
 8001220:	7978      	ldrb	r0, [r7, #5]
 8001222:	7bb9      	ldrb	r1, [r7, #14]
                              (r * gradient) / 255,
 8001224:	78fb      	ldrb	r3, [r7, #3]
 8001226:	461a      	mov	r2, r3
 8001228:	793b      	ldrb	r3, [r7, #4]
 800122a:	fb02 f303 	mul.w	r3, r2, r3
                Set_LED_Matrix(row, band, 
 800122e:	4a32      	ldr	r2, [pc, #200]	@ (80012f8 <display_spectrum+0x16c>)
 8001230:	fb82 4203 	smull	r4, r2, r2, r3
 8001234:	441a      	add	r2, r3
 8001236:	11d2      	asrs	r2, r2, #7
 8001238:	17db      	asrs	r3, r3, #31
 800123a:	1ad4      	subs	r4, r2, r3
                              (g * gradient) / 255,
 800123c:	78bb      	ldrb	r3, [r7, #2]
 800123e:	461a      	mov	r2, r3
 8001240:	793b      	ldrb	r3, [r7, #4]
 8001242:	fb02 f303 	mul.w	r3, r2, r3
                Set_LED_Matrix(row, band, 
 8001246:	4a2c      	ldr	r2, [pc, #176]	@ (80012f8 <display_spectrum+0x16c>)
 8001248:	fb82 5203 	smull	r5, r2, r2, r3
 800124c:	441a      	add	r2, r3
 800124e:	11d2      	asrs	r2, r2, #7
 8001250:	17db      	asrs	r3, r3, #31
 8001252:	1ad5      	subs	r5, r2, r3
                              (b * gradient) / 255);
 8001254:	787b      	ldrb	r3, [r7, #1]
 8001256:	461a      	mov	r2, r3
 8001258:	793b      	ldrb	r3, [r7, #4]
 800125a:	fb02 f303 	mul.w	r3, r2, r3
                Set_LED_Matrix(row, band, 
 800125e:	4a26      	ldr	r2, [pc, #152]	@ (80012f8 <display_spectrum+0x16c>)
 8001260:	fb82 6203 	smull	r6, r2, r2, r3
 8001264:	441a      	add	r2, r3
 8001266:	11d2      	asrs	r2, r2, #7
 8001268:	17db      	asrs	r3, r3, #31
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	462b      	mov	r3, r5
 8001270:	4622      	mov	r2, r4
 8001272:	f000 f879 	bl	8001368 <Set_LED_Matrix>
            for(uint8_t led = 0; led < num_leds; led++) {
 8001276:	7abb      	ldrb	r3, [r7, #10]
 8001278:	3301      	adds	r3, #1
 800127a:	72bb      	strb	r3, [r7, #10]
 800127c:	7aba      	ldrb	r2, [r7, #10]
 800127e:	7afb      	ldrb	r3, [r7, #11]
 8001280:	429a      	cmp	r2, r3
 8001282:	d3c1      	bcc.n	8001208 <display_spectrum+0x7c>
            }
            
            // Show peak with white color
            uint16_t peak_scaled = peak_bands[band] >> 4;
 8001284:	7bbb      	ldrb	r3, [r7, #14]
 8001286:	4a1d      	ldr	r2, [pc, #116]	@ (80012fc <display_spectrum+0x170>)
 8001288:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800128c:	091b      	lsrs	r3, r3, #4
 800128e:	813b      	strh	r3, [r7, #8]
            if(peak_scaled > 255) peak_scaled = 255;
 8001290:	893b      	ldrh	r3, [r7, #8]
 8001292:	2bff      	cmp	r3, #255	@ 0xff
 8001294:	d901      	bls.n	800129a <display_spectrum+0x10e>
 8001296:	23ff      	movs	r3, #255	@ 0xff
 8001298:	813b      	strh	r3, [r7, #8]
            uint8_t peak_leds = (peak_scaled * MATRIX_ROWS) / 255;
 800129a:	893b      	ldrh	r3, [r7, #8]
 800129c:	4a15      	ldr	r2, [pc, #84]	@ (80012f4 <display_spectrum+0x168>)
 800129e:	fb82 1203 	smull	r1, r2, r2, r3
 80012a2:	1152      	asrs	r2, r2, #5
 80012a4:	17db      	asrs	r3, r3, #31
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	71bb      	strb	r3, [r7, #6]
            
            if(peak_leds < MATRIX_ROWS && peak_leds > num_leds) {
 80012aa:	79bb      	ldrb	r3, [r7, #6]
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d80d      	bhi.n	80012cc <display_spectrum+0x140>
 80012b0:	79ba      	ldrb	r2, [r7, #6]
 80012b2:	7afb      	ldrb	r3, [r7, #11]
 80012b4:	429a      	cmp	r2, r3
 80012b6:	d909      	bls.n	80012cc <display_spectrum+0x140>
                Set_LED_Matrix(MATRIX_ROWS - 1 - peak_leds, band, 255, 255, 255);
 80012b8:	79bb      	ldrb	r3, [r7, #6]
 80012ba:	f1c3 0002 	rsb	r0, r3, #2
 80012be:	7bb9      	ldrb	r1, [r7, #14]
 80012c0:	23ff      	movs	r3, #255	@ 0xff
 80012c2:	9300      	str	r3, [sp, #0]
 80012c4:	23ff      	movs	r3, #255	@ 0xff
 80012c6:	22ff      	movs	r2, #255	@ 0xff
 80012c8:	f000 f84e 	bl	8001368 <Set_LED_Matrix>
    for(uint8_t band = 0; band < FREQ_BANDS; band++) {
 80012cc:	7bbb      	ldrb	r3, [r7, #14]
 80012ce:	3301      	adds	r3, #1
 80012d0:	73bb      	strb	r3, [r7, #14]
 80012d2:	7bbb      	ldrb	r3, [r7, #14]
 80012d4:	2b09      	cmp	r3, #9
 80012d6:	f67f af6e 	bls.w	80011b6 <display_spectrum+0x2a>
            }
        }
    }
    
    Set_Brightness(current_brightness);
 80012da:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <display_spectrum+0x174>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4618      	mov	r0, r3
 80012e0:	f000 f876 	bl	80013d0 <Set_Brightness>
    WS2812_Send();
 80012e4:	f000 f8c2 	bl	800146c <WS2812_Send>
}
 80012e8:	bf00      	nop
 80012ea:	3714      	adds	r7, #20
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012f0:	2000046c 	.word	0x2000046c
 80012f4:	60606061 	.word	0x60606061
 80012f8:	80808081 	.word	0x80808081
 80012fc:	20000494 	.word	0x20000494
 8001300:	20000004 	.word	0x20000004

08001304 <Set_LED>:

void Set_LED(int LEDnum, int Red, int Green, int Blue) {
 8001304:	b480      	push	{r7}
 8001306:	b085      	sub	sp, #20
 8001308:	af00      	add	r7, sp, #0
 800130a:	60f8      	str	r0, [r7, #12]
 800130c:	60b9      	str	r1, [r7, #8]
 800130e:	607a      	str	r2, [r7, #4]
 8001310:	603b      	str	r3, [r7, #0]
    if(LEDnum >= 0 && LEDnum < MAX_LED) {
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	2b00      	cmp	r3, #0
 8001316:	db20      	blt.n	800135a <Set_LED+0x56>
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	2b3b      	cmp	r3, #59	@ 0x3b
 800131c:	dc1d      	bgt.n	800135a <Set_LED+0x56>
        LED_Data[LEDnum][0] = LEDnum;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	b2d9      	uxtb	r1, r3
 8001322:	4a10      	ldr	r2, [pc, #64]	@ (8001364 <Set_LED+0x60>)
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
        LED_Data[LEDnum][1] = Green;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	b2d9      	uxtb	r1, r3
 800132e:	4a0d      	ldr	r2, [pc, #52]	@ (8001364 <Set_LED+0x60>)
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	4413      	add	r3, r2
 8001336:	460a      	mov	r2, r1
 8001338:	705a      	strb	r2, [r3, #1]
        LED_Data[LEDnum][2] = Red;
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	b2d9      	uxtb	r1, r3
 800133e:	4a09      	ldr	r2, [pc, #36]	@ (8001364 <Set_LED+0x60>)
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	4413      	add	r3, r2
 8001346:	460a      	mov	r2, r1
 8001348:	709a      	strb	r2, [r3, #2]
        LED_Data[LEDnum][3] = Blue;
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	b2d9      	uxtb	r1, r3
 800134e:	4a05      	ldr	r2, [pc, #20]	@ (8001364 <Set_LED+0x60>)
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	4413      	add	r3, r2
 8001356:	460a      	mov	r2, r1
 8001358:	70da      	strb	r2, [r3, #3]
    }
}
 800135a:	bf00      	nop
 800135c:	3714      	adds	r7, #20
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr
 8001364:	200004d4 	.word	0x200004d4

08001368 <Set_LED_Matrix>:

void Set_LED_Matrix(int row, int col, int Red, int Green, int Blue) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b0a2      	sub	sp, #136	@ 0x88
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
 8001374:	603b      	str	r3, [r7, #0]
    if(row >= 0 && row < 3 && col >= 0 && col < 10) {
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	2b00      	cmp	r3, #0
 800137a:	db22      	blt.n	80013c2 <Set_LED_Matrix+0x5a>
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	2b02      	cmp	r3, #2
 8001380:	dc1f      	bgt.n	80013c2 <Set_LED_Matrix+0x5a>
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	2b00      	cmp	r3, #0
 8001386:	db1c      	blt.n	80013c2 <Set_LED_Matrix+0x5a>
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	2b09      	cmp	r3, #9
 800138c:	dc19      	bgt.n	80013c2 <Set_LED_Matrix+0x5a>
        const int LED_Matrix[3][10] = {
 800138e:	4a0f      	ldr	r2, [pc, #60]	@ (80013cc <Set_LED_Matrix+0x64>)
 8001390:	f107 0310 	add.w	r3, r7, #16
 8001394:	4611      	mov	r1, r2
 8001396:	2278      	movs	r2, #120	@ 0x78
 8001398:	4618      	mov	r0, r3
 800139a:	f003 fced 	bl	8004d78 <memcpy>
            {40, 39, 38, 37, 36, 35, 34, 33, 32, 31},
            {16, 17, 18, 19, 20, 21, 22, 23, 24, 25},
            {11, 10,  9,  8,  7,  6,  5,  4,  3,  2},
        };
        Set_LED(LED_Matrix[row][col], Red, Green, Blue);
 800139e:	68fa      	ldr	r2, [r7, #12]
 80013a0:	4613      	mov	r3, r2
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	4413      	add	r3, r2
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	68ba      	ldr	r2, [r7, #8]
 80013aa:	4413      	add	r3, r2
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	3388      	adds	r3, #136	@ 0x88
 80013b0:	443b      	add	r3, r7
 80013b2:	f853 0c78 	ldr.w	r0, [r3, #-120]
 80013b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80013ba:	683a      	ldr	r2, [r7, #0]
 80013bc:	6879      	ldr	r1, [r7, #4]
 80013be:	f7ff ffa1 	bl	8001304 <Set_LED>
    }
}
 80013c2:	bf00      	nop
 80013c4:	3788      	adds	r7, #136	@ 0x88
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	08004dc0 	.word	0x08004dc0

080013d0 <Set_Brightness>:
        Set_LED(16+col_num, Red, Green, Blue); //mid, from left
        Set_LED(11-col_num, Red, Green, Blue); //bot, from right
    }
}

void Set_Brightness(int brightness) {
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
    #if USE_BRIGHTNESS
    if (brightness > 100) brightness = 100;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b64      	cmp	r3, #100	@ 0x64
 80013dc:	dd01      	ble.n	80013e2 <Set_Brightness+0x12>
 80013de:	2364      	movs	r3, #100	@ 0x64
 80013e0:	607b      	str	r3, [r7, #4]
    if (brightness < 0) brightness = 0;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	da01      	bge.n	80013ec <Set_Brightness+0x1c>
 80013e8:	2300      	movs	r3, #0
 80013ea:	607b      	str	r3, [r7, #4]

    for (int i = 0; i < MAX_LED; i++) {
 80013ec:	2300      	movs	r3, #0
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	e02d      	b.n	800144e <Set_Brightness+0x7e>
        LED_Mod[i][0] = LED_Data[i][0];
 80013f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001460 <Set_Brightness+0x90>)
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 80013fa:	4a1a      	ldr	r2, [pc, #104]	@ (8001464 <Set_Brightness+0x94>)
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
        for (int j = 1; j < 4; j++) {
 8001402:	2301      	movs	r3, #1
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	e01c      	b.n	8001442 <Set_Brightness+0x72>
            LED_Mod[i][j] = (LED_Data[i][j] * brightness) / 100;
 8001408:	4a15      	ldr	r2, [pc, #84]	@ (8001460 <Set_Brightness+0x90>)
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	441a      	add	r2, r3
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	4413      	add	r3, r2
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	461a      	mov	r2, r3
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	fb02 f303 	mul.w	r3, r2, r3
 800141e:	4a12      	ldr	r2, [pc, #72]	@ (8001468 <Set_Brightness+0x98>)
 8001420:	fb82 1203 	smull	r1, r2, r2, r3
 8001424:	1152      	asrs	r2, r2, #5
 8001426:	17db      	asrs	r3, r3, #31
 8001428:	1ad3      	subs	r3, r2, r3
 800142a:	b2d9      	uxtb	r1, r3
 800142c:	4a0d      	ldr	r2, [pc, #52]	@ (8001464 <Set_Brightness+0x94>)
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	441a      	add	r2, r3
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	4413      	add	r3, r2
 8001438:	460a      	mov	r2, r1
 800143a:	701a      	strb	r2, [r3, #0]
        for (int j = 1; j < 4; j++) {
 800143c:	68bb      	ldr	r3, [r7, #8]
 800143e:	3301      	adds	r3, #1
 8001440:	60bb      	str	r3, [r7, #8]
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	2b03      	cmp	r3, #3
 8001446:	dddf      	ble.n	8001408 <Set_Brightness+0x38>
    for (int i = 0; i < MAX_LED; i++) {
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	3301      	adds	r3, #1
 800144c:	60fb      	str	r3, [r7, #12]
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	2b3b      	cmp	r3, #59	@ 0x3b
 8001452:	ddce      	ble.n	80013f2 <Set_Brightness+0x22>
        }
    }
    #endif
}
 8001454:	bf00      	nop
 8001456:	bf00      	nop
 8001458:	3714      	adds	r7, #20
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr
 8001460:	200004d4 	.word	0x200004d4
 8001464:	200005c4 	.word	0x200005c4
 8001468:	51eb851f 	.word	0x51eb851f

0800146c <WS2812_Send>:

void WS2812_Send(void) {
 800146c:	b580      	push	{r7, lr}
 800146e:	b086      	sub	sp, #24
 8001470:	af00      	add	r7, sp, #0
    uint32_t indx = 0;
 8001472:	2300      	movs	r3, #0
 8001474:	617b      	str	r3, [r7, #20]
    uint32_t color;

    for (int i = 0; i < MAX_LED; i++) {
 8001476:	2300      	movs	r3, #0
 8001478:	613b      	str	r3, [r7, #16]
 800147a:	e031      	b.n	80014e0 <WS2812_Send+0x74>
        color = ((LED_Mod[i][1] << 16) | (LED_Mod[i][2] << 8) | (LED_Mod[i][3]));
 800147c:	4a34      	ldr	r2, [pc, #208]	@ (8001550 <WS2812_Send+0xe4>)
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	4413      	add	r3, r2
 8001484:	785b      	ldrb	r3, [r3, #1]
 8001486:	041a      	lsls	r2, r3, #16
 8001488:	4931      	ldr	r1, [pc, #196]	@ (8001550 <WS2812_Send+0xe4>)
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	009b      	lsls	r3, r3, #2
 800148e:	440b      	add	r3, r1
 8001490:	789b      	ldrb	r3, [r3, #2]
 8001492:	021b      	lsls	r3, r3, #8
 8001494:	431a      	orrs	r2, r3
 8001496:	492e      	ldr	r1, [pc, #184]	@ (8001550 <WS2812_Send+0xe4>)
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	440b      	add	r3, r1
 800149e:	78db      	ldrb	r3, [r3, #3]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	603b      	str	r3, [r7, #0]

        for (int j = 23; j >= 0; j--) {
 80014a4:	2317      	movs	r3, #23
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	e014      	b.n	80014d4 <WS2812_Send+0x68>
            pwmData[indx++] = (color & (1 << j)) ? 60 : 30;
 80014aa:	2201      	movs	r2, #1
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	461a      	mov	r2, r3
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	4013      	ands	r3, r2
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <WS2812_Send+0x54>
 80014bc:	213c      	movs	r1, #60	@ 0x3c
 80014be:	e000      	b.n	80014c2 <WS2812_Send+0x56>
 80014c0:	211e      	movs	r1, #30
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	1c5a      	adds	r2, r3, #1
 80014c6:	617a      	str	r2, [r7, #20]
 80014c8:	4a22      	ldr	r2, [pc, #136]	@ (8001554 <WS2812_Send+0xe8>)
 80014ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (int j = 23; j >= 0; j--) {
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	3b01      	subs	r3, #1
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	dae7      	bge.n	80014aa <WS2812_Send+0x3e>
    for (int i = 0; i < MAX_LED; i++) {
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	3301      	adds	r3, #1
 80014de:	613b      	str	r3, [r7, #16]
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	2b3b      	cmp	r3, #59	@ 0x3b
 80014e4:	ddca      	ble.n	800147c <WS2812_Send+0x10>
        }
    }

    for (int i = 0; i < 50; i++) {
 80014e6:	2300      	movs	r3, #0
 80014e8:	60bb      	str	r3, [r7, #8]
 80014ea:	e009      	b.n	8001500 <WS2812_Send+0x94>
        pwmData[indx++] = 0;
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	1c5a      	adds	r2, r3, #1
 80014f0:	617a      	str	r2, [r7, #20]
 80014f2:	4a18      	ldr	r2, [pc, #96]	@ (8001554 <WS2812_Send+0xe8>)
 80014f4:	2100      	movs	r1, #0
 80014f6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 50; i++) {
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	3301      	adds	r3, #1
 80014fe:	60bb      	str	r3, [r7, #8]
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	2b31      	cmp	r3, #49	@ 0x31
 8001504:	ddf2      	ble.n	80014ec <WS2812_Send+0x80>
    }

    datasentflag = 0;
 8001506:	4b14      	ldr	r3, [pc, #80]	@ (8001558 <WS2812_Send+0xec>)
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
    HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)pwmData, indx);
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	b29b      	uxth	r3, r3
 8001510:	4a10      	ldr	r2, [pc, #64]	@ (8001554 <WS2812_Send+0xe8>)
 8001512:	2100      	movs	r1, #0
 8001514:	4811      	ldr	r0, [pc, #68]	@ (800155c <WS2812_Send+0xf0>)
 8001516:	f002 fbcf 	bl	8003cb8 <HAL_TIM_PWM_Start_DMA>

    uint32_t timeout = 100000;
 800151a:	4b11      	ldr	r3, [pc, #68]	@ (8001560 <WS2812_Send+0xf4>)
 800151c:	607b      	str	r3, [r7, #4]
    while(!datasentflag && timeout--);
 800151e:	bf00      	nop
 8001520:	4b0d      	ldr	r3, [pc, #52]	@ (8001558 <WS2812_Send+0xec>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d104      	bne.n	8001532 <WS2812_Send+0xc6>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	1e5a      	subs	r2, r3, #1
 800152c:	607a      	str	r2, [r7, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1f6      	bne.n	8001520 <WS2812_Send+0xb4>

    if(!timeout) {
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d106      	bne.n	8001546 <WS2812_Send+0xda>
        HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8001538:	2100      	movs	r1, #0
 800153a:	4808      	ldr	r0, [pc, #32]	@ (800155c <WS2812_Send+0xf0>)
 800153c:	f002 fd5e 	bl	8003ffc <HAL_TIM_PWM_Stop_DMA>
        datasentflag = 1;
 8001540:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <WS2812_Send+0xec>)
 8001542:	2201      	movs	r2, #1
 8001544:	601a      	str	r2, [r3, #0]
    }
}
 8001546:	bf00      	nop
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	200005c4 	.word	0x200005c4
 8001554:	200006b4 	.word	0x200006b4
 8001558:	20001258 	.word	0x20001258
 800155c:	20000060 	.word	0x20000060
 8001560:	000186a0 	.word	0x000186a0

08001564 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1) {
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a05      	ldr	r2, [pc, #20]	@ (8001588 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d102      	bne.n	800157c <HAL_TIM_PWM_PulseFinishedCallback+0x18>
        datasentflag = 1;
 8001576:	4b05      	ldr	r3, [pc, #20]	@ (800158c <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 8001578:	2201      	movs	r2, #1
 800157a:	601a      	str	r2, [r3, #0]
    }
}
 800157c:	bf00      	nop
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	bc80      	pop	{r7}
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	40012c00 	.word	0x40012c00
 800158c:	20001258 	.word	0x20001258

08001590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  HAL_Init();
 8001596:	f000 fb91 	bl	8001cbc <HAL_Init>
  SystemClock_Config();
 800159a:	f000 f897 	bl	80016cc <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800159e:	f000 f9ed 	bl	800197c <MX_GPIO_Init>
  MX_DMA_Init();
 80015a2:	f000 f9cd 	bl	8001940 <MX_DMA_Init>
  MX_TIM1_Init();
 80015a6:	f000 f92b 	bl	8001800 <MX_TIM1_Init>
  MX_ADC1_Init();
 80015aa:	f000 f8eb 	bl	8001784 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  // Initialize LCD
  LCD_Parallel_Init();
 80015ae:	f7ff f84b 	bl	8000648 <LCD_Parallel_Init>
  LCD_Parallel_Clear();
 80015b2:	f7ff f8db 	bl	800076c <LCD_Parallel_Clear>
  LCD_Parallel_Print("Audio 200-4000Hz");
 80015b6:	4839      	ldr	r0, [pc, #228]	@ (800169c <main+0x10c>)
 80015b8:	f7ff f8e2 	bl	8000780 <LCD_Parallel_Print>
  HAL_Delay(1000);
 80015bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015c0:	f000 fbde 	bl	8001d80 <HAL_Delay>

  // Initialize variables
  for(uint8_t i = 0; i < FREQ_BANDS; i++) {
 80015c4:	2300      	movs	r3, #0
 80015c6:	71fb      	strb	r3, [r7, #7]
 80015c8:	e016      	b.n	80015f8 <main+0x68>
      freq_bands[i] = 0;
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	4a34      	ldr	r2, [pc, #208]	@ (80016a0 <main+0x110>)
 80015ce:	2100      	movs	r1, #0
 80015d0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      prev_bands[i] = 0;
 80015d4:	79fb      	ldrb	r3, [r7, #7]
 80015d6:	4a33      	ldr	r2, [pc, #204]	@ (80016a4 <main+0x114>)
 80015d8:	2100      	movs	r1, #0
 80015da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      peak_bands[i] = 0;
 80015de:	79fb      	ldrb	r3, [r7, #7]
 80015e0:	4a31      	ldr	r2, [pc, #196]	@ (80016a8 <main+0x118>)
 80015e2:	2100      	movs	r1, #0
 80015e4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      peak_time[i] = 0;
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	4a30      	ldr	r2, [pc, #192]	@ (80016ac <main+0x11c>)
 80015ec:	2100      	movs	r1, #0
 80015ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for(uint8_t i = 0; i < FREQ_BANDS; i++) {
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	3301      	adds	r3, #1
 80015f6:	71fb      	strb	r3, [r7, #7]
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	2b09      	cmp	r3, #9
 80015fc:	d9e5      	bls.n	80015ca <main+0x3a>
  }
  
  sample_index = 0;
 80015fe:	4b2c      	ldr	r3, [pc, #176]	@ (80016b0 <main+0x120>)
 8001600:	2200      	movs	r2, #0
 8001602:	701a      	strb	r2, [r3, #0]
  fft_ready = 0;
 8001604:	4b2b      	ldr	r3, [pc, #172]	@ (80016b4 <main+0x124>)
 8001606:	2200      	movs	r2, #0
 8001608:	701a      	strb	r2, [r3, #0]
  gain_factor = 256;
 800160a:	4b2b      	ldr	r3, [pc, #172]	@ (80016b8 <main+0x128>)
 800160c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001610:	801a      	strh	r2, [r3, #0]

  // Clear LED strip
  for(uint8_t i = 0; i < MAX_LED; i++) {
 8001612:	2300      	movs	r3, #0
 8001614:	71bb      	strb	r3, [r7, #6]
 8001616:	e008      	b.n	800162a <main+0x9a>
      Set_LED(i, 0, 0, 0);
 8001618:	79b8      	ldrb	r0, [r7, #6]
 800161a:	2300      	movs	r3, #0
 800161c:	2200      	movs	r2, #0
 800161e:	2100      	movs	r1, #0
 8001620:	f7ff fe70 	bl	8001304 <Set_LED>
  for(uint8_t i = 0; i < MAX_LED; i++) {
 8001624:	79bb      	ldrb	r3, [r7, #6]
 8001626:	3301      	adds	r3, #1
 8001628:	71bb      	strb	r3, [r7, #6]
 800162a:	79bb      	ldrb	r3, [r7, #6]
 800162c:	2b3b      	cmp	r3, #59	@ 0x3b
 800162e:	d9f3      	bls.n	8001618 <main+0x88>
  }
  Set_Brightness(0);
 8001630:	2000      	movs	r0, #0
 8001632:	f7ff fecd 	bl	80013d0 <Set_Brightness>
  WS2812_Send();
 8001636:	f7ff ff19 	bl	800146c <WS2812_Send>
//  LCD_Parallel_Print("Range:200-4000Hz");
//  LCD_Parallel_SetCursor(1, 0);
//  LCD_Parallel_Print("Res:78Hz/bin");
//  HAL_Delay(1000);
  
  LCD_Parallel_Clear();
 800163a:	f7ff f897 	bl	800076c <LCD_Parallel_Clear>
  LCD_Parallel_Print("Ready!");
 800163e:	481f      	ldr	r0, [pc, #124]	@ (80016bc <main+0x12c>)
 8001640:	f7ff f89e 	bl	8000780 <LCD_Parallel_Print>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // Sample audio continuously at high rate
    sample_audio();
 8001644:	f7ff fd40 	bl	80010c8 <sample_audio>
    
    // Process FFT when buffer is full
    if(fft_ready) {
 8001648:	4b1a      	ldr	r3, [pc, #104]	@ (80016b4 <main+0x124>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	b2db      	uxtb	r3, r3
 800164e:	2b00      	cmp	r3, #0
 8001650:	d0f8      	beq.n	8001644 <main+0xb4>
        fft_ready = 0;
 8001652:	4b18      	ldr	r3, [pc, #96]	@ (80016b4 <main+0x124>)
 8001654:	2200      	movs	r2, #0
 8001656:	701a      	strb	r2, [r3, #0]
        
        // Copy ADC data to FFT input and clear imaginary
        for(uint8_t i = 0; i < FFT_SIZE; i++) {
 8001658:	2300      	movs	r3, #0
 800165a:	717b      	strb	r3, [r7, #5]
 800165c:	e00f      	b.n	800167e <main+0xee>
            fft_real[i] = adc_buffer[i];
 800165e:	797a      	ldrb	r2, [r7, #5]
 8001660:	797b      	ldrb	r3, [r7, #5]
 8001662:	4917      	ldr	r1, [pc, #92]	@ (80016c0 <main+0x130>)
 8001664:	f931 1012 	ldrsh.w	r1, [r1, r2, lsl #1]
 8001668:	4a16      	ldr	r2, [pc, #88]	@ (80016c4 <main+0x134>)
 800166a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            fft_imag[i] = 0;
 800166e:	797b      	ldrb	r3, [r7, #5]
 8001670:	4a15      	ldr	r2, [pc, #84]	@ (80016c8 <main+0x138>)
 8001672:	2100      	movs	r1, #0
 8001674:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(uint8_t i = 0; i < FFT_SIZE; i++) {
 8001678:	797b      	ldrb	r3, [r7, #5]
 800167a:	3301      	adds	r3, #1
 800167c:	717b      	strb	r3, [r7, #5]
 800167e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001682:	2b00      	cmp	r3, #0
 8001684:	daeb      	bge.n	800165e <main+0xce>
        }
        
        // Perform FFT
        perform_fft();
 8001686:	f7ff fa39 	bl	8000afc <perform_fft>
        
        // Calculate magnitude
        calculate_magnitude();
 800168a:	f7ff fa57 	bl	8000b3c <calculate_magnitude>
        
        // Apply AGC
        apply_agc();
 800168e:	f7ff faab 	bl	8000be8 <apply_agc>
        
        // Process frequency bands for 200Hz-4000Hz
        process_frequency_bands();
 8001692:	f7ff fb3f 	bl	8000d14 <process_frequency_bands>
        
        // Display on LEDs
        display_spectrum();
 8001696:	f7ff fd79 	bl	800118c <display_spectrum>
    sample_audio();
 800169a:	e7d3      	b.n	8001644 <main+0xb4>
 800169c:	08004e38 	.word	0x08004e38
 80016a0:	2000046c 	.word	0x2000046c
 80016a4:	20000480 	.word	0x20000480
 80016a8:	20000494 	.word	0x20000494
 80016ac:	200004a8 	.word	0x200004a8
 80016b0:	200004d0 	.word	0x200004d0
 80016b4:	200004d1 	.word	0x200004d1
 80016b8:	20000000 	.word	0x20000000
 80016bc:	08004e4c 	.word	0x08004e4c
 80016c0:	200000ec 	.word	0x200000ec
 80016c4:	200001ec 	.word	0x200001ec
 80016c8:	200002ec 	.word	0x200002ec

080016cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b094      	sub	sp, #80	@ 0x50
 80016d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016d6:	2228      	movs	r2, #40	@ 0x28
 80016d8:	2100      	movs	r1, #0
 80016da:	4618      	mov	r0, r3
 80016dc:	f003 fb1f 	bl	8004d1e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	605a      	str	r2, [r3, #4]
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	60da      	str	r2, [r3, #12]
 80016ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016f0:	1d3b      	adds	r3, r7, #4
 80016f2:	2200      	movs	r2, #0
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	605a      	str	r2, [r3, #4]
 80016f8:	609a      	str	r2, [r3, #8]
 80016fa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016fc:	2301      	movs	r3, #1
 80016fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001700:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001704:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001706:	2300      	movs	r3, #0
 8001708:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800170a:	2301      	movs	r3, #1
 800170c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800170e:	2302      	movs	r3, #2
 8001710:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001712:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001716:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001718:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800171c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800171e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001722:	4618      	mov	r0, r3
 8001724:	f001 fcb8 	bl	8003098 <HAL_RCC_OscConfig>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800172e:	f000 f971 	bl	8001a14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001732:	230f      	movs	r3, #15
 8001734:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001736:	2302      	movs	r3, #2
 8001738:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800173e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001742:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001744:	2300      	movs	r3, #0
 8001746:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001748:	f107 0314 	add.w	r3, r7, #20
 800174c:	2102      	movs	r1, #2
 800174e:	4618      	mov	r0, r3
 8001750:	f001 ff24 	bl	800359c <HAL_RCC_ClockConfig>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800175a:	f000 f95b 	bl	8001a14 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800175e:	2302      	movs	r3, #2
 8001760:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001762:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001766:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	4618      	mov	r0, r3
 800176c:	f002 f890 	bl	8003890 <HAL_RCCEx_PeriphCLKConfig>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001776:	f000 f94d 	bl	8001a14 <Error_Handler>
  }
}
 800177a:	bf00      	nop
 800177c:	3750      	adds	r7, #80	@ 0x50
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
	...

08001784 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800178a:	1d3b      	adds	r3, r7, #4
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001794:	4b18      	ldr	r3, [pc, #96]	@ (80017f8 <MX_ADC1_Init+0x74>)
 8001796:	4a19      	ldr	r2, [pc, #100]	@ (80017fc <MX_ADC1_Init+0x78>)
 8001798:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800179a:	4b17      	ldr	r3, [pc, #92]	@ (80017f8 <MX_ADC1_Init+0x74>)
 800179c:	2200      	movs	r2, #0
 800179e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80017a0:	4b15      	ldr	r3, [pc, #84]	@ (80017f8 <MX_ADC1_Init+0x74>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017a6:	4b14      	ldr	r3, [pc, #80]	@ (80017f8 <MX_ADC1_Init+0x74>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017ac:	4b12      	ldr	r3, [pc, #72]	@ (80017f8 <MX_ADC1_Init+0x74>)
 80017ae:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80017b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017b4:	4b10      	ldr	r3, [pc, #64]	@ (80017f8 <MX_ADC1_Init+0x74>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80017ba:	4b0f      	ldr	r3, [pc, #60]	@ (80017f8 <MX_ADC1_Init+0x74>)
 80017bc:	2201      	movs	r2, #1
 80017be:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017c0:	480d      	ldr	r0, [pc, #52]	@ (80017f8 <MX_ADC1_Init+0x74>)
 80017c2:	f000 fb01 	bl	8001dc8 <HAL_ADC_Init>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80017cc:	f000 f922 	bl	8001a14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80017d0:	2300      	movs	r3, #0
 80017d2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80017d4:	2301      	movs	r3, #1
 80017d6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80017d8:	2300      	movs	r3, #0
 80017da:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017dc:	1d3b      	adds	r3, r7, #4
 80017de:	4619      	mov	r1, r3
 80017e0:	4805      	ldr	r0, [pc, #20]	@ (80017f8 <MX_ADC1_Init+0x74>)
 80017e2:	f000 fdb5 	bl	8002350 <HAL_ADC_ConfigChannel>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80017ec:	f000 f912 	bl	8001a14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017f0:	bf00      	nop
 80017f2:	3710      	adds	r7, #16
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	20000030 	.word	0x20000030
 80017fc:	40012400 	.word	0x40012400

08001800 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b096      	sub	sp, #88	@ 0x58
 8001804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001806:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	605a      	str	r2, [r3, #4]
 8001810:	609a      	str	r2, [r3, #8]
 8001812:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001814:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800181e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001822:	2200      	movs	r2, #0
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	605a      	str	r2, [r3, #4]
 8001828:	609a      	str	r2, [r3, #8]
 800182a:	60da      	str	r2, [r3, #12]
 800182c:	611a      	str	r2, [r3, #16]
 800182e:	615a      	str	r2, [r3, #20]
 8001830:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001832:	1d3b      	adds	r3, r7, #4
 8001834:	2220      	movs	r2, #32
 8001836:	2100      	movs	r1, #0
 8001838:	4618      	mov	r0, r3
 800183a:	f003 fa70 	bl	8004d1e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800183e:	4b3e      	ldr	r3, [pc, #248]	@ (8001938 <MX_TIM1_Init+0x138>)
 8001840:	4a3e      	ldr	r2, [pc, #248]	@ (800193c <MX_TIM1_Init+0x13c>)
 8001842:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001844:	4b3c      	ldr	r3, [pc, #240]	@ (8001938 <MX_TIM1_Init+0x138>)
 8001846:	2200      	movs	r2, #0
 8001848:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800184a:	4b3b      	ldr	r3, [pc, #236]	@ (8001938 <MX_TIM1_Init+0x138>)
 800184c:	2200      	movs	r2, #0
 800184e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 90-1;
 8001850:	4b39      	ldr	r3, [pc, #228]	@ (8001938 <MX_TIM1_Init+0x138>)
 8001852:	2259      	movs	r2, #89	@ 0x59
 8001854:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001856:	4b38      	ldr	r3, [pc, #224]	@ (8001938 <MX_TIM1_Init+0x138>)
 8001858:	2200      	movs	r2, #0
 800185a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800185c:	4b36      	ldr	r3, [pc, #216]	@ (8001938 <MX_TIM1_Init+0x138>)
 800185e:	2200      	movs	r2, #0
 8001860:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001862:	4b35      	ldr	r3, [pc, #212]	@ (8001938 <MX_TIM1_Init+0x138>)
 8001864:	2200      	movs	r2, #0
 8001866:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001868:	4833      	ldr	r0, [pc, #204]	@ (8001938 <MX_TIM1_Init+0x138>)
 800186a:	f002 f97d 	bl	8003b68 <HAL_TIM_Base_Init>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001874:	f000 f8ce 	bl	8001a14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001878:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800187c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800187e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001882:	4619      	mov	r1, r3
 8001884:	482c      	ldr	r0, [pc, #176]	@ (8001938 <MX_TIM1_Init+0x138>)
 8001886:	f002 fd41 	bl	800430c <HAL_TIM_ConfigClockSource>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001890:	f000 f8c0 	bl	8001a14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001894:	4828      	ldr	r0, [pc, #160]	@ (8001938 <MX_TIM1_Init+0x138>)
 8001896:	f002 f9b6 	bl	8003c06 <HAL_TIM_PWM_Init>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80018a0:	f000 f8b8 	bl	8001a14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018a4:	2300      	movs	r3, #0
 80018a6:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018a8:	2300      	movs	r3, #0
 80018aa:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018ac:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80018b0:	4619      	mov	r1, r3
 80018b2:	4821      	ldr	r0, [pc, #132]	@ (8001938 <MX_TIM1_Init+0x138>)
 80018b4:	f003 f984 	bl	8004bc0 <HAL_TIMEx_MasterConfigSynchronization>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80018be:	f000 f8a9 	bl	8001a14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018c2:	2360      	movs	r3, #96	@ 0x60
 80018c4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80018c6:	2300      	movs	r3, #0
 80018c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018ca:	2300      	movs	r3, #0
 80018cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018ce:	2300      	movs	r3, #0
 80018d0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018d2:	2300      	movs	r3, #0
 80018d4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018d6:	2300      	movs	r3, #0
 80018d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018da:	2300      	movs	r3, #0
 80018dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018e2:	2200      	movs	r2, #0
 80018e4:	4619      	mov	r1, r3
 80018e6:	4814      	ldr	r0, [pc, #80]	@ (8001938 <MX_TIM1_Init+0x138>)
 80018e8:	f002 fc4e 	bl	8004188 <HAL_TIM_PWM_ConfigChannel>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80018f2:	f000 f88f 	bl	8001a14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018f6:	2300      	movs	r3, #0
 80018f8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018fa:	2300      	movs	r3, #0
 80018fc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018fe:	2300      	movs	r3, #0
 8001900:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001902:	2300      	movs	r3, #0
 8001904:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800190a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800190e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001910:	2300      	movs	r3, #0
 8001912:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001914:	1d3b      	adds	r3, r7, #4
 8001916:	4619      	mov	r1, r3
 8001918:	4807      	ldr	r0, [pc, #28]	@ (8001938 <MX_TIM1_Init+0x138>)
 800191a:	f003 f9af 	bl	8004c7c <HAL_TIMEx_ConfigBreakDeadTime>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001924:	f000 f876 	bl	8001a14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001928:	4803      	ldr	r0, [pc, #12]	@ (8001938 <MX_TIM1_Init+0x138>)
 800192a:	f000 f931 	bl	8001b90 <HAL_TIM_MspPostInit>

}
 800192e:	bf00      	nop
 8001930:	3758      	adds	r7, #88	@ 0x58
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	20000060 	.word	0x20000060
 800193c:	40012c00 	.word	0x40012c00

08001940 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001946:	4b0c      	ldr	r3, [pc, #48]	@ (8001978 <MX_DMA_Init+0x38>)
 8001948:	695b      	ldr	r3, [r3, #20]
 800194a:	4a0b      	ldr	r2, [pc, #44]	@ (8001978 <MX_DMA_Init+0x38>)
 800194c:	f043 0301 	orr.w	r3, r3, #1
 8001950:	6153      	str	r3, [r2, #20]
 8001952:	4b09      	ldr	r3, [pc, #36]	@ (8001978 <MX_DMA_Init+0x38>)
 8001954:	695b      	ldr	r3, [r3, #20]
 8001956:	f003 0301 	and.w	r3, r3, #1
 800195a:	607b      	str	r3, [r7, #4]
 800195c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800195e:	2200      	movs	r2, #0
 8001960:	2100      	movs	r1, #0
 8001962:	200c      	movs	r0, #12
 8001964:	f000 ff5f 	bl	8002826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001968:	200c      	movs	r0, #12
 800196a:	f000 ff78 	bl	800285e <HAL_NVIC_EnableIRQ>

}
 800196e:	bf00      	nop
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	40021000 	.word	0x40021000

0800197c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b088      	sub	sp, #32
 8001980:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001982:	f107 0310 	add.w	r3, r7, #16
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]
 800198c:	609a      	str	r2, [r3, #8]
 800198e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001990:	4b1e      	ldr	r3, [pc, #120]	@ (8001a0c <MX_GPIO_Init+0x90>)
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	4a1d      	ldr	r2, [pc, #116]	@ (8001a0c <MX_GPIO_Init+0x90>)
 8001996:	f043 0310 	orr.w	r3, r3, #16
 800199a:	6193      	str	r3, [r2, #24]
 800199c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a0c <MX_GPIO_Init+0x90>)
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	f003 0310 	and.w	r3, r3, #16
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019a8:	4b18      	ldr	r3, [pc, #96]	@ (8001a0c <MX_GPIO_Init+0x90>)
 80019aa:	699b      	ldr	r3, [r3, #24]
 80019ac:	4a17      	ldr	r2, [pc, #92]	@ (8001a0c <MX_GPIO_Init+0x90>)
 80019ae:	f043 0320 	orr.w	r3, r3, #32
 80019b2:	6193      	str	r3, [r2, #24]
 80019b4:	4b15      	ldr	r3, [pc, #84]	@ (8001a0c <MX_GPIO_Init+0x90>)
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	f003 0320 	and.w	r3, r3, #32
 80019bc:	60bb      	str	r3, [r7, #8]
 80019be:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c0:	4b12      	ldr	r3, [pc, #72]	@ (8001a0c <MX_GPIO_Init+0x90>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	4a11      	ldr	r2, [pc, #68]	@ (8001a0c <MX_GPIO_Init+0x90>)
 80019c6:	f043 0304 	orr.w	r3, r3, #4
 80019ca:	6193      	str	r3, [r2, #24]
 80019cc:	4b0f      	ldr	r3, [pc, #60]	@ (8001a0c <MX_GPIO_Init+0x90>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	f003 0304 	and.w	r3, r3, #4
 80019d4:	607b      	str	r3, [r7, #4]
 80019d6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019d8:	2200      	movs	r2, #0
 80019da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019de:	480c      	ldr	r0, [pc, #48]	@ (8001a10 <MX_GPIO_Init+0x94>)
 80019e0:	f001 fb42 	bl	8003068 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80019e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ea:	2301      	movs	r3, #1
 80019ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f2:	2302      	movs	r3, #2
 80019f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019f6:	f107 0310 	add.w	r3, r7, #16
 80019fa:	4619      	mov	r1, r3
 80019fc:	4804      	ldr	r0, [pc, #16]	@ (8001a10 <MX_GPIO_Init+0x94>)
 80019fe:	f001 f9af 	bl	8002d60 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a02:	bf00      	nop
 8001a04:	3720      	adds	r7, #32
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	40011000 	.word	0x40011000

08001a14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a18:	b672      	cpsid	i
}
 8001a1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <Error_Handler+0x8>

08001a20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a26:	4b15      	ldr	r3, [pc, #84]	@ (8001a7c <HAL_MspInit+0x5c>)
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	4a14      	ldr	r2, [pc, #80]	@ (8001a7c <HAL_MspInit+0x5c>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	6193      	str	r3, [r2, #24]
 8001a32:	4b12      	ldr	r3, [pc, #72]	@ (8001a7c <HAL_MspInit+0x5c>)
 8001a34:	699b      	ldr	r3, [r3, #24]
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	60bb      	str	r3, [r7, #8]
 8001a3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <HAL_MspInit+0x5c>)
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	4a0e      	ldr	r2, [pc, #56]	@ (8001a7c <HAL_MspInit+0x5c>)
 8001a44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a48:	61d3      	str	r3, [r2, #28]
 8001a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <HAL_MspInit+0x5c>)
 8001a4c:	69db      	ldr	r3, [r3, #28]
 8001a4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a52:	607b      	str	r3, [r7, #4]
 8001a54:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a56:	4b0a      	ldr	r3, [pc, #40]	@ (8001a80 <HAL_MspInit+0x60>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	4a04      	ldr	r2, [pc, #16]	@ (8001a80 <HAL_MspInit+0x60>)
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a72:	bf00      	nop
 8001a74:	3714      	adds	r7, #20
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc80      	pop	{r7}
 8001a7a:	4770      	bx	lr
 8001a7c:	40021000 	.word	0x40021000
 8001a80:	40010000 	.word	0x40010000

08001a84 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b088      	sub	sp, #32
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a8c:	f107 0310 	add.w	r3, r7, #16
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	605a      	str	r2, [r3, #4]
 8001a96:	609a      	str	r2, [r3, #8]
 8001a98:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a14      	ldr	r2, [pc, #80]	@ (8001af0 <HAL_ADC_MspInit+0x6c>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d121      	bne.n	8001ae8 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001aa4:	4b13      	ldr	r3, [pc, #76]	@ (8001af4 <HAL_ADC_MspInit+0x70>)
 8001aa6:	699b      	ldr	r3, [r3, #24]
 8001aa8:	4a12      	ldr	r2, [pc, #72]	@ (8001af4 <HAL_ADC_MspInit+0x70>)
 8001aaa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001aae:	6193      	str	r3, [r2, #24]
 8001ab0:	4b10      	ldr	r3, [pc, #64]	@ (8001af4 <HAL_ADC_MspInit+0x70>)
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abc:	4b0d      	ldr	r3, [pc, #52]	@ (8001af4 <HAL_ADC_MspInit+0x70>)
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	4a0c      	ldr	r2, [pc, #48]	@ (8001af4 <HAL_ADC_MspInit+0x70>)
 8001ac2:	f043 0304 	orr.w	r3, r3, #4
 8001ac6:	6193      	str	r3, [r2, #24]
 8001ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8001af4 <HAL_ADC_MspInit+0x70>)
 8001aca:	699b      	ldr	r3, [r3, #24]
 8001acc:	f003 0304 	and.w	r3, r3, #4
 8001ad0:	60bb      	str	r3, [r7, #8]
 8001ad2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001adc:	f107 0310 	add.w	r3, r7, #16
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	4805      	ldr	r0, [pc, #20]	@ (8001af8 <HAL_ADC_MspInit+0x74>)
 8001ae4:	f001 f93c 	bl	8002d60 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001ae8:	bf00      	nop
 8001aea:	3720      	adds	r7, #32
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	40012400 	.word	0x40012400
 8001af4:	40021000 	.word	0x40021000
 8001af8:	40010800 	.word	0x40010800

08001afc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a1d      	ldr	r2, [pc, #116]	@ (8001b80 <HAL_TIM_Base_MspInit+0x84>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d133      	bne.n	8001b76 <HAL_TIM_Base_MspInit+0x7a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001b84 <HAL_TIM_Base_MspInit+0x88>)
 8001b10:	699b      	ldr	r3, [r3, #24]
 8001b12:	4a1c      	ldr	r2, [pc, #112]	@ (8001b84 <HAL_TIM_Base_MspInit+0x88>)
 8001b14:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b18:	6193      	str	r3, [r2, #24]
 8001b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001b84 <HAL_TIM_Base_MspInit+0x88>)
 8001b1c:	699b      	ldr	r3, [r3, #24]
 8001b1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8001b26:	4b18      	ldr	r3, [pc, #96]	@ (8001b88 <HAL_TIM_Base_MspInit+0x8c>)
 8001b28:	4a18      	ldr	r2, [pc, #96]	@ (8001b8c <HAL_TIM_Base_MspInit+0x90>)
 8001b2a:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b2c:	4b16      	ldr	r3, [pc, #88]	@ (8001b88 <HAL_TIM_Base_MspInit+0x8c>)
 8001b2e:	2210      	movs	r2, #16
 8001b30:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b32:	4b15      	ldr	r3, [pc, #84]	@ (8001b88 <HAL_TIM_Base_MspInit+0x8c>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001b38:	4b13      	ldr	r3, [pc, #76]	@ (8001b88 <HAL_TIM_Base_MspInit+0x8c>)
 8001b3a:	2280      	movs	r2, #128	@ 0x80
 8001b3c:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b3e:	4b12      	ldr	r3, [pc, #72]	@ (8001b88 <HAL_TIM_Base_MspInit+0x8c>)
 8001b40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b44:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b46:	4b10      	ldr	r3, [pc, #64]	@ (8001b88 <HAL_TIM_Base_MspInit+0x8c>)
 8001b48:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b4c:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8001b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b88 <HAL_TIM_Base_MspInit+0x8c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001b54:	4b0c      	ldr	r3, [pc, #48]	@ (8001b88 <HAL_TIM_Base_MspInit+0x8c>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001b5a:	480b      	ldr	r0, [pc, #44]	@ (8001b88 <HAL_TIM_Base_MspInit+0x8c>)
 8001b5c:	f000 fe9a 	bl	8002894 <HAL_DMA_Init>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8001b66:	f7ff ff55 	bl	8001a14 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4a06      	ldr	r2, [pc, #24]	@ (8001b88 <HAL_TIM_Base_MspInit+0x8c>)
 8001b6e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001b70:	4a05      	ldr	r2, [pc, #20]	@ (8001b88 <HAL_TIM_Base_MspInit+0x8c>)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001b76:	bf00      	nop
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	40012c00 	.word	0x40012c00
 8001b84:	40021000 	.word	0x40021000
 8001b88:	200000a8 	.word	0x200000a8
 8001b8c:	4002001c 	.word	0x4002001c

08001b90 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b088      	sub	sp, #32
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b98:	f107 0310 	add.w	r3, r7, #16
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a10      	ldr	r2, [pc, #64]	@ (8001bec <HAL_TIM_MspPostInit+0x5c>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d118      	bne.n	8001be2 <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf0 <HAL_TIM_MspPostInit+0x60>)
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	4a0e      	ldr	r2, [pc, #56]	@ (8001bf0 <HAL_TIM_MspPostInit+0x60>)
 8001bb6:	f043 0304 	orr.w	r3, r3, #4
 8001bba:	6193      	str	r3, [r2, #24]
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf0 <HAL_TIM_MspPostInit+0x60>)
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	f003 0304 	and.w	r3, r3, #4
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001bc8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bcc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bce:	2302      	movs	r3, #2
 8001bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd6:	f107 0310 	add.w	r3, r7, #16
 8001bda:	4619      	mov	r1, r3
 8001bdc:	4805      	ldr	r0, [pc, #20]	@ (8001bf4 <HAL_TIM_MspPostInit+0x64>)
 8001bde:	f001 f8bf 	bl	8002d60 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001be2:	bf00      	nop
 8001be4:	3720      	adds	r7, #32
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40012c00 	.word	0x40012c00
 8001bf0:	40021000 	.word	0x40021000
 8001bf4:	40010800 	.word	0x40010800

08001bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bfc:	bf00      	nop
 8001bfe:	e7fd      	b.n	8001bfc <NMI_Handler+0x4>

08001c00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c04:	bf00      	nop
 8001c06:	e7fd      	b.n	8001c04 <HardFault_Handler+0x4>

08001c08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c0c:	bf00      	nop
 8001c0e:	e7fd      	b.n	8001c0c <MemManage_Handler+0x4>

08001c10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c14:	bf00      	nop
 8001c16:	e7fd      	b.n	8001c14 <BusFault_Handler+0x4>

08001c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c1c:	bf00      	nop
 8001c1e:	e7fd      	b.n	8001c1c <UsageFault_Handler+0x4>

08001c20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c24:	bf00      	nop
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bc80      	pop	{r7}
 8001c2a:	4770      	bx	lr

08001c2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bc80      	pop	{r7}
 8001c36:	4770      	bx	lr

08001c38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bc80      	pop	{r7}
 8001c42:	4770      	bx	lr

08001c44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c48:	f000 f87e 	bl	8001d48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c4c:	bf00      	nop
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001c54:	4802      	ldr	r0, [pc, #8]	@ (8001c60 <DMA1_Channel2_IRQHandler+0x10>)
 8001c56:	f000 ff4f 	bl	8002af8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	200000a8 	.word	0x200000a8

08001c64 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c68:	bf00      	nop
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bc80      	pop	{r7}
 8001c6e:	4770      	bx	lr

08001c70 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c70:	f7ff fff8 	bl	8001c64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c74:	480b      	ldr	r0, [pc, #44]	@ (8001ca4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c76:	490c      	ldr	r1, [pc, #48]	@ (8001ca8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c78:	4a0c      	ldr	r2, [pc, #48]	@ (8001cac <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c7c:	e002      	b.n	8001c84 <LoopCopyDataInit>

08001c7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c82:	3304      	adds	r3, #4

08001c84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c88:	d3f9      	bcc.n	8001c7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c8a:	4a09      	ldr	r2, [pc, #36]	@ (8001cb0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c8c:	4c09      	ldr	r4, [pc, #36]	@ (8001cb4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c90:	e001      	b.n	8001c96 <LoopFillZerobss>

08001c92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c94:	3204      	adds	r2, #4

08001c96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c98:	d3fb      	bcc.n	8001c92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c9a:	f003 f849 	bl	8004d30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c9e:	f7ff fc77 	bl	8001590 <main>
  bx lr
 8001ca2:	4770      	bx	lr
  ldr r0, =_sdata
 8001ca4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ca8:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001cac:	08004f9c 	.word	0x08004f9c
  ldr r2, =_sbss
 8001cb0:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001cb4:	20001268 	.word	0x20001268

08001cb8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cb8:	e7fe      	b.n	8001cb8 <ADC1_2_IRQHandler>
	...

08001cbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cc0:	4b08      	ldr	r3, [pc, #32]	@ (8001ce4 <HAL_Init+0x28>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a07      	ldr	r2, [pc, #28]	@ (8001ce4 <HAL_Init+0x28>)
 8001cc6:	f043 0310 	orr.w	r3, r3, #16
 8001cca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ccc:	2003      	movs	r0, #3
 8001cce:	f000 fd9f 	bl	8002810 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cd2:	200f      	movs	r0, #15
 8001cd4:	f000 f808 	bl	8001ce8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cd8:	f7ff fea2 	bl	8001a20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cdc:	2300      	movs	r3, #0
}
 8001cde:	4618      	mov	r0, r3
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	40022000 	.word	0x40022000

08001ce8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cf0:	4b12      	ldr	r3, [pc, #72]	@ (8001d3c <HAL_InitTick+0x54>)
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	4b12      	ldr	r3, [pc, #72]	@ (8001d40 <HAL_InitTick+0x58>)
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d06:	4618      	mov	r0, r3
 8001d08:	f000 fdb7 	bl	800287a <HAL_SYSTICK_Config>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e00e      	b.n	8001d34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b0f      	cmp	r3, #15
 8001d1a:	d80a      	bhi.n	8001d32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	6879      	ldr	r1, [r7, #4]
 8001d20:	f04f 30ff 	mov.w	r0, #4294967295
 8001d24:	f000 fd7f 	bl	8002826 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d28:	4a06      	ldr	r2, [pc, #24]	@ (8001d44 <HAL_InitTick+0x5c>)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	e000      	b.n	8001d34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3708      	adds	r7, #8
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20000008 	.word	0x20000008
 8001d40:	20000010 	.word	0x20000010
 8001d44:	2000000c 	.word	0x2000000c

08001d48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d4c:	4b05      	ldr	r3, [pc, #20]	@ (8001d64 <HAL_IncTick+0x1c>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	461a      	mov	r2, r3
 8001d52:	4b05      	ldr	r3, [pc, #20]	@ (8001d68 <HAL_IncTick+0x20>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4413      	add	r3, r2
 8001d58:	4a03      	ldr	r2, [pc, #12]	@ (8001d68 <HAL_IncTick+0x20>)
 8001d5a:	6013      	str	r3, [r2, #0]
}
 8001d5c:	bf00      	nop
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bc80      	pop	{r7}
 8001d62:	4770      	bx	lr
 8001d64:	20000010 	.word	0x20000010
 8001d68:	20001264 	.word	0x20001264

08001d6c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d70:	4b02      	ldr	r3, [pc, #8]	@ (8001d7c <HAL_GetTick+0x10>)
 8001d72:	681b      	ldr	r3, [r3, #0]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bc80      	pop	{r7}
 8001d7a:	4770      	bx	lr
 8001d7c:	20001264 	.word	0x20001264

08001d80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d88:	f7ff fff0 	bl	8001d6c <HAL_GetTick>
 8001d8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d98:	d005      	beq.n	8001da6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc4 <HAL_Delay+0x44>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	461a      	mov	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	4413      	add	r3, r2
 8001da4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001da6:	bf00      	nop
 8001da8:	f7ff ffe0 	bl	8001d6c <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	68fa      	ldr	r2, [r7, #12]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d8f7      	bhi.n	8001da8 <HAL_Delay+0x28>
  {
  }
}
 8001db8:	bf00      	nop
 8001dba:	bf00      	nop
 8001dbc:	3710      	adds	r7, #16
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20000010 	.word	0x20000010

08001dc8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d101      	bne.n	8001dea <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e0be      	b.n	8001f68 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d109      	bne.n	8001e0c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f7ff fe3c 	bl	8001a84 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f000 fbf1 	bl	80025f4 <ADC_ConversionStop_Disable>
 8001e12:	4603      	mov	r3, r0
 8001e14:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e1a:	f003 0310 	and.w	r3, r3, #16
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	f040 8099 	bne.w	8001f56 <HAL_ADC_Init+0x18e>
 8001e24:	7dfb      	ldrb	r3, [r7, #23]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	f040 8095 	bne.w	8001f56 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e30:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e34:	f023 0302 	bic.w	r3, r3, #2
 8001e38:	f043 0202 	orr.w	r2, r3, #2
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e48:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	7b1b      	ldrb	r3, [r3, #12]
 8001e4e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e50:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e52:	68ba      	ldr	r2, [r7, #8]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e60:	d003      	beq.n	8001e6a <HAL_ADC_Init+0xa2>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d102      	bne.n	8001e70 <HAL_ADC_Init+0xa8>
 8001e6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e6e:	e000      	b.n	8001e72 <HAL_ADC_Init+0xaa>
 8001e70:	2300      	movs	r3, #0
 8001e72:	693a      	ldr	r2, [r7, #16]
 8001e74:	4313      	orrs	r3, r2
 8001e76:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	7d1b      	ldrb	r3, [r3, #20]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d119      	bne.n	8001eb4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	7b1b      	ldrb	r3, [r3, #12]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d109      	bne.n	8001e9c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	035a      	lsls	r2, r3, #13
 8001e90:	693b      	ldr	r3, [r7, #16]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e98:	613b      	str	r3, [r7, #16]
 8001e9a:	e00b      	b.n	8001eb4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea0:	f043 0220 	orr.w	r2, r3, #32
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eac:	f043 0201 	orr.w	r2, r3, #1
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	693a      	ldr	r2, [r7, #16]
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	689a      	ldr	r2, [r3, #8]
 8001ece:	4b28      	ldr	r3, [pc, #160]	@ (8001f70 <HAL_ADC_Init+0x1a8>)
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	6812      	ldr	r2, [r2, #0]
 8001ed6:	68b9      	ldr	r1, [r7, #8]
 8001ed8:	430b      	orrs	r3, r1
 8001eda:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ee4:	d003      	beq.n	8001eee <HAL_ADC_Init+0x126>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d104      	bne.n	8001ef8 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	051b      	lsls	r3, r3, #20
 8001ef6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001efe:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	689a      	ldr	r2, [r3, #8]
 8001f12:	4b18      	ldr	r3, [pc, #96]	@ (8001f74 <HAL_ADC_Init+0x1ac>)
 8001f14:	4013      	ands	r3, r2
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d10b      	bne.n	8001f34 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f26:	f023 0303 	bic.w	r3, r3, #3
 8001f2a:	f043 0201 	orr.w	r2, r3, #1
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f32:	e018      	b.n	8001f66 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f38:	f023 0312 	bic.w	r3, r3, #18
 8001f3c:	f043 0210 	orr.w	r2, r3, #16
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f48:	f043 0201 	orr.w	r2, r3, #1
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f54:	e007      	b.n	8001f66 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f5a:	f043 0210 	orr.w	r2, r3, #16
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001f62:	2301      	movs	r3, #1
 8001f64:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f66:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3718      	adds	r7, #24
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	ffe1f7fd 	.word	0xffe1f7fd
 8001f74:	ff1f0efe 	.word	0xff1f0efe

08001f78 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f80:	2300      	movs	r3, #0
 8001f82:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d101      	bne.n	8001f92 <HAL_ADC_Start+0x1a>
 8001f8e:	2302      	movs	r3, #2
 8001f90:	e098      	b.n	80020c4 <HAL_ADC_Start+0x14c>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2201      	movs	r2, #1
 8001f96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f000 fad0 	bl	8002540 <ADC_Enable>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001fa4:	7bfb      	ldrb	r3, [r7, #15]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	f040 8087 	bne.w	80020ba <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fb4:	f023 0301 	bic.w	r3, r3, #1
 8001fb8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a41      	ldr	r2, [pc, #260]	@ (80020cc <HAL_ADC_Start+0x154>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d105      	bne.n	8001fd6 <HAL_ADC_Start+0x5e>
 8001fca:	4b41      	ldr	r3, [pc, #260]	@ (80020d0 <HAL_ADC_Start+0x158>)
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d115      	bne.n	8002002 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fda:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d026      	beq.n	800203e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ff4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ff8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002000:	e01d      	b.n	800203e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002006:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a2f      	ldr	r2, [pc, #188]	@ (80020d0 <HAL_ADC_Start+0x158>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d004      	beq.n	8002022 <HAL_ADC_Start+0xaa>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a2b      	ldr	r2, [pc, #172]	@ (80020cc <HAL_ADC_Start+0x154>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d10d      	bne.n	800203e <HAL_ADC_Start+0xc6>
 8002022:	4b2b      	ldr	r3, [pc, #172]	@ (80020d0 <HAL_ADC_Start+0x158>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800202a:	2b00      	cmp	r3, #0
 800202c:	d007      	beq.n	800203e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002032:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002036:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002042:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d006      	beq.n	8002058 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800204e:	f023 0206 	bic.w	r2, r3, #6
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002056:	e002      	b.n	800205e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f06f 0202 	mvn.w	r2, #2
 800206e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800207a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800207e:	d113      	bne.n	80020a8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002084:	4a11      	ldr	r2, [pc, #68]	@ (80020cc <HAL_ADC_Start+0x154>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d105      	bne.n	8002096 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800208a:	4b11      	ldr	r3, [pc, #68]	@ (80020d0 <HAL_ADC_Start+0x158>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002092:	2b00      	cmp	r3, #0
 8002094:	d108      	bne.n	80020a8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	689a      	ldr	r2, [r3, #8]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80020a4:	609a      	str	r2, [r3, #8]
 80020a6:	e00c      	b.n	80020c2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	689a      	ldr	r2, [r3, #8]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	e003      	b.n	80020c2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	40012800 	.word	0x40012800
 80020d0:	40012400 	.word	0x40012400

080020d4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020dc:	2300      	movs	r3, #0
 80020de:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d101      	bne.n	80020ee <HAL_ADC_Stop+0x1a>
 80020ea:	2302      	movs	r3, #2
 80020ec:	e01a      	b.n	8002124 <HAL_ADC_Stop+0x50>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2201      	movs	r2, #1
 80020f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f000 fa7c 	bl	80025f4 <ADC_ConversionStop_Disable>
 80020fc:	4603      	mov	r3, r0
 80020fe:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002100:	7bfb      	ldrb	r3, [r7, #15]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d109      	bne.n	800211a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800210a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800210e:	f023 0301 	bic.w	r3, r3, #1
 8002112:	f043 0201 	orr.w	r2, r3, #1
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002122:	7bfb      	ldrb	r3, [r7, #15]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3710      	adds	r7, #16
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800212c:	b590      	push	{r4, r7, lr}
 800212e:	b087      	sub	sp, #28
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002136:	2300      	movs	r3, #0
 8002138:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800213e:	2300      	movs	r3, #0
 8002140:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002142:	f7ff fe13 	bl	8001d6c <HAL_GetTick>
 8002146:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002152:	2b00      	cmp	r3, #0
 8002154:	d00b      	beq.n	800216e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800215a:	f043 0220 	orr.w	r2, r3, #32
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e0d3      	b.n	8002316 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002178:	2b00      	cmp	r3, #0
 800217a:	d131      	bne.n	80021e0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002182:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002186:	2b00      	cmp	r3, #0
 8002188:	d12a      	bne.n	80021e0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800218a:	e021      	b.n	80021d0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002192:	d01d      	beq.n	80021d0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d007      	beq.n	80021aa <HAL_ADC_PollForConversion+0x7e>
 800219a:	f7ff fde7 	bl	8001d6c <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d212      	bcs.n	80021d0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d10b      	bne.n	80021d0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021bc:	f043 0204 	orr.w	r2, r3, #4
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e0a2      	b.n	8002316 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0302 	and.w	r3, r3, #2
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d0d6      	beq.n	800218c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80021de:	e070      	b.n	80022c2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80021e0:	4b4f      	ldr	r3, [pc, #316]	@ (8002320 <HAL_ADC_PollForConversion+0x1f4>)
 80021e2:	681c      	ldr	r4, [r3, #0]
 80021e4:	2002      	movs	r0, #2
 80021e6:	f001 fc09 	bl	80039fc <HAL_RCCEx_GetPeriphCLKFreq>
 80021ea:	4603      	mov	r3, r0
 80021ec:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	6919      	ldr	r1, [r3, #16]
 80021f6:	4b4b      	ldr	r3, [pc, #300]	@ (8002324 <HAL_ADC_PollForConversion+0x1f8>)
 80021f8:	400b      	ands	r3, r1
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d118      	bne.n	8002230 <HAL_ADC_PollForConversion+0x104>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	68d9      	ldr	r1, [r3, #12]
 8002204:	4b48      	ldr	r3, [pc, #288]	@ (8002328 <HAL_ADC_PollForConversion+0x1fc>)
 8002206:	400b      	ands	r3, r1
 8002208:	2b00      	cmp	r3, #0
 800220a:	d111      	bne.n	8002230 <HAL_ADC_PollForConversion+0x104>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	6919      	ldr	r1, [r3, #16]
 8002212:	4b46      	ldr	r3, [pc, #280]	@ (800232c <HAL_ADC_PollForConversion+0x200>)
 8002214:	400b      	ands	r3, r1
 8002216:	2b00      	cmp	r3, #0
 8002218:	d108      	bne.n	800222c <HAL_ADC_PollForConversion+0x100>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	68d9      	ldr	r1, [r3, #12]
 8002220:	4b43      	ldr	r3, [pc, #268]	@ (8002330 <HAL_ADC_PollForConversion+0x204>)
 8002222:	400b      	ands	r3, r1
 8002224:	2b00      	cmp	r3, #0
 8002226:	d101      	bne.n	800222c <HAL_ADC_PollForConversion+0x100>
 8002228:	2314      	movs	r3, #20
 800222a:	e020      	b.n	800226e <HAL_ADC_PollForConversion+0x142>
 800222c:	2329      	movs	r3, #41	@ 0x29
 800222e:	e01e      	b.n	800226e <HAL_ADC_PollForConversion+0x142>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	6919      	ldr	r1, [r3, #16]
 8002236:	4b3d      	ldr	r3, [pc, #244]	@ (800232c <HAL_ADC_PollForConversion+0x200>)
 8002238:	400b      	ands	r3, r1
 800223a:	2b00      	cmp	r3, #0
 800223c:	d106      	bne.n	800224c <HAL_ADC_PollForConversion+0x120>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	68d9      	ldr	r1, [r3, #12]
 8002244:	4b3a      	ldr	r3, [pc, #232]	@ (8002330 <HAL_ADC_PollForConversion+0x204>)
 8002246:	400b      	ands	r3, r1
 8002248:	2b00      	cmp	r3, #0
 800224a:	d00d      	beq.n	8002268 <HAL_ADC_PollForConversion+0x13c>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	6919      	ldr	r1, [r3, #16]
 8002252:	4b38      	ldr	r3, [pc, #224]	@ (8002334 <HAL_ADC_PollForConversion+0x208>)
 8002254:	400b      	ands	r3, r1
 8002256:	2b00      	cmp	r3, #0
 8002258:	d108      	bne.n	800226c <HAL_ADC_PollForConversion+0x140>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	68d9      	ldr	r1, [r3, #12]
 8002260:	4b34      	ldr	r3, [pc, #208]	@ (8002334 <HAL_ADC_PollForConversion+0x208>)
 8002262:	400b      	ands	r3, r1
 8002264:	2b00      	cmp	r3, #0
 8002266:	d101      	bne.n	800226c <HAL_ADC_PollForConversion+0x140>
 8002268:	2354      	movs	r3, #84	@ 0x54
 800226a:	e000      	b.n	800226e <HAL_ADC_PollForConversion+0x142>
 800226c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800226e:	fb02 f303 	mul.w	r3, r2, r3
 8002272:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002274:	e021      	b.n	80022ba <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800227c:	d01a      	beq.n	80022b4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d007      	beq.n	8002294 <HAL_ADC_PollForConversion+0x168>
 8002284:	f7ff fd72 	bl	8001d6c <HAL_GetTick>
 8002288:	4602      	mov	r2, r0
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	683a      	ldr	r2, [r7, #0]
 8002290:	429a      	cmp	r2, r3
 8002292:	d20f      	bcs.n	80022b4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	693a      	ldr	r2, [r7, #16]
 8002298:	429a      	cmp	r2, r3
 800229a:	d90b      	bls.n	80022b4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022a0:	f043 0204 	orr.w	r2, r3, #4
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e030      	b.n	8002316 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	3301      	adds	r3, #1
 80022b8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	693a      	ldr	r2, [r7, #16]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d8d9      	bhi.n	8002276 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f06f 0212 	mvn.w	r2, #18
 80022ca:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80022e2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80022e6:	d115      	bne.n	8002314 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d111      	bne.n	8002314 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002300:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d105      	bne.n	8002314 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800230c:	f043 0201 	orr.w	r2, r3, #1
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	371c      	adds	r7, #28
 800231a:	46bd      	mov	sp, r7
 800231c:	bd90      	pop	{r4, r7, pc}
 800231e:	bf00      	nop
 8002320:	20000008 	.word	0x20000008
 8002324:	24924924 	.word	0x24924924
 8002328:	00924924 	.word	0x00924924
 800232c:	12492492 	.word	0x12492492
 8002330:	00492492 	.word	0x00492492
 8002334:	00249249 	.word	0x00249249

08002338 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002346:	4618      	mov	r0, r3
 8002348:	370c      	adds	r7, #12
 800234a:	46bd      	mov	sp, r7
 800234c:	bc80      	pop	{r7}
 800234e:	4770      	bx	lr

08002350 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800235a:	2300      	movs	r3, #0
 800235c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800235e:	2300      	movs	r3, #0
 8002360:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002368:	2b01      	cmp	r3, #1
 800236a:	d101      	bne.n	8002370 <HAL_ADC_ConfigChannel+0x20>
 800236c:	2302      	movs	r3, #2
 800236e:	e0dc      	b.n	800252a <HAL_ADC_ConfigChannel+0x1da>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	2b06      	cmp	r3, #6
 800237e:	d81c      	bhi.n	80023ba <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685a      	ldr	r2, [r3, #4]
 800238a:	4613      	mov	r3, r2
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	4413      	add	r3, r2
 8002390:	3b05      	subs	r3, #5
 8002392:	221f      	movs	r2, #31
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	43db      	mvns	r3, r3
 800239a:	4019      	ands	r1, r3
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	6818      	ldr	r0, [r3, #0]
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685a      	ldr	r2, [r3, #4]
 80023a4:	4613      	mov	r3, r2
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	4413      	add	r3, r2
 80023aa:	3b05      	subs	r3, #5
 80023ac:	fa00 f203 	lsl.w	r2, r0, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	430a      	orrs	r2, r1
 80023b6:	635a      	str	r2, [r3, #52]	@ 0x34
 80023b8:	e03c      	b.n	8002434 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b0c      	cmp	r3, #12
 80023c0:	d81c      	bhi.n	80023fc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685a      	ldr	r2, [r3, #4]
 80023cc:	4613      	mov	r3, r2
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4413      	add	r3, r2
 80023d2:	3b23      	subs	r3, #35	@ 0x23
 80023d4:	221f      	movs	r2, #31
 80023d6:	fa02 f303 	lsl.w	r3, r2, r3
 80023da:	43db      	mvns	r3, r3
 80023dc:	4019      	ands	r1, r3
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	6818      	ldr	r0, [r3, #0]
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685a      	ldr	r2, [r3, #4]
 80023e6:	4613      	mov	r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4413      	add	r3, r2
 80023ec:	3b23      	subs	r3, #35	@ 0x23
 80023ee:	fa00 f203 	lsl.w	r2, r0, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	430a      	orrs	r2, r1
 80023f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80023fa:	e01b      	b.n	8002434 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685a      	ldr	r2, [r3, #4]
 8002406:	4613      	mov	r3, r2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	4413      	add	r3, r2
 800240c:	3b41      	subs	r3, #65	@ 0x41
 800240e:	221f      	movs	r2, #31
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	43db      	mvns	r3, r3
 8002416:	4019      	ands	r1, r3
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	6818      	ldr	r0, [r3, #0]
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685a      	ldr	r2, [r3, #4]
 8002420:	4613      	mov	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4413      	add	r3, r2
 8002426:	3b41      	subs	r3, #65	@ 0x41
 8002428:	fa00 f203 	lsl.w	r2, r0, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	430a      	orrs	r2, r1
 8002432:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2b09      	cmp	r3, #9
 800243a:	d91c      	bls.n	8002476 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	68d9      	ldr	r1, [r3, #12]
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	4613      	mov	r3, r2
 8002448:	005b      	lsls	r3, r3, #1
 800244a:	4413      	add	r3, r2
 800244c:	3b1e      	subs	r3, #30
 800244e:	2207      	movs	r2, #7
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	4019      	ands	r1, r3
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	6898      	ldr	r0, [r3, #8]
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681a      	ldr	r2, [r3, #0]
 8002460:	4613      	mov	r3, r2
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	4413      	add	r3, r2
 8002466:	3b1e      	subs	r3, #30
 8002468:	fa00 f203 	lsl.w	r2, r0, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	430a      	orrs	r2, r1
 8002472:	60da      	str	r2, [r3, #12]
 8002474:	e019      	b.n	80024aa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	6919      	ldr	r1, [r3, #16]
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	4613      	mov	r3, r2
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	4413      	add	r3, r2
 8002486:	2207      	movs	r2, #7
 8002488:	fa02 f303 	lsl.w	r3, r2, r3
 800248c:	43db      	mvns	r3, r3
 800248e:	4019      	ands	r1, r3
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	6898      	ldr	r0, [r3, #8]
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	4613      	mov	r3, r2
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	4413      	add	r3, r2
 800249e:	fa00 f203 	lsl.w	r2, r0, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	430a      	orrs	r2, r1
 80024a8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2b10      	cmp	r3, #16
 80024b0:	d003      	beq.n	80024ba <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80024b6:	2b11      	cmp	r3, #17
 80024b8:	d132      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a1d      	ldr	r2, [pc, #116]	@ (8002534 <HAL_ADC_ConfigChannel+0x1e4>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d125      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d126      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80024e0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	2b10      	cmp	r3, #16
 80024e8:	d11a      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024ea:	4b13      	ldr	r3, [pc, #76]	@ (8002538 <HAL_ADC_ConfigChannel+0x1e8>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a13      	ldr	r2, [pc, #76]	@ (800253c <HAL_ADC_ConfigChannel+0x1ec>)
 80024f0:	fba2 2303 	umull	r2, r3, r2, r3
 80024f4:	0c9a      	lsrs	r2, r3, #18
 80024f6:	4613      	mov	r3, r2
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	4413      	add	r3, r2
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002500:	e002      	b.n	8002508 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	3b01      	subs	r3, #1
 8002506:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1f9      	bne.n	8002502 <HAL_ADC_ConfigChannel+0x1b2>
 800250e:	e007      	b.n	8002520 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002514:	f043 0220 	orr.w	r2, r3, #32
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002528:	7bfb      	ldrb	r3, [r7, #15]
}
 800252a:	4618      	mov	r0, r3
 800252c:	3714      	adds	r7, #20
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr
 8002534:	40012400 	.word	0x40012400
 8002538:	20000008 	.word	0x20000008
 800253c:	431bde83 	.word	0x431bde83

08002540 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002548:	2300      	movs	r3, #0
 800254a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800254c:	2300      	movs	r3, #0
 800254e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	2b01      	cmp	r3, #1
 800255c:	d040      	beq.n	80025e0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f042 0201 	orr.w	r2, r2, #1
 800256c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800256e:	4b1f      	ldr	r3, [pc, #124]	@ (80025ec <ADC_Enable+0xac>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a1f      	ldr	r2, [pc, #124]	@ (80025f0 <ADC_Enable+0xb0>)
 8002574:	fba2 2303 	umull	r2, r3, r2, r3
 8002578:	0c9b      	lsrs	r3, r3, #18
 800257a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800257c:	e002      	b.n	8002584 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	3b01      	subs	r3, #1
 8002582:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d1f9      	bne.n	800257e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800258a:	f7ff fbef 	bl	8001d6c <HAL_GetTick>
 800258e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002590:	e01f      	b.n	80025d2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002592:	f7ff fbeb 	bl	8001d6c <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	2b02      	cmp	r3, #2
 800259e:	d918      	bls.n	80025d2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f003 0301 	and.w	r3, r3, #1
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d011      	beq.n	80025d2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b2:	f043 0210 	orr.w	r2, r3, #16
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025be:	f043 0201 	orr.w	r2, r3, #1
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e007      	b.n	80025e2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	f003 0301 	and.w	r3, r3, #1
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d1d8      	bne.n	8002592 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	20000008 	.word	0x20000008
 80025f0:	431bde83 	.word	0x431bde83

080025f4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025fc:	2300      	movs	r3, #0
 80025fe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	2b01      	cmp	r3, #1
 800260c:	d12e      	bne.n	800266c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	689a      	ldr	r2, [r3, #8]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 0201 	bic.w	r2, r2, #1
 800261c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800261e:	f7ff fba5 	bl	8001d6c <HAL_GetTick>
 8002622:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002624:	e01b      	b.n	800265e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002626:	f7ff fba1 	bl	8001d6c <HAL_GetTick>
 800262a:	4602      	mov	r2, r0
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	2b02      	cmp	r3, #2
 8002632:	d914      	bls.n	800265e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f003 0301 	and.w	r3, r3, #1
 800263e:	2b01      	cmp	r3, #1
 8002640:	d10d      	bne.n	800265e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002646:	f043 0210 	orr.w	r2, r3, #16
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002652:	f043 0201 	orr.w	r2, r3, #1
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e007      	b.n	800266e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f003 0301 	and.w	r3, r3, #1
 8002668:	2b01      	cmp	r3, #1
 800266a:	d0dc      	beq.n	8002626 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3710      	adds	r7, #16
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
	...

08002678 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002678:	b480      	push	{r7}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f003 0307 	and.w	r3, r3, #7
 8002686:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002688:	4b0c      	ldr	r3, [pc, #48]	@ (80026bc <__NVIC_SetPriorityGrouping+0x44>)
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800268e:	68ba      	ldr	r2, [r7, #8]
 8002690:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002694:	4013      	ands	r3, r2
 8002696:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026aa:	4a04      	ldr	r2, [pc, #16]	@ (80026bc <__NVIC_SetPriorityGrouping+0x44>)
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	60d3      	str	r3, [r2, #12]
}
 80026b0:	bf00      	nop
 80026b2:	3714      	adds	r7, #20
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bc80      	pop	{r7}
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026c4:	4b04      	ldr	r3, [pc, #16]	@ (80026d8 <__NVIC_GetPriorityGrouping+0x18>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	0a1b      	lsrs	r3, r3, #8
 80026ca:	f003 0307 	and.w	r3, r3, #7
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bc80      	pop	{r7}
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	e000ed00 	.word	0xe000ed00

080026dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	db0b      	blt.n	8002706 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	f003 021f 	and.w	r2, r3, #31
 80026f4:	4906      	ldr	r1, [pc, #24]	@ (8002710 <__NVIC_EnableIRQ+0x34>)
 80026f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fa:	095b      	lsrs	r3, r3, #5
 80026fc:	2001      	movs	r0, #1
 80026fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002706:	bf00      	nop
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	bc80      	pop	{r7}
 800270e:	4770      	bx	lr
 8002710:	e000e100 	.word	0xe000e100

08002714 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	6039      	str	r1, [r7, #0]
 800271e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002720:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002724:	2b00      	cmp	r3, #0
 8002726:	db0a      	blt.n	800273e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	b2da      	uxtb	r2, r3
 800272c:	490c      	ldr	r1, [pc, #48]	@ (8002760 <__NVIC_SetPriority+0x4c>)
 800272e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002732:	0112      	lsls	r2, r2, #4
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	440b      	add	r3, r1
 8002738:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800273c:	e00a      	b.n	8002754 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	b2da      	uxtb	r2, r3
 8002742:	4908      	ldr	r1, [pc, #32]	@ (8002764 <__NVIC_SetPriority+0x50>)
 8002744:	79fb      	ldrb	r3, [r7, #7]
 8002746:	f003 030f 	and.w	r3, r3, #15
 800274a:	3b04      	subs	r3, #4
 800274c:	0112      	lsls	r2, r2, #4
 800274e:	b2d2      	uxtb	r2, r2
 8002750:	440b      	add	r3, r1
 8002752:	761a      	strb	r2, [r3, #24]
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	bc80      	pop	{r7}
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	e000e100 	.word	0xe000e100
 8002764:	e000ed00 	.word	0xe000ed00

08002768 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002768:	b480      	push	{r7}
 800276a:	b089      	sub	sp, #36	@ 0x24
 800276c:	af00      	add	r7, sp, #0
 800276e:	60f8      	str	r0, [r7, #12]
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f003 0307 	and.w	r3, r3, #7
 800277a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	f1c3 0307 	rsb	r3, r3, #7
 8002782:	2b04      	cmp	r3, #4
 8002784:	bf28      	it	cs
 8002786:	2304      	movcs	r3, #4
 8002788:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	3304      	adds	r3, #4
 800278e:	2b06      	cmp	r3, #6
 8002790:	d902      	bls.n	8002798 <NVIC_EncodePriority+0x30>
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	3b03      	subs	r3, #3
 8002796:	e000      	b.n	800279a <NVIC_EncodePriority+0x32>
 8002798:	2300      	movs	r3, #0
 800279a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800279c:	f04f 32ff 	mov.w	r2, #4294967295
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	43da      	mvns	r2, r3
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	401a      	ands	r2, r3
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027b0:	f04f 31ff 	mov.w	r1, #4294967295
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	fa01 f303 	lsl.w	r3, r1, r3
 80027ba:	43d9      	mvns	r1, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c0:	4313      	orrs	r3, r2
         );
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3724      	adds	r7, #36	@ 0x24
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bc80      	pop	{r7}
 80027ca:	4770      	bx	lr

080027cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	3b01      	subs	r3, #1
 80027d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027dc:	d301      	bcc.n	80027e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027de:	2301      	movs	r3, #1
 80027e0:	e00f      	b.n	8002802 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027e2:	4a0a      	ldr	r2, [pc, #40]	@ (800280c <SysTick_Config+0x40>)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3b01      	subs	r3, #1
 80027e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027ea:	210f      	movs	r1, #15
 80027ec:	f04f 30ff 	mov.w	r0, #4294967295
 80027f0:	f7ff ff90 	bl	8002714 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027f4:	4b05      	ldr	r3, [pc, #20]	@ (800280c <SysTick_Config+0x40>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027fa:	4b04      	ldr	r3, [pc, #16]	@ (800280c <SysTick_Config+0x40>)
 80027fc:	2207      	movs	r2, #7
 80027fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002800:	2300      	movs	r3, #0
}
 8002802:	4618      	mov	r0, r3
 8002804:	3708      	adds	r7, #8
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	e000e010 	.word	0xe000e010

08002810 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f7ff ff2d 	bl	8002678 <__NVIC_SetPriorityGrouping>
}
 800281e:	bf00      	nop
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002826:	b580      	push	{r7, lr}
 8002828:	b086      	sub	sp, #24
 800282a:	af00      	add	r7, sp, #0
 800282c:	4603      	mov	r3, r0
 800282e:	60b9      	str	r1, [r7, #8]
 8002830:	607a      	str	r2, [r7, #4]
 8002832:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002834:	2300      	movs	r3, #0
 8002836:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002838:	f7ff ff42 	bl	80026c0 <__NVIC_GetPriorityGrouping>
 800283c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	68b9      	ldr	r1, [r7, #8]
 8002842:	6978      	ldr	r0, [r7, #20]
 8002844:	f7ff ff90 	bl	8002768 <NVIC_EncodePriority>
 8002848:	4602      	mov	r2, r0
 800284a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800284e:	4611      	mov	r1, r2
 8002850:	4618      	mov	r0, r3
 8002852:	f7ff ff5f 	bl	8002714 <__NVIC_SetPriority>
}
 8002856:	bf00      	nop
 8002858:	3718      	adds	r7, #24
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800285e:	b580      	push	{r7, lr}
 8002860:	b082      	sub	sp, #8
 8002862:	af00      	add	r7, sp, #0
 8002864:	4603      	mov	r3, r0
 8002866:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff ff35 	bl	80026dc <__NVIC_EnableIRQ>
}
 8002872:	bf00      	nop
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800287a:	b580      	push	{r7, lr}
 800287c:	b082      	sub	sp, #8
 800287e:	af00      	add	r7, sp, #0
 8002880:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f7ff ffa2 	bl	80027cc <SysTick_Config>
 8002888:	4603      	mov	r3, r0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
	...

08002894 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002894:	b480      	push	{r7}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800289c:	2300      	movs	r3, #0
 800289e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d101      	bne.n	80028aa <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e043      	b.n	8002932 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	461a      	mov	r2, r3
 80028b0:	4b22      	ldr	r3, [pc, #136]	@ (800293c <HAL_DMA_Init+0xa8>)
 80028b2:	4413      	add	r3, r2
 80028b4:	4a22      	ldr	r2, [pc, #136]	@ (8002940 <HAL_DMA_Init+0xac>)
 80028b6:	fba2 2303 	umull	r2, r3, r2, r3
 80028ba:	091b      	lsrs	r3, r3, #4
 80028bc:	009a      	lsls	r2, r3, #2
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a1f      	ldr	r2, [pc, #124]	@ (8002944 <HAL_DMA_Init+0xb0>)
 80028c6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2202      	movs	r2, #2
 80028cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80028de:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80028e2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80028ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002904:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	69db      	ldr	r3, [r3, #28]
 800290a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800290c:	68fa      	ldr	r2, [r7, #12]
 800290e:	4313      	orrs	r3, r2
 8002910:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	68fa      	ldr	r2, [r7, #12]
 8002918:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2200      	movs	r2, #0
 800292c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3714      	adds	r7, #20
 8002936:	46bd      	mov	sp, r7
 8002938:	bc80      	pop	{r7}
 800293a:	4770      	bx	lr
 800293c:	bffdfff8 	.word	0xbffdfff8
 8002940:	cccccccd 	.word	0xcccccccd
 8002944:	40020000 	.word	0x40020000

08002948 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b086      	sub	sp, #24
 800294c:	af00      	add	r7, sp, #0
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	60b9      	str	r1, [r7, #8]
 8002952:	607a      	str	r2, [r7, #4]
 8002954:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002956:	2300      	movs	r3, #0
 8002958:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002960:	2b01      	cmp	r3, #1
 8002962:	d101      	bne.n	8002968 <HAL_DMA_Start_IT+0x20>
 8002964:	2302      	movs	r3, #2
 8002966:	e04b      	b.n	8002a00 <HAL_DMA_Start_IT+0xb8>
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2201      	movs	r2, #1
 800296c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002976:	b2db      	uxtb	r3, r3
 8002978:	2b01      	cmp	r3, #1
 800297a:	d13a      	bne.n	80029f2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2202      	movs	r2, #2
 8002980:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2200      	movs	r2, #0
 8002988:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f022 0201 	bic.w	r2, r2, #1
 8002998:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	68b9      	ldr	r1, [r7, #8]
 80029a0:	68f8      	ldr	r0, [r7, #12]
 80029a2:	f000 f9af 	bl	8002d04 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d008      	beq.n	80029c0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f042 020e 	orr.w	r2, r2, #14
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	e00f      	b.n	80029e0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f022 0204 	bic.w	r2, r2, #4
 80029ce:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f042 020a 	orr.w	r2, r2, #10
 80029de:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f042 0201 	orr.w	r2, r2, #1
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	e005      	b.n	80029fe <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80029fa:	2302      	movs	r3, #2
 80029fc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80029fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3718      	adds	r7, #24
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a10:	2300      	movs	r3, #0
 8002a12:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	2b02      	cmp	r3, #2
 8002a1e:	d005      	beq.n	8002a2c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2204      	movs	r2, #4
 8002a24:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	73fb      	strb	r3, [r7, #15]
 8002a2a:	e051      	b.n	8002ad0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f022 020e 	bic.w	r2, r2, #14
 8002a3a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f022 0201 	bic.w	r2, r2, #1
 8002a4a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a22      	ldr	r2, [pc, #136]	@ (8002adc <HAL_DMA_Abort_IT+0xd4>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d029      	beq.n	8002aaa <HAL_DMA_Abort_IT+0xa2>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a21      	ldr	r2, [pc, #132]	@ (8002ae0 <HAL_DMA_Abort_IT+0xd8>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d022      	beq.n	8002aa6 <HAL_DMA_Abort_IT+0x9e>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a1f      	ldr	r2, [pc, #124]	@ (8002ae4 <HAL_DMA_Abort_IT+0xdc>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d01a      	beq.n	8002aa0 <HAL_DMA_Abort_IT+0x98>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a1e      	ldr	r2, [pc, #120]	@ (8002ae8 <HAL_DMA_Abort_IT+0xe0>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d012      	beq.n	8002a9a <HAL_DMA_Abort_IT+0x92>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a1c      	ldr	r2, [pc, #112]	@ (8002aec <HAL_DMA_Abort_IT+0xe4>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d00a      	beq.n	8002a94 <HAL_DMA_Abort_IT+0x8c>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a1b      	ldr	r2, [pc, #108]	@ (8002af0 <HAL_DMA_Abort_IT+0xe8>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d102      	bne.n	8002a8e <HAL_DMA_Abort_IT+0x86>
 8002a88:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002a8c:	e00e      	b.n	8002aac <HAL_DMA_Abort_IT+0xa4>
 8002a8e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a92:	e00b      	b.n	8002aac <HAL_DMA_Abort_IT+0xa4>
 8002a94:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a98:	e008      	b.n	8002aac <HAL_DMA_Abort_IT+0xa4>
 8002a9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a9e:	e005      	b.n	8002aac <HAL_DMA_Abort_IT+0xa4>
 8002aa0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002aa4:	e002      	b.n	8002aac <HAL_DMA_Abort_IT+0xa4>
 8002aa6:	2310      	movs	r3, #16
 8002aa8:	e000      	b.n	8002aac <HAL_DMA_Abort_IT+0xa4>
 8002aaa:	2301      	movs	r3, #1
 8002aac:	4a11      	ldr	r2, [pc, #68]	@ (8002af4 <HAL_DMA_Abort_IT+0xec>)
 8002aae:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d003      	beq.n	8002ad0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	4798      	blx	r3
    } 
  }
  return status;
 8002ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3710      	adds	r7, #16
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	40020008 	.word	0x40020008
 8002ae0:	4002001c 	.word	0x4002001c
 8002ae4:	40020030 	.word	0x40020030
 8002ae8:	40020044 	.word	0x40020044
 8002aec:	40020058 	.word	0x40020058
 8002af0:	4002006c 	.word	0x4002006c
 8002af4:	40020000 	.word	0x40020000

08002af8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b084      	sub	sp, #16
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b14:	2204      	movs	r2, #4
 8002b16:	409a      	lsls	r2, r3
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d04f      	beq.n	8002bc0 <HAL_DMA_IRQHandler+0xc8>
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	f003 0304 	and.w	r3, r3, #4
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d04a      	beq.n	8002bc0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0320 	and.w	r3, r3, #32
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d107      	bne.n	8002b48 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f022 0204 	bic.w	r2, r2, #4
 8002b46:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a66      	ldr	r2, [pc, #408]	@ (8002ce8 <HAL_DMA_IRQHandler+0x1f0>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d029      	beq.n	8002ba6 <HAL_DMA_IRQHandler+0xae>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a65      	ldr	r2, [pc, #404]	@ (8002cec <HAL_DMA_IRQHandler+0x1f4>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d022      	beq.n	8002ba2 <HAL_DMA_IRQHandler+0xaa>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a63      	ldr	r2, [pc, #396]	@ (8002cf0 <HAL_DMA_IRQHandler+0x1f8>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d01a      	beq.n	8002b9c <HAL_DMA_IRQHandler+0xa4>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a62      	ldr	r2, [pc, #392]	@ (8002cf4 <HAL_DMA_IRQHandler+0x1fc>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d012      	beq.n	8002b96 <HAL_DMA_IRQHandler+0x9e>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a60      	ldr	r2, [pc, #384]	@ (8002cf8 <HAL_DMA_IRQHandler+0x200>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d00a      	beq.n	8002b90 <HAL_DMA_IRQHandler+0x98>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a5f      	ldr	r2, [pc, #380]	@ (8002cfc <HAL_DMA_IRQHandler+0x204>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d102      	bne.n	8002b8a <HAL_DMA_IRQHandler+0x92>
 8002b84:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002b88:	e00e      	b.n	8002ba8 <HAL_DMA_IRQHandler+0xb0>
 8002b8a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002b8e:	e00b      	b.n	8002ba8 <HAL_DMA_IRQHandler+0xb0>
 8002b90:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002b94:	e008      	b.n	8002ba8 <HAL_DMA_IRQHandler+0xb0>
 8002b96:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b9a:	e005      	b.n	8002ba8 <HAL_DMA_IRQHandler+0xb0>
 8002b9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ba0:	e002      	b.n	8002ba8 <HAL_DMA_IRQHandler+0xb0>
 8002ba2:	2340      	movs	r3, #64	@ 0x40
 8002ba4:	e000      	b.n	8002ba8 <HAL_DMA_IRQHandler+0xb0>
 8002ba6:	2304      	movs	r3, #4
 8002ba8:	4a55      	ldr	r2, [pc, #340]	@ (8002d00 <HAL_DMA_IRQHandler+0x208>)
 8002baa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	f000 8094 	beq.w	8002cde <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002bbe:	e08e      	b.n	8002cde <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc4:	2202      	movs	r2, #2
 8002bc6:	409a      	lsls	r2, r3
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	4013      	ands	r3, r2
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d056      	beq.n	8002c7e <HAL_DMA_IRQHandler+0x186>
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	f003 0302 	and.w	r3, r3, #2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d051      	beq.n	8002c7e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0320 	and.w	r3, r3, #32
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d10b      	bne.n	8002c00 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f022 020a 	bic.w	r2, r2, #10
 8002bf6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a38      	ldr	r2, [pc, #224]	@ (8002ce8 <HAL_DMA_IRQHandler+0x1f0>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d029      	beq.n	8002c5e <HAL_DMA_IRQHandler+0x166>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a37      	ldr	r2, [pc, #220]	@ (8002cec <HAL_DMA_IRQHandler+0x1f4>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d022      	beq.n	8002c5a <HAL_DMA_IRQHandler+0x162>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a35      	ldr	r2, [pc, #212]	@ (8002cf0 <HAL_DMA_IRQHandler+0x1f8>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d01a      	beq.n	8002c54 <HAL_DMA_IRQHandler+0x15c>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a34      	ldr	r2, [pc, #208]	@ (8002cf4 <HAL_DMA_IRQHandler+0x1fc>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d012      	beq.n	8002c4e <HAL_DMA_IRQHandler+0x156>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a32      	ldr	r2, [pc, #200]	@ (8002cf8 <HAL_DMA_IRQHandler+0x200>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d00a      	beq.n	8002c48 <HAL_DMA_IRQHandler+0x150>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a31      	ldr	r2, [pc, #196]	@ (8002cfc <HAL_DMA_IRQHandler+0x204>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d102      	bne.n	8002c42 <HAL_DMA_IRQHandler+0x14a>
 8002c3c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002c40:	e00e      	b.n	8002c60 <HAL_DMA_IRQHandler+0x168>
 8002c42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c46:	e00b      	b.n	8002c60 <HAL_DMA_IRQHandler+0x168>
 8002c48:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c4c:	e008      	b.n	8002c60 <HAL_DMA_IRQHandler+0x168>
 8002c4e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c52:	e005      	b.n	8002c60 <HAL_DMA_IRQHandler+0x168>
 8002c54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c58:	e002      	b.n	8002c60 <HAL_DMA_IRQHandler+0x168>
 8002c5a:	2320      	movs	r3, #32
 8002c5c:	e000      	b.n	8002c60 <HAL_DMA_IRQHandler+0x168>
 8002c5e:	2302      	movs	r3, #2
 8002c60:	4a27      	ldr	r2, [pc, #156]	@ (8002d00 <HAL_DMA_IRQHandler+0x208>)
 8002c62:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d034      	beq.n	8002cde <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002c7c:	e02f      	b.n	8002cde <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c82:	2208      	movs	r2, #8
 8002c84:	409a      	lsls	r2, r3
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d028      	beq.n	8002ce0 <HAL_DMA_IRQHandler+0x1e8>
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	f003 0308 	and.w	r3, r3, #8
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d023      	beq.n	8002ce0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f022 020e 	bic.w	r2, r2, #14
 8002ca6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cb0:	2101      	movs	r1, #1
 8002cb2:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d004      	beq.n	8002ce0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	4798      	blx	r3
    }
  }
  return;
 8002cde:	bf00      	nop
 8002ce0:	bf00      	nop
}
 8002ce2:	3710      	adds	r7, #16
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	40020008 	.word	0x40020008
 8002cec:	4002001c 	.word	0x4002001c
 8002cf0:	40020030 	.word	0x40020030
 8002cf4:	40020044 	.word	0x40020044
 8002cf8:	40020058 	.word	0x40020058
 8002cfc:	4002006c 	.word	0x4002006c
 8002d00:	40020000 	.word	0x40020000

08002d04 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b085      	sub	sp, #20
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
 8002d10:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	fa01 f202 	lsl.w	r2, r1, r2
 8002d20:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	2b10      	cmp	r3, #16
 8002d30:	d108      	bne.n	8002d44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	68ba      	ldr	r2, [r7, #8]
 8002d40:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002d42:	e007      	b.n	8002d54 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	68ba      	ldr	r2, [r7, #8]
 8002d4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	687a      	ldr	r2, [r7, #4]
 8002d52:	60da      	str	r2, [r3, #12]
}
 8002d54:	bf00      	nop
 8002d56:	3714      	adds	r7, #20
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bc80      	pop	{r7}
 8002d5c:	4770      	bx	lr
	...

08002d60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b08b      	sub	sp, #44	@ 0x2c
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d72:	e169      	b.n	8003048 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d74:	2201      	movs	r2, #1
 8002d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d78:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	69fa      	ldr	r2, [r7, #28]
 8002d84:	4013      	ands	r3, r2
 8002d86:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	f040 8158 	bne.w	8003042 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	4a9a      	ldr	r2, [pc, #616]	@ (8003000 <HAL_GPIO_Init+0x2a0>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d05e      	beq.n	8002e5a <HAL_GPIO_Init+0xfa>
 8002d9c:	4a98      	ldr	r2, [pc, #608]	@ (8003000 <HAL_GPIO_Init+0x2a0>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d875      	bhi.n	8002e8e <HAL_GPIO_Init+0x12e>
 8002da2:	4a98      	ldr	r2, [pc, #608]	@ (8003004 <HAL_GPIO_Init+0x2a4>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d058      	beq.n	8002e5a <HAL_GPIO_Init+0xfa>
 8002da8:	4a96      	ldr	r2, [pc, #600]	@ (8003004 <HAL_GPIO_Init+0x2a4>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d86f      	bhi.n	8002e8e <HAL_GPIO_Init+0x12e>
 8002dae:	4a96      	ldr	r2, [pc, #600]	@ (8003008 <HAL_GPIO_Init+0x2a8>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d052      	beq.n	8002e5a <HAL_GPIO_Init+0xfa>
 8002db4:	4a94      	ldr	r2, [pc, #592]	@ (8003008 <HAL_GPIO_Init+0x2a8>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d869      	bhi.n	8002e8e <HAL_GPIO_Init+0x12e>
 8002dba:	4a94      	ldr	r2, [pc, #592]	@ (800300c <HAL_GPIO_Init+0x2ac>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d04c      	beq.n	8002e5a <HAL_GPIO_Init+0xfa>
 8002dc0:	4a92      	ldr	r2, [pc, #584]	@ (800300c <HAL_GPIO_Init+0x2ac>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d863      	bhi.n	8002e8e <HAL_GPIO_Init+0x12e>
 8002dc6:	4a92      	ldr	r2, [pc, #584]	@ (8003010 <HAL_GPIO_Init+0x2b0>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d046      	beq.n	8002e5a <HAL_GPIO_Init+0xfa>
 8002dcc:	4a90      	ldr	r2, [pc, #576]	@ (8003010 <HAL_GPIO_Init+0x2b0>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d85d      	bhi.n	8002e8e <HAL_GPIO_Init+0x12e>
 8002dd2:	2b12      	cmp	r3, #18
 8002dd4:	d82a      	bhi.n	8002e2c <HAL_GPIO_Init+0xcc>
 8002dd6:	2b12      	cmp	r3, #18
 8002dd8:	d859      	bhi.n	8002e8e <HAL_GPIO_Init+0x12e>
 8002dda:	a201      	add	r2, pc, #4	@ (adr r2, 8002de0 <HAL_GPIO_Init+0x80>)
 8002ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de0:	08002e5b 	.word	0x08002e5b
 8002de4:	08002e35 	.word	0x08002e35
 8002de8:	08002e47 	.word	0x08002e47
 8002dec:	08002e89 	.word	0x08002e89
 8002df0:	08002e8f 	.word	0x08002e8f
 8002df4:	08002e8f 	.word	0x08002e8f
 8002df8:	08002e8f 	.word	0x08002e8f
 8002dfc:	08002e8f 	.word	0x08002e8f
 8002e00:	08002e8f 	.word	0x08002e8f
 8002e04:	08002e8f 	.word	0x08002e8f
 8002e08:	08002e8f 	.word	0x08002e8f
 8002e0c:	08002e8f 	.word	0x08002e8f
 8002e10:	08002e8f 	.word	0x08002e8f
 8002e14:	08002e8f 	.word	0x08002e8f
 8002e18:	08002e8f 	.word	0x08002e8f
 8002e1c:	08002e8f 	.word	0x08002e8f
 8002e20:	08002e8f 	.word	0x08002e8f
 8002e24:	08002e3d 	.word	0x08002e3d
 8002e28:	08002e51 	.word	0x08002e51
 8002e2c:	4a79      	ldr	r2, [pc, #484]	@ (8003014 <HAL_GPIO_Init+0x2b4>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d013      	beq.n	8002e5a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e32:	e02c      	b.n	8002e8e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	623b      	str	r3, [r7, #32]
          break;
 8002e3a:	e029      	b.n	8002e90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	3304      	adds	r3, #4
 8002e42:	623b      	str	r3, [r7, #32]
          break;
 8002e44:	e024      	b.n	8002e90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	68db      	ldr	r3, [r3, #12]
 8002e4a:	3308      	adds	r3, #8
 8002e4c:	623b      	str	r3, [r7, #32]
          break;
 8002e4e:	e01f      	b.n	8002e90 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	330c      	adds	r3, #12
 8002e56:	623b      	str	r3, [r7, #32]
          break;
 8002e58:	e01a      	b.n	8002e90 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d102      	bne.n	8002e68 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e62:	2304      	movs	r3, #4
 8002e64:	623b      	str	r3, [r7, #32]
          break;
 8002e66:	e013      	b.n	8002e90 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d105      	bne.n	8002e7c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e70:	2308      	movs	r3, #8
 8002e72:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	69fa      	ldr	r2, [r7, #28]
 8002e78:	611a      	str	r2, [r3, #16]
          break;
 8002e7a:	e009      	b.n	8002e90 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e7c:	2308      	movs	r3, #8
 8002e7e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	69fa      	ldr	r2, [r7, #28]
 8002e84:	615a      	str	r2, [r3, #20]
          break;
 8002e86:	e003      	b.n	8002e90 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	623b      	str	r3, [r7, #32]
          break;
 8002e8c:	e000      	b.n	8002e90 <HAL_GPIO_Init+0x130>
          break;
 8002e8e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	2bff      	cmp	r3, #255	@ 0xff
 8002e94:	d801      	bhi.n	8002e9a <HAL_GPIO_Init+0x13a>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	e001      	b.n	8002e9e <HAL_GPIO_Init+0x13e>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	3304      	adds	r3, #4
 8002e9e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	2bff      	cmp	r3, #255	@ 0xff
 8002ea4:	d802      	bhi.n	8002eac <HAL_GPIO_Init+0x14c>
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	e002      	b.n	8002eb2 <HAL_GPIO_Init+0x152>
 8002eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eae:	3b08      	subs	r3, #8
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	210f      	movs	r1, #15
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ec0:	43db      	mvns	r3, r3
 8002ec2:	401a      	ands	r2, r3
 8002ec4:	6a39      	ldr	r1, [r7, #32]
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ecc:	431a      	orrs	r2, r3
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	f000 80b1 	beq.w	8003042 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ee0:	4b4d      	ldr	r3, [pc, #308]	@ (8003018 <HAL_GPIO_Init+0x2b8>)
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	4a4c      	ldr	r2, [pc, #304]	@ (8003018 <HAL_GPIO_Init+0x2b8>)
 8002ee6:	f043 0301 	orr.w	r3, r3, #1
 8002eea:	6193      	str	r3, [r2, #24]
 8002eec:	4b4a      	ldr	r3, [pc, #296]	@ (8003018 <HAL_GPIO_Init+0x2b8>)
 8002eee:	699b      	ldr	r3, [r3, #24]
 8002ef0:	f003 0301 	and.w	r3, r3, #1
 8002ef4:	60bb      	str	r3, [r7, #8]
 8002ef6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ef8:	4a48      	ldr	r2, [pc, #288]	@ (800301c <HAL_GPIO_Init+0x2bc>)
 8002efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002efc:	089b      	lsrs	r3, r3, #2
 8002efe:	3302      	adds	r3, #2
 8002f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f04:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	f003 0303 	and.w	r3, r3, #3
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	220f      	movs	r2, #15
 8002f10:	fa02 f303 	lsl.w	r3, r2, r3
 8002f14:	43db      	mvns	r3, r3
 8002f16:	68fa      	ldr	r2, [r7, #12]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	4a40      	ldr	r2, [pc, #256]	@ (8003020 <HAL_GPIO_Init+0x2c0>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d013      	beq.n	8002f4c <HAL_GPIO_Init+0x1ec>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	4a3f      	ldr	r2, [pc, #252]	@ (8003024 <HAL_GPIO_Init+0x2c4>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d00d      	beq.n	8002f48 <HAL_GPIO_Init+0x1e8>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	4a3e      	ldr	r2, [pc, #248]	@ (8003028 <HAL_GPIO_Init+0x2c8>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d007      	beq.n	8002f44 <HAL_GPIO_Init+0x1e4>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	4a3d      	ldr	r2, [pc, #244]	@ (800302c <HAL_GPIO_Init+0x2cc>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d101      	bne.n	8002f40 <HAL_GPIO_Init+0x1e0>
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e006      	b.n	8002f4e <HAL_GPIO_Init+0x1ee>
 8002f40:	2304      	movs	r3, #4
 8002f42:	e004      	b.n	8002f4e <HAL_GPIO_Init+0x1ee>
 8002f44:	2302      	movs	r3, #2
 8002f46:	e002      	b.n	8002f4e <HAL_GPIO_Init+0x1ee>
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e000      	b.n	8002f4e <HAL_GPIO_Init+0x1ee>
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f50:	f002 0203 	and.w	r2, r2, #3
 8002f54:	0092      	lsls	r2, r2, #2
 8002f56:	4093      	lsls	r3, r2
 8002f58:	68fa      	ldr	r2, [r7, #12]
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f5e:	492f      	ldr	r1, [pc, #188]	@ (800301c <HAL_GPIO_Init+0x2bc>)
 8002f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f62:	089b      	lsrs	r3, r3, #2
 8002f64:	3302      	adds	r3, #2
 8002f66:	68fa      	ldr	r2, [r7, #12]
 8002f68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d006      	beq.n	8002f86 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f78:	4b2d      	ldr	r3, [pc, #180]	@ (8003030 <HAL_GPIO_Init+0x2d0>)
 8002f7a:	689a      	ldr	r2, [r3, #8]
 8002f7c:	492c      	ldr	r1, [pc, #176]	@ (8003030 <HAL_GPIO_Init+0x2d0>)
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	608b      	str	r3, [r1, #8]
 8002f84:	e006      	b.n	8002f94 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002f86:	4b2a      	ldr	r3, [pc, #168]	@ (8003030 <HAL_GPIO_Init+0x2d0>)
 8002f88:	689a      	ldr	r2, [r3, #8]
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	43db      	mvns	r3, r3
 8002f8e:	4928      	ldr	r1, [pc, #160]	@ (8003030 <HAL_GPIO_Init+0x2d0>)
 8002f90:	4013      	ands	r3, r2
 8002f92:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d006      	beq.n	8002fae <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002fa0:	4b23      	ldr	r3, [pc, #140]	@ (8003030 <HAL_GPIO_Init+0x2d0>)
 8002fa2:	68da      	ldr	r2, [r3, #12]
 8002fa4:	4922      	ldr	r1, [pc, #136]	@ (8003030 <HAL_GPIO_Init+0x2d0>)
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	60cb      	str	r3, [r1, #12]
 8002fac:	e006      	b.n	8002fbc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002fae:	4b20      	ldr	r3, [pc, #128]	@ (8003030 <HAL_GPIO_Init+0x2d0>)
 8002fb0:	68da      	ldr	r2, [r3, #12]
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	491e      	ldr	r1, [pc, #120]	@ (8003030 <HAL_GPIO_Init+0x2d0>)
 8002fb8:	4013      	ands	r3, r2
 8002fba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d006      	beq.n	8002fd6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002fc8:	4b19      	ldr	r3, [pc, #100]	@ (8003030 <HAL_GPIO_Init+0x2d0>)
 8002fca:	685a      	ldr	r2, [r3, #4]
 8002fcc:	4918      	ldr	r1, [pc, #96]	@ (8003030 <HAL_GPIO_Init+0x2d0>)
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	604b      	str	r3, [r1, #4]
 8002fd4:	e006      	b.n	8002fe4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002fd6:	4b16      	ldr	r3, [pc, #88]	@ (8003030 <HAL_GPIO_Init+0x2d0>)
 8002fd8:	685a      	ldr	r2, [r3, #4]
 8002fda:	69bb      	ldr	r3, [r7, #24]
 8002fdc:	43db      	mvns	r3, r3
 8002fde:	4914      	ldr	r1, [pc, #80]	@ (8003030 <HAL_GPIO_Init+0x2d0>)
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d021      	beq.n	8003034 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8003030 <HAL_GPIO_Init+0x2d0>)
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	490e      	ldr	r1, [pc, #56]	@ (8003030 <HAL_GPIO_Init+0x2d0>)
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	600b      	str	r3, [r1, #0]
 8002ffc:	e021      	b.n	8003042 <HAL_GPIO_Init+0x2e2>
 8002ffe:	bf00      	nop
 8003000:	10320000 	.word	0x10320000
 8003004:	10310000 	.word	0x10310000
 8003008:	10220000 	.word	0x10220000
 800300c:	10210000 	.word	0x10210000
 8003010:	10120000 	.word	0x10120000
 8003014:	10110000 	.word	0x10110000
 8003018:	40021000 	.word	0x40021000
 800301c:	40010000 	.word	0x40010000
 8003020:	40010800 	.word	0x40010800
 8003024:	40010c00 	.word	0x40010c00
 8003028:	40011000 	.word	0x40011000
 800302c:	40011400 	.word	0x40011400
 8003030:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003034:	4b0b      	ldr	r3, [pc, #44]	@ (8003064 <HAL_GPIO_Init+0x304>)
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	69bb      	ldr	r3, [r7, #24]
 800303a:	43db      	mvns	r3, r3
 800303c:	4909      	ldr	r1, [pc, #36]	@ (8003064 <HAL_GPIO_Init+0x304>)
 800303e:	4013      	ands	r3, r2
 8003040:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003044:	3301      	adds	r3, #1
 8003046:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304e:	fa22 f303 	lsr.w	r3, r2, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	f47f ae8e 	bne.w	8002d74 <HAL_GPIO_Init+0x14>
  }
}
 8003058:	bf00      	nop
 800305a:	bf00      	nop
 800305c:	372c      	adds	r7, #44	@ 0x2c
 800305e:	46bd      	mov	sp, r7
 8003060:	bc80      	pop	{r7}
 8003062:	4770      	bx	lr
 8003064:	40010400 	.word	0x40010400

08003068 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	460b      	mov	r3, r1
 8003072:	807b      	strh	r3, [r7, #2]
 8003074:	4613      	mov	r3, r2
 8003076:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003078:	787b      	ldrb	r3, [r7, #1]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800307e:	887a      	ldrh	r2, [r7, #2]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003084:	e003      	b.n	800308e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003086:	887b      	ldrh	r3, [r7, #2]
 8003088:	041a      	lsls	r2, r3, #16
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	611a      	str	r2, [r3, #16]
}
 800308e:	bf00      	nop
 8003090:	370c      	adds	r7, #12
 8003092:	46bd      	mov	sp, r7
 8003094:	bc80      	pop	{r7}
 8003096:	4770      	bx	lr

08003098 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b086      	sub	sp, #24
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d101      	bne.n	80030aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e272      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	f000 8087 	beq.w	80031c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80030b8:	4b92      	ldr	r3, [pc, #584]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 030c 	and.w	r3, r3, #12
 80030c0:	2b04      	cmp	r3, #4
 80030c2:	d00c      	beq.n	80030de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80030c4:	4b8f      	ldr	r3, [pc, #572]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f003 030c 	and.w	r3, r3, #12
 80030cc:	2b08      	cmp	r3, #8
 80030ce:	d112      	bne.n	80030f6 <HAL_RCC_OscConfig+0x5e>
 80030d0:	4b8c      	ldr	r3, [pc, #560]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030dc:	d10b      	bne.n	80030f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030de:	4b89      	ldr	r3, [pc, #548]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d06c      	beq.n	80031c4 <HAL_RCC_OscConfig+0x12c>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d168      	bne.n	80031c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e24c      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030fe:	d106      	bne.n	800310e <HAL_RCC_OscConfig+0x76>
 8003100:	4b80      	ldr	r3, [pc, #512]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a7f      	ldr	r2, [pc, #508]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003106:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800310a:	6013      	str	r3, [r2, #0]
 800310c:	e02e      	b.n	800316c <HAL_RCC_OscConfig+0xd4>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d10c      	bne.n	8003130 <HAL_RCC_OscConfig+0x98>
 8003116:	4b7b      	ldr	r3, [pc, #492]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a7a      	ldr	r2, [pc, #488]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 800311c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	4b78      	ldr	r3, [pc, #480]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a77      	ldr	r2, [pc, #476]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003128:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800312c:	6013      	str	r3, [r2, #0]
 800312e:	e01d      	b.n	800316c <HAL_RCC_OscConfig+0xd4>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003138:	d10c      	bne.n	8003154 <HAL_RCC_OscConfig+0xbc>
 800313a:	4b72      	ldr	r3, [pc, #456]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a71      	ldr	r2, [pc, #452]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003140:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	4b6f      	ldr	r3, [pc, #444]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a6e      	ldr	r2, [pc, #440]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 800314c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003150:	6013      	str	r3, [r2, #0]
 8003152:	e00b      	b.n	800316c <HAL_RCC_OscConfig+0xd4>
 8003154:	4b6b      	ldr	r3, [pc, #428]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a6a      	ldr	r2, [pc, #424]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 800315a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800315e:	6013      	str	r3, [r2, #0]
 8003160:	4b68      	ldr	r3, [pc, #416]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a67      	ldr	r2, [pc, #412]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003166:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800316a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d013      	beq.n	800319c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003174:	f7fe fdfa 	bl	8001d6c <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800317c:	f7fe fdf6 	bl	8001d6c <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b64      	cmp	r3, #100	@ 0x64
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e200      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800318e:	4b5d      	ldr	r3, [pc, #372]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003196:	2b00      	cmp	r3, #0
 8003198:	d0f0      	beq.n	800317c <HAL_RCC_OscConfig+0xe4>
 800319a:	e014      	b.n	80031c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800319c:	f7fe fde6 	bl	8001d6c <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a4:	f7fe fde2 	bl	8001d6c <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b64      	cmp	r3, #100	@ 0x64
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e1ec      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031b6:	4b53      	ldr	r3, [pc, #332]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d1f0      	bne.n	80031a4 <HAL_RCC_OscConfig+0x10c>
 80031c2:	e000      	b.n	80031c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d063      	beq.n	800329a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031d2:	4b4c      	ldr	r3, [pc, #304]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f003 030c 	and.w	r3, r3, #12
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d00b      	beq.n	80031f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80031de:	4b49      	ldr	r3, [pc, #292]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f003 030c 	and.w	r3, r3, #12
 80031e6:	2b08      	cmp	r3, #8
 80031e8:	d11c      	bne.n	8003224 <HAL_RCC_OscConfig+0x18c>
 80031ea:	4b46      	ldr	r3, [pc, #280]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d116      	bne.n	8003224 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031f6:	4b43      	ldr	r3, [pc, #268]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d005      	beq.n	800320e <HAL_RCC_OscConfig+0x176>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	2b01      	cmp	r3, #1
 8003208:	d001      	beq.n	800320e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e1c0      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800320e:	4b3d      	ldr	r3, [pc, #244]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	00db      	lsls	r3, r3, #3
 800321c:	4939      	ldr	r1, [pc, #228]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 800321e:	4313      	orrs	r3, r2
 8003220:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003222:	e03a      	b.n	800329a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	691b      	ldr	r3, [r3, #16]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d020      	beq.n	800326e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800322c:	4b36      	ldr	r3, [pc, #216]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 800322e:	2201      	movs	r2, #1
 8003230:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003232:	f7fe fd9b 	bl	8001d6c <HAL_GetTick>
 8003236:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003238:	e008      	b.n	800324c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800323a:	f7fe fd97 	bl	8001d6c <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	2b02      	cmp	r3, #2
 8003246:	d901      	bls.n	800324c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e1a1      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800324c:	4b2d      	ldr	r3, [pc, #180]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0302 	and.w	r3, r3, #2
 8003254:	2b00      	cmp	r3, #0
 8003256:	d0f0      	beq.n	800323a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003258:	4b2a      	ldr	r3, [pc, #168]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	695b      	ldr	r3, [r3, #20]
 8003264:	00db      	lsls	r3, r3, #3
 8003266:	4927      	ldr	r1, [pc, #156]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003268:	4313      	orrs	r3, r2
 800326a:	600b      	str	r3, [r1, #0]
 800326c:	e015      	b.n	800329a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800326e:	4b26      	ldr	r3, [pc, #152]	@ (8003308 <HAL_RCC_OscConfig+0x270>)
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003274:	f7fe fd7a 	bl	8001d6c <HAL_GetTick>
 8003278:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800327a:	e008      	b.n	800328e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800327c:	f7fe fd76 	bl	8001d6c <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b02      	cmp	r3, #2
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e180      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800328e:	4b1d      	ldr	r3, [pc, #116]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	2b00      	cmp	r3, #0
 8003298:	d1f0      	bne.n	800327c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0308 	and.w	r3, r3, #8
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d03a      	beq.n	800331c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	699b      	ldr	r3, [r3, #24]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d019      	beq.n	80032e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032ae:	4b17      	ldr	r3, [pc, #92]	@ (800330c <HAL_RCC_OscConfig+0x274>)
 80032b0:	2201      	movs	r2, #1
 80032b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032b4:	f7fe fd5a 	bl	8001d6c <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ba:	e008      	b.n	80032ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032bc:	f7fe fd56 	bl	8001d6c <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e160      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003304 <HAL_RCC_OscConfig+0x26c>)
 80032d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d0f0      	beq.n	80032bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032da:	2001      	movs	r0, #1
 80032dc:	f000 faba 	bl	8003854 <RCC_Delay>
 80032e0:	e01c      	b.n	800331c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032e2:	4b0a      	ldr	r3, [pc, #40]	@ (800330c <HAL_RCC_OscConfig+0x274>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032e8:	f7fe fd40 	bl	8001d6c <HAL_GetTick>
 80032ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032ee:	e00f      	b.n	8003310 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032f0:	f7fe fd3c 	bl	8001d6c <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d908      	bls.n	8003310 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80032fe:	2303      	movs	r3, #3
 8003300:	e146      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
 8003302:	bf00      	nop
 8003304:	40021000 	.word	0x40021000
 8003308:	42420000 	.word	0x42420000
 800330c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003310:	4b92      	ldr	r3, [pc, #584]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 8003312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003314:	f003 0302 	and.w	r3, r3, #2
 8003318:	2b00      	cmp	r3, #0
 800331a:	d1e9      	bne.n	80032f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0304 	and.w	r3, r3, #4
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 80a6 	beq.w	8003476 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800332a:	2300      	movs	r3, #0
 800332c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800332e:	4b8b      	ldr	r3, [pc, #556]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 8003330:	69db      	ldr	r3, [r3, #28]
 8003332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10d      	bne.n	8003356 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800333a:	4b88      	ldr	r3, [pc, #544]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 800333c:	69db      	ldr	r3, [r3, #28]
 800333e:	4a87      	ldr	r2, [pc, #540]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 8003340:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003344:	61d3      	str	r3, [r2, #28]
 8003346:	4b85      	ldr	r3, [pc, #532]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 8003348:	69db      	ldr	r3, [r3, #28]
 800334a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800334e:	60bb      	str	r3, [r7, #8]
 8003350:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003352:	2301      	movs	r3, #1
 8003354:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003356:	4b82      	ldr	r3, [pc, #520]	@ (8003560 <HAL_RCC_OscConfig+0x4c8>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800335e:	2b00      	cmp	r3, #0
 8003360:	d118      	bne.n	8003394 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003362:	4b7f      	ldr	r3, [pc, #508]	@ (8003560 <HAL_RCC_OscConfig+0x4c8>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a7e      	ldr	r2, [pc, #504]	@ (8003560 <HAL_RCC_OscConfig+0x4c8>)
 8003368:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800336c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800336e:	f7fe fcfd 	bl	8001d6c <HAL_GetTick>
 8003372:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003374:	e008      	b.n	8003388 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003376:	f7fe fcf9 	bl	8001d6c <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b64      	cmp	r3, #100	@ 0x64
 8003382:	d901      	bls.n	8003388 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e103      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003388:	4b75      	ldr	r3, [pc, #468]	@ (8003560 <HAL_RCC_OscConfig+0x4c8>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003390:	2b00      	cmp	r3, #0
 8003392:	d0f0      	beq.n	8003376 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d106      	bne.n	80033aa <HAL_RCC_OscConfig+0x312>
 800339c:	4b6f      	ldr	r3, [pc, #444]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 800339e:	6a1b      	ldr	r3, [r3, #32]
 80033a0:	4a6e      	ldr	r2, [pc, #440]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80033a2:	f043 0301 	orr.w	r3, r3, #1
 80033a6:	6213      	str	r3, [r2, #32]
 80033a8:	e02d      	b.n	8003406 <HAL_RCC_OscConfig+0x36e>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d10c      	bne.n	80033cc <HAL_RCC_OscConfig+0x334>
 80033b2:	4b6a      	ldr	r3, [pc, #424]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	4a69      	ldr	r2, [pc, #420]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80033b8:	f023 0301 	bic.w	r3, r3, #1
 80033bc:	6213      	str	r3, [r2, #32]
 80033be:	4b67      	ldr	r3, [pc, #412]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80033c0:	6a1b      	ldr	r3, [r3, #32]
 80033c2:	4a66      	ldr	r2, [pc, #408]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80033c4:	f023 0304 	bic.w	r3, r3, #4
 80033c8:	6213      	str	r3, [r2, #32]
 80033ca:	e01c      	b.n	8003406 <HAL_RCC_OscConfig+0x36e>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	2b05      	cmp	r3, #5
 80033d2:	d10c      	bne.n	80033ee <HAL_RCC_OscConfig+0x356>
 80033d4:	4b61      	ldr	r3, [pc, #388]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	4a60      	ldr	r2, [pc, #384]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80033da:	f043 0304 	orr.w	r3, r3, #4
 80033de:	6213      	str	r3, [r2, #32]
 80033e0:	4b5e      	ldr	r3, [pc, #376]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80033e2:	6a1b      	ldr	r3, [r3, #32]
 80033e4:	4a5d      	ldr	r2, [pc, #372]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80033e6:	f043 0301 	orr.w	r3, r3, #1
 80033ea:	6213      	str	r3, [r2, #32]
 80033ec:	e00b      	b.n	8003406 <HAL_RCC_OscConfig+0x36e>
 80033ee:	4b5b      	ldr	r3, [pc, #364]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	4a5a      	ldr	r2, [pc, #360]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80033f4:	f023 0301 	bic.w	r3, r3, #1
 80033f8:	6213      	str	r3, [r2, #32]
 80033fa:	4b58      	ldr	r3, [pc, #352]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	4a57      	ldr	r2, [pc, #348]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 8003400:	f023 0304 	bic.w	r3, r3, #4
 8003404:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d015      	beq.n	800343a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800340e:	f7fe fcad 	bl	8001d6c <HAL_GetTick>
 8003412:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003414:	e00a      	b.n	800342c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003416:	f7fe fca9 	bl	8001d6c <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003424:	4293      	cmp	r3, r2
 8003426:	d901      	bls.n	800342c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e0b1      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800342c:	4b4b      	ldr	r3, [pc, #300]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	f003 0302 	and.w	r3, r3, #2
 8003434:	2b00      	cmp	r3, #0
 8003436:	d0ee      	beq.n	8003416 <HAL_RCC_OscConfig+0x37e>
 8003438:	e014      	b.n	8003464 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800343a:	f7fe fc97 	bl	8001d6c <HAL_GetTick>
 800343e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003440:	e00a      	b.n	8003458 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003442:	f7fe fc93 	bl	8001d6c <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003450:	4293      	cmp	r3, r2
 8003452:	d901      	bls.n	8003458 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003454:	2303      	movs	r3, #3
 8003456:	e09b      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003458:	4b40      	ldr	r3, [pc, #256]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 800345a:	6a1b      	ldr	r3, [r3, #32]
 800345c:	f003 0302 	and.w	r3, r3, #2
 8003460:	2b00      	cmp	r3, #0
 8003462:	d1ee      	bne.n	8003442 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003464:	7dfb      	ldrb	r3, [r7, #23]
 8003466:	2b01      	cmp	r3, #1
 8003468:	d105      	bne.n	8003476 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800346a:	4b3c      	ldr	r3, [pc, #240]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	4a3b      	ldr	r2, [pc, #236]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 8003470:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003474:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	69db      	ldr	r3, [r3, #28]
 800347a:	2b00      	cmp	r3, #0
 800347c:	f000 8087 	beq.w	800358e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003480:	4b36      	ldr	r3, [pc, #216]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f003 030c 	and.w	r3, r3, #12
 8003488:	2b08      	cmp	r3, #8
 800348a:	d061      	beq.n	8003550 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	69db      	ldr	r3, [r3, #28]
 8003490:	2b02      	cmp	r3, #2
 8003492:	d146      	bne.n	8003522 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003494:	4b33      	ldr	r3, [pc, #204]	@ (8003564 <HAL_RCC_OscConfig+0x4cc>)
 8003496:	2200      	movs	r2, #0
 8003498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800349a:	f7fe fc67 	bl	8001d6c <HAL_GetTick>
 800349e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034a0:	e008      	b.n	80034b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034a2:	f7fe fc63 	bl	8001d6c <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d901      	bls.n	80034b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e06d      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034b4:	4b29      	ldr	r3, [pc, #164]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d1f0      	bne.n	80034a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6a1b      	ldr	r3, [r3, #32]
 80034c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034c8:	d108      	bne.n	80034dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80034ca:	4b24      	ldr	r3, [pc, #144]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	4921      	ldr	r1, [pc, #132]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034dc:	4b1f      	ldr	r3, [pc, #124]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a19      	ldr	r1, [r3, #32]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ec:	430b      	orrs	r3, r1
 80034ee:	491b      	ldr	r1, [pc, #108]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 80034f0:	4313      	orrs	r3, r2
 80034f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003564 <HAL_RCC_OscConfig+0x4cc>)
 80034f6:	2201      	movs	r2, #1
 80034f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034fa:	f7fe fc37 	bl	8001d6c <HAL_GetTick>
 80034fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003500:	e008      	b.n	8003514 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003502:	f7fe fc33 	bl	8001d6c <HAL_GetTick>
 8003506:	4602      	mov	r2, r0
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	1ad3      	subs	r3, r2, r3
 800350c:	2b02      	cmp	r3, #2
 800350e:	d901      	bls.n	8003514 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	e03d      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003514:	4b11      	ldr	r3, [pc, #68]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d0f0      	beq.n	8003502 <HAL_RCC_OscConfig+0x46a>
 8003520:	e035      	b.n	800358e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003522:	4b10      	ldr	r3, [pc, #64]	@ (8003564 <HAL_RCC_OscConfig+0x4cc>)
 8003524:	2200      	movs	r2, #0
 8003526:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003528:	f7fe fc20 	bl	8001d6c <HAL_GetTick>
 800352c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800352e:	e008      	b.n	8003542 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003530:	f7fe fc1c 	bl	8001d6c <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	2b02      	cmp	r3, #2
 800353c:	d901      	bls.n	8003542 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e026      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003542:	4b06      	ldr	r3, [pc, #24]	@ (800355c <HAL_RCC_OscConfig+0x4c4>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d1f0      	bne.n	8003530 <HAL_RCC_OscConfig+0x498>
 800354e:	e01e      	b.n	800358e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	69db      	ldr	r3, [r3, #28]
 8003554:	2b01      	cmp	r3, #1
 8003556:	d107      	bne.n	8003568 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e019      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
 800355c:	40021000 	.word	0x40021000
 8003560:	40007000 	.word	0x40007000
 8003564:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003568:	4b0b      	ldr	r3, [pc, #44]	@ (8003598 <HAL_RCC_OscConfig+0x500>)
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a1b      	ldr	r3, [r3, #32]
 8003578:	429a      	cmp	r2, r3
 800357a:	d106      	bne.n	800358a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003586:	429a      	cmp	r2, r3
 8003588:	d001      	beq.n	800358e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e000      	b.n	8003590 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3718      	adds	r7, #24
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	40021000 	.word	0x40021000

0800359c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d101      	bne.n	80035b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e0d0      	b.n	8003752 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035b0:	4b6a      	ldr	r3, [pc, #424]	@ (800375c <HAL_RCC_ClockConfig+0x1c0>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0307 	and.w	r3, r3, #7
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d910      	bls.n	80035e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035be:	4b67      	ldr	r3, [pc, #412]	@ (800375c <HAL_RCC_ClockConfig+0x1c0>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f023 0207 	bic.w	r2, r3, #7
 80035c6:	4965      	ldr	r1, [pc, #404]	@ (800375c <HAL_RCC_ClockConfig+0x1c0>)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ce:	4b63      	ldr	r3, [pc, #396]	@ (800375c <HAL_RCC_ClockConfig+0x1c0>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0307 	and.w	r3, r3, #7
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d001      	beq.n	80035e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e0b8      	b.n	8003752 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d020      	beq.n	800362e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0304 	and.w	r3, r3, #4
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d005      	beq.n	8003604 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035f8:	4b59      	ldr	r3, [pc, #356]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	4a58      	ldr	r2, [pc, #352]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 80035fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003602:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0308 	and.w	r3, r3, #8
 800360c:	2b00      	cmp	r3, #0
 800360e:	d005      	beq.n	800361c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003610:	4b53      	ldr	r3, [pc, #332]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	4a52      	ldr	r2, [pc, #328]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 8003616:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800361a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800361c:	4b50      	ldr	r3, [pc, #320]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	494d      	ldr	r1, [pc, #308]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 800362a:	4313      	orrs	r3, r2
 800362c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0301 	and.w	r3, r3, #1
 8003636:	2b00      	cmp	r3, #0
 8003638:	d040      	beq.n	80036bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	2b01      	cmp	r3, #1
 8003640:	d107      	bne.n	8003652 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003642:	4b47      	ldr	r3, [pc, #284]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d115      	bne.n	800367a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e07f      	b.n	8003752 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	2b02      	cmp	r3, #2
 8003658:	d107      	bne.n	800366a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800365a:	4b41      	ldr	r3, [pc, #260]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d109      	bne.n	800367a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e073      	b.n	8003752 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800366a:	4b3d      	ldr	r3, [pc, #244]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0302 	and.w	r3, r3, #2
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e06b      	b.n	8003752 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800367a:	4b39      	ldr	r3, [pc, #228]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f023 0203 	bic.w	r2, r3, #3
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	4936      	ldr	r1, [pc, #216]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 8003688:	4313      	orrs	r3, r2
 800368a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800368c:	f7fe fb6e 	bl	8001d6c <HAL_GetTick>
 8003690:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003692:	e00a      	b.n	80036aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003694:	f7fe fb6a 	bl	8001d6c <HAL_GetTick>
 8003698:	4602      	mov	r2, r0
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	1ad3      	subs	r3, r2, r3
 800369e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d901      	bls.n	80036aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e053      	b.n	8003752 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036aa:	4b2d      	ldr	r3, [pc, #180]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f003 020c 	and.w	r2, r3, #12
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	429a      	cmp	r2, r3
 80036ba:	d1eb      	bne.n	8003694 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036bc:	4b27      	ldr	r3, [pc, #156]	@ (800375c <HAL_RCC_ClockConfig+0x1c0>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0307 	and.w	r3, r3, #7
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d210      	bcs.n	80036ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ca:	4b24      	ldr	r3, [pc, #144]	@ (800375c <HAL_RCC_ClockConfig+0x1c0>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f023 0207 	bic.w	r2, r3, #7
 80036d2:	4922      	ldr	r1, [pc, #136]	@ (800375c <HAL_RCC_ClockConfig+0x1c0>)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036da:	4b20      	ldr	r3, [pc, #128]	@ (800375c <HAL_RCC_ClockConfig+0x1c0>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0307 	and.w	r3, r3, #7
 80036e2:	683a      	ldr	r2, [r7, #0]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d001      	beq.n	80036ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e032      	b.n	8003752 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0304 	and.w	r3, r3, #4
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d008      	beq.n	800370a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036f8:	4b19      	ldr	r3, [pc, #100]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	4916      	ldr	r1, [pc, #88]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 8003706:	4313      	orrs	r3, r2
 8003708:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0308 	and.w	r3, r3, #8
 8003712:	2b00      	cmp	r3, #0
 8003714:	d009      	beq.n	800372a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003716:	4b12      	ldr	r3, [pc, #72]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	691b      	ldr	r3, [r3, #16]
 8003722:	00db      	lsls	r3, r3, #3
 8003724:	490e      	ldr	r1, [pc, #56]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 8003726:	4313      	orrs	r3, r2
 8003728:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800372a:	f000 f821 	bl	8003770 <HAL_RCC_GetSysClockFreq>
 800372e:	4602      	mov	r2, r0
 8003730:	4b0b      	ldr	r3, [pc, #44]	@ (8003760 <HAL_RCC_ClockConfig+0x1c4>)
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	091b      	lsrs	r3, r3, #4
 8003736:	f003 030f 	and.w	r3, r3, #15
 800373a:	490a      	ldr	r1, [pc, #40]	@ (8003764 <HAL_RCC_ClockConfig+0x1c8>)
 800373c:	5ccb      	ldrb	r3, [r1, r3]
 800373e:	fa22 f303 	lsr.w	r3, r2, r3
 8003742:	4a09      	ldr	r2, [pc, #36]	@ (8003768 <HAL_RCC_ClockConfig+0x1cc>)
 8003744:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003746:	4b09      	ldr	r3, [pc, #36]	@ (800376c <HAL_RCC_ClockConfig+0x1d0>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4618      	mov	r0, r3
 800374c:	f7fe facc 	bl	8001ce8 <HAL_InitTick>

  return HAL_OK;
 8003750:	2300      	movs	r3, #0
}
 8003752:	4618      	mov	r0, r3
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
 800375a:	bf00      	nop
 800375c:	40022000 	.word	0x40022000
 8003760:	40021000 	.word	0x40021000
 8003764:	08004f54 	.word	0x08004f54
 8003768:	20000008 	.word	0x20000008
 800376c:	2000000c 	.word	0x2000000c

08003770 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003770:	b480      	push	{r7}
 8003772:	b087      	sub	sp, #28
 8003774:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003776:	2300      	movs	r3, #0
 8003778:	60fb      	str	r3, [r7, #12]
 800377a:	2300      	movs	r3, #0
 800377c:	60bb      	str	r3, [r7, #8]
 800377e:	2300      	movs	r3, #0
 8003780:	617b      	str	r3, [r7, #20]
 8003782:	2300      	movs	r3, #0
 8003784:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003786:	2300      	movs	r3, #0
 8003788:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800378a:	4b1e      	ldr	r3, [pc, #120]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x94>)
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f003 030c 	and.w	r3, r3, #12
 8003796:	2b04      	cmp	r3, #4
 8003798:	d002      	beq.n	80037a0 <HAL_RCC_GetSysClockFreq+0x30>
 800379a:	2b08      	cmp	r3, #8
 800379c:	d003      	beq.n	80037a6 <HAL_RCC_GetSysClockFreq+0x36>
 800379e:	e027      	b.n	80037f0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037a0:	4b19      	ldr	r3, [pc, #100]	@ (8003808 <HAL_RCC_GetSysClockFreq+0x98>)
 80037a2:	613b      	str	r3, [r7, #16]
      break;
 80037a4:	e027      	b.n	80037f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	0c9b      	lsrs	r3, r3, #18
 80037aa:	f003 030f 	and.w	r3, r3, #15
 80037ae:	4a17      	ldr	r2, [pc, #92]	@ (800380c <HAL_RCC_GetSysClockFreq+0x9c>)
 80037b0:	5cd3      	ldrb	r3, [r2, r3]
 80037b2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d010      	beq.n	80037e0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037be:	4b11      	ldr	r3, [pc, #68]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x94>)
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	0c5b      	lsrs	r3, r3, #17
 80037c4:	f003 0301 	and.w	r3, r3, #1
 80037c8:	4a11      	ldr	r2, [pc, #68]	@ (8003810 <HAL_RCC_GetSysClockFreq+0xa0>)
 80037ca:	5cd3      	ldrb	r3, [r2, r3]
 80037cc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a0d      	ldr	r2, [pc, #52]	@ (8003808 <HAL_RCC_GetSysClockFreq+0x98>)
 80037d2:	fb03 f202 	mul.w	r2, r3, r2
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037dc:	617b      	str	r3, [r7, #20]
 80037de:	e004      	b.n	80037ea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	4a0c      	ldr	r2, [pc, #48]	@ (8003814 <HAL_RCC_GetSysClockFreq+0xa4>)
 80037e4:	fb02 f303 	mul.w	r3, r2, r3
 80037e8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	613b      	str	r3, [r7, #16]
      break;
 80037ee:	e002      	b.n	80037f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037f0:	4b05      	ldr	r3, [pc, #20]	@ (8003808 <HAL_RCC_GetSysClockFreq+0x98>)
 80037f2:	613b      	str	r3, [r7, #16]
      break;
 80037f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037f6:	693b      	ldr	r3, [r7, #16]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	371c      	adds	r7, #28
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bc80      	pop	{r7}
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	40021000 	.word	0x40021000
 8003808:	007a1200 	.word	0x007a1200
 800380c:	08004f6c 	.word	0x08004f6c
 8003810:	08004f7c 	.word	0x08004f7c
 8003814:	003d0900 	.word	0x003d0900

08003818 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800381c:	4b02      	ldr	r3, [pc, #8]	@ (8003828 <HAL_RCC_GetHCLKFreq+0x10>)
 800381e:	681b      	ldr	r3, [r3, #0]
}
 8003820:	4618      	mov	r0, r3
 8003822:	46bd      	mov	sp, r7
 8003824:	bc80      	pop	{r7}
 8003826:	4770      	bx	lr
 8003828:	20000008 	.word	0x20000008

0800382c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003830:	f7ff fff2 	bl	8003818 <HAL_RCC_GetHCLKFreq>
 8003834:	4602      	mov	r2, r0
 8003836:	4b05      	ldr	r3, [pc, #20]	@ (800384c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	0adb      	lsrs	r3, r3, #11
 800383c:	f003 0307 	and.w	r3, r3, #7
 8003840:	4903      	ldr	r1, [pc, #12]	@ (8003850 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003842:	5ccb      	ldrb	r3, [r1, r3]
 8003844:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003848:	4618      	mov	r0, r3
 800384a:	bd80      	pop	{r7, pc}
 800384c:	40021000 	.word	0x40021000
 8003850:	08004f64 	.word	0x08004f64

08003854 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003854:	b480      	push	{r7}
 8003856:	b085      	sub	sp, #20
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800385c:	4b0a      	ldr	r3, [pc, #40]	@ (8003888 <RCC_Delay+0x34>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a0a      	ldr	r2, [pc, #40]	@ (800388c <RCC_Delay+0x38>)
 8003862:	fba2 2303 	umull	r2, r3, r2, r3
 8003866:	0a5b      	lsrs	r3, r3, #9
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	fb02 f303 	mul.w	r3, r2, r3
 800386e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003870:	bf00      	nop
  }
  while (Delay --);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	1e5a      	subs	r2, r3, #1
 8003876:	60fa      	str	r2, [r7, #12]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d1f9      	bne.n	8003870 <RCC_Delay+0x1c>
}
 800387c:	bf00      	nop
 800387e:	bf00      	nop
 8003880:	3714      	adds	r7, #20
 8003882:	46bd      	mov	sp, r7
 8003884:	bc80      	pop	{r7}
 8003886:	4770      	bx	lr
 8003888:	20000008 	.word	0x20000008
 800388c:	10624dd3 	.word	0x10624dd3

08003890 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b086      	sub	sp, #24
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003898:	2300      	movs	r3, #0
 800389a:	613b      	str	r3, [r7, #16]
 800389c:	2300      	movs	r3, #0
 800389e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0301 	and.w	r3, r3, #1
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d07d      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80038ac:	2300      	movs	r3, #0
 80038ae:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038b0:	4b4f      	ldr	r3, [pc, #316]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038b2:	69db      	ldr	r3, [r3, #28]
 80038b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d10d      	bne.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038bc:	4b4c      	ldr	r3, [pc, #304]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038be:	69db      	ldr	r3, [r3, #28]
 80038c0:	4a4b      	ldr	r2, [pc, #300]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038c6:	61d3      	str	r3, [r2, #28]
 80038c8:	4b49      	ldr	r3, [pc, #292]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038ca:	69db      	ldr	r3, [r3, #28]
 80038cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038d0:	60bb      	str	r3, [r7, #8]
 80038d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038d4:	2301      	movs	r3, #1
 80038d6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038d8:	4b46      	ldr	r3, [pc, #280]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d118      	bne.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038e4:	4b43      	ldr	r3, [pc, #268]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a42      	ldr	r2, [pc, #264]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038f0:	f7fe fa3c 	bl	8001d6c <HAL_GetTick>
 80038f4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038f6:	e008      	b.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038f8:	f7fe fa38 	bl	8001d6c <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b64      	cmp	r3, #100	@ 0x64
 8003904:	d901      	bls.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e06d      	b.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800390a:	4b3a      	ldr	r3, [pc, #232]	@ (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003912:	2b00      	cmp	r3, #0
 8003914:	d0f0      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003916:	4b36      	ldr	r3, [pc, #216]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003918:	6a1b      	ldr	r3, [r3, #32]
 800391a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800391e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d02e      	beq.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800392e:	68fa      	ldr	r2, [r7, #12]
 8003930:	429a      	cmp	r2, r3
 8003932:	d027      	beq.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003934:	4b2e      	ldr	r3, [pc, #184]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003936:	6a1b      	ldr	r3, [r3, #32]
 8003938:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800393c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800393e:	4b2e      	ldr	r3, [pc, #184]	@ (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003940:	2201      	movs	r2, #1
 8003942:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003944:	4b2c      	ldr	r3, [pc, #176]	@ (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003946:	2200      	movs	r2, #0
 8003948:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800394a:	4a29      	ldr	r2, [pc, #164]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	2b00      	cmp	r3, #0
 8003958:	d014      	beq.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800395a:	f7fe fa07 	bl	8001d6c <HAL_GetTick>
 800395e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003960:	e00a      	b.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003962:	f7fe fa03 	bl	8001d6c <HAL_GetTick>
 8003966:	4602      	mov	r2, r0
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003970:	4293      	cmp	r3, r2
 8003972:	d901      	bls.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e036      	b.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003978:	4b1d      	ldr	r3, [pc, #116]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800397a:	6a1b      	ldr	r3, [r3, #32]
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d0ee      	beq.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003984:	4b1a      	ldr	r3, [pc, #104]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003986:	6a1b      	ldr	r3, [r3, #32]
 8003988:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	4917      	ldr	r1, [pc, #92]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003992:	4313      	orrs	r3, r2
 8003994:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003996:	7dfb      	ldrb	r3, [r7, #23]
 8003998:	2b01      	cmp	r3, #1
 800399a:	d105      	bne.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800399c:	4b14      	ldr	r3, [pc, #80]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800399e:	69db      	ldr	r3, [r3, #28]
 80039a0:	4a13      	ldr	r2, [pc, #76]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039a6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0302 	and.w	r3, r3, #2
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d008      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039b4:	4b0e      	ldr	r3, [pc, #56]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	490b      	ldr	r1, [pc, #44]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039c2:	4313      	orrs	r3, r2
 80039c4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0310 	and.w	r3, r3, #16
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d008      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039d2:	4b07      	ldr	r3, [pc, #28]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	4904      	ldr	r1, [pc, #16]	@ (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	40021000 	.word	0x40021000
 80039f4:	40007000 	.word	0x40007000
 80039f8:	42420440 	.word	0x42420440

080039fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b088      	sub	sp, #32
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003a04:	2300      	movs	r3, #0
 8003a06:	617b      	str	r3, [r7, #20]
 8003a08:	2300      	movs	r3, #0
 8003a0a:	61fb      	str	r3, [r7, #28]
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003a10:	2300      	movs	r3, #0
 8003a12:	60fb      	str	r3, [r7, #12]
 8003a14:	2300      	movs	r3, #0
 8003a16:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2b10      	cmp	r3, #16
 8003a1c:	d00a      	beq.n	8003a34 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2b10      	cmp	r3, #16
 8003a22:	f200 808a 	bhi.w	8003b3a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d045      	beq.n	8003ab8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d075      	beq.n	8003b1e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003a32:	e082      	b.n	8003b3a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003a34:	4b46      	ldr	r3, [pc, #280]	@ (8003b50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003a3a:	4b45      	ldr	r3, [pc, #276]	@ (8003b50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d07b      	beq.n	8003b3e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	0c9b      	lsrs	r3, r3, #18
 8003a4a:	f003 030f 	and.w	r3, r3, #15
 8003a4e:	4a41      	ldr	r2, [pc, #260]	@ (8003b54 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003a50:	5cd3      	ldrb	r3, [r2, r3]
 8003a52:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d015      	beq.n	8003a8a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a5e:	4b3c      	ldr	r3, [pc, #240]	@ (8003b50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	0c5b      	lsrs	r3, r3, #17
 8003a64:	f003 0301 	and.w	r3, r3, #1
 8003a68:	4a3b      	ldr	r2, [pc, #236]	@ (8003b58 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003a6a:	5cd3      	ldrb	r3, [r2, r3]
 8003a6c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00d      	beq.n	8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003a78:	4a38      	ldr	r2, [pc, #224]	@ (8003b5c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	fb02 f303 	mul.w	r3, r2, r3
 8003a86:	61fb      	str	r3, [r7, #28]
 8003a88:	e004      	b.n	8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	4a34      	ldr	r2, [pc, #208]	@ (8003b60 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003a8e:	fb02 f303 	mul.w	r3, r2, r3
 8003a92:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003a94:	4b2e      	ldr	r3, [pc, #184]	@ (8003b50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003aa0:	d102      	bne.n	8003aa8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	61bb      	str	r3, [r7, #24]
      break;
 8003aa6:	e04a      	b.n	8003b3e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	005b      	lsls	r3, r3, #1
 8003aac:	4a2d      	ldr	r2, [pc, #180]	@ (8003b64 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003aae:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab2:	085b      	lsrs	r3, r3, #1
 8003ab4:	61bb      	str	r3, [r7, #24]
      break;
 8003ab6:	e042      	b.n	8003b3e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003ab8:	4b25      	ldr	r3, [pc, #148]	@ (8003b50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003aba:	6a1b      	ldr	r3, [r3, #32]
 8003abc:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ac4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ac8:	d108      	bne.n	8003adc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f003 0302 	and.w	r3, r3, #2
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d003      	beq.n	8003adc <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003ad4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ad8:	61bb      	str	r3, [r7, #24]
 8003ada:	e01f      	b.n	8003b1c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ae2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ae6:	d109      	bne.n	8003afc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003ae8:	4b19      	ldr	r3, [pc, #100]	@ (8003b50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d003      	beq.n	8003afc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003af4:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003af8:	61bb      	str	r3, [r7, #24]
 8003afa:	e00f      	b.n	8003b1c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b06:	d11c      	bne.n	8003b42 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003b08:	4b11      	ldr	r3, [pc, #68]	@ (8003b50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d016      	beq.n	8003b42 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003b14:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003b18:	61bb      	str	r3, [r7, #24]
      break;
 8003b1a:	e012      	b.n	8003b42 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003b1c:	e011      	b.n	8003b42 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003b1e:	f7ff fe85 	bl	800382c <HAL_RCC_GetPCLK2Freq>
 8003b22:	4602      	mov	r2, r0
 8003b24:	4b0a      	ldr	r3, [pc, #40]	@ (8003b50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	0b9b      	lsrs	r3, r3, #14
 8003b2a:	f003 0303 	and.w	r3, r3, #3
 8003b2e:	3301      	adds	r3, #1
 8003b30:	005b      	lsls	r3, r3, #1
 8003b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b36:	61bb      	str	r3, [r7, #24]
      break;
 8003b38:	e004      	b.n	8003b44 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003b3a:	bf00      	nop
 8003b3c:	e002      	b.n	8003b44 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003b3e:	bf00      	nop
 8003b40:	e000      	b.n	8003b44 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003b42:	bf00      	nop
    }
  }
  return (frequency);
 8003b44:	69bb      	ldr	r3, [r7, #24]
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3720      	adds	r7, #32
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	40021000 	.word	0x40021000
 8003b54:	08004f80 	.word	0x08004f80
 8003b58:	08004f90 	.word	0x08004f90
 8003b5c:	007a1200 	.word	0x007a1200
 8003b60:	003d0900 	.word	0x003d0900
 8003b64:	aaaaaaab 	.word	0xaaaaaaab

08003b68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e041      	b.n	8003bfe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d106      	bne.n	8003b94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f7fd ffb4 	bl	8001afc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2202      	movs	r2, #2
 8003b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	3304      	adds	r3, #4
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	4610      	mov	r0, r2
 8003ba8:	f000 fd5a 	bl	8004660 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3708      	adds	r7, #8
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b082      	sub	sp, #8
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d101      	bne.n	8003c18 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e041      	b.n	8003c9c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d106      	bne.n	8003c32 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 f839 	bl	8003ca4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2202      	movs	r2, #2
 8003c36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	3304      	adds	r3, #4
 8003c42:	4619      	mov	r1, r3
 8003c44:	4610      	mov	r0, r2
 8003c46:	f000 fd0b 	bl	8004660 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2201      	movs	r2, #1
 8003c66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2201      	movs	r2, #1
 8003c76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2201      	movs	r2, #1
 8003c96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c9a:	2300      	movs	r3, #0
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3708      	adds	r7, #8
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003cac:	bf00      	nop
 8003cae:	370c      	adds	r7, #12
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bc80      	pop	{r7}
 8003cb4:	4770      	bx	lr
	...

08003cb8 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b086      	sub	sp, #24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	60b9      	str	r1, [r7, #8]
 8003cc2:	607a      	str	r2, [r7, #4]
 8003cc4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d109      	bne.n	8003ce4 <HAL_TIM_PWM_Start_DMA+0x2c>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	bf0c      	ite	eq
 8003cdc:	2301      	moveq	r3, #1
 8003cde:	2300      	movne	r3, #0
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	e022      	b.n	8003d2a <HAL_TIM_PWM_Start_DMA+0x72>
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	d109      	bne.n	8003cfe <HAL_TIM_PWM_Start_DMA+0x46>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	bf0c      	ite	eq
 8003cf6:	2301      	moveq	r3, #1
 8003cf8:	2300      	movne	r3, #0
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	e015      	b.n	8003d2a <HAL_TIM_PWM_Start_DMA+0x72>
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	2b08      	cmp	r3, #8
 8003d02:	d109      	bne.n	8003d18 <HAL_TIM_PWM_Start_DMA+0x60>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	bf0c      	ite	eq
 8003d10:	2301      	moveq	r3, #1
 8003d12:	2300      	movne	r3, #0
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	e008      	b.n	8003d2a <HAL_TIM_PWM_Start_DMA+0x72>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	bf0c      	ite	eq
 8003d24:	2301      	moveq	r3, #1
 8003d26:	2300      	movne	r3, #0
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8003d2e:	2302      	movs	r3, #2
 8003d30:	e153      	b.n	8003fda <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d109      	bne.n	8003d4c <HAL_TIM_PWM_Start_DMA+0x94>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	bf0c      	ite	eq
 8003d44:	2301      	moveq	r3, #1
 8003d46:	2300      	movne	r3, #0
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	e022      	b.n	8003d92 <HAL_TIM_PWM_Start_DMA+0xda>
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	2b04      	cmp	r3, #4
 8003d50:	d109      	bne.n	8003d66 <HAL_TIM_PWM_Start_DMA+0xae>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	bf0c      	ite	eq
 8003d5e:	2301      	moveq	r3, #1
 8003d60:	2300      	movne	r3, #0
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	e015      	b.n	8003d92 <HAL_TIM_PWM_Start_DMA+0xda>
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	2b08      	cmp	r3, #8
 8003d6a:	d109      	bne.n	8003d80 <HAL_TIM_PWM_Start_DMA+0xc8>
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	bf0c      	ite	eq
 8003d78:	2301      	moveq	r3, #1
 8003d7a:	2300      	movne	r3, #0
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	e008      	b.n	8003d92 <HAL_TIM_PWM_Start_DMA+0xda>
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	bf0c      	ite	eq
 8003d8c:	2301      	moveq	r3, #1
 8003d8e:	2300      	movne	r3, #0
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d024      	beq.n	8003de0 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d002      	beq.n	8003da2 <HAL_TIM_PWM_Start_DMA+0xea>
 8003d9c:	887b      	ldrh	r3, [r7, #2]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d101      	bne.n	8003da6 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e119      	b.n	8003fda <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d104      	bne.n	8003db6 <HAL_TIM_PWM_Start_DMA+0xfe>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2202      	movs	r2, #2
 8003db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003db4:	e016      	b.n	8003de4 <HAL_TIM_PWM_Start_DMA+0x12c>
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	2b04      	cmp	r3, #4
 8003dba:	d104      	bne.n	8003dc6 <HAL_TIM_PWM_Start_DMA+0x10e>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2202      	movs	r2, #2
 8003dc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003dc4:	e00e      	b.n	8003de4 <HAL_TIM_PWM_Start_DMA+0x12c>
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	2b08      	cmp	r3, #8
 8003dca:	d104      	bne.n	8003dd6 <HAL_TIM_PWM_Start_DMA+0x11e>
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2202      	movs	r2, #2
 8003dd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003dd4:	e006      	b.n	8003de4 <HAL_TIM_PWM_Start_DMA+0x12c>
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2202      	movs	r2, #2
 8003dda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003dde:	e001      	b.n	8003de4 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e0fa      	b.n	8003fda <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	2b0c      	cmp	r3, #12
 8003de8:	f200 80ae 	bhi.w	8003f48 <HAL_TIM_PWM_Start_DMA+0x290>
 8003dec:	a201      	add	r2, pc, #4	@ (adr r2, 8003df4 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8003dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003df2:	bf00      	nop
 8003df4:	08003e29 	.word	0x08003e29
 8003df8:	08003f49 	.word	0x08003f49
 8003dfc:	08003f49 	.word	0x08003f49
 8003e00:	08003f49 	.word	0x08003f49
 8003e04:	08003e71 	.word	0x08003e71
 8003e08:	08003f49 	.word	0x08003f49
 8003e0c:	08003f49 	.word	0x08003f49
 8003e10:	08003f49 	.word	0x08003f49
 8003e14:	08003eb9 	.word	0x08003eb9
 8003e18:	08003f49 	.word	0x08003f49
 8003e1c:	08003f49 	.word	0x08003f49
 8003e20:	08003f49 	.word	0x08003f49
 8003e24:	08003f01 	.word	0x08003f01
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e2c:	4a6d      	ldr	r2, [pc, #436]	@ (8003fe4 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8003e2e:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e34:	4a6c      	ldr	r2, [pc, #432]	@ (8003fe8 <HAL_TIM_PWM_Start_DMA+0x330>)
 8003e36:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3c:	4a6b      	ldr	r2, [pc, #428]	@ (8003fec <HAL_TIM_PWM_Start_DMA+0x334>)
 8003e3e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8003e44:	6879      	ldr	r1, [r7, #4]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	3334      	adds	r3, #52	@ 0x34
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	887b      	ldrh	r3, [r7, #2]
 8003e50:	f7fe fd7a 	bl	8002948 <HAL_DMA_Start_IT>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d001      	beq.n	8003e5e <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e0bd      	b.n	8003fda <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	68da      	ldr	r2, [r3, #12]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e6c:	60da      	str	r2, [r3, #12]
      break;
 8003e6e:	e06e      	b.n	8003f4e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e74:	4a5b      	ldr	r2, [pc, #364]	@ (8003fe4 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8003e76:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e7c:	4a5a      	ldr	r2, [pc, #360]	@ (8003fe8 <HAL_TIM_PWM_Start_DMA+0x330>)
 8003e7e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e84:	4a59      	ldr	r2, [pc, #356]	@ (8003fec <HAL_TIM_PWM_Start_DMA+0x334>)
 8003e86:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003e8c:	6879      	ldr	r1, [r7, #4]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	3338      	adds	r3, #56	@ 0x38
 8003e94:	461a      	mov	r2, r3
 8003e96:	887b      	ldrh	r3, [r7, #2]
 8003e98:	f7fe fd56 	bl	8002948 <HAL_DMA_Start_IT>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e099      	b.n	8003fda <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68da      	ldr	r2, [r3, #12]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003eb4:	60da      	str	r2, [r3, #12]
      break;
 8003eb6:	e04a      	b.n	8003f4e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ebc:	4a49      	ldr	r2, [pc, #292]	@ (8003fe4 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8003ebe:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ec4:	4a48      	ldr	r2, [pc, #288]	@ (8003fe8 <HAL_TIM_PWM_Start_DMA+0x330>)
 8003ec6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ecc:	4a47      	ldr	r2, [pc, #284]	@ (8003fec <HAL_TIM_PWM_Start_DMA+0x334>)
 8003ece:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003ed4:	6879      	ldr	r1, [r7, #4]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	333c      	adds	r3, #60	@ 0x3c
 8003edc:	461a      	mov	r2, r3
 8003ede:	887b      	ldrh	r3, [r7, #2]
 8003ee0:	f7fe fd32 	bl	8002948 <HAL_DMA_Start_IT>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d001      	beq.n	8003eee <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e075      	b.n	8003fda <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68da      	ldr	r2, [r3, #12]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003efc:	60da      	str	r2, [r3, #12]
      break;
 8003efe:	e026      	b.n	8003f4e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f04:	4a37      	ldr	r2, [pc, #220]	@ (8003fe4 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8003f06:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f0c:	4a36      	ldr	r2, [pc, #216]	@ (8003fe8 <HAL_TIM_PWM_Start_DMA+0x330>)
 8003f0e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f14:	4a35      	ldr	r2, [pc, #212]	@ (8003fec <HAL_TIM_PWM_Start_DMA+0x334>)
 8003f16:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003f1c:	6879      	ldr	r1, [r7, #4]
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	3340      	adds	r3, #64	@ 0x40
 8003f24:	461a      	mov	r2, r3
 8003f26:	887b      	ldrh	r3, [r7, #2]
 8003f28:	f7fe fd0e 	bl	8002948 <HAL_DMA_Start_IT>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d001      	beq.n	8003f36 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e051      	b.n	8003fda <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	68da      	ldr	r2, [r3, #12]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003f44:	60da      	str	r2, [r3, #12]
      break;
 8003f46:	e002      	b.n	8003f4e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	75fb      	strb	r3, [r7, #23]
      break;
 8003f4c:	bf00      	nop
  }

  if (status == HAL_OK)
 8003f4e:	7dfb      	ldrb	r3, [r7, #23]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d141      	bne.n	8003fd8 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	68b9      	ldr	r1, [r7, #8]
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f000 fe0b 	bl	8004b78 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4a22      	ldr	r2, [pc, #136]	@ (8003ff0 <HAL_TIM_PWM_Start_DMA+0x338>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d107      	bne.n	8003f7c <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f7a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a1b      	ldr	r2, [pc, #108]	@ (8003ff0 <HAL_TIM_PWM_Start_DMA+0x338>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d00e      	beq.n	8003fa4 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f8e:	d009      	beq.n	8003fa4 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a17      	ldr	r2, [pc, #92]	@ (8003ff4 <HAL_TIM_PWM_Start_DMA+0x33c>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d004      	beq.n	8003fa4 <HAL_TIM_PWM_Start_DMA+0x2ec>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a16      	ldr	r2, [pc, #88]	@ (8003ff8 <HAL_TIM_PWM_Start_DMA+0x340>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d111      	bne.n	8003fc8 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	f003 0307 	and.w	r3, r3, #7
 8003fae:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	2b06      	cmp	r3, #6
 8003fb4:	d010      	beq.n	8003fd8 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f042 0201 	orr.w	r2, r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fc6:	e007      	b.n	8003fd8 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f042 0201 	orr.w	r2, r2, #1
 8003fd6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003fd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3718      	adds	r7, #24
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	08004551 	.word	0x08004551
 8003fe8:	080045f9 	.word	0x080045f9
 8003fec:	080044bf 	.word	0x080044bf
 8003ff0:	40012c00 	.word	0x40012c00
 8003ff4:	40000400 	.word	0x40000400
 8003ff8:	40000800 	.word	0x40000800

08003ffc <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004006:	2300      	movs	r3, #0
 8004008:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	2b0c      	cmp	r3, #12
 800400e:	d855      	bhi.n	80040bc <HAL_TIM_PWM_Stop_DMA+0xc0>
 8004010:	a201      	add	r2, pc, #4	@ (adr r2, 8004018 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8004012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004016:	bf00      	nop
 8004018:	0800404d 	.word	0x0800404d
 800401c:	080040bd 	.word	0x080040bd
 8004020:	080040bd 	.word	0x080040bd
 8004024:	080040bd 	.word	0x080040bd
 8004028:	08004069 	.word	0x08004069
 800402c:	080040bd 	.word	0x080040bd
 8004030:	080040bd 	.word	0x080040bd
 8004034:	080040bd 	.word	0x080040bd
 8004038:	08004085 	.word	0x08004085
 800403c:	080040bd 	.word	0x080040bd
 8004040:	080040bd 	.word	0x080040bd
 8004044:	080040bd 	.word	0x080040bd
 8004048:	080040a1 	.word	0x080040a1
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	68da      	ldr	r2, [r3, #12]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800405a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004060:	4618      	mov	r0, r3
 8004062:	f7fe fcd1 	bl	8002a08 <HAL_DMA_Abort_IT>
      break;
 8004066:	e02c      	b.n	80040c2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68da      	ldr	r2, [r3, #12]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004076:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800407c:	4618      	mov	r0, r3
 800407e:	f7fe fcc3 	bl	8002a08 <HAL_DMA_Abort_IT>
      break;
 8004082:	e01e      	b.n	80040c2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	68da      	ldr	r2, [r3, #12]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004092:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004098:	4618      	mov	r0, r3
 800409a:	f7fe fcb5 	bl	8002a08 <HAL_DMA_Abort_IT>
      break;
 800409e:	e010      	b.n	80040c2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	68da      	ldr	r2, [r3, #12]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80040ae:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b4:	4618      	mov	r0, r3
 80040b6:	f7fe fca7 	bl	8002a08 <HAL_DMA_Abort_IT>
      break;
 80040ba:	e002      	b.n	80040c2 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	73fb      	strb	r3, [r7, #15]
      break;
 80040c0:	bf00      	nop
  }

  if (status == HAL_OK)
 80040c2:	7bfb      	ldrb	r3, [r7, #15]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d157      	bne.n	8004178 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2200      	movs	r2, #0
 80040ce:	6839      	ldr	r1, [r7, #0]
 80040d0:	4618      	mov	r0, r3
 80040d2:	f000 fd51 	bl	8004b78 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a2a      	ldr	r2, [pc, #168]	@ (8004184 <HAL_TIM_PWM_Stop_DMA+0x188>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d117      	bne.n	8004110 <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6a1a      	ldr	r2, [r3, #32]
 80040e6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80040ea:	4013      	ands	r3, r2
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d10f      	bne.n	8004110 <HAL_TIM_PWM_Stop_DMA+0x114>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	6a1a      	ldr	r2, [r3, #32]
 80040f6:	f240 4344 	movw	r3, #1092	@ 0x444
 80040fa:	4013      	ands	r3, r2
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d107      	bne.n	8004110 <HAL_TIM_PWM_Stop_DMA+0x114>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800410e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	6a1a      	ldr	r2, [r3, #32]
 8004116:	f241 1311 	movw	r3, #4369	@ 0x1111
 800411a:	4013      	ands	r3, r2
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10f      	bne.n	8004140 <HAL_TIM_PWM_Stop_DMA+0x144>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	6a1a      	ldr	r2, [r3, #32]
 8004126:	f240 4344 	movw	r3, #1092	@ 0x444
 800412a:	4013      	ands	r3, r2
 800412c:	2b00      	cmp	r3, #0
 800412e:	d107      	bne.n	8004140 <HAL_TIM_PWM_Stop_DMA+0x144>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 0201 	bic.w	r2, r2, #1
 800413e:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d104      	bne.n	8004150 <HAL_TIM_PWM_Stop_DMA+0x154>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800414e:	e013      	b.n	8004178 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	2b04      	cmp	r3, #4
 8004154:	d104      	bne.n	8004160 <HAL_TIM_PWM_Stop_DMA+0x164>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2201      	movs	r2, #1
 800415a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800415e:	e00b      	b.n	8004178 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	2b08      	cmp	r3, #8
 8004164:	d104      	bne.n	8004170 <HAL_TIM_PWM_Stop_DMA+0x174>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2201      	movs	r2, #1
 800416a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800416e:	e003      	b.n	8004178 <HAL_TIM_PWM_Stop_DMA+0x17c>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8004178:	7bfb      	ldrb	r3, [r7, #15]
}
 800417a:	4618      	mov	r0, r3
 800417c:	3710      	adds	r7, #16
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	40012c00 	.word	0x40012c00

08004188 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004194:	2300      	movs	r3, #0
 8004196:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d101      	bne.n	80041a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80041a2:	2302      	movs	r3, #2
 80041a4:	e0ae      	b.n	8004304 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	2201      	movs	r2, #1
 80041aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2b0c      	cmp	r3, #12
 80041b2:	f200 809f 	bhi.w	80042f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80041b6:	a201      	add	r2, pc, #4	@ (adr r2, 80041bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80041b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041bc:	080041f1 	.word	0x080041f1
 80041c0:	080042f5 	.word	0x080042f5
 80041c4:	080042f5 	.word	0x080042f5
 80041c8:	080042f5 	.word	0x080042f5
 80041cc:	08004231 	.word	0x08004231
 80041d0:	080042f5 	.word	0x080042f5
 80041d4:	080042f5 	.word	0x080042f5
 80041d8:	080042f5 	.word	0x080042f5
 80041dc:	08004273 	.word	0x08004273
 80041e0:	080042f5 	.word	0x080042f5
 80041e4:	080042f5 	.word	0x080042f5
 80041e8:	080042f5 	.word	0x080042f5
 80041ec:	080042b3 	.word	0x080042b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68b9      	ldr	r1, [r7, #8]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f000 faa0 	bl	800473c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	699a      	ldr	r2, [r3, #24]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f042 0208 	orr.w	r2, r2, #8
 800420a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	699a      	ldr	r2, [r3, #24]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f022 0204 	bic.w	r2, r2, #4
 800421a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	6999      	ldr	r1, [r3, #24]
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	691a      	ldr	r2, [r3, #16]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	430a      	orrs	r2, r1
 800422c:	619a      	str	r2, [r3, #24]
      break;
 800422e:	e064      	b.n	80042fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	68b9      	ldr	r1, [r7, #8]
 8004236:	4618      	mov	r0, r3
 8004238:	f000 fae6 	bl	8004808 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	699a      	ldr	r2, [r3, #24]
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800424a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	699a      	ldr	r2, [r3, #24]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800425a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6999      	ldr	r1, [r3, #24]
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	021a      	lsls	r2, r3, #8
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	430a      	orrs	r2, r1
 800426e:	619a      	str	r2, [r3, #24]
      break;
 8004270:	e043      	b.n	80042fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	68b9      	ldr	r1, [r7, #8]
 8004278:	4618      	mov	r0, r3
 800427a:	f000 fb2f 	bl	80048dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	69da      	ldr	r2, [r3, #28]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f042 0208 	orr.w	r2, r2, #8
 800428c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	69da      	ldr	r2, [r3, #28]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f022 0204 	bic.w	r2, r2, #4
 800429c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	69d9      	ldr	r1, [r3, #28]
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	691a      	ldr	r2, [r3, #16]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	430a      	orrs	r2, r1
 80042ae:	61da      	str	r2, [r3, #28]
      break;
 80042b0:	e023      	b.n	80042fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68b9      	ldr	r1, [r7, #8]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f000 fb79 	bl	80049b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	69da      	ldr	r2, [r3, #28]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	69da      	ldr	r2, [r3, #28]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	69d9      	ldr	r1, [r3, #28]
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	691b      	ldr	r3, [r3, #16]
 80042e8:	021a      	lsls	r2, r3, #8
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	430a      	orrs	r2, r1
 80042f0:	61da      	str	r2, [r3, #28]
      break;
 80042f2:	e002      	b.n	80042fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	75fb      	strb	r3, [r7, #23]
      break;
 80042f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004302:	7dfb      	ldrb	r3, [r7, #23]
}
 8004304:	4618      	mov	r0, r3
 8004306:	3718      	adds	r7, #24
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b084      	sub	sp, #16
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004316:	2300      	movs	r3, #0
 8004318:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004320:	2b01      	cmp	r3, #1
 8004322:	d101      	bne.n	8004328 <HAL_TIM_ConfigClockSource+0x1c>
 8004324:	2302      	movs	r3, #2
 8004326:	e0b4      	b.n	8004492 <HAL_TIM_ConfigClockSource+0x186>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2202      	movs	r2, #2
 8004334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004346:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800434e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68ba      	ldr	r2, [r7, #8]
 8004356:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004360:	d03e      	beq.n	80043e0 <HAL_TIM_ConfigClockSource+0xd4>
 8004362:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004366:	f200 8087 	bhi.w	8004478 <HAL_TIM_ConfigClockSource+0x16c>
 800436a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800436e:	f000 8086 	beq.w	800447e <HAL_TIM_ConfigClockSource+0x172>
 8004372:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004376:	d87f      	bhi.n	8004478 <HAL_TIM_ConfigClockSource+0x16c>
 8004378:	2b70      	cmp	r3, #112	@ 0x70
 800437a:	d01a      	beq.n	80043b2 <HAL_TIM_ConfigClockSource+0xa6>
 800437c:	2b70      	cmp	r3, #112	@ 0x70
 800437e:	d87b      	bhi.n	8004478 <HAL_TIM_ConfigClockSource+0x16c>
 8004380:	2b60      	cmp	r3, #96	@ 0x60
 8004382:	d050      	beq.n	8004426 <HAL_TIM_ConfigClockSource+0x11a>
 8004384:	2b60      	cmp	r3, #96	@ 0x60
 8004386:	d877      	bhi.n	8004478 <HAL_TIM_ConfigClockSource+0x16c>
 8004388:	2b50      	cmp	r3, #80	@ 0x50
 800438a:	d03c      	beq.n	8004406 <HAL_TIM_ConfigClockSource+0xfa>
 800438c:	2b50      	cmp	r3, #80	@ 0x50
 800438e:	d873      	bhi.n	8004478 <HAL_TIM_ConfigClockSource+0x16c>
 8004390:	2b40      	cmp	r3, #64	@ 0x40
 8004392:	d058      	beq.n	8004446 <HAL_TIM_ConfigClockSource+0x13a>
 8004394:	2b40      	cmp	r3, #64	@ 0x40
 8004396:	d86f      	bhi.n	8004478 <HAL_TIM_ConfigClockSource+0x16c>
 8004398:	2b30      	cmp	r3, #48	@ 0x30
 800439a:	d064      	beq.n	8004466 <HAL_TIM_ConfigClockSource+0x15a>
 800439c:	2b30      	cmp	r3, #48	@ 0x30
 800439e:	d86b      	bhi.n	8004478 <HAL_TIM_ConfigClockSource+0x16c>
 80043a0:	2b20      	cmp	r3, #32
 80043a2:	d060      	beq.n	8004466 <HAL_TIM_ConfigClockSource+0x15a>
 80043a4:	2b20      	cmp	r3, #32
 80043a6:	d867      	bhi.n	8004478 <HAL_TIM_ConfigClockSource+0x16c>
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d05c      	beq.n	8004466 <HAL_TIM_ConfigClockSource+0x15a>
 80043ac:	2b10      	cmp	r3, #16
 80043ae:	d05a      	beq.n	8004466 <HAL_TIM_ConfigClockSource+0x15a>
 80043b0:	e062      	b.n	8004478 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80043c2:	f000 fbba 	bl	8004b3a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80043d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68ba      	ldr	r2, [r7, #8]
 80043dc:	609a      	str	r2, [r3, #8]
      break;
 80043de:	e04f      	b.n	8004480 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80043f0:	f000 fba3 	bl	8004b3a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	689a      	ldr	r2, [r3, #8]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004402:	609a      	str	r2, [r3, #8]
      break;
 8004404:	e03c      	b.n	8004480 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004412:	461a      	mov	r2, r3
 8004414:	f000 fb1a 	bl	8004a4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	2150      	movs	r1, #80	@ 0x50
 800441e:	4618      	mov	r0, r3
 8004420:	f000 fb71 	bl	8004b06 <TIM_ITRx_SetConfig>
      break;
 8004424:	e02c      	b.n	8004480 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004432:	461a      	mov	r2, r3
 8004434:	f000 fb38 	bl	8004aa8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2160      	movs	r1, #96	@ 0x60
 800443e:	4618      	mov	r0, r3
 8004440:	f000 fb61 	bl	8004b06 <TIM_ITRx_SetConfig>
      break;
 8004444:	e01c      	b.n	8004480 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004452:	461a      	mov	r2, r3
 8004454:	f000 fafa 	bl	8004a4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2140      	movs	r1, #64	@ 0x40
 800445e:	4618      	mov	r0, r3
 8004460:	f000 fb51 	bl	8004b06 <TIM_ITRx_SetConfig>
      break;
 8004464:	e00c      	b.n	8004480 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4619      	mov	r1, r3
 8004470:	4610      	mov	r0, r2
 8004472:	f000 fb48 	bl	8004b06 <TIM_ITRx_SetConfig>
      break;
 8004476:	e003      	b.n	8004480 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	73fb      	strb	r3, [r7, #15]
      break;
 800447c:	e000      	b.n	8004480 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800447e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004490:	7bfb      	ldrb	r3, [r7, #15]
}
 8004492:	4618      	mov	r0, r3
 8004494:	3710      	adds	r7, #16
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}

0800449a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800449a:	b480      	push	{r7}
 800449c:	b083      	sub	sp, #12
 800449e:	af00      	add	r7, sp, #0
 80044a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80044a2:	bf00      	nop
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bc80      	pop	{r7}
 80044aa:	4770      	bx	lr

080044ac <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bc80      	pop	{r7}
 80044bc:	4770      	bx	lr

080044be <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80044be:	b580      	push	{r7, lr}
 80044c0:	b084      	sub	sp, #16
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ca:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d107      	bne.n	80044e6 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2201      	movs	r2, #1
 80044da:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044e4:	e02a      	b.n	800453c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d107      	bne.n	8004500 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2202      	movs	r2, #2
 80044f4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2201      	movs	r2, #1
 80044fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044fe:	e01d      	b.n	800453c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	429a      	cmp	r2, r3
 8004508:	d107      	bne.n	800451a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2204      	movs	r2, #4
 800450e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004518:	e010      	b.n	800453c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	429a      	cmp	r2, r3
 8004522:	d107      	bne.n	8004534 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2208      	movs	r2, #8
 8004528:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2201      	movs	r2, #1
 800452e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004532:	e003      	b.n	800453c <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800453c:	68f8      	ldr	r0, [r7, #12]
 800453e:	f7ff ffb5 	bl	80044ac <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2200      	movs	r2, #0
 8004546:	771a      	strb	r2, [r3, #28]
}
 8004548:	bf00      	nop
 800454a:	3710      	adds	r7, #16
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	429a      	cmp	r2, r3
 8004566:	d10b      	bne.n	8004580 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2201      	movs	r2, #1
 800456c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d136      	bne.n	80045e4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2201      	movs	r2, #1
 800457a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800457e:	e031      	b.n	80045e4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004584:	687a      	ldr	r2, [r7, #4]
 8004586:	429a      	cmp	r2, r3
 8004588:	d10b      	bne.n	80045a2 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2202      	movs	r2, #2
 800458e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	699b      	ldr	r3, [r3, #24]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d125      	bne.n	80045e4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045a0:	e020      	b.n	80045e4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d10b      	bne.n	80045c4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2204      	movs	r2, #4
 80045b0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d114      	bne.n	80045e4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045c2:	e00f      	b.n	80045e4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	429a      	cmp	r2, r3
 80045cc:	d10a      	bne.n	80045e4 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2208      	movs	r2, #8
 80045d2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	699b      	ldr	r3, [r3, #24]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d103      	bne.n	80045e4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f7fc ffbd 	bl	8001564 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	771a      	strb	r2, [r3, #28]
}
 80045f0:	bf00      	nop
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004604:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	429a      	cmp	r2, r3
 800460e:	d103      	bne.n	8004618 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2201      	movs	r2, #1
 8004614:	771a      	strb	r2, [r3, #28]
 8004616:	e019      	b.n	800464c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	429a      	cmp	r2, r3
 8004620:	d103      	bne.n	800462a <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2202      	movs	r2, #2
 8004626:	771a      	strb	r2, [r3, #28]
 8004628:	e010      	b.n	800464c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	429a      	cmp	r2, r3
 8004632:	d103      	bne.n	800463c <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2204      	movs	r2, #4
 8004638:	771a      	strb	r2, [r3, #28]
 800463a:	e007      	b.n	800464c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004640:	687a      	ldr	r2, [r7, #4]
 8004642:	429a      	cmp	r2, r3
 8004644:	d102      	bne.n	800464c <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2208      	movs	r2, #8
 800464a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	f7ff ff24 	bl	800449a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	771a      	strb	r2, [r3, #28]
}
 8004658:	bf00      	nop
 800465a:	3710      	adds	r7, #16
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	4a2f      	ldr	r2, [pc, #188]	@ (8004730 <TIM_Base_SetConfig+0xd0>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d00b      	beq.n	8004690 <TIM_Base_SetConfig+0x30>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800467e:	d007      	beq.n	8004690 <TIM_Base_SetConfig+0x30>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4a2c      	ldr	r2, [pc, #176]	@ (8004734 <TIM_Base_SetConfig+0xd4>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d003      	beq.n	8004690 <TIM_Base_SetConfig+0x30>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	4a2b      	ldr	r2, [pc, #172]	@ (8004738 <TIM_Base_SetConfig+0xd8>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d108      	bne.n	80046a2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004696:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	68fa      	ldr	r2, [r7, #12]
 800469e:	4313      	orrs	r3, r2
 80046a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a22      	ldr	r2, [pc, #136]	@ (8004730 <TIM_Base_SetConfig+0xd0>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d00b      	beq.n	80046c2 <TIM_Base_SetConfig+0x62>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046b0:	d007      	beq.n	80046c2 <TIM_Base_SetConfig+0x62>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a1f      	ldr	r2, [pc, #124]	@ (8004734 <TIM_Base_SetConfig+0xd4>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d003      	beq.n	80046c2 <TIM_Base_SetConfig+0x62>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a1e      	ldr	r2, [pc, #120]	@ (8004738 <TIM_Base_SetConfig+0xd8>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d108      	bne.n	80046d4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	4313      	orrs	r3, r2
 80046d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	4313      	orrs	r3, r2
 80046e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	689a      	ldr	r2, [r3, #8]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a0d      	ldr	r2, [pc, #52]	@ (8004730 <TIM_Base_SetConfig+0xd0>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d103      	bne.n	8004708 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	691a      	ldr	r2, [r3, #16]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b00      	cmp	r3, #0
 8004718:	d005      	beq.n	8004726 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	691b      	ldr	r3, [r3, #16]
 800471e:	f023 0201 	bic.w	r2, r3, #1
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	611a      	str	r2, [r3, #16]
  }
}
 8004726:	bf00      	nop
 8004728:	3714      	adds	r7, #20
 800472a:	46bd      	mov	sp, r7
 800472c:	bc80      	pop	{r7}
 800472e:	4770      	bx	lr
 8004730:	40012c00 	.word	0x40012c00
 8004734:	40000400 	.word	0x40000400
 8004738:	40000800 	.word	0x40000800

0800473c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800473c:	b480      	push	{r7}
 800473e:	b087      	sub	sp, #28
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6a1b      	ldr	r3, [r3, #32]
 8004750:	f023 0201 	bic.w	r2, r3, #1
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	699b      	ldr	r3, [r3, #24]
 8004762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800476a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f023 0303 	bic.w	r3, r3, #3
 8004772:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	4313      	orrs	r3, r2
 800477c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	f023 0302 	bic.w	r3, r3, #2
 8004784:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	689b      	ldr	r3, [r3, #8]
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	4313      	orrs	r3, r2
 800478e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a1c      	ldr	r2, [pc, #112]	@ (8004804 <TIM_OC1_SetConfig+0xc8>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d10c      	bne.n	80047b2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	f023 0308 	bic.w	r3, r3, #8
 800479e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	697a      	ldr	r2, [r7, #20]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	f023 0304 	bic.w	r3, r3, #4
 80047b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a13      	ldr	r2, [pc, #76]	@ (8004804 <TIM_OC1_SetConfig+0xc8>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d111      	bne.n	80047de <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80047c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80047c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	695b      	ldr	r3, [r3, #20]
 80047ce:	693a      	ldr	r2, [r7, #16]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	699b      	ldr	r3, [r3, #24]
 80047d8:	693a      	ldr	r2, [r7, #16]
 80047da:	4313      	orrs	r3, r2
 80047dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	68fa      	ldr	r2, [r7, #12]
 80047e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	685a      	ldr	r2, [r3, #4]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	621a      	str	r2, [r3, #32]
}
 80047f8:	bf00      	nop
 80047fa:	371c      	adds	r7, #28
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bc80      	pop	{r7}
 8004800:	4770      	bx	lr
 8004802:	bf00      	nop
 8004804:	40012c00 	.word	0x40012c00

08004808 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004808:	b480      	push	{r7}
 800480a:	b087      	sub	sp, #28
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a1b      	ldr	r3, [r3, #32]
 8004816:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a1b      	ldr	r3, [r3, #32]
 800481c:	f023 0210 	bic.w	r2, r3, #16
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004836:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800483e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	021b      	lsls	r3, r3, #8
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	4313      	orrs	r3, r2
 800484a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	f023 0320 	bic.w	r3, r3, #32
 8004852:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	011b      	lsls	r3, r3, #4
 800485a:	697a      	ldr	r2, [r7, #20]
 800485c:	4313      	orrs	r3, r2
 800485e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a1d      	ldr	r2, [pc, #116]	@ (80048d8 <TIM_OC2_SetConfig+0xd0>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d10d      	bne.n	8004884 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800486e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	011b      	lsls	r3, r3, #4
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	4313      	orrs	r3, r2
 800487a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800487c:	697b      	ldr	r3, [r7, #20]
 800487e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004882:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a14      	ldr	r2, [pc, #80]	@ (80048d8 <TIM_OC2_SetConfig+0xd0>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d113      	bne.n	80048b4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004892:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800489a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	695b      	ldr	r3, [r3, #20]
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	693a      	ldr	r2, [r7, #16]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	4313      	orrs	r3, r2
 80048b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	693a      	ldr	r2, [r7, #16]
 80048b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	68fa      	ldr	r2, [r7, #12]
 80048be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	685a      	ldr	r2, [r3, #4]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	697a      	ldr	r2, [r7, #20]
 80048cc:	621a      	str	r2, [r3, #32]
}
 80048ce:	bf00      	nop
 80048d0:	371c      	adds	r7, #28
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bc80      	pop	{r7}
 80048d6:	4770      	bx	lr
 80048d8:	40012c00 	.word	0x40012c00

080048dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048dc:	b480      	push	{r7}
 80048de:	b087      	sub	sp, #28
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6a1b      	ldr	r3, [r3, #32]
 80048f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	69db      	ldr	r3, [r3, #28]
 8004902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800490a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f023 0303 	bic.w	r3, r3, #3
 8004912:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68fa      	ldr	r2, [r7, #12]
 800491a:	4313      	orrs	r3, r2
 800491c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004924:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	021b      	lsls	r3, r3, #8
 800492c:	697a      	ldr	r2, [r7, #20]
 800492e:	4313      	orrs	r3, r2
 8004930:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a1d      	ldr	r2, [pc, #116]	@ (80049ac <TIM_OC3_SetConfig+0xd0>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d10d      	bne.n	8004956 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800493a:	697b      	ldr	r3, [r7, #20]
 800493c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004940:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	021b      	lsls	r3, r3, #8
 8004948:	697a      	ldr	r2, [r7, #20]
 800494a:	4313      	orrs	r3, r2
 800494c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004954:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a14      	ldr	r2, [pc, #80]	@ (80049ac <TIM_OC3_SetConfig+0xd0>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d113      	bne.n	8004986 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004964:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800496c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	011b      	lsls	r3, r3, #4
 8004974:	693a      	ldr	r2, [r7, #16]
 8004976:	4313      	orrs	r3, r2
 8004978:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	011b      	lsls	r3, r3, #4
 8004980:	693a      	ldr	r2, [r7, #16]
 8004982:	4313      	orrs	r3, r2
 8004984:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	693a      	ldr	r2, [r7, #16]
 800498a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	685a      	ldr	r2, [r3, #4]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	697a      	ldr	r2, [r7, #20]
 800499e:	621a      	str	r2, [r3, #32]
}
 80049a0:	bf00      	nop
 80049a2:	371c      	adds	r7, #28
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bc80      	pop	{r7}
 80049a8:	4770      	bx	lr
 80049aa:	bf00      	nop
 80049ac:	40012c00 	.word	0x40012c00

080049b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b087      	sub	sp, #28
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a1b      	ldr	r3, [r3, #32]
 80049be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a1b      	ldr	r3, [r3, #32]
 80049c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	69db      	ldr	r3, [r3, #28]
 80049d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	021b      	lsls	r3, r3, #8
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80049fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	031b      	lsls	r3, r3, #12
 8004a02:	693a      	ldr	r2, [r7, #16]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a0f      	ldr	r2, [pc, #60]	@ (8004a48 <TIM_OC4_SetConfig+0x98>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d109      	bne.n	8004a24 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a16:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	695b      	ldr	r3, [r3, #20]
 8004a1c:	019b      	lsls	r3, r3, #6
 8004a1e:	697a      	ldr	r2, [r7, #20]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	697a      	ldr	r2, [r7, #20]
 8004a28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	685a      	ldr	r2, [r3, #4]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	693a      	ldr	r2, [r7, #16]
 8004a3c:	621a      	str	r2, [r3, #32]
}
 8004a3e:	bf00      	nop
 8004a40:	371c      	adds	r7, #28
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bc80      	pop	{r7}
 8004a46:	4770      	bx	lr
 8004a48:	40012c00 	.word	0x40012c00

08004a4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b087      	sub	sp, #28
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6a1b      	ldr	r3, [r3, #32]
 8004a5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6a1b      	ldr	r3, [r3, #32]
 8004a62:	f023 0201 	bic.w	r2, r3, #1
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	011b      	lsls	r3, r3, #4
 8004a7c:	693a      	ldr	r2, [r7, #16]
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	f023 030a 	bic.w	r3, r3, #10
 8004a88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a8a:	697a      	ldr	r2, [r7, #20]
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	621a      	str	r2, [r3, #32]
}
 8004a9e:	bf00      	nop
 8004aa0:	371c      	adds	r7, #28
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bc80      	pop	{r7}
 8004aa6:	4770      	bx	lr

08004aa8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b087      	sub	sp, #28
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6a1b      	ldr	r3, [r3, #32]
 8004ab8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	f023 0210 	bic.w	r2, r3, #16
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	031b      	lsls	r3, r3, #12
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004ae4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	011b      	lsls	r3, r3, #4
 8004aea:	697a      	ldr	r2, [r7, #20]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	693a      	ldr	r2, [r7, #16]
 8004af4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	697a      	ldr	r2, [r7, #20]
 8004afa:	621a      	str	r2, [r3, #32]
}
 8004afc:	bf00      	nop
 8004afe:	371c      	adds	r7, #28
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bc80      	pop	{r7}
 8004b04:	4770      	bx	lr

08004b06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b085      	sub	sp, #20
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
 8004b0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b1e:	683a      	ldr	r2, [r7, #0]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	f043 0307 	orr.w	r3, r3, #7
 8004b28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	609a      	str	r2, [r3, #8]
}
 8004b30:	bf00      	nop
 8004b32:	3714      	adds	r7, #20
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bc80      	pop	{r7}
 8004b38:	4770      	bx	lr

08004b3a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b3a:	b480      	push	{r7}
 8004b3c:	b087      	sub	sp, #28
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	60f8      	str	r0, [r7, #12]
 8004b42:	60b9      	str	r1, [r7, #8]
 8004b44:	607a      	str	r2, [r7, #4]
 8004b46:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b54:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	021a      	lsls	r2, r3, #8
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	431a      	orrs	r2, r3
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	697a      	ldr	r2, [r7, #20]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	609a      	str	r2, [r3, #8]
}
 8004b6e:	bf00      	nop
 8004b70:	371c      	adds	r7, #28
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bc80      	pop	{r7}
 8004b76:	4770      	bx	lr

08004b78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b087      	sub	sp, #28
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	f003 031f 	and.w	r3, r3, #31
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6a1a      	ldr	r2, [r3, #32]
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	43db      	mvns	r3, r3
 8004b9a:	401a      	ands	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	6a1a      	ldr	r2, [r3, #32]
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	f003 031f 	and.w	r3, r3, #31
 8004baa:	6879      	ldr	r1, [r7, #4]
 8004bac:	fa01 f303 	lsl.w	r3, r1, r3
 8004bb0:	431a      	orrs	r2, r3
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	621a      	str	r2, [r3, #32]
}
 8004bb6:	bf00      	nop
 8004bb8:	371c      	adds	r7, #28
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bc80      	pop	{r7}
 8004bbe:	4770      	bx	lr

08004bc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d101      	bne.n	8004bd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bd4:	2302      	movs	r3, #2
 8004bd6:	e046      	b.n	8004c66 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2202      	movs	r2, #2
 8004be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68fa      	ldr	r2, [r7, #12]
 8004c10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a16      	ldr	r2, [pc, #88]	@ (8004c70 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d00e      	beq.n	8004c3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c24:	d009      	beq.n	8004c3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a12      	ldr	r2, [pc, #72]	@ (8004c74 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d004      	beq.n	8004c3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a10      	ldr	r2, [pc, #64]	@ (8004c78 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d10c      	bne.n	8004c54 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	68ba      	ldr	r2, [r7, #8]
 8004c52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2201      	movs	r2, #1
 8004c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3714      	adds	r7, #20
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bc80      	pop	{r7}
 8004c6e:	4770      	bx	lr
 8004c70:	40012c00 	.word	0x40012c00
 8004c74:	40000400 	.word	0x40000400
 8004c78:	40000800 	.word	0x40000800

08004c7c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b085      	sub	sp, #20
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004c86:	2300      	movs	r3, #0
 8004c88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d101      	bne.n	8004c98 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004c94:	2302      	movs	r3, #2
 8004c96:	e03d      	b.n	8004d14 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	691b      	ldr	r3, [r3, #16]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	695b      	ldr	r3, [r3, #20]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	68fa      	ldr	r2, [r7, #12]
 8004d08:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d12:	2300      	movs	r3, #0
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3714      	adds	r7, #20
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	bc80      	pop	{r7}
 8004d1c:	4770      	bx	lr

08004d1e <memset>:
 8004d1e:	4603      	mov	r3, r0
 8004d20:	4402      	add	r2, r0
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d100      	bne.n	8004d28 <memset+0xa>
 8004d26:	4770      	bx	lr
 8004d28:	f803 1b01 	strb.w	r1, [r3], #1
 8004d2c:	e7f9      	b.n	8004d22 <memset+0x4>
	...

08004d30 <__libc_init_array>:
 8004d30:	b570      	push	{r4, r5, r6, lr}
 8004d32:	2600      	movs	r6, #0
 8004d34:	4d0c      	ldr	r5, [pc, #48]	@ (8004d68 <__libc_init_array+0x38>)
 8004d36:	4c0d      	ldr	r4, [pc, #52]	@ (8004d6c <__libc_init_array+0x3c>)
 8004d38:	1b64      	subs	r4, r4, r5
 8004d3a:	10a4      	asrs	r4, r4, #2
 8004d3c:	42a6      	cmp	r6, r4
 8004d3e:	d109      	bne.n	8004d54 <__libc_init_array+0x24>
 8004d40:	f000 f828 	bl	8004d94 <_init>
 8004d44:	2600      	movs	r6, #0
 8004d46:	4d0a      	ldr	r5, [pc, #40]	@ (8004d70 <__libc_init_array+0x40>)
 8004d48:	4c0a      	ldr	r4, [pc, #40]	@ (8004d74 <__libc_init_array+0x44>)
 8004d4a:	1b64      	subs	r4, r4, r5
 8004d4c:	10a4      	asrs	r4, r4, #2
 8004d4e:	42a6      	cmp	r6, r4
 8004d50:	d105      	bne.n	8004d5e <__libc_init_array+0x2e>
 8004d52:	bd70      	pop	{r4, r5, r6, pc}
 8004d54:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d58:	4798      	blx	r3
 8004d5a:	3601      	adds	r6, #1
 8004d5c:	e7ee      	b.n	8004d3c <__libc_init_array+0xc>
 8004d5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d62:	4798      	blx	r3
 8004d64:	3601      	adds	r6, #1
 8004d66:	e7f2      	b.n	8004d4e <__libc_init_array+0x1e>
 8004d68:	08004f94 	.word	0x08004f94
 8004d6c:	08004f94 	.word	0x08004f94
 8004d70:	08004f94 	.word	0x08004f94
 8004d74:	08004f98 	.word	0x08004f98

08004d78 <memcpy>:
 8004d78:	440a      	add	r2, r1
 8004d7a:	4291      	cmp	r1, r2
 8004d7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d80:	d100      	bne.n	8004d84 <memcpy+0xc>
 8004d82:	4770      	bx	lr
 8004d84:	b510      	push	{r4, lr}
 8004d86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d8a:	4291      	cmp	r1, r2
 8004d8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d90:	d1f9      	bne.n	8004d86 <memcpy+0xe>
 8004d92:	bd10      	pop	{r4, pc}

08004d94 <_init>:
 8004d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d96:	bf00      	nop
 8004d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d9a:	bc08      	pop	{r3}
 8004d9c:	469e      	mov	lr, r3
 8004d9e:	4770      	bx	lr

08004da0 <_fini>:
 8004da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004da2:	bf00      	nop
 8004da4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004da6:	bc08      	pop	{r3}
 8004da8:	469e      	mov	lr, r3
 8004daa:	4770      	bx	lr
