<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Peripheral 1 Warm Mask Register - per1warmmask</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Peripheral 1 Warm Mask Register - per1warmmask</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___r_s_t_m_g_r.html">Component : ALT_RSTMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The PER1WARMMASK register is used by software to mask the assertion of module reset signals for hardware sequenced warm resets. There is a writeable bit for each module reset signal that is asserted by default on a hardware sequenced warm reset. If the bit is 1, the module reset signal is asserted by a hardware sequenced warm reset. If the bit is 0, the module reset signal is not changed by a hardware sequenced warm reset. The bit assignments of the *WARMMASK registers match the corresponding *MODRST registers. Any module reset signals that are never asserted by a warm reset have reserved bit offsets and are tied to 0 (read as 0, writes are ignored).</p>
<p>All fields are only reset by a cold reset.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD0">Watch Dog0</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD1">Watch Dog1</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0">l4systimer0</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1">l4systimer1</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR0">SP Timer 0</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR1">SP Timer 1</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C0">I2C0</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C1">I2C1</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C2">I2C2</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C3">I2C3</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C4">I2C4</a> </td></tr>
<tr>
<td align="left">[15:13] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART0">UART0</a> </td></tr>
<tr>
<td align="left">[17] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART1">UART1</a> </td></tr>
<tr>
<td align="left">[23:18] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[24] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO0">GPIO0</a> </td></tr>
<tr>
<td align="left">[25] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO1">GPIO1</a> </td></tr>
<tr>
<td align="left">[26] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO2">GPIO2</a> </td></tr>
<tr>
<td align="left">[31:27] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Watch Dog0 - watchdog0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp96760cb621045e933814583da947a5e0"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_WD0"></a></p>
<p>Masks hardware sequenced warm reset for Watchdog 0</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafbc707d9f64c790ebaab4ffa373b4a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gafbc707d9f64c790ebaab4ffa373b4a1d">ALT_RSTMGR_PER1WARMMSK_WD0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafbc707d9f64c790ebaab4ffa373b4a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaffca147be2842cec8b2aeb0255d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gacaaffca147be2842cec8b2aeb0255d97">ALT_RSTMGR_PER1WARMMSK_WD0_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacaaffca147be2842cec8b2aeb0255d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf070b21b6160f48e2d612caf2c30d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga7cf070b21b6160f48e2d612caf2c30d1">ALT_RSTMGR_PER1WARMMSK_WD0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7cf070b21b6160f48e2d612caf2c30d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b83f2853e2b05e25efac183b7dc4d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga5b83f2853e2b05e25efac183b7dc4d59">ALT_RSTMGR_PER1WARMMSK_WD0_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga5b83f2853e2b05e25efac183b7dc4d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b4e60a48bc1a21aa9f8bfdb3705e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gab3b4e60a48bc1a21aa9f8bfdb3705e75">ALT_RSTMGR_PER1WARMMSK_WD0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:gab3b4e60a48bc1a21aa9f8bfdb3705e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5621c435961e9a8f250cf067f755fab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga5621c435961e9a8f250cf067f755fab6">ALT_RSTMGR_PER1WARMMSK_WD0_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga5621c435961e9a8f250cf067f755fab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936687459e073c66249bb8aaac13f2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga936687459e073c66249bb8aaac13f2ca">ALT_RSTMGR_PER1WARMMSK_WD0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga936687459e073c66249bb8aaac13f2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83314f8cd27116448d0c24d3120db5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gae83314f8cd27116448d0c24d3120db5b">ALT_RSTMGR_PER1WARMMSK_WD0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gae83314f8cd27116448d0c24d3120db5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Watch Dog1 - watchdog1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp80bd5cf2e589a42e1971e8e43027a2c7"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_WD1"></a></p>
<p>Masks hardware sequenced warm reset for Watchdog 1</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad8ad8a619651185c8acff5de74b52be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gad8ad8a619651185c8acff5de74b52be2">ALT_RSTMGR_PER1WARMMSK_WD1_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad8ad8a619651185c8acff5de74b52be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4d550e392d1f7d8cd9970cafaa5f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga4d4d550e392d1f7d8cd9970cafaa5f6d">ALT_RSTMGR_PER1WARMMSK_WD1_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4d4d550e392d1f7d8cd9970cafaa5f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b46d72969650fdafeeb530ab8ab35a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaa6b46d72969650fdafeeb530ab8ab35a">ALT_RSTMGR_PER1WARMMSK_WD1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa6b46d72969650fdafeeb530ab8ab35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1385f8c96e51f26c12a41096cee548f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaf1385f8c96e51f26c12a41096cee548f">ALT_RSTMGR_PER1WARMMSK_WD1_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gaf1385f8c96e51f26c12a41096cee548f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga782228598725880a9564b9ced4a7e13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga782228598725880a9564b9ced4a7e13a">ALT_RSTMGR_PER1WARMMSK_WD1_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga782228598725880a9564b9ced4a7e13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa55bcc87ee7dcf2ae246859fdb6c23c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaa55bcc87ee7dcf2ae246859fdb6c23c7">ALT_RSTMGR_PER1WARMMSK_WD1_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa55bcc87ee7dcf2ae246859fdb6c23c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b51bd0cfe332010e9d09678549e5921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga2b51bd0cfe332010e9d09678549e5921">ALT_RSTMGR_PER1WARMMSK_WD1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga2b51bd0cfe332010e9d09678549e5921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfd88984c74b59abf85a1753289983b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaacfd88984c74b59abf85a1753289983b">ALT_RSTMGR_PER1WARMMSK_WD1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:gaacfd88984c74b59abf85a1753289983b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : l4systimer0 - l4systimer0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb84bf213d9e4ff5dca114467b0a496cc"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0"></a></p>
<p>Masks hardware sequenced warm reset for l4sys_timer0</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7fdc2a6663b29d92348984f68fc5322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga7fdc2a6663b29d92348984f68fc5322d">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga7fdc2a6663b29d92348984f68fc5322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a47171036702211838c864c2ea401e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga24a47171036702211838c864c2ea401e">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga24a47171036702211838c864c2ea401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab883bba0654fbb694e741f366e120eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gab883bba0654fbb694e741f366e120eea">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab883bba0654fbb694e741f366e120eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4769b65471659be75a2ac350980c0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaf4769b65471659be75a2ac350980c0ae">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gaf4769b65471659be75a2ac350980c0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab666f427cb8754d7937487c25343bcf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gab666f427cb8754d7937487c25343bcf1">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gab666f427cb8754d7937487c25343bcf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70a0ea9ae2291270ee4a4f79cb9b129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gac70a0ea9ae2291270ee4a4f79cb9b129">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gac70a0ea9ae2291270ee4a4f79cb9b129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fce8585d63f6dbb91a07b94b48dc6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga8fce8585d63f6dbb91a07b94b48dc6bc">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga8fce8585d63f6dbb91a07b94b48dc6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4dada88076cab55f0daa34199f59e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gab4dada88076cab55f0daa34199f59e11">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gab4dada88076cab55f0daa34199f59e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : l4systimer1 - l4systimer1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp61a6fef17c53337a4e8a4fd3b4c5bc9a"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1"></a></p>
<p>Masks hardware sequenced warm reset for l4sys_timer1</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7754490adde5a07c86bf7098f3823def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga7754490adde5a07c86bf7098f3823def">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga7754490adde5a07c86bf7098f3823def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72c484ed48a46bd0ea6f53fbc33b90a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gae72c484ed48a46bd0ea6f53fbc33b90a">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gae72c484ed48a46bd0ea6f53fbc33b90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bd1806343753ff8b45f4ed7db02eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gab8bd1806343753ff8b45f4ed7db02eff">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab8bd1806343753ff8b45f4ed7db02eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5536fc9134f9d514eebaf97503faa212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga5536fc9134f9d514eebaf97503faa212">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga5536fc9134f9d514eebaf97503faa212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70302ac449d1cf694f4feb0bc3c61192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga70302ac449d1cf694f4feb0bc3c61192">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga70302ac449d1cf694f4feb0bc3c61192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a7c111f2d860eb09b17e81b0e2dcce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga11a7c111f2d860eb09b17e81b0e2dcce">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga11a7c111f2d860eb09b17e81b0e2dcce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9cf69e02515003beb9ab8ca13e908f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gac9cf69e02515003beb9ab8ca13e908f2">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gac9cf69e02515003beb9ab8ca13e908f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05ca6c281e723483c71df88e9a5f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga4f05ca6c281e723483c71df88e9a5f84">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga4f05ca6c281e723483c71df88e9a5f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SP Timer 0 - sptimer0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcac82439cdc082e4f913fc845ea690e7"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_SPTMR0"></a></p>
<p>Masks hardware sequenced warm reset for SP timer 0 connected to L4</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaeb0fdc9e729251f53d601d3a611ce7ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaeb0fdc9e729251f53d601d3a611ce7ed">ALT_RSTMGR_PER1WARMMSK_SPTMR0_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaeb0fdc9e729251f53d601d3a611ce7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaffc4f2297793789e66c51b2c6987d79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaaffc4f2297793789e66c51b2c6987d79">ALT_RSTMGR_PER1WARMMSK_SPTMR0_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaaffc4f2297793789e66c51b2c6987d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d0e891b0c982f455955721860e62512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga7d0e891b0c982f455955721860e62512">ALT_RSTMGR_PER1WARMMSK_SPTMR0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7d0e891b0c982f455955721860e62512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1e539b7fe03a290a887a6bc7664a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaaa1e539b7fe03a290a887a6bc7664a77">ALT_RSTMGR_PER1WARMMSK_SPTMR0_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:gaaa1e539b7fe03a290a887a6bc7664a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78413680985d5251207e07409152ed90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga78413680985d5251207e07409152ed90">ALT_RSTMGR_PER1WARMMSK_SPTMR0_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga78413680985d5251207e07409152ed90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5545463845f838debaf7cecd5ce1d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga0a5545463845f838debaf7cecd5ce1d2">ALT_RSTMGR_PER1WARMMSK_SPTMR0_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga0a5545463845f838debaf7cecd5ce1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916f05b6da4f78782d3b4f89c21f9ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga916f05b6da4f78782d3b4f89c21f9ec8">ALT_RSTMGR_PER1WARMMSK_SPTMR0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga916f05b6da4f78782d3b4f89c21f9ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa384470e9e05bc14a524a3ae4a04467b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaa384470e9e05bc14a524a3ae4a04467b">ALT_RSTMGR_PER1WARMMSK_SPTMR0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:gaa384470e9e05bc14a524a3ae4a04467b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SP Timer 1 - sptimer1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe4d27410f40d2477d83c1524c13b857a"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_SPTMR1"></a></p>
<p>Masks hardware sequenced warm reset for SP timer 1 connected to L4</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga94d8a716e9b633464ca66050df8305b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga94d8a716e9b633464ca66050df8305b5">ALT_RSTMGR_PER1WARMMSK_SPTMR1_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga94d8a716e9b633464ca66050df8305b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232b825c0988a5d7680ecc279967918a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga232b825c0988a5d7680ecc279967918a">ALT_RSTMGR_PER1WARMMSK_SPTMR1_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga232b825c0988a5d7680ecc279967918a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be737737427be25d0cde11fe4781073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga2be737737427be25d0cde11fe4781073">ALT_RSTMGR_PER1WARMMSK_SPTMR1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2be737737427be25d0cde11fe4781073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf1c3f91d881d5bb247761cbc68942b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaaaf1c3f91d881d5bb247761cbc68942b">ALT_RSTMGR_PER1WARMMSK_SPTMR1_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gaaaf1c3f91d881d5bb247761cbc68942b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75cbff7bd61faf90d1afc06a1ba03be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaa75cbff7bd61faf90d1afc06a1ba03be">ALT_RSTMGR_PER1WARMMSK_SPTMR1_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gaa75cbff7bd61faf90d1afc06a1ba03be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969a24b68625afbc27865f6fcb9cc2df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga969a24b68625afbc27865f6fcb9cc2df">ALT_RSTMGR_PER1WARMMSK_SPTMR1_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga969a24b68625afbc27865f6fcb9cc2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6cf66ff46527b785e5597edcd0b859c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gae6cf66ff46527b785e5597edcd0b859c">ALT_RSTMGR_PER1WARMMSK_SPTMR1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:gae6cf66ff46527b785e5597edcd0b859c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab932fefb980ccc5bc9dce4fd68937d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gab932fefb980ccc5bc9dce4fd68937d4c">ALT_RSTMGR_PER1WARMMSK_SPTMR1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gab932fefb980ccc5bc9dce4fd68937d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : I2C0 - i2c0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpde280afadd96d3b1c0bb8d7670e3f9fa"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_I2C0"></a></p>
<p>Masks hardware sequenced warm reset for 2C0 controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3acfccb5d650057b892fac126450fc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga3acfccb5d650057b892fac126450fc95">ALT_RSTMGR_PER1WARMMSK_I2C0_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga3acfccb5d650057b892fac126450fc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga474e13ddffa6a1bca42d853c3d860190"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga474e13ddffa6a1bca42d853c3d860190">ALT_RSTMGR_PER1WARMMSK_I2C0_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga474e13ddffa6a1bca42d853c3d860190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89ff57234b2bac50ef448a0ba1536e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gab89ff57234b2bac50ef448a0ba1536e3">ALT_RSTMGR_PER1WARMMSK_I2C0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab89ff57234b2bac50ef448a0ba1536e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga125d53a90c5f7b3abe614201ae21a095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga125d53a90c5f7b3abe614201ae21a095">ALT_RSTMGR_PER1WARMMSK_I2C0_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga125d53a90c5f7b3abe614201ae21a095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1b3da190836136f7c7e94b9b70ecc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga6c1b3da190836136f7c7e94b9b70ecc6">ALT_RSTMGR_PER1WARMMSK_I2C0_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga6c1b3da190836136f7c7e94b9b70ecc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af75e4b027a6b1500c24f0566b9bde2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga9af75e4b027a6b1500c24f0566b9bde2">ALT_RSTMGR_PER1WARMMSK_I2C0_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga9af75e4b027a6b1500c24f0566b9bde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926a8383647a7dbf72d46c24eec82290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga926a8383647a7dbf72d46c24eec82290">ALT_RSTMGR_PER1WARMMSK_I2C0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga926a8383647a7dbf72d46c24eec82290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3468219de8dff9afe276105699deb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gad3468219de8dff9afe276105699deb5c">ALT_RSTMGR_PER1WARMMSK_I2C0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gad3468219de8dff9afe276105699deb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : I2C1 - i2c1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe05589a725a01d7fbd9f50e2c4a44aef"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_I2C1"></a></p>
<p>Masks hardware sequenced warm reset for 2C1 controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3f37ea8c3a3204540cc103871be10725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga3f37ea8c3a3204540cc103871be10725">ALT_RSTMGR_PER1WARMMSK_I2C1_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga3f37ea8c3a3204540cc103871be10725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30b76bb25fc22ecae1b0864017a0fa41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga30b76bb25fc22ecae1b0864017a0fa41">ALT_RSTMGR_PER1WARMMSK_I2C1_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga30b76bb25fc22ecae1b0864017a0fa41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf64c81326196d92939e301a0eac533df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaf64c81326196d92939e301a0eac533df">ALT_RSTMGR_PER1WARMMSK_I2C1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf64c81326196d92939e301a0eac533df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca064aaf7290bed6e582fdbdf29b79d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaca064aaf7290bed6e582fdbdf29b79d2">ALT_RSTMGR_PER1WARMMSK_I2C1_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:gaca064aaf7290bed6e582fdbdf29b79d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6022851e1afd7ffbd0f0c57f04e5c3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga6022851e1afd7ffbd0f0c57f04e5c3da">ALT_RSTMGR_PER1WARMMSK_I2C1_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:ga6022851e1afd7ffbd0f0c57f04e5c3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5efd8296457b4836c9a301887375b971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga5efd8296457b4836c9a301887375b971">ALT_RSTMGR_PER1WARMMSK_I2C1_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga5efd8296457b4836c9a301887375b971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2a4b103d8b3118acbb9716494f8db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gabf2a4b103d8b3118acbb9716494f8db5">ALT_RSTMGR_PER1WARMMSK_I2C1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:gabf2a4b103d8b3118acbb9716494f8db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28159f4c94931b5ca9816a24cbf896d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga28159f4c94931b5ca9816a24cbf896d9">ALT_RSTMGR_PER1WARMMSK_I2C1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:ga28159f4c94931b5ca9816a24cbf896d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : I2C2 - i2c2 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpde852a0eb01693c8f76291af38cbb30d"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_I2C2"></a></p>
<p>Masks hardware sequenced warm reset for I2C2 controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga529ceb2aef9b8a23d6fe697e02a79682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga529ceb2aef9b8a23d6fe697e02a79682">ALT_RSTMGR_PER1WARMMSK_I2C2_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga529ceb2aef9b8a23d6fe697e02a79682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc9963d012ee11d4604911a981aa633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaecc9963d012ee11d4604911a981aa633">ALT_RSTMGR_PER1WARMMSK_I2C2_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaecc9963d012ee11d4604911a981aa633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c17f5af928f69b3fa49f0d05961e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga16c17f5af928f69b3fa49f0d05961e24">ALT_RSTMGR_PER1WARMMSK_I2C2_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga16c17f5af928f69b3fa49f0d05961e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7692e502553dd4fcba7d583e82029d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gab7692e502553dd4fcba7d583e82029d1">ALT_RSTMGR_PER1WARMMSK_I2C2_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:gab7692e502553dd4fcba7d583e82029d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7157cbf36e06baa79ef00267d27fe61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga7157cbf36e06baa79ef00267d27fe61c">ALT_RSTMGR_PER1WARMMSK_I2C2_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga7157cbf36e06baa79ef00267d27fe61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda7993899a73bb7a7db9973eebbbfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaeda7993899a73bb7a7db9973eebbbfc3">ALT_RSTMGR_PER1WARMMSK_I2C2_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaeda7993899a73bb7a7db9973eebbbfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacefd8a2131fc00869ba25633ea521207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gacefd8a2131fc00869ba25633ea521207">ALT_RSTMGR_PER1WARMMSK_I2C2_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:gacefd8a2131fc00869ba25633ea521207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530b914369a62128531f9f5a52e1698c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga530b914369a62128531f9f5a52e1698c">ALT_RSTMGR_PER1WARMMSK_I2C2_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:ga530b914369a62128531f9f5a52e1698c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : I2C3 - i2c3 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4d427449e7c5d1f706c2de17354d6e8e"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_I2C3"></a></p>
<p>Masks hardware sequenced warm reset for I2C3 controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf2cc1c2b8665b0cca1f0de3c041f40c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaf2cc1c2b8665b0cca1f0de3c041f40c6">ALT_RSTMGR_PER1WARMMSK_I2C3_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gaf2cc1c2b8665b0cca1f0de3c041f40c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd48b87f9eb7c6df21d95576b39f58e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gafd48b87f9eb7c6df21d95576b39f58e3">ALT_RSTMGR_PER1WARMMSK_I2C3_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gafd48b87f9eb7c6df21d95576b39f58e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ec6b8b850149c4b2ed26ae9ca956e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga59ec6b8b850149c4b2ed26ae9ca956e9">ALT_RSTMGR_PER1WARMMSK_I2C3_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga59ec6b8b850149c4b2ed26ae9ca956e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2835219477c5f4637ae22218eb48b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gabf2835219477c5f4637ae22218eb48b1">ALT_RSTMGR_PER1WARMMSK_I2C3_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:gabf2835219477c5f4637ae22218eb48b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422537ed75241f39c2f45f83c0a022e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga422537ed75241f39c2f45f83c0a022e4">ALT_RSTMGR_PER1WARMMSK_I2C3_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:ga422537ed75241f39c2f45f83c0a022e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4f375d966239b46dc1baf14d9a370c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gab4f375d966239b46dc1baf14d9a370c3">ALT_RSTMGR_PER1WARMMSK_I2C3_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gab4f375d966239b46dc1baf14d9a370c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e07e567326e5f837b085a5879d0fdd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga2e07e567326e5f837b085a5879d0fdd6">ALT_RSTMGR_PER1WARMMSK_I2C3_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:ga2e07e567326e5f837b085a5879d0fdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472dd278c505606df6cea6b9aa963fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga472dd278c505606df6cea6b9aa963fdc">ALT_RSTMGR_PER1WARMMSK_I2C3_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:ga472dd278c505606df6cea6b9aa963fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : I2C4 - i2c4 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe27f1cd783cbbb5790395a912b1bfbba"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_I2C4"></a></p>
<p>Masks hardware sequenced warm reset for I2C4 controller</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga86785767a18c44bb8535815aeded711b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga86785767a18c44bb8535815aeded711b">ALT_RSTMGR_PER1WARMMSK_I2C4_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga86785767a18c44bb8535815aeded711b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77934ad6f124b479d0d8d5cb3502fd8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga77934ad6f124b479d0d8d5cb3502fd8c">ALT_RSTMGR_PER1WARMMSK_I2C4_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga77934ad6f124b479d0d8d5cb3502fd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6188269b12fe782013c05f994562afc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga6188269b12fe782013c05f994562afc7">ALT_RSTMGR_PER1WARMMSK_I2C4_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6188269b12fe782013c05f994562afc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca923222358eee72e6fc42a2cbb1937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga8ca923222358eee72e6fc42a2cbb1937">ALT_RSTMGR_PER1WARMMSK_I2C4_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:ga8ca923222358eee72e6fc42a2cbb1937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b0c20bc22416c3dbc03720cb27936b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga78b0c20bc22416c3dbc03720cb27936b">ALT_RSTMGR_PER1WARMMSK_I2C4_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:ga78b0c20bc22416c3dbc03720cb27936b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a0d8e56716b9275f22e24b11682b032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga8a0d8e56716b9275f22e24b11682b032">ALT_RSTMGR_PER1WARMMSK_I2C4_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8a0d8e56716b9275f22e24b11682b032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f49159ea0489c1ceb308e6dcd36a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga41f49159ea0489c1ceb308e6dcd36a40">ALT_RSTMGR_PER1WARMMSK_I2C4_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga41f49159ea0489c1ceb308e6dcd36a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9e877f4a5769c7aca20eb9631e5377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaef9e877f4a5769c7aca20eb9631e5377">ALT_RSTMGR_PER1WARMMSK_I2C4_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:gaef9e877f4a5769c7aca20eb9631e5377"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : UART0 - uart0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp68a8de76cc15bfdc2acee99c900e30a4"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_UART0"></a></p>
<p>Masks hardware sequenced warm reset forUART0</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0d7a4dea8d5ee8c7f4e4865ddd612736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga0d7a4dea8d5ee8c7f4e4865ddd612736">ALT_RSTMGR_PER1WARMMSK_UART0_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga0d7a4dea8d5ee8c7f4e4865ddd612736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac67433701a5f1dfabd1a604cdc964b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gac67433701a5f1dfabd1a604cdc964b9d">ALT_RSTMGR_PER1WARMMSK_UART0_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gac67433701a5f1dfabd1a604cdc964b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c7a7562c44a9e3730c047893ffcd9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gae9c7a7562c44a9e3730c047893ffcd9c">ALT_RSTMGR_PER1WARMMSK_UART0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae9c7a7562c44a9e3730c047893ffcd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8c0933b691c6caae6d93d635f92053d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gab8c0933b691c6caae6d93d635f92053d">ALT_RSTMGR_PER1WARMMSK_UART0_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:gab8c0933b691c6caae6d93d635f92053d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab5a427e53ac411cde7bfd6faf89b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gabab5a427e53ac411cde7bfd6faf89b1c">ALT_RSTMGR_PER1WARMMSK_UART0_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gabab5a427e53ac411cde7bfd6faf89b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e469d00c40bded1159ef9aaa2cbdc45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga2e469d00c40bded1159ef9aaa2cbdc45">ALT_RSTMGR_PER1WARMMSK_UART0_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga2e469d00c40bded1159ef9aaa2cbdc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64eb579b1960d469b7a0d80d20f92c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga64eb579b1960d469b7a0d80d20f92c4a">ALT_RSTMGR_PER1WARMMSK_UART0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga64eb579b1960d469b7a0d80d20f92c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4781e31f88eb931b39454a98c9567b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga1c4781e31f88eb931b39454a98c9567b">ALT_RSTMGR_PER1WARMMSK_UART0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:ga1c4781e31f88eb931b39454a98c9567b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : UART1 - uart1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0a05450e1b5ca687677507cc49d20e8b"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_UART1"></a></p>
<p>Masks hardware sequenced warm reset for UART1</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gacc27dd3ac0bc8d8888e6102e0de05d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gacc27dd3ac0bc8d8888e6102e0de05d9a">ALT_RSTMGR_PER1WARMMSK_UART1_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gacc27dd3ac0bc8d8888e6102e0de05d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e364c48bee1de82283863a709b5478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga00e364c48bee1de82283863a709b5478">ALT_RSTMGR_PER1WARMMSK_UART1_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga00e364c48bee1de82283863a709b5478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4643e6d025758e2cb7ad64735c420b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gadf4643e6d025758e2cb7ad64735c420b">ALT_RSTMGR_PER1WARMMSK_UART1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gadf4643e6d025758e2cb7ad64735c420b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e87f4425654b7efe1ab1873d304abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga69e87f4425654b7efe1ab1873d304abe">ALT_RSTMGR_PER1WARMMSK_UART1_SET_MSK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:ga69e87f4425654b7efe1ab1873d304abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635b170931fa9e88276f45850c157fd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga635b170931fa9e88276f45850c157fd1">ALT_RSTMGR_PER1WARMMSK_UART1_CLR_MSK</a>&#160;&#160;&#160;0xfffdffff</td></tr>
<tr class="separator:ga635b170931fa9e88276f45850c157fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286ffab77cb8be0ac1ef91f165383321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga286ffab77cb8be0ac1ef91f165383321">ALT_RSTMGR_PER1WARMMSK_UART1_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga286ffab77cb8be0ac1ef91f165383321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb582a87bce6b1676aa388d52e94f9da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gacb582a87bce6b1676aa388d52e94f9da">ALT_RSTMGR_PER1WARMMSK_UART1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00020000) &gt;&gt; 17)</td></tr>
<tr class="separator:gacb582a87bce6b1676aa388d52e94f9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga946a98d24338cc50ee270741e4a392b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga946a98d24338cc50ee270741e4a392b2">ALT_RSTMGR_PER1WARMMSK_UART1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00020000)</td></tr>
<tr class="separator:ga946a98d24338cc50ee270741e4a392b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : GPIO0 - gpio0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbf081ed0c1bc8fe2f6bc5c3bae868583"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_GPIO0"></a></p>
<p>Masks hardware sequenced warm reset for GPIO0</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1bd5c4dee6cc5112c8da9371ed32dcd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga1bd5c4dee6cc5112c8da9371ed32dcd8">ALT_RSTMGR_PER1WARMMSK_GPIO0_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga1bd5c4dee6cc5112c8da9371ed32dcd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3c150f8ffc3941509e6af617d3c3dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaca3c150f8ffc3941509e6af617d3c3dd">ALT_RSTMGR_PER1WARMMSK_GPIO0_MSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaca3c150f8ffc3941509e6af617d3c3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1583d4a0b8efe039a0a3073765c62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga6f1583d4a0b8efe039a0a3073765c62d">ALT_RSTMGR_PER1WARMMSK_GPIO0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6f1583d4a0b8efe039a0a3073765c62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc5dc95f4e87272e0bf238140b214fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gabc5dc95f4e87272e0bf238140b214fd3">ALT_RSTMGR_PER1WARMMSK_GPIO0_SET_MSK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:gabc5dc95f4e87272e0bf238140b214fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5caa0de7587f7acd034f108b00e2433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gac5caa0de7587f7acd034f108b00e2433">ALT_RSTMGR_PER1WARMMSK_GPIO0_CLR_MSK</a>&#160;&#160;&#160;0xfeffffff</td></tr>
<tr class="separator:gac5caa0de7587f7acd034f108b00e2433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55a4cecc354567dbe5ce1897bcd6895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gad55a4cecc354567dbe5ce1897bcd6895">ALT_RSTMGR_PER1WARMMSK_GPIO0_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gad55a4cecc354567dbe5ce1897bcd6895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0541bca8dce977e4ae787675a34c1f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga0541bca8dce977e4ae787675a34c1f2e">ALT_RSTMGR_PER1WARMMSK_GPIO0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga0541bca8dce977e4ae787675a34c1f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9282ae25d79b04e58a6d97d9ff2455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gacf9282ae25d79b04e58a6d97d9ff2455">ALT_RSTMGR_PER1WARMMSK_GPIO0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td></tr>
<tr class="separator:gacf9282ae25d79b04e58a6d97d9ff2455"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : GPIO1 - gpio1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp85117291f9e033438a6097be28e8ce45"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_GPIO1"></a></p>
<p>Masks hardware sequenced warm reset for GPIO1</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga08abf9d65026484789ec2188469d601c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga08abf9d65026484789ec2188469d601c">ALT_RSTMGR_PER1WARMMSK_GPIO1_LSB</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga08abf9d65026484789ec2188469d601c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d6d03d8993c77433006bcca8750e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gab8d6d03d8993c77433006bcca8750e06">ALT_RSTMGR_PER1WARMMSK_GPIO1_MSB</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:gab8d6d03d8993c77433006bcca8750e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38594d41ecf98fcfe2970aa5856cae57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga38594d41ecf98fcfe2970aa5856cae57">ALT_RSTMGR_PER1WARMMSK_GPIO1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga38594d41ecf98fcfe2970aa5856cae57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a4ae7ce0ea0272f2a315263a4ba1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga68a4ae7ce0ea0272f2a315263a4ba1ce">ALT_RSTMGR_PER1WARMMSK_GPIO1_SET_MSK</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:ga68a4ae7ce0ea0272f2a315263a4ba1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae966ed59fdfee9e499cfecd52e809ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gae966ed59fdfee9e499cfecd52e809ec5">ALT_RSTMGR_PER1WARMMSK_GPIO1_CLR_MSK</a>&#160;&#160;&#160;0xfdffffff</td></tr>
<tr class="separator:gae966ed59fdfee9e499cfecd52e809ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0b6af1c0f83619725a9123d7a34832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gadb0b6af1c0f83619725a9123d7a34832">ALT_RSTMGR_PER1WARMMSK_GPIO1_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gadb0b6af1c0f83619725a9123d7a34832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2be6cf2a69bc4967ed67cbbccf2cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gacc2be6cf2a69bc4967ed67cbbccf2cc0">ALT_RSTMGR_PER1WARMMSK_GPIO1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x02000000) &gt;&gt; 25)</td></tr>
<tr class="separator:gacc2be6cf2a69bc4967ed67cbbccf2cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edc3f8474ad823f237b55d44d3cd8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga3edc3f8474ad823f237b55d44d3cd8a0">ALT_RSTMGR_PER1WARMMSK_GPIO1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 25) &amp; 0x02000000)</td></tr>
<tr class="separator:ga3edc3f8474ad823f237b55d44d3cd8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : GPIO2 - gpio2 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp004383c5f91c0a96096470604764c51b"></a><a class="anchor" id="ALT_RSTMGR_PER1WARMMSK_GPIO2"></a></p>
<p>Masks hardware sequenced warm reset for GPIO2</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab67bc81ee2b49df07f9c0c4d01487642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gab67bc81ee2b49df07f9c0c4d01487642">ALT_RSTMGR_PER1WARMMSK_GPIO2_LSB</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:gab67bc81ee2b49df07f9c0c4d01487642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27e4d1609ceaf352dca94d63172b54b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga27e4d1609ceaf352dca94d63172b54b4">ALT_RSTMGR_PER1WARMMSK_GPIO2_MSB</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga27e4d1609ceaf352dca94d63172b54b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0641cb3ea748de183b95000f0924164e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga0641cb3ea748de183b95000f0924164e">ALT_RSTMGR_PER1WARMMSK_GPIO2_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0641cb3ea748de183b95000f0924164e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719038dab504ec218129baf9eaf38f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga719038dab504ec218129baf9eaf38f3e">ALT_RSTMGR_PER1WARMMSK_GPIO2_SET_MSK</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:ga719038dab504ec218129baf9eaf38f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c41ee5de701493318027132643c8ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gaa1c41ee5de701493318027132643c8ac">ALT_RSTMGR_PER1WARMMSK_GPIO2_CLR_MSK</a>&#160;&#160;&#160;0xfbffffff</td></tr>
<tr class="separator:gaa1c41ee5de701493318027132643c8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf78049f673eb4dbecef53f6a62ded4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#gabf78049f673eb4dbecef53f6a62ded4b">ALT_RSTMGR_PER1WARMMSK_GPIO2_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gabf78049f673eb4dbecef53f6a62ded4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472537a541288ce6507cdc6b5d1dcc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga472537a541288ce6507cdc6b5d1dcc2c">ALT_RSTMGR_PER1WARMMSK_GPIO2_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x04000000) &gt;&gt; 26)</td></tr>
<tr class="separator:ga472537a541288ce6507cdc6b5d1dcc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476c066a3ed4ad7485803b98c3a76d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga476c066a3ed4ad7485803b98c3a76d4b">ALT_RSTMGR_PER1WARMMSK_GPIO2_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 26) &amp; 0x04000000)</td></tr>
<tr class="separator:ga476c066a3ed4ad7485803b98c3a76d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#struct_a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k__s">ALT_RSTMGR_PER1WARMMSK_s</a></td></tr>
<tr class="separator:struct_a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9368aa9fbaef522a86efe310464f543e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga9368aa9fbaef522a86efe310464f543e">ALT_RSTMGR_PER1WARMMSK_RESET</a>&#160;&#160;&#160;0x07031f3f</td></tr>
<tr class="separator:ga9368aa9fbaef522a86efe310464f543e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6576429e01a6e0737d932686df01aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga7c6576429e01a6e0737d932686df01aa">ALT_RSTMGR_PER1WARMMSK_OFST</a>&#160;&#160;&#160;0x48</td></tr>
<tr class="separator:ga7c6576429e01a6e0737d932686df01aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5dcf13c13e0bbdac697bd114162d59b3"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#struct_a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k__s">ALT_RSTMGR_PER1WARMMSK_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga5dcf13c13e0bbdac697bd114162d59b3">ALT_RSTMGR_PER1WARMMSK_t</a></td></tr>
<tr class="separator:ga5dcf13c13e0bbdac697bd114162d59b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k__s" id="struct_a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_RSTMGR_PER1WARMMSK_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html">ALT_RSTMGR_PER1WARMMSK</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa2479fb1e4b57a4d8f842b186a036949"></a>uint32_t</td>
<td class="fieldname">
watchdog0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD0">Watch Dog0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1c4ebfe02c3ccd9a4afd5d80c66c4340"></a>uint32_t</td>
<td class="fieldname">
watchdog1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD1">Watch Dog1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab2e869df0f4c5344c7d8cc0428f1ea62"></a>uint32_t</td>
<td class="fieldname">
l4systimer0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0">l4systimer0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7bd57a566307d7d4773d7c7e5e9dd888"></a>uint32_t</td>
<td class="fieldname">
l4systimer1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1">l4systimer1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abb2ffc526b11f0d7b674b689857f4d38"></a>uint32_t</td>
<td class="fieldname">
sptimer0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR0">SP Timer 0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa6f3b697f4ecef57a9855da0168013f9"></a>uint32_t</td>
<td class="fieldname">
sptimer1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR1">SP Timer 1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acb9203a863beede9ebfc22fb0be13741"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abc317e007af8f18725cfaa07b37fa5c8"></a>uint32_t</td>
<td class="fieldname">
i2c0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C0">I2C0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a57bff9dad151895258aaa611437e320f"></a>uint32_t</td>
<td class="fieldname">
i2c1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C1">I2C1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae65aed52dcbf44550d46fe59d3f07194"></a>uint32_t</td>
<td class="fieldname">
i2c2: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C2">I2C2</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afc0029f66ffb755a5372daa24f22970c"></a>uint32_t</td>
<td class="fieldname">
i2c3: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C3">I2C3</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0dd794a1c822304e19cfef2a59db391a"></a>uint32_t</td>
<td class="fieldname">
i2c4: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C4">I2C4</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a64990fe18777d914bc78827b14e59ccb"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 3</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8032c217d24ab4e0f19326b113ee62bd"></a>uint32_t</td>
<td class="fieldname">
uart0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART0">UART0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6c7e9157f173c4493466c93eab4d17a1"></a>uint32_t</td>
<td class="fieldname">
uart1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART1">UART1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa19e0b90315b47011b87a9cb4df8dd22"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 6</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa1abdfea38cb463ef39f195b467169b8"></a>uint32_t</td>
<td class="fieldname">
gpio0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO0">GPIO0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a797f716585c934118b331acac8a566fb"></a>uint32_t</td>
<td class="fieldname">
gpio1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO1">GPIO1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5a48fd5ee15933b22c5128ca72fccb7f"></a>uint32_t</td>
<td class="fieldname">
gpio2: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO2">GPIO2</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa3ec3f251df7f80411cc1c53b0fac07a"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 5</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gafbc707d9f64c790ebaab4ffa373b4a1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD0">ALT_RSTMGR_PER1WARMMSK_WD0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacaaffca147be2842cec8b2aeb0255d97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD0_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD0">ALT_RSTMGR_PER1WARMMSK_WD0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7cf070b21b6160f48e2d612caf2c30d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD0">ALT_RSTMGR_PER1WARMMSK_WD0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5b83f2853e2b05e25efac183b7dc4d59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD0_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD0">ALT_RSTMGR_PER1WARMMSK_WD0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab3b4e60a48bc1a21aa9f8bfdb3705e75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD0_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD0">ALT_RSTMGR_PER1WARMMSK_WD0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5621c435961e9a8f250cf067f755fab6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD0_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD0">ALT_RSTMGR_PER1WARMMSK_WD0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga936687459e073c66249bb8aaac13f2ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD0">ALT_RSTMGR_PER1WARMMSK_WD0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae83314f8cd27116448d0c24d3120db5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD0">ALT_RSTMGR_PER1WARMMSK_WD0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad8ad8a619651185c8acff5de74b52be2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD1_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD1">ALT_RSTMGR_PER1WARMMSK_WD1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4d4d550e392d1f7d8cd9970cafaa5f6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD1_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD1">ALT_RSTMGR_PER1WARMMSK_WD1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa6b46d72969650fdafeeb530ab8ab35a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD1">ALT_RSTMGR_PER1WARMMSK_WD1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf1385f8c96e51f26c12a41096cee548f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD1_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD1">ALT_RSTMGR_PER1WARMMSK_WD1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga782228598725880a9564b9ced4a7e13a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD1_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD1">ALT_RSTMGR_PER1WARMMSK_WD1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa55bcc87ee7dcf2ae246859fdb6c23c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD1_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD1">ALT_RSTMGR_PER1WARMMSK_WD1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2b51bd0cfe332010e9d09678549e5921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD1">ALT_RSTMGR_PER1WARMMSK_WD1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaacfd88984c74b59abf85a1753289983b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_WD1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_WD1">ALT_RSTMGR_PER1WARMMSK_WD1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7fdc2a6663b29d92348984f68fc5322d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga24a47171036702211838c864c2ea401e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab883bba0654fbb694e741f366e120eea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf4769b65471659be75a2ac350980c0ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab666f427cb8754d7937487c25343bcf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac70a0ea9ae2291270ee4a4f79cb9b129"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8fce8585d63f6dbb91a07b94b48dc6bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab4dada88076cab55f0daa34199f59e11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7754490adde5a07c86bf7098f3823def"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae72c484ed48a46bd0ea6f53fbc33b90a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab8bd1806343753ff8b45f4ed7db02eff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5536fc9134f9d514eebaf97503faa212"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga70302ac449d1cf694f4feb0bc3c61192"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga11a7c111f2d860eb09b17e81b0e2dcce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac9cf69e02515003beb9ab8ca13e908f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4f05ca6c281e723483c71df88e9a5f84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1">ALT_RSTMGR_PER1WARMMSK_L4SYSTMR1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaeb0fdc9e729251f53d601d3a611ce7ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR0_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR0">ALT_RSTMGR_PER1WARMMSK_SPTMR0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaffc4f2297793789e66c51b2c6987d79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR0_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR0">ALT_RSTMGR_PER1WARMMSK_SPTMR0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7d0e891b0c982f455955721860e62512"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR0">ALT_RSTMGR_PER1WARMMSK_SPTMR0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaa1e539b7fe03a290a887a6bc7664a77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR0_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR0">ALT_RSTMGR_PER1WARMMSK_SPTMR0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga78413680985d5251207e07409152ed90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR0_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR0">ALT_RSTMGR_PER1WARMMSK_SPTMR0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0a5545463845f838debaf7cecd5ce1d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR0_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR0">ALT_RSTMGR_PER1WARMMSK_SPTMR0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga916f05b6da4f78782d3b4f89c21f9ec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR0">ALT_RSTMGR_PER1WARMMSK_SPTMR0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa384470e9e05bc14a524a3ae4a04467b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR0">ALT_RSTMGR_PER1WARMMSK_SPTMR0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga94d8a716e9b633464ca66050df8305b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR1_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR1">ALT_RSTMGR_PER1WARMMSK_SPTMR1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga232b825c0988a5d7680ecc279967918a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR1_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR1">ALT_RSTMGR_PER1WARMMSK_SPTMR1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2be737737427be25d0cde11fe4781073"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR1">ALT_RSTMGR_PER1WARMMSK_SPTMR1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaaf1c3f91d881d5bb247761cbc68942b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR1_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR1">ALT_RSTMGR_PER1WARMMSK_SPTMR1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa75cbff7bd61faf90d1afc06a1ba03be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR1_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR1">ALT_RSTMGR_PER1WARMMSK_SPTMR1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga969a24b68625afbc27865f6fcb9cc2df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR1_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR1">ALT_RSTMGR_PER1WARMMSK_SPTMR1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae6cf66ff46527b785e5597edcd0b859c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR1">ALT_RSTMGR_PER1WARMMSK_SPTMR1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab932fefb980ccc5bc9dce4fd68937d4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_SPTMR1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_SPTMR1">ALT_RSTMGR_PER1WARMMSK_SPTMR1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3acfccb5d650057b892fac126450fc95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C0_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C0">ALT_RSTMGR_PER1WARMMSK_I2C0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga474e13ddffa6a1bca42d853c3d860190"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C0_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C0">ALT_RSTMGR_PER1WARMMSK_I2C0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab89ff57234b2bac50ef448a0ba1536e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C0">ALT_RSTMGR_PER1WARMMSK_I2C0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga125d53a90c5f7b3abe614201ae21a095"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C0_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C0">ALT_RSTMGR_PER1WARMMSK_I2C0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6c1b3da190836136f7c7e94b9b70ecc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C0_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C0">ALT_RSTMGR_PER1WARMMSK_I2C0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9af75e4b027a6b1500c24f0566b9bde2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C0_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C0">ALT_RSTMGR_PER1WARMMSK_I2C0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga926a8383647a7dbf72d46c24eec82290"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C0">ALT_RSTMGR_PER1WARMMSK_I2C0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad3468219de8dff9afe276105699deb5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C0">ALT_RSTMGR_PER1WARMMSK_I2C0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3f37ea8c3a3204540cc103871be10725"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C1_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C1">ALT_RSTMGR_PER1WARMMSK_I2C1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga30b76bb25fc22ecae1b0864017a0fa41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C1_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C1">ALT_RSTMGR_PER1WARMMSK_I2C1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf64c81326196d92939e301a0eac533df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C1">ALT_RSTMGR_PER1WARMMSK_I2C1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaca064aaf7290bed6e582fdbdf29b79d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C1_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C1">ALT_RSTMGR_PER1WARMMSK_I2C1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6022851e1afd7ffbd0f0c57f04e5c3da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C1_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C1">ALT_RSTMGR_PER1WARMMSK_I2C1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5efd8296457b4836c9a301887375b971"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C1_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C1">ALT_RSTMGR_PER1WARMMSK_I2C1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabf2a4b103d8b3118acbb9716494f8db5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C1">ALT_RSTMGR_PER1WARMMSK_I2C1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga28159f4c94931b5ca9816a24cbf896d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C1">ALT_RSTMGR_PER1WARMMSK_I2C1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga529ceb2aef9b8a23d6fe697e02a79682"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C2_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C2">ALT_RSTMGR_PER1WARMMSK_I2C2</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaecc9963d012ee11d4604911a981aa633"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C2_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C2">ALT_RSTMGR_PER1WARMMSK_I2C2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga16c17f5af928f69b3fa49f0d05961e24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C2_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C2">ALT_RSTMGR_PER1WARMMSK_I2C2</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab7692e502553dd4fcba7d583e82029d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C2_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C2">ALT_RSTMGR_PER1WARMMSK_I2C2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7157cbf36e06baa79ef00267d27fe61c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C2_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C2">ALT_RSTMGR_PER1WARMMSK_I2C2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeda7993899a73bb7a7db9973eebbbfc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C2_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C2">ALT_RSTMGR_PER1WARMMSK_I2C2</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacefd8a2131fc00869ba25633ea521207"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C2_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C2">ALT_RSTMGR_PER1WARMMSK_I2C2</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga530b914369a62128531f9f5a52e1698c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C2_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C2">ALT_RSTMGR_PER1WARMMSK_I2C2</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf2cc1c2b8665b0cca1f0de3c041f40c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C3_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C3">ALT_RSTMGR_PER1WARMMSK_I2C3</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafd48b87f9eb7c6df21d95576b39f58e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C3_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C3">ALT_RSTMGR_PER1WARMMSK_I2C3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga59ec6b8b850149c4b2ed26ae9ca956e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C3_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C3">ALT_RSTMGR_PER1WARMMSK_I2C3</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabf2835219477c5f4637ae22218eb48b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C3_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C3">ALT_RSTMGR_PER1WARMMSK_I2C3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga422537ed75241f39c2f45f83c0a022e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C3_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C3">ALT_RSTMGR_PER1WARMMSK_I2C3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab4f375d966239b46dc1baf14d9a370c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C3_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C3">ALT_RSTMGR_PER1WARMMSK_I2C3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2e07e567326e5f837b085a5879d0fdd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C3_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C3">ALT_RSTMGR_PER1WARMMSK_I2C3</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga472dd278c505606df6cea6b9aa963fdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C3_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C3">ALT_RSTMGR_PER1WARMMSK_I2C3</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga86785767a18c44bb8535815aeded711b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C4_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C4">ALT_RSTMGR_PER1WARMMSK_I2C4</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga77934ad6f124b479d0d8d5cb3502fd8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C4_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C4">ALT_RSTMGR_PER1WARMMSK_I2C4</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6188269b12fe782013c05f994562afc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C4_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C4">ALT_RSTMGR_PER1WARMMSK_I2C4</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8ca923222358eee72e6fc42a2cbb1937"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C4_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C4">ALT_RSTMGR_PER1WARMMSK_I2C4</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga78b0c20bc22416c3dbc03720cb27936b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C4_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C4">ALT_RSTMGR_PER1WARMMSK_I2C4</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8a0d8e56716b9275f22e24b11682b032"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C4_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C4">ALT_RSTMGR_PER1WARMMSK_I2C4</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga41f49159ea0489c1ceb308e6dcd36a40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C4_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C4">ALT_RSTMGR_PER1WARMMSK_I2C4</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaef9e877f4a5769c7aca20eb9631e5377"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_I2C4_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_I2C4">ALT_RSTMGR_PER1WARMMSK_I2C4</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0d7a4dea8d5ee8c7f4e4865ddd612736"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART0_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART0">ALT_RSTMGR_PER1WARMMSK_UART0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac67433701a5f1dfabd1a604cdc964b9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART0_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART0">ALT_RSTMGR_PER1WARMMSK_UART0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae9c7a7562c44a9e3730c047893ffcd9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART0">ALT_RSTMGR_PER1WARMMSK_UART0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab8c0933b691c6caae6d93d635f92053d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART0_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART0">ALT_RSTMGR_PER1WARMMSK_UART0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabab5a427e53ac411cde7bfd6faf89b1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART0_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART0">ALT_RSTMGR_PER1WARMMSK_UART0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2e469d00c40bded1159ef9aaa2cbdc45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART0_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART0">ALT_RSTMGR_PER1WARMMSK_UART0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga64eb579b1960d469b7a0d80d20f92c4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART0">ALT_RSTMGR_PER1WARMMSK_UART0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1c4781e31f88eb931b39454a98c9567b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART0">ALT_RSTMGR_PER1WARMMSK_UART0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gacc27dd3ac0bc8d8888e6102e0de05d9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART1_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART1">ALT_RSTMGR_PER1WARMMSK_UART1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga00e364c48bee1de82283863a709b5478"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART1_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART1">ALT_RSTMGR_PER1WARMMSK_UART1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadf4643e6d025758e2cb7ad64735c420b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART1">ALT_RSTMGR_PER1WARMMSK_UART1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga69e87f4425654b7efe1ab1873d304abe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART1_SET_MSK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART1">ALT_RSTMGR_PER1WARMMSK_UART1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga635b170931fa9e88276f45850c157fd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART1_CLR_MSK&#160;&#160;&#160;0xfffdffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART1">ALT_RSTMGR_PER1WARMMSK_UART1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga286ffab77cb8be0ac1ef91f165383321"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART1_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART1">ALT_RSTMGR_PER1WARMMSK_UART1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacb582a87bce6b1676aa388d52e94f9da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00020000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART1">ALT_RSTMGR_PER1WARMMSK_UART1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga946a98d24338cc50ee270741e4a392b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_UART1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_UART1">ALT_RSTMGR_PER1WARMMSK_UART1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1bd5c4dee6cc5112c8da9371ed32dcd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO0_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO0">ALT_RSTMGR_PER1WARMMSK_GPIO0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaca3c150f8ffc3941509e6af617d3c3dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO0_MSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO0">ALT_RSTMGR_PER1WARMMSK_GPIO0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6f1583d4a0b8efe039a0a3073765c62d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO0">ALT_RSTMGR_PER1WARMMSK_GPIO0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabc5dc95f4e87272e0bf238140b214fd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO0_SET_MSK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO0">ALT_RSTMGR_PER1WARMMSK_GPIO0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac5caa0de7587f7acd034f108b00e2433"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO0_CLR_MSK&#160;&#160;&#160;0xfeffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO0">ALT_RSTMGR_PER1WARMMSK_GPIO0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad55a4cecc354567dbe5ce1897bcd6895"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO0_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO0">ALT_RSTMGR_PER1WARMMSK_GPIO0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0541bca8dce977e4ae787675a34c1f2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO0">ALT_RSTMGR_PER1WARMMSK_GPIO0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacf9282ae25d79b04e58a6d97d9ff2455"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO0">ALT_RSTMGR_PER1WARMMSK_GPIO0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga08abf9d65026484789ec2188469d601c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO1_LSB&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO1">ALT_RSTMGR_PER1WARMMSK_GPIO1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab8d6d03d8993c77433006bcca8750e06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO1_MSB&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO1">ALT_RSTMGR_PER1WARMMSK_GPIO1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga38594d41ecf98fcfe2970aa5856cae57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO1">ALT_RSTMGR_PER1WARMMSK_GPIO1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga68a4ae7ce0ea0272f2a315263a4ba1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO1_SET_MSK&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO1">ALT_RSTMGR_PER1WARMMSK_GPIO1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae966ed59fdfee9e499cfecd52e809ec5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO1_CLR_MSK&#160;&#160;&#160;0xfdffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO1">ALT_RSTMGR_PER1WARMMSK_GPIO1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadb0b6af1c0f83619725a9123d7a34832"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO1_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO1">ALT_RSTMGR_PER1WARMMSK_GPIO1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacc2be6cf2a69bc4967ed67cbbccf2cc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x02000000) &gt;&gt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO1">ALT_RSTMGR_PER1WARMMSK_GPIO1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3edc3f8474ad823f237b55d44d3cd8a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 25) &amp; 0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO1">ALT_RSTMGR_PER1WARMMSK_GPIO1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab67bc81ee2b49df07f9c0c4d01487642"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO2_LSB&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO2">ALT_RSTMGR_PER1WARMMSK_GPIO2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga27e4d1609ceaf352dca94d63172b54b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO2_MSB&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO2">ALT_RSTMGR_PER1WARMMSK_GPIO2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0641cb3ea748de183b95000f0924164e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO2_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO2">ALT_RSTMGR_PER1WARMMSK_GPIO2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga719038dab504ec218129baf9eaf38f3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO2_SET_MSK&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO2">ALT_RSTMGR_PER1WARMMSK_GPIO2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa1c41ee5de701493318027132643c8ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO2_CLR_MSK&#160;&#160;&#160;0xfbffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO2">ALT_RSTMGR_PER1WARMMSK_GPIO2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabf78049f673eb4dbecef53f6a62ded4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO2_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO2">ALT_RSTMGR_PER1WARMMSK_GPIO2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga472537a541288ce6507cdc6b5d1dcc2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO2_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x04000000) &gt;&gt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO2">ALT_RSTMGR_PER1WARMMSK_GPIO2</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga476c066a3ed4ad7485803b98c3a76d4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_GPIO2_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 26) &amp; 0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ALT_RSTMGR_PER1WARMMSK_GPIO2">ALT_RSTMGR_PER1WARMMSK_GPIO2</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9368aa9fbaef522a86efe310464f543e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_RESET&#160;&#160;&#160;0x07031f3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html">ALT_RSTMGR_PER1WARMMSK</a> register. </p>

</div>
</div>
<a class="anchor" id="ga7c6576429e01a6e0737d932686df01aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_PER1WARMMSK_OFST&#160;&#160;&#160;0x48</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html">ALT_RSTMGR_PER1WARMMSK</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga5dcf13c13e0bbdac697bd114162d59b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#struct_a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k__s">ALT_RSTMGR_PER1WARMMSK_s</a> <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html#ga5dcf13c13e0bbdac697bd114162d59b3">ALT_RSTMGR_PER1WARMMSK_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___p_e_r1_w_a_r_m_m_s_k.html">ALT_RSTMGR_PER1WARMMSK</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
