vendor_name = ModelSim
source_file = 1, D:/Github/digital_circuits_processor1/mux2x1.bdf
source_file = 1, D:/Github/digital_circuits_processor1/mux4x1.bdf
source_file = 1, D:/Github/digital_circuits_processor1/mux16x1.bdf
source_file = 1, D:/Github/digital_circuits_processor1/mux8x1.bdf
source_file = 1, D:/Github/digital_circuits_processor1/decod3x8.bdf
source_file = 1, D:/Github/digital_circuits_processor1/decod4x16.bdf
source_file = 1, D:/Github/digital_circuits_processor1/flip_flop_D_edge.bdf
source_file = 1, D:/Github/digital_circuits_processor1/register.bdf
source_file = 1, D:/Github/digital_circuits_processor1/register_8bits.bdf
source_file = 1, D:/Github/digital_circuits_processor1/and_8bits.bdf
source_file = 1, D:/Github/digital_circuits_processor1/or_8bits.bdf
source_file = 1, D:/Github/digital_circuits_processor1/not_8bits.bdf
source_file = 1, D:/Github/digital_circuits_processor1/mux8x1_8bits.bsf
source_file = 1, D:/Github/digital_circuits_processor1/mux4x1_8bits.bdf
source_file = 1, D:/Github/digital_circuits_processor1/mux8x1_8bits.bdf
source_file = 1, D:/Github/digital_circuits_processor1/ahmes_alu.bdf
source_file = 1, D:/Github/digital_circuits_processor1/mux2x1_8bits.bdf
source_file = 1, D:/Github/digital_circuits_processor1/decod2x4.bdf
source_file = 1, D:/Github/digital_circuits_processor1/Ahmes.bdf
source_file = 1, D:/Github/digital_circuits_processor1/zero_check.bdf
source_file = 1, D:/Github/digital_circuits_processor1/shl.bdf
source_file = 1, D:/Github/digital_circuits_processor1/mux16x1_8bitsa.bdf
source_file = 1, D:/Github/digital_circuits_processor1/gnd_8bits.bdf
source_file = 1, D:/Github/digital_circuits_processor1/final_work.bdf
source_file = 1, D:/Github/digital_circuits_processor1/Waveform.vwf
source_file = 1, D:/Github/digital_circuits_processor1/overflow_check.bdf
source_file = 1, D:/Github/digital_circuits_processor1/carry_check.bdf
source_file = 1, D:/Github/digital_circuits_processor1/Waveform1.vwf
source_file = 1, D:/Github/digital_circuits_processor1/Waveform2.vwf
source_file = 1, D:/Github/digital_circuits_processor1/add_sub_neg.bdf
source_file = 1, D:/Github/digital_circuits_processor1/Waveform3.vwf
source_file = 1, D:/Github/digital_circuits_processor1/Waveform4.vwf
source_file = 1, D:/Github/digital_circuits_processor1/teste_mux16x1_8bits.vwf
source_file = 1, waveform/Waveform5.vwf
source_file = 1, waveform/not.vwf
source_file = 1, waveform/or.vwf
source_file = 1, waveform/shl.vwf
source_file = 1, waveform/add_neg_sub.vwf
source_file = 1, waveform/mux2x1_8bits.vwf
source_file = 1, waveform/mux4x1_8bits.vwf
source_file = 1, waveform/mux8x1_8bits.vwf
source_file = 1, waveform/half_adder.vwf
source_file = 1, waveform/full_adder.vwf
source_file = 1, waveform/mux2x1.vwf
source_file = 1, waveform/mux4x1.vwf
source_file = 1, waveform/mux8x1.vwf
source_file = 1, D:/Github/digital_circuits_processor1/negative_check.bdf
source_file = 1, D:/Github/digital_circuits_processor1/borrow_check.bdf
source_file = 1, waveform/ula/ula_sim.vwf
source_file = 1, waveform/carry.vwf
source_file = 1, waveform/borrow.vwf
source_file = 1, waveform/overflow.vwf
source_file = 1, waveform/zero.vwf
source_file = 1, waveform/negative.vwf
source_file = 1, D:/Github/digital_circuits_processor1/latch_SR_E.bdf
source_file = 1, D:/Github/digital_circuits_processor1/latch_SR.bdf
source_file = 1, D:/Github/digital_circuits_processor1/latch_D.bdf
source_file = 1, D:/Github/digital_circuits_processor1/Waveform5.vwf
source_file = 1, D:/Github/digital_circuits_processor1/Waveform6.vwf
source_file = 1, D:/Github/digital_circuits_processor1/flip_flop.bdf
source_file = 1, D:/Github/digital_circuits_processor1/xx.bdf
source_file = 1, D:/Github/digital_circuits_processor1/Waveform7.vwf
source_file = 1, D:/Github/digital_circuits_processor1/latch_SR_sr.bdf
source_file = 1, D:/Github/digital_circuits_processor1/latch_SR_E_sr.bdf
source_file = 1, D:/Github/digital_circuits_processor1/latch_D_sr.bdf
source_file = 1, D:/Github/digital_circuits_processor1/flip_flop_sr.bdf
source_file = 1, D:/Github/digital_circuits_processor1/Waveform8.vwf
source_file = 1, D:/Github/digital_circuits_processor1/Waveform9.vwf
source_file = 1, D:/Github/digital_circuits_processor1/flip_flop_E_sr.bdf
source_file = 1, D:/Github/digital_circuits_processor1/Waveform10.vwf
source_file = 1, latch_with_reset/latch_SR.bdf
source_file = 1, D:/Github/digital_circuits_processor1/latch_SR_reset.bdf
source_file = 1, D:/Github/digital_circuits_processor1/control_unit.bdf
source_file = 1, D:/Github/digital_circuits_processor1/Waveform11.vwf
source_file = 1, D:/Github/digital_circuits_processor1/db/final_work.cbx.xml
source_file = 1, D:/Github/digital_circuits_processor1/counter_8_bits.bdf
source_file = 1, D:/Github/digital_circuits_processor1/generic_counter.bdf
design_name = final_work
instance = comp, \cf_rem~output , cf_rem~output, final_work, 1
instance = comp, \ctrl_rem~output , ctrl_rem~output, final_work, 1
instance = comp, \inc_pc~output , inc_pc~output, final_work, 1
instance = comp, \cg_ac~output , cg_ac~output, final_work, 1
instance = comp, \cg_ri~output , cg_ri~output, final_work, 1
instance = comp, \cg_pc~output , cg_pc~output, final_work, 1
instance = comp, \cg_rdm~output , cg_rdm~output, final_work, 1
instance = comp, \read~output , read~output, final_work, 1
instance = comp, \cg_nz~output , cg_nz~output, final_work, 1
instance = comp, \write~output , write~output, final_work, 1
instance = comp, \Ck~input , Ck~input, final_work, 1
instance = comp, \Ck~inputclkctrl , Ck~inputclkctrl, final_work, 1
instance = comp, \inst|inst2|inst|inst5~0 , inst|inst2|inst|inst5~0, final_work, 1
instance = comp, \Rst~input , Rst~input, final_work, 1
instance = comp, \Rst~inputclkctrl , Rst~inputclkctrl, final_work, 1
instance = comp, \inst|inst2|inst|inst5 , inst|inst2|inst|inst5, final_work, 1
instance = comp, \instr[3]~input , instr[3]~input, final_work, 1
instance = comp, \instr[0]~input , instr[0]~input, final_work, 1
instance = comp, \instr[2]~input , instr[2]~input, final_work, 1
instance = comp, \instr[1]~input , instr[1]~input, final_work, 1
instance = comp, \inst|inst5~0 , inst|inst5~0, final_work, 1
instance = comp, \inst|inst2|inst3|inst|inst2|inst , inst|inst2|inst3|inst|inst2|inst, final_work, 1
instance = comp, \inst|inst2|inst3|inst5 , inst|inst2|inst3|inst5, final_work, 1
instance = comp, \inst|inst2|inst4|inst|inst2|inst , inst|inst2|inst4|inst|inst2|inst, final_work, 1
instance = comp, \inst|inst2|inst4|inst5 , inst|inst2|inst4|inst5, final_work, 1
instance = comp, \inst|inst58~2 , inst|inst58~2, final_work, 1
instance = comp, \inst|inst2|inst4|inst1~0 , inst|inst2|inst4|inst1~0, final_work, 1
instance = comp, \inst|inst58~1 , inst|inst58~1, final_work, 1
instance = comp, \Z~input , Z~input, final_work, 1
instance = comp, \N~input , N~input, final_work, 1
instance = comp, \inst|inst58~0 , inst|inst58~0, final_work, 1
instance = comp, \inst|inst58~3 , inst|inst58~3, final_work, 1
instance = comp, \inst|inst61~0 , inst|inst61~0, final_work, 1
instance = comp, \inst|inst61~1 , inst|inst61~1, final_work, 1
instance = comp, \inst|inst19~0 , inst|inst19~0, final_work, 1
instance = comp, \inst|inst19~1 , inst|inst19~1, final_work, 1
instance = comp, \inst|inst19~2 , inst|inst19~2, final_work, 1
instance = comp, \inst|inst30~0 , inst|inst30~0, final_work, 1
instance = comp, \inst|inst29~0 , inst|inst29~0, final_work, 1
instance = comp, \inst|inst27 , inst|inst27, final_work, 1
instance = comp, \inst|inst|inst~0 , inst|inst|inst~0, final_work, 1
instance = comp, \inst|inst3|inst7~0 , inst|inst3|inst7~0, final_work, 1
instance = comp, \inst|inst35 , inst|inst35, final_work, 1
instance = comp, \inst|inst49~2 , inst|inst49~2, final_work, 1
instance = comp, \inst|inst49~3 , inst|inst49~3, final_work, 1
instance = comp, \inst|inst39~0 , inst|inst39~0, final_work, 1
instance = comp, \inst|inst423 , inst|inst423, final_work, 1
